
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.70
 Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_esc_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv top_pkg.sv tlul_pkg.sv prim_alert_sender.sv prim_arbiter_fixed.sv prim_arbiter_ppc.sv prim_buf.sv prim_clock_buf.sv prim_clock_gating.sv prim_clock_inv.sv prim_clock_mux2.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_edn_req.sv prim_esc_receiver.sv prim_fifo_async.sv prim_fifo_async_sram_adapter.sv prim_fifo_sync.sv prim_filter.sv prim_flop.sv prim_flop_2sync.sv prim_flop_en.sv prim_generic_buf.sv prim_generic_clock_buf.sv prim_generic_clock_inv.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_flop_en.sv prim_generic_ram_1p.sv prim_generic_ram_2p.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_mubi4_sync.sv prim_packer_fifo.sv prim_prince.sv prim_pulse_sync.sv prim_ram_1p.sv prim_ram_1p_adv.sv prim_ram_1p_scr.sv prim_ram_2p.sv prim_ram_2p_async_adv.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_28_22_dec.sv prim_secded_28_22_enc.sv prim_secded_72_64_dec.sv prim_secded_72_64_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_slicer.sv prim_sparse_fsm_flop.sv prim_sram_arbiter.sv prim_subreg.sv prim_subreg_ext.sv prim_sync_reqack.sv prim_subst_perm.sv tlul_adapter_host.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_assert.sv tlul_assert_multiple.sv tlul_cmd_intg_chk.sv tlul_cmd_intg_gen.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_async.sv tlul_fifo_sync.sv tlul_rsp_intg_chk.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv tlul_socket_m1.sv tlul_sram_byte.sv usb_consts_pkg.sv usb_fs_nb_in_pe.sv usb_fs_nb_out_pe.sv usb_fs_nb_pe.sv usb_fs_rx.sv usb_fs_tx.sv usb_fs_tx_mux.sv wav_cgc_rl.sv

yosys> verific -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_esc_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv top_pkg.sv tlul_pkg.sv prim_alert_sender.sv prim_arbiter_fixed.sv prim_arbiter_ppc.sv prim_buf.sv prim_clock_buf.sv prim_clock_gating.sv prim_clock_inv.sv prim_clock_mux2.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_edn_req.sv prim_esc_receiver.sv prim_fifo_async.sv prim_fifo_async_sram_adapter.sv prim_fifo_sync.sv prim_filter.sv prim_flop.sv prim_flop_2sync.sv prim_flop_en.sv prim_generic_buf.sv prim_generic_clock_buf.sv prim_generic_clock_inv.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_flop_en.sv prim_generic_ram_1p.sv prim_generic_ram_2p.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_mubi4_sync.sv prim_packer_fifo.sv prim_prince.sv prim_pulse_sync.sv prim_ram_1p.sv prim_ram_1p_adv.sv prim_ram_1p_scr.sv prim_ram_2p.sv prim_ram_2p_async_adv.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_28_22_dec.sv prim_secded_28_22_enc.sv prim_secded_72_64_dec.sv prim_secded_72_64_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_slicer.sv prim_sparse_fsm_flop.sv prim_sram_arbiter.sv prim_subreg.sv prim_subreg_ext.sv prim_sync_reqack.sv prim_subst_perm.sv tlul_adapter_host.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_assert.sv tlul_assert_multiple.sv tlul_cmd_intg_chk.sv tlul_cmd_intg_gen.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_async.sv tlul_fifo_sync.sv tlul_rsp_intg_chk.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv tlul_socket_m1.sv tlul_sram_byte.sv usb_consts_pkg.sv usb_fs_nb_in_pe.sv usb_fs_nb_out_pe.sv usb_fs_nb_pe.sv usb_fs_rx.sv usb_fs_tx.sv usb_fs_tx_mux.sv wav_cgc_rl.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_esc_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_esc_pkg.sv:17: parameter 'ESC_TX_DEFAULT' declared inside package 'prim_esc_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_esc_pkg.sv:20: parameter 'ESC_RX_DEFAULT' declared inside package 'prim_esc_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_2p_pkg.sv:20: parameter 'RAM_2P_CFG_DEFAULT' declared inside package 'prim_ram_2p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'jtag_pkg.sv'
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:15: parameter 'JTAG_REQ_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:22: parameter 'JTAG_RSP_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'entropy_src_pkg.sv'
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:13: parameter 'RNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:14: parameter 'CSRNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:15: parameter 'FIPS_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:28: parameter 'ENTROPY_SRC_HW_IF_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:29: parameter 'ENTROPY_SRC_HW_IF_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:42: parameter 'ENTROPY_SRC_RNG_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:43: parameter 'ENTROPY_SRC_RNG_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:62: parameter 'ENTROPY_SRC_XHT_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:63: parameter 'ENTROPY_SRC_XHT_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:10: parameter 'NumAlerts' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:13: parameter 'BlockAw' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:224: parameter 'EDN_INTR_STATE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:225: parameter 'EDN_INTR_ENABLE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:226: parameter 'EDN_INTR_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:227: parameter 'EDN_ALERT_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:228: parameter 'EDN_REGWEN_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:229: parameter 'EDN_CTRL_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:230: parameter 'EDN_SUM_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:231: parameter 'EDN_BOOT_INS_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:232: parameter 'EDN_BOOT_GEN_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:233: parameter 'EDN_SW_CMD_REQ_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:234: parameter 'EDN_SW_CMD_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:235: parameter 'EDN_RESEED_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:236: parameter 'EDN_GENERATE_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:237: parameter 'EDN_MAX_NUM_REQS_BETWEEN_RESEEDS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:238: parameter 'EDN_RECOV_ALERT_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:239: parameter 'EDN_ERR_CODE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:240: parameter 'EDN_ERR_CODE_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:243: parameter 'EDN_INTR_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:244: parameter 'EDN_INTR_TEST_EDN_CMD_REQ_DONE_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:245: parameter 'EDN_INTR_TEST_EDN_FATAL_ERR_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:246: parameter 'EDN_ALERT_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:247: parameter 'EDN_ALERT_TEST_RECOV_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:248: parameter 'EDN_ALERT_TEST_FATAL_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:249: parameter 'EDN_SW_CMD_REQ_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:250: parameter 'EDN_RESEED_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:251: parameter 'EDN_GENERATE_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:275: parameter 'EDN_PERMIT' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:12: parameter 'ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:13: parameter 'FIPS_ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:26: parameter 'EDN_REQ_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:27: parameter 'EDN_RSP_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:30: parameter 'EDN_MODE_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_fixed.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_ppc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_clock_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_clock_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_gating.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_inv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_mux2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_diff_decode.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_edge_detector.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_edn_req.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_esc_receiver.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_async.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_async_sram_adapter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_filter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop.sv'
VERIFIC-WARNING [VERI-1199] prim_flop.sv:30: parameter 'Impl' becomes localparam in 'prim_flop' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_en.sv'
VERIFIC-WARNING [VERI-1199] prim_flop_en.sv:30: parameter 'Impl' becomes localparam in 'prim_flop_en' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_inv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_mux2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_en.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_ram_1p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_ram_2p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_intr_hw.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lc_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lfsr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi4_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_packer_fifo.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_prince.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pulse_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_adv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_scr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p.sv'
VERIFIC-WARNING [VERI-1199] prim_ram_2p.sv:41: parameter 'Impl' becomes localparam in 'prim_ram_2p' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p_async_adv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_reg_cdc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sec_anchor_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_28_22_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_28_22_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_72_64_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_72_64_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_slicer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sparse_fsm_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sram_arbiter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sync_reqack.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subst_perm.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_host.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_sram.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_assert.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_assert_multiple.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err_resp.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_async.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_1n.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_m1.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_sram_byte.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_consts_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_fs_nb_in_pe.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_fs_nb_out_pe.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_fs_nb_pe.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_fs_rx.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_fs_tx.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'usb_fs_tx_mux.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wav_cgc_rl.sv'

yosys> synth_rs -top usb_fs_nb_pe -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.69

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v +/rapidsilicon/genesis/dsp_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top usb_fs_nb_pe

3.4. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] usb_fs_nb_pe.sv:17: compiling module 'usb_fs_nb_pe'
VERIFIC-INFO [VERI-1018] usb_fs_nb_in_pe.sv:14: compiling module 'usb_fs_nb_in_pe(NumInEps=5'b010,MaxInPktSizeByte=32'b0100000)'
VERIFIC-INFO [VERI-1018] usb_fs_nb_out_pe.sv:15: compiling module 'usb_fs_nb_out_pe(NumOutEps=5'b010,MaxOutPktSizeByte=32'b0100000)'
VERIFIC-WARNING [VERI-1209] usb_fs_nb_out_pe.sv:410: expression size 6 truncated to fit in target size 5
VERIFIC-INFO [VERI-1018] usb_fs_rx.sv:7: compiling module 'usb_fs_rx'
VERIFIC-WARNING [VERI-1209] usb_fs_rx.sv:229: expression size 3 truncated to fit in target size 2
VERIFIC-INFO [VERI-1018] usb_fs_tx_mux.sv:7: compiling module 'usb_fs_tx_mux'
VERIFIC-INFO [VERI-1018] usb_fs_tx.sv:7: compiling module 'usb_fs_tx'
VERIFIC-WARNING [VERI-1209] usb_fs_tx.sv:254: expression size 4 truncated to fit in target size 3
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b1)'
Importing module usb_fs_nb_pe.
Importing module usb_fs_nb_in_pe(NumInEps=5'b010,MaxInPktSizeByte=32'b0100000).
Importing module usb_fs_nb_out_pe(NumOutEps=5'b010,MaxOutPktSizeByte=32'b0100000).
Importing module usb_fs_rx.
Importing module usb_fs_tx.
Importing module prim_flop.
Importing module prim_flop(ResetValue=1'b1).
Importing module prim_generic_flop(ResetValue=1'b0).
Importing module prim_generic_flop(ResetValue=1'b1).
Importing module usb_fs_tx_mux.

3.4.1. Analyzing design hierarchy..
Top module:  \usb_fs_nb_pe
Used module:     \usb_fs_tx
Used module:         \prim_flop
Used module:             \prim_generic_flop(ResetValue=1'b0)
Used module:         \prim_flop(ResetValue=1'b1)
Used module:             \prim_generic_flop(ResetValue=1'b1)
Used module:     \usb_fs_tx_mux
Used module:     \usb_fs_rx
Used module:     \usb_fs_nb_out_pe(NumOutEps=5'b010,MaxOutPktSizeByte=32'b0100000)
Used module:     \usb_fs_nb_in_pe(NumInEps=5'b010,MaxInPktSizeByte=32'b0100000)

3.4.2. Analyzing design hierarchy..
Top module:  \usb_fs_nb_pe
Used module:     \usb_fs_tx
Used module:         \prim_flop
Used module:             \prim_generic_flop(ResetValue=1'b0)
Used module:         \prim_flop(ResetValue=1'b1)
Used module:             \prim_generic_flop(ResetValue=1'b1)
Used module:     \usb_fs_tx_mux
Used module:     \usb_fs_rx
Used module:     \usb_fs_nb_out_pe(NumOutEps=5'b010,MaxOutPktSizeByte=32'b0100000)
Used module:     \usb_fs_nb_in_pe(NumInEps=5'b010,MaxInPktSizeByte=32'b0100000)
Removed 0 unused modules.

yosys> proc

3.5. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.5.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.5.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_fs_tx_mux.
Optimizing module prim_generic_flop(ResetValue=1'b1).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_flop(ResetValue=1'b1).
Optimizing module prim_flop.
Optimizing module usb_fs_tx.
<suppressed ~24 debug messages>
Optimizing module usb_fs_rx.
<suppressed ~32 debug messages>
Optimizing module usb_fs_nb_out_pe(NumOutEps=5'b010,MaxOutPktSizeByte=32'b0100000).
<suppressed ~19 debug messages>
Optimizing module usb_fs_nb_in_pe(NumInEps=5'b010,MaxInPktSizeByte=32'b0100000).
<suppressed ~17 debug messages>
Optimizing module usb_fs_nb_pe.

yosys> bmuxmap

3.6. Executing BMUXMAP pass.

yosys> demuxmap

3.7. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.8. Executing FLATTEN pass (flatten design).
Deleting now unused module prim_flop.
Deleting now unused module prim_flop(ResetValue=1'b1).
Deleting now unused module prim_generic_flop(ResetValue=1'b0).
Deleting now unused module prim_generic_flop(ResetValue=1'b1).
Deleting now unused module usb_fs_nb_in_pe(NumInEps=5'b010,MaxInPktSizeByte=32'b0100000).
Deleting now unused module usb_fs_nb_out_pe(NumOutEps=5'b010,MaxOutPktSizeByte=32'b0100000).
Deleting now unused module usb_fs_rx.
Deleting now unused module usb_fs_tx.
Deleting now unused module usb_fs_tx_mux.
<suppressed ~10 debug messages>

yosys> bmuxmap

3.9. Executing BMUXMAP pass.

yosys> demuxmap

3.10. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.11. Executing TRIBUF pass.

yosys> deminout

3.12. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_fs_nb_pe.
<suppressed ~57 debug messages>

yosys> opt_clean

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb_fs_nb_pe..
Removed 8 unused cells and 552 unused wires.
<suppressed ~214 debug messages>

yosys> check

3.15. Executing CHECK pass (checking for obvious problems).
Checking module usb_fs_nb_pe...
Found and reported 0 problems.

yosys> opt_expr

3.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_fs_nb_pe.
<suppressed ~1 debug messages>

yosys> opt_merge -nomux

3.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb_fs_nb_pe'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

yosys> opt_muxtree

3.18. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usb_fs_nb_pe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_usb_fs_nb_in_pe.$verific$mux_63$usb_fs_nb_in_pe.sv:222$412: \u_usb_fs_nb_in_pe.in_xact_state -> 3'011
      Replacing known input bits on port A of cell $flatten\u_usb_fs_tx.$verific$mux_97$usb_fs_tx.sv:231$1402: \u_usb_fs_tx.state_q -> 3'110
      Replacing known input bits on port A of cell $flatten\u_usb_fs_tx.$verific$mux_54$usb_fs_tx.sv:155$1380: \u_usb_fs_tx.state_q -> 3'000
      Replacing known input bits on port A of cell $flatten\u_usb_fs_tx.$verific$mux_226$usb_fs_tx.sv:361$1492: \u_usb_fs_tx.out_state_q -> 2'10
      Replacing known input bits on port A of cell $flatten\u_usb_fs_tx.$verific$mux_223$usb_fs_tx.sv:354$1489: \u_usb_fs_tx.out_state_q -> 2'01
      Replacing known input bits on port A of cell $flatten\u_usb_fs_tx.$verific$mux_222$usb_fs_tx.sv:348$1488: \u_usb_fs_tx.out_state_q -> 2'00
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~95 debug messages>

yosys> opt_reduce

3.19. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usb_fs_nb_pe.
Performed a total of 0 changes.

yosys> opt_merge

3.20. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb_fs_nb_pe'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

yosys> opt_share

3.21. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.22. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $flatten\u_usb_fs_tx.\u_usb_se0_flop.\gen_generic.u_impl_generic.$verific$q_o_reg[0]$prim_generic_flop.sv:23$1560 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_tx.\u_usb_d_flop.\gen_generic.u_impl_generic.$verific$q_o_reg[0]$prim_generic_flop.sv:23$1569 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_tx.\u_oe_flop.\gen_generic.u_impl_generic.$verific$q_o_reg[0]$prim_generic_flop.sv:23$1560 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_tx.$verific$tx_data_get_q_reg$usb_fs_tx.sv:332$1481 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_tx.$verific$state_q_reg$usb_fs_tx.sv:332$1476 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_tx.$verific$se0_shift_reg_q_reg$usb_fs_tx.sv:332$1480 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_tx.$verific$pid_q_reg$usb_fs_tx.sv:93$1346 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_tx.$verific$out_state_q_reg$usb_fs_tx.sv:423$1524 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_tx.$verific$oe_shift_reg_q_reg$usb_fs_tx.sv:332$1479 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_tx.$verific$dp_eop_q_reg$usb_fs_tx.sv:423$1523 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_tx.$verific$data_shift_reg_q_reg$usb_fs_tx.sv:332$1478 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_tx.$verific$data_payload_q_reg$usb_fs_tx.sv:332$1477 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_tx.$verific$crc16_q_reg$usb_fs_tx.sv:332$1485 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_tx.$verific$byte_strobe_q_reg$usb_fs_tx.sv:332$1482 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_tx.$verific$bitstuff_q_reg$usb_fs_tx.sv:126$1364 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_tx.$verific$bitstuff_q4_reg$usb_fs_tx.sv:126$1367 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_tx.$verific$bitstuff_q3_reg$usb_fs_tx.sv:126$1366 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_tx.$verific$bitstuff_q2_reg$usb_fs_tx.sv:126$1365 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_tx.$verific$bit_history_q_reg$usb_fs_tx.sv:332$1483 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_tx.$verific$bit_count_q_reg$usb_fs_tx.sv:332$1484 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_rx.$verific$token_payload_q_reg$usb_fs_rx.sv:600$1160 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_rx.$verific$rx_data_buffer_q_reg$usb_fs_rx.sv:600$1164 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_rx.$verific$packet_valid_q_reg$usb_fs_rx.sv:316$1016 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_rx.$verific$line_state_qq_reg$usb_fs_rx.sv:129$943 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_rx.$verific$line_state_q_reg$usb_fs_rx.sv:129$942 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_rx.$verific$line_history_q_reg$usb_fs_rx.sv:316$1017 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_rx.$verific$in_packet_q_reg$usb_fs_rx.sv:278$1001 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_rx.$verific$full_pid_q_reg$usb_fs_rx.sv:600$1157 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_rx.$verific$frame_num_q_reg$usb_fs_rx.sv:600$1163 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_rx.$verific$endp_q_reg$usb_fs_rx.sv:600$1162 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_rx.$verific$diff_state_q_reg$usb_fs_rx.sv:129$944 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_rx.$verific$crc5_q_reg$usb_fs_rx.sv:600$1159 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_rx.$verific$crc16_q_reg$usb_fs_rx.sv:600$1158 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_rx.$verific$bitstuff_history_q_reg$usb_fs_rx.sv:379$1037 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_rx.$verific$bitstuff_error_q_reg$usb_fs_rx.sv:406$1049 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_rx.$verific$bit_phase_q_reg$usb_fs_rx.sv:240$977 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_rx.$verific$addr_q_reg$usb_fs_rx.sv:600$1161 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_nb_out_pe.$verific$timeout_cntdown_q_reg$usb_fs_nb_out_pe.sv:322$690 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_nb_out_pe.$verific$out_xact_state_reg$usb_fs_nb_out_pe.sv:330$694 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_nb_out_pe.$verific$out_ep_setup_o_reg$usb_fs_nb_out_pe.sv:184$645 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_nb_out_pe.$verific$out_ep_put_addr_o_reg$usb_fs_nb_out_pe.sv:412$741 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_nb_out_pe.$verific$out_ep_newpkt_o_reg$usb_fs_nb_out_pe.sv:368$713 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_nb_out_pe.$verific$out_ep_data_put_o_reg$usb_fs_nb_out_pe.sv:377$719 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_nb_out_pe.$verific$out_ep_data_o_reg$usb_fs_nb_out_pe.sv:194$649 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_nb_out_pe.$verific$out_ep_current_o_reg$usb_fs_nb_out_pe.sv:368$714 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_nb_out_pe.$verific$nak_out_transaction_reg$usb_fs_nb_out_pe.sv:393$727 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_nb_out_pe.$verific$data_toggle_q_reg$usb_fs_nb_out_pe.sv:352$706 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_nb_out_pe.$verific$current_xact_setup_q_reg$usb_fs_nb_out_pe.sv:368$715 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_nb_in_pe.$verific$tx_data_o_reg$usb_fs_nb_in_pe.sv:274$435 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_nb_in_pe.$verific$timeout_cntdown_q_reg$usb_fs_nb_in_pe.sv:266$432 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_nb_in_pe.$verific$in_xact_state_reg$usb_fs_nb_in_pe.sv:288$442 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_nb_in_pe.$verific$in_ep_rollback_o_reg$usb_fs_nb_in_pe.sv:288$443 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_nb_in_pe.$verific$in_ep_newpkt_o_reg$usb_fs_nb_in_pe.sv:314$457 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_nb_in_pe.$verific$in_ep_get_addr_o_reg$usb_fs_nb_in_pe.sv:300$451 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_nb_in_pe.$verific$in_ep_data_get_o_reg$usb_fs_nb_in_pe.sv:348$476 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_nb_in_pe.$verific$in_ep_current_o_reg$usb_fs_nb_in_pe.sv:314$458 ($aldff) from module usb_fs_nb_pe.
Changing const-value async load to async reset on $flatten\u_usb_fs_nb_in_pe.$verific$data_toggle_q_reg$usb_fs_nb_in_pe.sv:336$473 ($aldff) from module usb_fs_nb_pe.

yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb_fs_nb_pe..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_fs_nb_pe.

yosys> opt_muxtree

3.25. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usb_fs_nb_pe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~92 debug messages>

yosys> opt_reduce

3.26. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usb_fs_nb_pe.
Performed a total of 0 changes.

yosys> opt_merge

3.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb_fs_nb_pe'.
Removed a total of 0 cells.

yosys> opt_share

3.28. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.29. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb_fs_nb_pe..

yosys> opt_expr

3.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_fs_nb_pe.
MAX OPT ITERATION = 2

yosys> fsm -encoding binary

3.32. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.32.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register usb_fs_nb_pe.u_usb_fs_nb_out_pe.timeout_cntdown_q.
Not marking usb_fs_nb_pe.u_usb_fs_tx.out_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.

yosys> fsm_extract

3.32.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_usb_fs_nb_out_pe.timeout_cntdown_q' from module `\usb_fs_nb_pe'.
  found $adff cell for state register: $flatten\u_usb_fs_nb_out_pe.$verific$timeout_cntdown_q_reg$usb_fs_nb_out_pe.sv:322$690
  root of input selection tree: \u_usb_fs_nb_out_pe.timeout_cntdown_d
  found reset state: 7'1000100 (from async reset)
  found ctrl input: \u_usb_fs_nb_out_pe.out_xact_state [2]
  found ctrl input: \u_usb_fs_nb_out_pe.out_xact_state [1]
  found ctrl input: \u_usb_fs_nb_out_pe.out_xact_state [0]
  found state code: 7'1000011
  found ctrl output: $flatten\u_usb_fs_nb_out_pe.$verific$n138$513
  ctrl inputs: \u_usb_fs_nb_out_pe.out_xact_state
  ctrl outputs: { \u_usb_fs_nb_out_pe.timeout_cntdown_d $flatten\u_usb_fs_nb_out_pe.$verific$n138$513 }
  transition:  7'1000100 3'000 ->  7'1000100 8'10001000
  transition:  7'1000100 3'001 ->  7'1000011 8'10000110
  transition:  7'1000100 3'01- ->  7'1000100 8'10001000
  transition:  7'1000100 3'1-- ->  7'1000100 8'10001000
  transition:  7'1000011 3'000 ->  7'1000100 8'10001000
  transition:  7'1000011 3'001 ->  7'1000011 8'10000110
  transition:  7'1000011 3'01- ->  7'1000100 8'10001000
  transition:  7'1000011 3'1-- ->  7'1000100 8'10001000

yosys> fsm_opt

3.32.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_fs_nb_out_pe.timeout_cntdown_q$1796' from module `\usb_fs_nb_pe'.

yosys> opt_clean

3.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb_fs_nb_pe..
Removed 5 unused cells and 5 unused wires.
<suppressed ~6 debug messages>

yosys> fsm_opt

3.32.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_fs_nb_out_pe.timeout_cntdown_q$1796' from module `\usb_fs_nb_pe'.
  Removing unused output signal \u_usb_fs_nb_out_pe.timeout_cntdown_d [0].
  Removing unused output signal \u_usb_fs_nb_out_pe.timeout_cntdown_d [1].
  Removing unused output signal \u_usb_fs_nb_out_pe.timeout_cntdown_d [2].
  Removing unused output signal \u_usb_fs_nb_out_pe.timeout_cntdown_d [3].
  Removing unused output signal \u_usb_fs_nb_out_pe.timeout_cntdown_d [4].
  Removing unused output signal \u_usb_fs_nb_out_pe.timeout_cntdown_d [5].
  Removing unused output signal \u_usb_fs_nb_out_pe.timeout_cntdown_d [6].

yosys> fsm_recode -encoding binary

3.32.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_usb_fs_nb_out_pe.timeout_cntdown_q$1796' from module `\usb_fs_nb_pe' using `auto' encoding:
  mapping auto encoding to `binary` for this FSM.
  1000100 -> 0
  1000011 -> 1

yosys> fsm_info

3.32.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_usb_fs_nb_out_pe.timeout_cntdown_q$1796' from module `usb_fs_nb_pe':
-------------------------------------

  Information on FSM $fsm$\u_usb_fs_nb_out_pe.timeout_cntdown_q$1796 (\u_usb_fs_nb_out_pe.timeout_cntdown_q):

  Number of input signals:    3
  Number of output signals:   1
  Number of state bits:       1

  Input signals:
    0: \u_usb_fs_nb_out_pe.out_xact_state [0]
    1: \u_usb_fs_nb_out_pe.out_xact_state [1]
    2: \u_usb_fs_nb_out_pe.out_xact_state [2]

  Output signals:
    0: $flatten\u_usb_fs_nb_out_pe.$verific$n138$513

  State encoding:
    0:        1'0  <RESET STATE>
    1:        1'1

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'000   ->     0 1'0
      1:     0 3'01-   ->     0 1'0
      2:     0 3'1--   ->     0 1'0
      3:     0 3'001   ->     1 1'0
      4:     1 3'000   ->     0 1'0
      5:     1 3'01-   ->     0 1'0
      6:     1 3'1--   ->     0 1'0
      7:     1 3'001   ->     1 1'0

-------------------------------------

yosys> fsm_map

3.32.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_usb_fs_nb_out_pe.timeout_cntdown_q$1796' from module `\usb_fs_nb_pe'.

yosys> opt_expr

3.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_fs_nb_pe.
<suppressed ~4 debug messages>

yosys> opt_merge -nomux

3.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb_fs_nb_pe'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_muxtree

3.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usb_fs_nb_pe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~92 debug messages>

yosys> opt_reduce

3.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usb_fs_nb_pe.
    New ctrl vector for $pmux cell $auto$fsm_map.cc:288:map_fsm$1813: $auto$fsm_map.cc:74:implement_pattern_cache$1811
  Optimizing cells in module \usb_fs_nb_pe.
Performed a total of 1 changes.

yosys> opt_merge

3.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb_fs_nb_pe'.
Removed a total of 0 cells.

yosys> opt_share

3.38. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.39. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_usb_fs_tx.\u_usb_se0_flop.\gen_generic.u_impl_generic.$verific$q_o_reg[0]$prim_generic_flop.sv:23$1560 ($adff) from module usb_fs_nb_pe (D = \u_usb_fs_tx.u_usb_se0_flop.d_i, Q = \u_usb_fs_tx.u_usb_se0_flop.gen_generic.u_impl_generic.q_o).
Adding EN signal on $flatten\u_usb_fs_tx.\u_usb_d_flop.\gen_generic.u_impl_generic.$verific$q_o_reg[0]$prim_generic_flop.sv:23$1569 ($adff) from module usb_fs_nb_pe (D = \u_usb_fs_tx.u_usb_d_flop.d_i, Q = \u_usb_fs_tx.u_usb_d_flop.gen_generic.u_impl_generic.q_o).
Adding EN signal on $flatten\u_usb_fs_tx.\u_oe_flop.\gen_generic.u_impl_generic.$verific$q_o_reg[0]$prim_generic_flop.sv:23$1560 ($adff) from module usb_fs_nb_pe (D = \u_usb_fs_tx.u_oe_flop.d_i, Q = \u_usb_fs_tx.u_oe_flop.gen_generic.u_impl_generic.q_o).
Adding EN signal on $flatten\u_usb_fs_tx.$verific$tx_data_get_q_reg$usb_fs_tx.sv:332$1481 ($adff) from module usb_fs_nb_pe (D = $flatten\u_usb_fs_tx.$verific$n925$1203, Q = \u_usb_fs_tx.tx_data_get_q).
Adding EN signal on $flatten\u_usb_fs_tx.$verific$state_q_reg$usb_fs_tx.sv:332$1476 ($adff) from module usb_fs_nb_pe (D = $flatten\u_usb_fs_tx.$verific$n893$1315, Q = \u_usb_fs_tx.state_q).
Adding EN signal on $flatten\u_usb_fs_tx.$verific$pid_q_reg$usb_fs_tx.sv:93$1346 ($adff) from module usb_fs_nb_pe (D = $flatten\u_usb_fs_tx.$verific$n22$1230, Q = \u_usb_fs_tx.pid_q).
Adding EN signal on $flatten\u_usb_fs_tx.$verific$dp_eop_q_reg$usb_fs_tx.sv:423$1523 ($adff) from module usb_fs_nb_pe (D = $flatten\u_usb_fs_tx.$verific$n1096$1334, Q = \u_usb_fs_tx.dp_eop_q).
Adding EN signal on $flatten\u_usb_fs_tx.$verific$data_payload_q_reg$usb_fs_tx.sv:332$1477 ($adff) from module usb_fs_nb_pe (D = $flatten\u_usb_fs_tx.$verific$n897$1202, Q = \u_usb_fs_tx.data_payload_q).
Adding EN signal on $flatten\u_usb_fs_tx.$verific$crc16_q_reg$usb_fs_tx.sv:332$1485 ($adff) from module usb_fs_nb_pe (D = $flatten\u_usb_fs_tx.$verific$n937$1321, Q = \u_usb_fs_tx.crc16_q).
Adding EN signal on $flatten\u_usb_fs_tx.$verific$bit_history_q_reg$usb_fs_tx.sv:332$1483 ($adff) from module usb_fs_nb_pe (D = $flatten\u_usb_fs_tx.$verific$n927$1319, Q = \u_usb_fs_tx.bit_history_q).
Adding EN signal on $flatten\u_usb_fs_tx.$verific$bit_count_q_reg$usb_fs_tx.sv:332$1484 ($adff) from module usb_fs_nb_pe (D = $flatten\u_usb_fs_tx.$verific$n933$1320, Q = \u_usb_fs_tx.bit_count_q).
Adding EN signal on $flatten\u_usb_fs_rx.$verific$token_payload_q_reg$usb_fs_rx.sv:600$1160 ($adff) from module usb_fs_nb_pe (D = $flatten\u_usb_fs_rx.$verific$n1110$920, Q = \u_usb_fs_rx.token_payload_q).
Adding EN signal on $flatten\u_usb_fs_rx.$verific$rx_data_buffer_q_reg$usb_fs_rx.sv:600$1164 ($adff) from module usb_fs_nb_pe (D = $flatten\u_usb_fs_rx.$verific$n1148$924, Q = \u_usb_fs_rx.rx_data_buffer_q).
Adding EN signal on $flatten\u_usb_fs_rx.$verific$line_state_q_reg$usb_fs_rx.sv:129$942 ($adff) from module usb_fs_nb_pe (D = $flatten\u_usb_fs_rx.$verific$n58$844, Q = \u_usb_fs_rx.line_state_q).
Adding EN signal on $flatten\u_usb_fs_rx.$verific$line_history_q_reg$usb_fs_rx.sv:316$1017 ($adff) from module usb_fs_nb_pe (D = $flatten\u_usb_fs_rx.$verific$n274$863, Q = \u_usb_fs_rx.line_history_q).
Adding EN signal on $flatten\u_usb_fs_rx.$verific$in_packet_q_reg$usb_fs_rx.sv:278$1001 ($adff) from module usb_fs_nb_pe (D = \u_usb_fs_rx.in_packet_d, Q = \u_usb_fs_rx.in_packet_q).
Adding EN signal on $flatten\u_usb_fs_rx.$verific$full_pid_q_reg$usb_fs_rx.sv:600$1157 ($adff) from module usb_fs_nb_pe (D = $flatten\u_usb_fs_rx.$verific$n1077$917, Q = \u_usb_fs_rx.full_pid_q).
Adding EN signal on $flatten\u_usb_fs_rx.$verific$frame_num_q_reg$usb_fs_rx.sv:600$1163 ($adff) from module usb_fs_nb_pe (D = $flatten\u_usb_fs_rx.$verific$n1136$923, Q = \u_usb_fs_rx.frame_num_q).
Adding EN signal on $flatten\u_usb_fs_rx.$verific$endp_q_reg$usb_fs_rx.sv:600$1162 ($adff) from module usb_fs_nb_pe (D = $flatten\u_usb_fs_rx.$verific$n1131$922, Q = \u_usb_fs_rx.endp_q).
Adding EN signal on $flatten\u_usb_fs_rx.$verific$diff_state_q_reg$usb_fs_rx.sv:129$944 ($adff) from module usb_fs_nb_pe (D = $flatten\u_usb_fs_rx.$verific$n66$846, Q = \u_usb_fs_rx.diff_state_q).
Adding EN signal on $flatten\u_usb_fs_rx.$verific$crc5_q_reg$usb_fs_rx.sv:600$1159 ($adff) from module usb_fs_nb_pe (D = $flatten\u_usb_fs_rx.$verific$n1104$919, Q = \u_usb_fs_rx.crc5_q).
Adding EN signal on $flatten\u_usb_fs_rx.$verific$crc16_q_reg$usb_fs_rx.sv:600$1158 ($adff) from module usb_fs_nb_pe (D = $flatten\u_usb_fs_rx.$verific$n1087$918, Q = \u_usb_fs_rx.crc16_q).
Adding EN signal on $flatten\u_usb_fs_rx.$verific$bitstuff_history_q_reg$usb_fs_rx.sv:379$1037 ($adff) from module usb_fs_nb_pe (D = $flatten\u_usb_fs_rx.$verific$n379$870, Q = \u_usb_fs_rx.bitstuff_history_q).
Adding EN signal on $flatten\u_usb_fs_rx.$verific$bitstuff_error_q_reg$usb_fs_rx.sv:406$1049 ($adff) from module usb_fs_nb_pe (D = \u_usb_fs_rx.bitstuff_error_d, Q = \u_usb_fs_rx.bitstuff_error_q).
Adding EN signal on $flatten\u_usb_fs_rx.$verific$addr_q_reg$usb_fs_rx.sv:600$1161 ($adff) from module usb_fs_nb_pe (D = $flatten\u_usb_fs_rx.$verific$n1123$921, Q = \u_usb_fs_rx.addr_q).
Adding EN signal on $flatten\u_usb_fs_nb_out_pe.$verific$out_ep_setup_o_reg$usb_fs_nb_out_pe.sv:184$645 ($adff) from module usb_fs_nb_pe (D = $flatten\u_usb_fs_nb_out_pe.$verific$n84$555 [1], Q = \u_usb_fs_nb_out_pe.out_ep_setup_o [1]).
Adding EN signal on $flatten\u_usb_fs_nb_out_pe.$verific$out_ep_setup_o_reg$usb_fs_nb_out_pe.sv:184$645 ($adff) from module usb_fs_nb_pe (D = $flatten\u_usb_fs_nb_out_pe.$verific$n84$555 [0], Q = \u_usb_fs_nb_out_pe.out_ep_setup_o [0]).
Adding EN signal on $flatten\u_usb_fs_nb_out_pe.$verific$out_ep_put_addr_o_reg$usb_fs_nb_out_pe.sv:412$741 ($adff) from module usb_fs_nb_pe (D = $flatten\u_usb_fs_nb_out_pe.$verific$n420$589, Q = \u_usb_fs_nb_out_pe.out_ep_put_addr_o).
Adding EN signal on $flatten\u_usb_fs_nb_out_pe.$verific$out_ep_data_o_reg$usb_fs_nb_out_pe.sv:194$649 ($adff) from module usb_fs_nb_pe (D = \u_usb_fs_rx.rx_data_buffer_q [8:1], Q = \u_usb_fs_nb_out_pe.out_ep_data_o).
Adding EN signal on $flatten\u_usb_fs_nb_out_pe.$verific$out_ep_current_o_reg$usb_fs_nb_out_pe.sv:368$714 ($adff) from module usb_fs_nb_pe (D = \u_usb_fs_nb_in_pe.in_ep_current_d, Q = \u_usb_fs_nb_out_pe.out_ep_current_o).
Adding EN signal on $flatten\u_usb_fs_nb_out_pe.$verific$nak_out_transaction_reg$usb_fs_nb_out_pe.sv:393$727 ($adff) from module usb_fs_nb_pe (D = $flatten\u_usb_fs_nb_out_pe.$verific$n376$547, Q = \u_usb_fs_nb_out_pe.nak_out_transaction).
Adding EN signal on $flatten\u_usb_fs_nb_out_pe.$verific$current_xact_setup_q_reg$usb_fs_nb_out_pe.sv:368$715 ($adff) from module usb_fs_nb_pe (D = \u_usb_fs_nb_in_pe.setup_token_received, Q = \u_usb_fs_nb_out_pe.current_xact_setup_q).
Adding EN signal on $flatten\u_usb_fs_nb_in_pe.$verific$in_ep_get_addr_o_reg$usb_fs_nb_in_pe.sv:300$451 ($adff) from module usb_fs_nb_pe (D = $flatten\u_usb_fs_nb_in_pe.$verific$n297$341, Q = \u_usb_fs_nb_in_pe.in_ep_get_addr_o).
Adding EN signal on $flatten\u_usb_fs_nb_in_pe.$verific$in_ep_current_o_reg$usb_fs_nb_in_pe.sv:314$458 ($adff) from module usb_fs_nb_pe (D = \u_usb_fs_nb_in_pe.in_ep_current_d, Q = \u_usb_fs_nb_in_pe.in_ep_current_o).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$1967 ($adffe) from module usb_fs_nb_pe.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$1967 ($adffe) from module usb_fs_nb_pe.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$1967 ($adffe) from module usb_fs_nb_pe.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$1959 ($adffe) from module usb_fs_nb_pe.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$1959 ($adffe) from module usb_fs_nb_pe.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$1959 ($adffe) from module usb_fs_nb_pe.
Setting constant 0-bit at position 7 on $flatten\u_usb_fs_tx.$verific$se0_shift_reg_q_reg$usb_fs_tx.sv:332$1480 ($adff) from module usb_fs_nb_pe.

yosys> opt_clean

3.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb_fs_nb_pe..
Removed 9 unused cells and 15 unused wires.
<suppressed ~12 debug messages>

yosys> opt_expr

3.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_fs_nb_pe.
<suppressed ~29 debug messages>

yosys> opt_muxtree

3.42. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usb_fs_nb_pe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~87 debug messages>

yosys> opt_reduce

3.43. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usb_fs_nb_pe.
Performed a total of 0 changes.

yosys> opt_merge

3.44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb_fs_nb_pe'.
<suppressed ~42 debug messages>
Removed a total of 14 cells.

yosys> opt_share

3.45. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.46. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$1970 ($adff) from module usb_fs_nb_pe.

yosys> opt_clean

3.47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb_fs_nb_pe..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.48. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_fs_nb_pe.

yosys> opt_muxtree

3.49. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usb_fs_nb_pe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~87 debug messages>

yosys> opt_reduce

3.50. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usb_fs_nb_pe.
Performed a total of 0 changes.

yosys> opt_merge

3.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb_fs_nb_pe'.
Removed a total of 0 cells.

yosys> opt_share

3.52. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.53. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$1971 ($adff) from module usb_fs_nb_pe.

yosys> opt_clean

3.54. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb_fs_nb_pe..

yosys> opt_expr

3.55. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_fs_nb_pe.
MAX OPT ITERATION = 3

yosys> wreduce -keepdc

3.56. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 4) from port B of cell usb_fs_nb_pe.$verific$equal_4$usb_fs_nb_pe.sv:127$9 ($eq).
Removed top 2 bits (of 3) from port B of cell usb_fs_nb_pe.$flatten\u_usb_fs_tx.$verific$add_108$usb_fs_tx.sv:254$1412 ($add).
Removed top 1 bits (of 2) from port B of cell usb_fs_nb_pe.$flatten\u_usb_fs_tx.$verific$equal_42$usb_fs_tx.sv:129$1368 ($eq).
Removed top 1 bits (of 4) from port B of cell usb_fs_nb_pe.$auto$opt_dff.cc:195:make_patterns_logic$1841 ($ne).
Removed top 3 bits (of 8) from mux cell usb_fs_nb_pe.$flatten\u_usb_fs_tx.$verific$mux_204$usb_fs_tx.sv:331$1470 ($mux).
Removed top 1 bits (of 2) from mux cell usb_fs_nb_pe.$flatten\u_usb_fs_tx.$verific$mux_222$usb_fs_tx.sv:348$1488 ($mux).
Removed top 3 bits (of 40) from mux cell usb_fs_nb_pe.$flatten\u_usb_fs_tx.$verific$mux_287$usb_fs_tx.sv:219$1460 ($mux).
Removed top 2 bits (of 3) from mux cell usb_fs_nb_pe.$flatten\u_usb_fs_tx.$verific$mux_54$usb_fs_tx.sv:155$1380 ($mux).
Removed top 3 bits (of 8) from mux cell usb_fs_nb_pe.$flatten\u_usb_fs_tx.$verific$mux_95$usb_fs_tx.sv:231$1400 ($mux).
Removed top 3 bits (of 8) from mux cell usb_fs_nb_pe.$flatten\u_usb_fs_tx.$verific$mux_99$usb_fs_tx.sv:231$1404 ($mux).
Removed top 1 bits (of 4) from port B of cell usb_fs_nb_pe.$auto$opt_dff.cc:195:make_patterns_logic$1892 ($ne).
Removed top 1 bits (of 2) from port B of cell usb_fs_nb_pe.$flatten\u_usb_fs_rx.$verific$add_54$usb_fs_rx.sv:229$970 ($add).
Removed top 1 bits (of 4) from port B of cell usb_fs_nb_pe.$flatten\u_usb_fs_rx.$verific$equal_120$usb_fs_rx.sv:336$1021 ($eq).
Removed top 1 bits (of 4) from port B of cell usb_fs_nb_pe.$flatten\u_usb_fs_rx.$verific$equal_129$usb_fs_rx.sv:346$1026 ($eq).
Removed top 1 bits (of 5) from port B of cell usb_fs_nb_pe.$flatten\u_usb_fs_rx.$verific$equal_175$usb_fs_rx.sv:439$1062 ($eq).
Removed top 1 bits (of 2) from port B of cell usb_fs_nb_pe.$flatten\u_usb_fs_rx.$verific$equal_49$usb_fs_rx.sv:225$965 ($eq).
Removed top 1 bits (of 12) from port B of cell usb_fs_nb_pe.$flatten\u_usb_fs_rx.$verific$equal_93$usb_fs_rx.sv:284$1002 ($eq).
Removed top 1 bits (of 3) from mux cell usb_fs_nb_pe.$flatten\u_usb_fs_rx.$verific$mux_55$usb_fs_rx.sv:229$971 ($mux).
Removed top 2 bits (of 5) from port B of cell usb_fs_nb_pe.$flatten\u_usb_fs_rx.$verific$xor_182$usb_fs_rx.sv:450$1069 ($xor).
Removed top 2 bits (of 3) from port B of cell usb_fs_nb_pe.$auto$fsm_map.cc:77:implement_pattern_cache$1812 ($eq).
Removed top 1 bits (of 3) from port B of cell usb_fs_nb_pe.$auto$opt_dff.cc:195:make_patterns_logic$1941 ($ne).
Removed top 1 bits (of 2) from port B of cell usb_fs_nb_pe.$auto$opt_dff.cc:195:make_patterns_logic$1943 ($ne).
Removed top 2 bits (of 6) from port B of cell usb_fs_nb_pe.$auto$opt_dff.cc:195:make_patterns_logic$1827 ($ne).
Removed top 1 bits (of 3) from mux cell usb_fs_nb_pe.$flatten\u_usb_fs_nb_out_pe.$auto$bmuxmap.cc:60:execute$1727 ($mux).
Removed top 4 bits (of 5) from port B of cell usb_fs_nb_pe.$flatten\u_usb_fs_nb_out_pe.$verific$add_221$usb_fs_nb_out_pe.sv:410$737 ($add).
Removed top 3 bits (of 4) from port B of cell usb_fs_nb_pe.$flatten\u_usb_fs_nb_out_pe.$verific$equal_12$usb_fs_nb_out_pe.sv:134$602 ($eq).
Removed top 1 bits (of 3) from port B of cell usb_fs_nb_pe.$flatten\u_usb_fs_nb_out_pe.$verific$equal_190$usb_fs_nb_out_pe.sv:376$716 ($eq).
Removed top 2 bits (of 4) from port B of cell usb_fs_nb_pe.$flatten\u_usb_fs_nb_out_pe.$verific$equal_22$usb_fs_nb_out_pe.sv:147$611 ($eq).
Removed top 2 bits (of 4) from port B of cell usb_fs_nb_pe.$auto$opt_dff.cc:195:make_patterns_logic$1818 ($ne).
Removed top 1 bits (of 5) from port B of cell usb_fs_nb_pe.$auto$opt_dff.cc:195:make_patterns_logic$1852 ($ne).
Removed top 2 bits (of 5) from port B of cell usb_fs_nb_pe.$auto$opt_dff.cc:195:make_patterns_logic$1854 ($ne).
Removed top 1 bits (of 5) from port B of cell usb_fs_nb_pe.$auto$opt_dff.cc:195:make_patterns_logic$1858 ($ne).
Removed top 1 bits (of 3) from mux cell usb_fs_nb_pe.$flatten\u_usb_fs_nb_in_pe.$auto$bmuxmap.cc:60:execute$1787 ($mux).
Removed top 2 bits (of 4) from port B of cell usb_fs_nb_pe.$flatten\u_usb_fs_nb_in_pe.$verific$LessThan_22$usb_fs_nb_in_pe.sv:136$375 ($lt).
Removed top 4 bits (of 5) from port B of cell usb_fs_nb_pe.$flatten\u_usb_fs_nb_in_pe.$verific$add_117$usb_fs_nb_in_pe.sv:298$447 ($add).
Removed top 2 bits (of 4) from port B of cell usb_fs_nb_pe.$flatten\u_usb_fs_nb_in_pe.$verific$equal_19$usb_fs_nb_in_pe.sv:133$372 ($eq).
Removed top 1 bits (of 3) from port B of cell usb_fs_nb_pe.$flatten\u_usb_fs_nb_in_pe.$verific$equal_36$usb_fs_nb_in_pe.sv:153$389 ($eq).
Removed top 1 bits (of 2) from port B of cell usb_fs_nb_pe.$flatten\u_usb_fs_nb_in_pe.$verific$equal_7$usb_fs_nb_in_pe.sv:119$361 ($eq).
Removed top 3 bits (of 4) from mux cell usb_fs_nb_pe.$flatten\u_usb_fs_nb_in_pe.$verific$mux_24$usb_fs_nb_in_pe.sv:137$377 ($mux).
Removed top 6 bits (of 7) from port B of cell usb_fs_nb_pe.$flatten\u_usb_fs_nb_in_pe.$verific$sub_64$usb_fs_nb_in_pe.sv:229$413 ($sub).
Removed top 3 bits (of 8) from mux cell usb_fs_nb_pe.$flatten\u_usb_fs_tx.$verific$mux_146$usb_fs_tx.sv:262$1432 ($mux).
Removed top 1 bits (of 3) from port Y of cell usb_fs_nb_pe.$flatten\u_usb_fs_rx.$verific$add_54$usb_fs_rx.sv:229$970 ($add).
Removed top 3 bits (of 8) from mux cell usb_fs_nb_pe.$flatten\u_usb_fs_tx.$verific$mux_141$usb_fs_tx.sv:262$1427 ($mux).
Removed top 3 bits (of 8) from mux cell usb_fs_nb_pe.$flatten\u_usb_fs_tx.$verific$mux_136$usb_fs_tx.sv:261$1422 ($mux).
Removed top 3 bits (of 8) from mux cell usb_fs_nb_pe.$flatten\u_usb_fs_tx.$auto$bmuxmap.cc:60:execute$1625 ($mux).
Removed top 3 bits (of 8) from mux cell usb_fs_nb_pe.$flatten\u_usb_fs_tx.$auto$bmuxmap.cc:60:execute$1622 ($mux).
Removed top 3 bits (of 8) from mux cell usb_fs_nb_pe.$flatten\u_usb_fs_tx.$auto$bmuxmap.cc:60:execute$1623 ($mux).
Removed top 3 bits (of 8) from mux cell usb_fs_nb_pe.$flatten\u_usb_fs_tx.$auto$bmuxmap.cc:60:execute$1617 ($mux).
Removed top 3 bits (of 8) from mux cell usb_fs_nb_pe.$flatten\u_usb_fs_tx.$auto$bmuxmap.cc:60:execute$1618 ($mux).
Removed top 3 bits (of 8) from mux cell usb_fs_nb_pe.$flatten\u_usb_fs_tx.$auto$bmuxmap.cc:60:execute$1619 ($mux).
Removed top 3 bits (of 8) from mux cell usb_fs_nb_pe.$flatten\u_usb_fs_tx.$auto$bmuxmap.cc:60:execute$1620 ($mux).
Removed top 12 bits (of 16) from wire usb_fs_nb_pe.$flatten\u_usb_fs_nb_in_pe.$auto$bmuxmap.cc:58:execute$1736.
Removed top 5 bits (of 8) from wire usb_fs_nb_pe.$flatten\u_usb_fs_nb_in_pe.$auto$bmuxmap.cc:58:execute$1741.
Removed top 3 bits (of 4) from wire usb_fs_nb_pe.$flatten\u_usb_fs_nb_in_pe.$auto$bmuxmap.cc:58:execute$1746.
Removed top 1 bits (of 2) from wire usb_fs_nb_pe.$flatten\u_usb_fs_nb_in_pe.$auto$bmuxmap.cc:58:execute$1751.
Removed top 7 bits (of 28) from wire usb_fs_nb_pe.$flatten\u_usb_fs_nb_in_pe.$auto$bmuxmap.cc:58:execute$1756.
Removed top 1 bits (of 4) from wire usb_fs_nb_pe.$flatten\u_usb_fs_nb_in_pe.$auto$bmuxmap.cc:58:execute$1766.
Removed top 1 bits (of 4) from wire usb_fs_nb_pe.$flatten\u_usb_fs_nb_in_pe.$auto$bmuxmap.cc:58:execute$1776.
Removed top 3 bits (of 12) from wire usb_fs_nb_pe.$flatten\u_usb_fs_nb_in_pe.$auto$bmuxmap.cc:58:execute$1786.
Removed top 2 bits (of 3) from wire usb_fs_nb_pe.$flatten\u_usb_fs_nb_in_pe.$verific$n139$326.
Removed top 2 bits (of 3) from wire usb_fs_nb_pe.$flatten\u_usb_fs_nb_in_pe.$verific$n94$318.
Removed top 3 bits (of 4) from wire usb_fs_nb_pe.$flatten\u_usb_fs_nb_out_pe.$auto$bmuxmap.cc:58:execute$1656.
Removed top 1 bits (of 2) from wire usb_fs_nb_pe.$flatten\u_usb_fs_nb_out_pe.$auto$bmuxmap.cc:58:execute$1661.
Removed top 8 bits (of 16) from wire usb_fs_nb_pe.$flatten\u_usb_fs_nb_out_pe.$auto$bmuxmap.cc:58:execute$1676.
Removed top 4 bits (of 8) from wire usb_fs_nb_pe.$flatten\u_usb_fs_nb_out_pe.$auto$bmuxmap.cc:58:execute$1681.
Removed top 2 bits (of 4) from wire usb_fs_nb_pe.$flatten\u_usb_fs_nb_out_pe.$auto$bmuxmap.cc:58:execute$1686.
Removed top 1 bits (of 2) from wire usb_fs_nb_pe.$flatten\u_usb_fs_nb_out_pe.$auto$bmuxmap.cc:58:execute$1691.
Removed top 1 bits (of 4) from wire usb_fs_nb_pe.$flatten\u_usb_fs_nb_out_pe.$auto$bmuxmap.cc:58:execute$1696.
Removed top 1 bits (of 4) from wire usb_fs_nb_pe.$flatten\u_usb_fs_nb_out_pe.$auto$bmuxmap.cc:58:execute$1716.
Removed top 6 bits (of 12) from wire usb_fs_nb_pe.$flatten\u_usb_fs_nb_out_pe.$auto$bmuxmap.cc:58:execute$1726.
Removed top 3 bits (of 6) from wire usb_fs_nb_pe.$flatten\u_usb_fs_nb_out_pe.$auto$bmuxmap.cc:58:execute$1731.
Removed top 3 bits (of 4) from wire usb_fs_nb_pe.$flatten\u_usb_fs_tx.$auto$bmuxmap.cc:58:execute$1586.
Removed top 3 bits (of 32) from wire usb_fs_nb_pe.$flatten\u_usb_fs_tx.$auto$bmuxmap.cc:58:execute$1616.
Removed top 3 bits (of 16) from wire usb_fs_nb_pe.$flatten\u_usb_fs_tx.$auto$bmuxmap.cc:58:execute$1621.
Removed top 1 bits (of 2) from wire usb_fs_nb_pe.$flatten\u_usb_fs_tx.$verific$n1019$1323.
Removed top 2 bits (of 3) from wire usb_fs_nb_pe.$flatten\u_usb_fs_tx.$verific$n124$1238.
Removed top 3 bits (of 8) from wire usb_fs_nb_pe.$flatten\u_usb_fs_tx.$verific$n351$1268.
Removed top 3 bits (of 8) from wire usb_fs_nb_pe.$flatten\u_usb_fs_tx.$verific$n380$1271.
Removed top 3 bits (of 8) from wire usb_fs_nb_pe.$flatten\u_usb_fs_tx.$verific$n411$1275.
Removed top 3 bits (of 8) from wire usb_fs_nb_pe.$flatten\u_usb_fs_tx.$verific$n524$1287.
Removed top 3 bits (of 8) from wire usb_fs_nb_pe.$flatten\u_usb_fs_tx.$verific$n561$1292.
Removed top 3 bits (of 8) from wire usb_fs_nb_pe.$flatten\u_usb_fs_tx.$verific$n916$1318.

yosys> peepopt

3.57. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb_fs_nb_pe..
Removed 0 unused cells and 33 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.59. Executing BMUXMAP pass.

yosys> demuxmap

3.60. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.61. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module usb_fs_nb_pe:
  creating $macc model for $flatten\u_usb_fs_nb_in_pe.$verific$add_117$usb_fs_nb_in_pe.sv:298$447 ($add).
  creating $macc model for $flatten\u_usb_fs_nb_in_pe.$verific$sub_64$usb_fs_nb_in_pe.sv:229$413 ($sub).
  creating $macc model for $flatten\u_usb_fs_nb_out_pe.$verific$add_221$usb_fs_nb_out_pe.sv:410$737 ($add).
  creating $macc model for $flatten\u_usb_fs_rx.$verific$add_54$usb_fs_rx.sv:229$970 ($add).
  creating $macc model for $flatten\u_usb_fs_tx.$verific$add_108$usb_fs_tx.sv:254$1412 ($add).
  creating $alu model for $macc $flatten\u_usb_fs_tx.$verific$add_108$usb_fs_tx.sv:254$1412.
  creating $alu model for $macc $flatten\u_usb_fs_rx.$verific$add_54$usb_fs_rx.sv:229$970.
  creating $alu model for $macc $flatten\u_usb_fs_nb_out_pe.$verific$add_221$usb_fs_nb_out_pe.sv:410$737.
  creating $alu model for $macc $flatten\u_usb_fs_nb_in_pe.$verific$sub_64$usb_fs_nb_in_pe.sv:229$413.
  creating $alu model for $macc $flatten\u_usb_fs_nb_in_pe.$verific$add_117$usb_fs_nb_in_pe.sv:298$447.
  creating $alu model for $flatten\u_usb_fs_nb_in_pe.$verific$LessThan_22$usb_fs_nb_in_pe.sv:136$375 ($lt): new $alu
  creating $alu cell for $flatten\u_usb_fs_nb_in_pe.$verific$LessThan_22$usb_fs_nb_in_pe.sv:136$375: $auto$alumacc.cc:485:replace_alu$2005
  creating $alu cell for $flatten\u_usb_fs_nb_in_pe.$verific$add_117$usb_fs_nb_in_pe.sv:298$447: $auto$alumacc.cc:485:replace_alu$2016
  creating $alu cell for $flatten\u_usb_fs_nb_in_pe.$verific$sub_64$usb_fs_nb_in_pe.sv:229$413: $auto$alumacc.cc:485:replace_alu$2019
  creating $alu cell for $flatten\u_usb_fs_nb_out_pe.$verific$add_221$usb_fs_nb_out_pe.sv:410$737: $auto$alumacc.cc:485:replace_alu$2022
  creating $alu cell for $flatten\u_usb_fs_rx.$verific$add_54$usb_fs_rx.sv:229$970: $auto$alumacc.cc:485:replace_alu$2025
  creating $alu cell for $flatten\u_usb_fs_tx.$verific$add_108$usb_fs_tx.sv:254$1412: $auto$alumacc.cc:485:replace_alu$2028
  created 6 $alu and 0 $macc cells.

yosys> opt_expr

3.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_fs_nb_pe.
<suppressed ~1 debug messages>

yosys> opt_merge -nomux

3.63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb_fs_nb_pe'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.64. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usb_fs_nb_pe..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~87 debug messages>

yosys> opt_reduce

3.65. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usb_fs_nb_pe.
Performed a total of 0 changes.

yosys> opt_merge

3.66. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb_fs_nb_pe'.
Removed a total of 0 cells.

yosys> opt_share

3.67. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.68. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.69. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb_fs_nb_pe..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.70. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_fs_nb_pe.
MAX OPT ITERATION = 1

yosys> stat

3.71. Printing statistics.

=== usb_fs_nb_pe ===

   Number of wires:                753
   Number of wire bits:           2285
   Number of public wires:         339
   Number of public wire bits:     908
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                571
     $adff                          23
     $adffe                         34
     $alu                            6
     $and                           72
     $eq                            34
     $logic_not                      8
     $mux                          279
     $ne                            18
     $not                           40
     $or                            16
     $reduce_and                    13
     $reduce_bool                   20
     $reduce_or                      1
     $xor                            7


yosys> memory -nomap

3.72. Executing MEMORY pass.

yosys> opt_mem

3.72.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.72.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.72.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.72.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.72.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.72.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb_fs_nb_pe..

yosys> memory_share

3.72.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.72.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.72.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb_fs_nb_pe..

yosys> memory_collect

3.72.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.73. Printing statistics.

=== usb_fs_nb_pe ===

   Number of wires:                753
   Number of wire bits:           2285
   Number of public wires:         339
   Number of public wire bits:     908
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                571
     $adff                          23
     $adffe                         34
     $alu                            6
     $and                           72
     $eq                            34
     $logic_not                      8
     $mux                          279
     $ne                            18
     $not                           40
     $or                            16
     $reduce_and                    13
     $reduce_bool                   20
     $reduce_or                      1
     $xor                            7


yosys> muxpack

3.74. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~255 debug messages>

yosys> opt_clean

3.75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb_fs_nb_pe..

yosys> pmuxtree

3.76. Executing PMUXTREE pass.

yosys> muxpack

3.77. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~255 debug messages>

yosys> memory_map

3.78. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.79. Printing statistics.

=== usb_fs_nb_pe ===

   Number of wires:                753
   Number of wire bits:           2285
   Number of public wires:         339
   Number of public wire bits:     908
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                571
     $adff                          23
     $adffe                         34
     $alu                            6
     $and                           72
     $eq                            34
     $logic_not                      8
     $mux                          279
     $ne                            18
     $not                           40
     $or                            16
     $reduce_and                    13
     $reduce_bool                   20
     $reduce_or                      1
     $xor                            7


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.80. Executing TECHMAP pass (map to technology primitives).

3.80.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.80.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.80.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$f85408ed1aa3d09e465edae8a7bf590332ae9f7b\_90_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using template $paramod$10ed987432f06055e5279101f9ec60a49861b43c\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
No more expansions possible.
<suppressed ~1829 debug messages>

yosys> stat

3.81. Printing statistics.

=== usb_fs_nb_pe ===

   Number of wires:               1213
   Number of wire bits:           9850
   Number of public wires:         339
   Number of public wire bits:     908
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2237
     $_AND_                        167
     $_DFFE_PN0P_                  156
     $_DFFE_PN1P_                    7
     $_DFF_PN0_                     62
     $_DFF_PN1_                      2
     $_MUX_                       1135
     $_NOT_                        130
     $_OR_                         264
     $_XOR_                        314


yosys> opt_expr

3.82. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_fs_nb_pe.
<suppressed ~507 debug messages>

yosys> opt_merge -nomux

3.83. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb_fs_nb_pe'.
<suppressed ~879 debug messages>
Removed a total of 293 cells.

yosys> opt_muxtree

3.84. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usb_fs_nb_pe..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.85. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usb_fs_nb_pe.
Performed a total of 0 changes.

yosys> opt_merge

3.86. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb_fs_nb_pe'.
Removed a total of 0 cells.

yosys> opt_share

3.87. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.88. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.89. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb_fs_nb_pe..
Removed 20 unused cells and 432 unused wires.
<suppressed ~21 debug messages>

yosys> opt_expr

3.90. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_fs_nb_pe.
<suppressed ~14 debug messages>

yosys> opt_muxtree

3.91. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usb_fs_nb_pe..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.92. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usb_fs_nb_pe.
Performed a total of 0 changes.

yosys> opt_merge

3.93. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb_fs_nb_pe'.
Removed a total of 0 cells.

yosys> opt_share

3.94. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.95. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.96. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb_fs_nb_pe..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_fs_nb_pe.
MAX OPT ITERATION = 2

yosys> opt_expr -full

3.98. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_fs_nb_pe.
<suppressed ~185 debug messages>

yosys> techmap -map +/techmap.v

3.99. Executing TECHMAP pass (map to technology primitives).

3.99.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.99.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt_expr

3.100. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_fs_nb_pe.

yosys> opt_merge -nomux

3.101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb_fs_nb_pe'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_muxtree

3.102. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usb_fs_nb_pe..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.103. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usb_fs_nb_pe.
Performed a total of 0 changes.

yosys> opt_merge

3.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb_fs_nb_pe'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.105. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3938 ($_DFF_PN0_) from module usb_fs_nb_pe.

yosys> opt_clean

3.106. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb_fs_nb_pe..
Removed 11 unused cells and 37 unused wires.
<suppressed ~12 debug messages>

yosys> opt_expr

3.107. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_fs_nb_pe.

yosys> opt_muxtree

3.108. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usb_fs_nb_pe..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.109. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usb_fs_nb_pe.
Performed a total of 0 changes.

yosys> opt_merge

3.110. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb_fs_nb_pe'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.111. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3937 ($_DFF_PN0_) from module usb_fs_nb_pe.

yosys> opt_clean

3.112. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb_fs_nb_pe..
Removed 11 unused cells and 0 unused wires.
<suppressed ~11 debug messages>

yosys> opt_expr

3.113. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_fs_nb_pe.

yosys> opt_muxtree

3.114. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usb_fs_nb_pe..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.115. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usb_fs_nb_pe.
Performed a total of 0 changes.

yosys> opt_merge

3.116. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb_fs_nb_pe'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.117. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.118. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb_fs_nb_pe..

yosys> opt_expr

3.119. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_fs_nb_pe.
MAX OPT ITERATION = 3

yosys> abc -dff

3.120. Executing ABC pass (technology mapping using ABC).

3.120.1. Summary of detected clock domains:
  9 cells in clk=\clk_48mhz_i, en=\u_usb_fs_nb_in_pe.in_token_received, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$1956, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_48mhz_i, en=\u_usb_fs_rx.rx_data_buffer_q [0], arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$1961, arst=!\rst_ni, srst={ }
  35 cells in clk=\clk_48mhz_i, en=\u_usb_fs_nb_out_pe.out_xact_start, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$1821, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$1965, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$1953, arst=!\rst_ni, srst={ }
  33 cells in clk=\clk_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$1899, arst=!\rst_ni, srst={ }
  31 cells in clk=\clk_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$1902, arst=!\rst_ni, srst={ }
  44 cells in clk=\clk_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$1905, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$1908, arst=!\rst_ni, srst={ }
  62 cells in clk=\clk_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$1911, arst=!\rst_ni, srst={ }
  35 cells in clk=\clk_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$1914, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$1920, arst=!\rst_ni, srst={ }
  92 cells in clk=\clk_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$1923, arst=!\rst_ni, srst={ }
  30 cells in clk=\clk_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$1929, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$1932, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$1944, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$1830, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$1837, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$1846, arst=!\rst_ni, srst={ }
  174 cells in clk=\clk_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$1859, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$1862, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$1869, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$1880, arst=!\rst_ni, srst={ }
  70 cells in clk=\clk_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$1883, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$1886, arst=!\rst_ni, srst={ }
  562 cells in clk=\clk_48mhz_i, en={ }, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_48mhz_i, en=$auto$opt_dff.cc:219:make_patterns_logic$1893, arst=!\rst_ni, srst={ }
  44 cells in clk=\clk_48mhz_i, en=$auto$opt_dff.cc:194:make_patterns_logic$1896, arst=!\rst_ni, srst={ }

3.120.2. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by \u_usb_fs_nb_in_pe.in_token_received, asynchronously reset by !\rst_ni
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 8 outputs.

3.120.2.1. Executing ABC.

3.120.3. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$1956, asynchronously reset by !\rst_ni
Extracted 23 gates and 26 wires to a netlist network with 3 inputs and 8 outputs.

3.120.3.1. Executing ABC.

3.120.4. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by \u_usb_fs_rx.rx_data_buffer_q [0], asynchronously reset by !\rst_ni
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.120.4.1. Executing ABC.

3.120.5. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$1961, asynchronously reset by !\rst_ni
Extracted 9 gates and 15 wires to a netlist network with 5 inputs and 5 outputs.

3.120.5.1. Executing ABC.

3.120.6. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by \u_usb_fs_nb_out_pe.out_xact_start, asynchronously reset by !\rst_ni
Extracted 35 gates and 66 wires to a netlist network with 29 inputs and 16 outputs.

3.120.6.1. Executing ABC.

3.120.7. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$1821, asynchronously reset by !\rst_ni
Extracted 4 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.120.7.1. Executing ABC.

3.120.8. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$1965, asynchronously reset by !\rst_ni
Extracted 22 gates and 24 wires to a netlist network with 2 inputs and 7 outputs.

3.120.8.1. Executing ABC.

3.120.9. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$1953, asynchronously reset by !\rst_ni
Extracted 16 gates and 27 wires to a netlist network with 11 inputs and 9 outputs.

3.120.9.1. Executing ABC.

3.120.10. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$1899, asynchronously reset by !\rst_ni
Extracted 33 gates and 41 wires to a netlist network with 6 inputs and 12 outputs.

3.120.10.1. Executing ABC.

3.120.11. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$1902, asynchronously reset by !\rst_ni
Extracted 31 gates and 40 wires to a netlist network with 8 inputs and 7 outputs.

3.120.11.1. Executing ABC.

3.120.12. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$1905, asynchronously reset by !\rst_ni
Extracted 44 gates and 49 wires to a netlist network with 4 inputs and 12 outputs.

3.120.12.1. Executing ABC.

3.120.13. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$1908, asynchronously reset by !\rst_ni
Extracted 10 gates and 15 wires to a netlist network with 5 inputs and 4 outputs.

3.120.13.1. Executing ABC.

3.120.14. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$1911, asynchronously reset by !\rst_ni
Extracted 62 gates and 80 wires to a netlist network with 16 inputs and 19 outputs.

3.120.14.1. Executing ABC.

3.120.15. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$1914, asynchronously reset by !\rst_ni
Extracted 35 gates and 56 wires to a netlist network with 20 inputs and 23 outputs.

3.120.15.1. Executing ABC.

3.120.16. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$1920, asynchronously reset by !\rst_ni
Extracted 17 gates and 21 wires to a netlist network with 3 inputs and 4 outputs.

3.120.16.1. Executing ABC.

3.120.17. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$1923, asynchronously reset by !\rst_ni
Extracted 92 gates and 101 wires to a netlist network with 7 inputs and 16 outputs.

3.120.17.1. Executing ABC.

3.120.18. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$1929, asynchronously reset by !\rst_ni
Extracted 30 gates and 35 wires to a netlist network with 4 inputs and 8 outputs.

3.120.18.1. Executing ABC.

3.120.19. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$1932, asynchronously reset by !\rst_ni
Extracted 15 gates and 24 wires to a netlist network with 9 inputs and 4 outputs.

3.120.19.1. Executing ABC.

3.120.20. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$1944, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 4 outputs.

3.120.20.1. Executing ABC.

3.120.21. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$1830, asynchronously reset by !\rst_ni
Extracted 12 gates and 23 wires to a netlist network with 10 inputs and 3 outputs.

3.120.21.1. Executing ABC.

3.120.22. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$1837, asynchronously reset by !\rst_ni
Extracted 11 gates and 19 wires to a netlist network with 7 inputs and 9 outputs.

3.120.22.1. Executing ABC.

3.120.23. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$1846, asynchronously reset by !\rst_ni
Extracted 5 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.120.23.1. Executing ABC.

3.120.24. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$1859, asynchronously reset by !\rst_ni
Extracted 174 gates and 265 wires to a netlist network with 89 inputs and 27 outputs.

3.120.24.1. Executing ABC.

3.120.25. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$1862, asynchronously reset by !\rst_ni
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

3.120.25.1. Executing ABC.

3.120.26. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$1869, asynchronously reset by !\rst_ni
Extracted 17 gates and 24 wires to a netlist network with 6 inputs and 6 outputs.

3.120.26.1. Executing ABC.

3.120.27. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$1880, asynchronously reset by !\rst_ni
Extracted 8 gates and 16 wires to a netlist network with 7 inputs and 4 outputs.

3.120.27.1. Executing ABC.

3.120.28. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$1883, asynchronously reset by !\rst_ni
Extracted 70 gates and 78 wires to a netlist network with 6 inputs and 18 outputs.

3.120.28.1. Executing ABC.

3.120.29. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$1886, asynchronously reset by !\rst_ni
Extracted 22 gates and 28 wires to a netlist network with 5 inputs and 7 outputs.

3.120.29.1. Executing ABC.

3.120.30. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, asynchronously reset by !\rst_ni
Extracted 562 gates and 702 wires to a netlist network with 138 inputs and 134 outputs.

3.120.30.1. Executing ABC.

3.120.31. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$1893, asynchronously reset by !\rst_ni
Extracted 19 gates and 25 wires to a netlist network with 5 inputs and 2 outputs.

3.120.31.1. Executing ABC.

3.120.32. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$1896, asynchronously reset by !\rst_ni
Extracted 44 gates and 52 wires to a netlist network with 6 inputs and 15 outputs.

3.120.32.1. Executing ABC.

yosys> abc -dff

3.121. Executing ABC pass (technology mapping using ABC).

3.121.1. Summary of detected clock domains:
  6 cells in clk=\clk_48mhz_i, en=$abc$5998$auto$opt_dff.cc:219:make_patterns_logic$1880, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_48mhz_i, en=$abc$5750$auto$opt_dff.cc:219:make_patterns_logic$1846, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_48mhz_i, en=$abc$5738$auto$opt_dff.cc:219:make_patterns_logic$1837, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_48mhz_i, en=$abc$6103$u_usb_fs_nb_in_pe.in_token_received, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_48mhz_i, en=$abc$6079$auto$opt_dff.cc:194:make_patterns_logic$1886, arst=!\rst_ni, srst={ }
  36 cells in clk=\clk_48mhz_i, en=$abc$5960$auto$opt_dff.cc:194:make_patterns_logic$1862, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_48mhz_i, en=$abc$5572$auto$opt_dff.cc:194:make_patterns_logic$1920, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_48mhz_i, en=$abc$5725$auto$opt_dff.cc:219:make_patterns_logic$1830, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_48mhz_i, en=$abc$5716$auto$opt_dff.cc:219:make_patterns_logic$1944, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_48mhz_i, en=$abc$5704$auto$opt_dff.cc:194:make_patterns_logic$1932, arst=!\rst_ni, srst={ }
  47 cells in clk=\clk_48mhz_i, en=$abc$5469$auto$opt_dff.cc:194:make_patterns_logic$1911, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_48mhz_i, en=$abc$5353$lo0, arst=!\rst_ni, srst={ }
  108 cells in clk=\clk_48mhz_i, en=$abc$5757$auto$opt_dff.cc:219:make_patterns_logic$1859, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_48mhz_i, en=$abc$5396$auto$opt_dff.cc:194:make_patterns_logic$1902, arst=!\rst_ni, srst={ }
  39 cells in clk=\clk_48mhz_i, en=$abc$5526$auto$opt_dff.cc:194:make_patterns_logic$1914, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_48mhz_i, en=$abc$5204$auto$opt_dff.cc:194:make_patterns_logic$1956, arst=!\rst_ni, srst={ }
  37 cells in clk=\clk_48mhz_i, en=$abc$5425$auto$opt_dff.cc:194:make_patterns_logic$1905, arst=!\rst_ni, srst={ }
  70 cells in clk=\clk_48mhz_i, en=$abc$6007$auto$opt_dff.cc:194:make_patterns_logic$1883, arst=!\rst_ni, srst={ }
  87 cells in clk=\clk_48mhz_i, en=$abc$5588$auto$opt_dff.cc:194:make_patterns_logic$1923, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_48mhz_i, en=$abc$5461$auto$opt_dff.cc:194:make_patterns_logic$1908, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_48mhz_i, en=$abc$5260$auto$opt_dff.cc:194:make_patterns_logic$1961, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_48mhz_i, en=$abc$6596$auto$opt_dff.cc:219:make_patterns_logic$1893, arst=!\rst_ni, srst={ }
  31 cells in clk=\clk_48mhz_i, en=$abc$5680$auto$opt_dff.cc:194:make_patterns_logic$1929, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_48mhz_i, en=$abc$5269$u_usb_fs_nb_out_pe.out_xact_start, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_48mhz_i, en=$abc$5983$auto$opt_dff.cc:219:make_patterns_logic$1869, arst=!\rst_ni, srst={ }
  33 cells in clk=\clk_48mhz_i, en=$abc$5353$auto$opt_dff.cc:194:make_patterns_logic$1899, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_48mhz_i, en=$abc$5337$auto$opt_dff.cc:219:make_patterns_logic$1953, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_48mhz_i, en=$abc$5308$auto$opt_dff.cc:194:make_patterns_logic$1965, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_48mhz_i, en=$abc$5302$auto$opt_dff.cc:219:make_patterns_logic$1821, arst=!\rst_ni, srst={ }
  533 cells in clk=\clk_48mhz_i, en={ }, arst=!\rst_ni, srst={ }
  41 cells in clk=\clk_48mhz_i, en=$abc$6617$auto$opt_dff.cc:194:make_patterns_logic$1896, arst=!\rst_ni, srst={ }

3.121.2. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$5998$auto$opt_dff.cc:219:make_patterns_logic$1880, asynchronously reset by !\rst_ni
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.121.2.1. Executing ABC.

3.121.3. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$5750$auto$opt_dff.cc:219:make_patterns_logic$1846, asynchronously reset by !\rst_ni
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 7 outputs.

3.121.3.1. Executing ABC.

3.121.4. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$5738$auto$opt_dff.cc:219:make_patterns_logic$1837, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 7 outputs.

3.121.4.1. Executing ABC.

3.121.5. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$6103$u_usb_fs_nb_in_pe.in_token_received, asynchronously reset by !\rst_ni
Extracted 9 gates and 22 wires to a netlist network with 13 inputs and 9 outputs.

3.121.5.1. Executing ABC.

3.121.6. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$6079$auto$opt_dff.cc:194:make_patterns_logic$1886, asynchronously reset by !\rst_ni
Extracted 22 gates and 27 wires to a netlist network with 5 inputs and 7 outputs.

3.121.6.1. Executing ABC.

3.121.7. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$5960$auto$opt_dff.cc:194:make_patterns_logic$1862, asynchronously reset by !\rst_ni
Extracted 36 gates and 57 wires to a netlist network with 21 inputs and 15 outputs.

3.121.7.1. Executing ABC.

3.121.8. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$5572$auto$opt_dff.cc:194:make_patterns_logic$1920, asynchronously reset by !\rst_ni
Extracted 18 gates and 23 wires to a netlist network with 5 inputs and 5 outputs.

3.121.8.1. Executing ABC.

3.121.9. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$5725$auto$opt_dff.cc:219:make_patterns_logic$1830, asynchronously reset by !\rst_ni
Extracted 15 gates and 25 wires to a netlist network with 10 inputs and 4 outputs.

3.121.9.1. Executing ABC.

3.121.10. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$5716$auto$opt_dff.cc:219:make_patterns_logic$1944, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 3 outputs.

3.121.10.1. Executing ABC.

3.121.11. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$5704$auto$opt_dff.cc:194:make_patterns_logic$1932, asynchronously reset by !\rst_ni
Extracted 14 gates and 25 wires to a netlist network with 11 inputs and 6 outputs.

3.121.11.1. Executing ABC.

3.121.12. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$5469$auto$opt_dff.cc:194:make_patterns_logic$1911, asynchronously reset by !\rst_ni
Extracted 47 gates and 54 wires to a netlist network with 7 inputs and 16 outputs.

3.121.12.1. Executing ABC.

3.121.13. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$5353$lo0, asynchronously reset by !\rst_ni
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.121.13.1. Executing ABC.

3.121.14. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$5757$auto$opt_dff.cc:219:make_patterns_logic$1859, asynchronously reset by !\rst_ni
Extracted 108 gates and 188 wires to a netlist network with 80 inputs and 49 outputs.

3.121.14.1. Executing ABC.

3.121.15. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$5396$auto$opt_dff.cc:194:make_patterns_logic$1902, asynchronously reset by !\rst_ni
Extracted 19 gates and 24 wires to a netlist network with 5 inputs and 9 outputs.

3.121.15.1. Executing ABC.

3.121.16. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$5526$auto$opt_dff.cc:194:make_patterns_logic$1914, asynchronously reset by !\rst_ni
Extracted 39 gates and 59 wires to a netlist network with 20 inputs and 22 outputs.

3.121.16.1. Executing ABC.

3.121.17. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$5204$auto$opt_dff.cc:194:make_patterns_logic$1956, asynchronously reset by !\rst_ni
Extracted 24 gates and 27 wires to a netlist network with 3 inputs and 7 outputs.

3.121.17.1. Executing ABC.

3.121.18. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$5425$auto$opt_dff.cc:194:make_patterns_logic$1905, asynchronously reset by !\rst_ni
Extracted 37 gates and 43 wires to a netlist network with 6 inputs and 14 outputs.

3.121.18.1. Executing ABC.

3.121.19. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$6007$auto$opt_dff.cc:194:make_patterns_logic$1883, asynchronously reset by !\rst_ni
Extracted 70 gates and 76 wires to a netlist network with 6 inputs and 18 outputs.

3.121.19.1. Executing ABC.

3.121.20. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$5588$auto$opt_dff.cc:194:make_patterns_logic$1923, asynchronously reset by !\rst_ni
Extracted 87 gates and 94 wires to a netlist network with 7 inputs and 15 outputs.

3.121.20.1. Executing ABC.

3.121.21. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$5461$auto$opt_dff.cc:194:make_patterns_logic$1908, asynchronously reset by !\rst_ni
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.121.21.1. Executing ABC.

3.121.22. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$5260$auto$opt_dff.cc:194:make_patterns_logic$1961, asynchronously reset by !\rst_ni
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 5 outputs.

3.121.22.1. Executing ABC.

3.121.23. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$6596$auto$opt_dff.cc:219:make_patterns_logic$1893, asynchronously reset by !\rst_ni
Extracted 20 gates and 25 wires to a netlist network with 5 inputs and 2 outputs.

3.121.23.1. Executing ABC.

3.121.24. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$5680$auto$opt_dff.cc:194:make_patterns_logic$1929, asynchronously reset by !\rst_ni
Extracted 31 gates and 40 wires to a netlist network with 9 inputs and 10 outputs.

3.121.24.1. Executing ABC.

3.121.25. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$5269$u_usb_fs_nb_out_pe.out_xact_start, asynchronously reset by !\rst_ni
Extracted 22 gates and 43 wires to a netlist network with 21 inputs and 12 outputs.

3.121.25.1. Executing ABC.

3.121.26. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$5983$auto$opt_dff.cc:219:make_patterns_logic$1869, asynchronously reset by !\rst_ni
Extracted 11 gates and 16 wires to a netlist network with 5 inputs and 5 outputs.

3.121.26.1. Executing ABC.

3.121.27. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$5353$auto$opt_dff.cc:194:make_patterns_logic$1899, asynchronously reset by !\rst_ni
Extracted 33 gates and 39 wires to a netlist network with 6 inputs and 12 outputs.

3.121.27.1. Executing ABC.

3.121.28. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$5337$auto$opt_dff.cc:219:make_patterns_logic$1953, asynchronously reset by !\rst_ni
Extracted 16 gates and 26 wires to a netlist network with 10 inputs and 9 outputs.

3.121.28.1. Executing ABC.

3.121.29. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$5308$auto$opt_dff.cc:194:make_patterns_logic$1965, asynchronously reset by !\rst_ni
Extracted 23 gates and 25 wires to a netlist network with 2 inputs and 7 outputs.

3.121.29.1. Executing ABC.

3.121.30. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$5302$auto$opt_dff.cc:219:make_patterns_logic$1821, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 3 outputs.

3.121.30.1. Executing ABC.

3.121.31. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, asynchronously reset by !\rst_ni
Extracted 533 gates and 689 wires to a netlist network with 156 inputs and 119 outputs.

3.121.31.1. Executing ABC.

3.121.32. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$6617$auto$opt_dff.cc:194:make_patterns_logic$1896, asynchronously reset by !\rst_ni
Extracted 41 gates and 46 wires to a netlist network with 5 inputs and 13 outputs.

3.121.32.1. Executing ABC.

yosys> abc -dff

3.122. Executing ABC pass (technology mapping using ABC).

3.122.1. Summary of detected clock domains:
  4 cells in clk=\clk_48mhz_i, en=$abc$7465$abc$5337$auto$opt_dff.cc:219:make_patterns_logic$1953, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_48mhz_i, en=$abc$6672$abc$5998$auto$opt_dff.cc:219:make_patterns_logic$1880, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_48mhz_i, en=$abc$6679$abc$5750$auto$opt_dff.cc:219:make_patterns_logic$1846, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_48mhz_i, en=$abc$6690$abc$5738$auto$opt_dff.cc:219:make_patterns_logic$1837, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_48mhz_i, en=$abc$7410$abc$5983$auto$opt_dff.cc:219:make_patterns_logic$1869, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_48mhz_i, en=$abc$7516$abc$5269$u_usb_fs_nb_out_pe.out_xact_start, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_48mhz_i, en=$abc$6700$abc$6103$u_usb_fs_nb_in_pe.in_token_received, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_48mhz_i, en=$abc$6712$abc$6079$auto$opt_dff.cc:194:make_patterns_logic$1886, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_48mhz_i, en=$abc$7509$abc$5302$auto$opt_dff.cc:219:make_patterns_logic$1821, arst=!\rst_ni, srst={ }
  33 cells in clk=\clk_48mhz_i, en=$abc$6735$abc$5960$auto$opt_dff.cc:194:make_patterns_logic$1862, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_48mhz_i, en=$abc$6778$abc$5572$auto$opt_dff.cc:194:make_patterns_logic$1920, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_48mhz_i, en=$abc$6795$abc$5725$auto$opt_dff.cc:219:make_patterns_logic$1830, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_48mhz_i, en=$abc$6811$abc$5716$auto$opt_dff.cc:219:make_patterns_logic$1944, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_48mhz_i, en=$abc$6819$abc$5704$auto$opt_dff.cc:194:make_patterns_logic$1932, arst=!\rst_ni, srst={ }
  34 cells in clk=\clk_48mhz_i, en=$abc$7422$abc$5353$auto$opt_dff.cc:194:make_patterns_logic$1899, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_48mhz_i, en=$abc$7480$abc$5308$auto$opt_dff.cc:194:make_patterns_logic$1965, arst=!\rst_ni, srst={ }
  47 cells in clk=\clk_48mhz_i, en=$abc$6833$abc$5469$auto$opt_dff.cc:194:make_patterns_logic$1911, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_48mhz_i, en=$abc$7422$lo2, arst=!\rst_ni, srst={ }
  111 cells in clk=\clk_48mhz_i, en=$abc$6906$abc$5757$auto$opt_dff.cc:219:make_patterns_logic$1859, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_48mhz_i, en=$abc$7019$abc$5396$auto$opt_dff.cc:194:make_patterns_logic$1902, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_48mhz_i, en=$abc$7085$abc$5204$auto$opt_dff.cc:194:make_patterns_logic$1956, arst=!\rst_ni, srst={ }
  37 cells in clk=\clk_48mhz_i, en=$abc$7115$abc$5425$auto$opt_dff.cc:194:make_patterns_logic$1905, arst=!\rst_ni, srst={ }
  71 cells in clk=\clk_48mhz_i, en=$abc$7154$abc$6007$auto$opt_dff.cc:194:make_patterns_logic$1883, arst=!\rst_ni, srst={ }
  32 cells in clk=\clk_48mhz_i, en=$abc$7039$abc$5526$auto$opt_dff.cc:194:make_patterns_logic$1914, arst=!\rst_ni, srst={ }
  88 cells in clk=\clk_48mhz_i, en=$abc$7226$abc$5588$auto$opt_dff.cc:194:make_patterns_logic$1923, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_48mhz_i, en=$abc$7314$abc$5461$auto$opt_dff.cc:194:make_patterns_logic$1908, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_48mhz_i, en=$abc$7325$abc$5260$auto$opt_dff.cc:194:make_patterns_logic$1961, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_48mhz_i, en=$abc$7334$abc$6596$auto$opt_dff.cc:219:make_patterns_logic$1893, arst=!\rst_ni, srst={ }
  30 cells in clk=\clk_48mhz_i, en=$abc$7355$abc$5680$auto$opt_dff.cc:194:make_patterns_logic$1929, arst=!\rst_ni, srst={ }
  520 cells in clk=\clk_48mhz_i, en={ }, arst=!\rst_ni, srst={ }
  41 cells in clk=\clk_48mhz_i, en=$abc$8067$abc$6617$auto$opt_dff.cc:194:make_patterns_logic$1896, arst=!\rst_ni, srst={ }

3.122.2. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$7465$abc$5337$auto$opt_dff.cc:219:make_patterns_logic$1953, asynchronously reset by !\rst_ni
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 2 outputs.

3.122.2.1. Executing ABC.

3.122.3. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$6672$abc$5998$auto$opt_dff.cc:219:make_patterns_logic$1880, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 3 outputs.

3.122.3.1. Executing ABC.

3.122.4. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$6679$abc$5750$auto$opt_dff.cc:219:make_patterns_logic$1846, asynchronously reset by !\rst_ni
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 6 outputs.

3.122.4.1. Executing ABC.

3.122.5. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$6690$abc$5738$auto$opt_dff.cc:219:make_patterns_logic$1837, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 7 outputs.

3.122.5.1. Executing ABC.

3.122.6. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$7410$abc$5983$auto$opt_dff.cc:219:make_patterns_logic$1869, asynchronously reset by !\rst_ni
Extracted 10 gates and 15 wires to a netlist network with 5 inputs and 4 outputs.

3.122.6.1. Executing ABC.

3.122.7. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$7516$abc$5269$u_usb_fs_nb_out_pe.out_xact_start, asynchronously reset by !\rst_ni
Extracted 27 gates and 54 wires to a netlist network with 27 inputs and 15 outputs.

3.122.7.1. Executing ABC.

3.122.8. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$6700$abc$6103$u_usb_fs_nb_in_pe.in_token_received, asynchronously reset by !\rst_ni
Extracted 10 gates and 24 wires to a netlist network with 14 inputs and 10 outputs.

3.122.8.1. Executing ABC.

3.122.9. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$6712$abc$6079$auto$opt_dff.cc:194:make_patterns_logic$1886, asynchronously reset by !\rst_ni
Extracted 23 gates and 28 wires to a netlist network with 5 inputs and 8 outputs.

3.122.9.1. Executing ABC.

3.122.10. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$7509$abc$5302$auto$opt_dff.cc:219:make_patterns_logic$1821, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.122.10.1. Executing ABC.

3.122.11. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$6735$abc$5960$auto$opt_dff.cc:194:make_patterns_logic$1862, asynchronously reset by !\rst_ni
Extracted 33 gates and 50 wires to a netlist network with 17 inputs and 11 outputs.

3.122.11.1. Executing ABC.

3.122.12. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$6778$abc$5572$auto$opt_dff.cc:194:make_patterns_logic$1920, asynchronously reset by !\rst_ni
Extracted 16 gates and 21 wires to a netlist network with 5 inputs and 5 outputs.

3.122.12.1. Executing ABC.

3.122.13. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$6795$abc$5725$auto$opt_dff.cc:219:make_patterns_logic$1830, asynchronously reset by !\rst_ni
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 3 outputs.

3.122.13.1. Executing ABC.

3.122.14. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$6811$abc$5716$auto$opt_dff.cc:219:make_patterns_logic$1944, asynchronously reset by !\rst_ni
Extracted 13 gates and 22 wires to a netlist network with 9 inputs and 7 outputs.

3.122.14.1. Executing ABC.

3.122.15. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$6819$abc$5704$auto$opt_dff.cc:194:make_patterns_logic$1932, asynchronously reset by !\rst_ni
Extracted 18 gates and 35 wires to a netlist network with 17 inputs and 7 outputs.

3.122.15.1. Executing ABC.

3.122.16. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$7422$abc$5353$auto$opt_dff.cc:194:make_patterns_logic$1899, asynchronously reset by !\rst_ni
Extracted 34 gates and 41 wires to a netlist network with 7 inputs and 13 outputs.

3.122.16.1. Executing ABC.

3.122.17. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$7480$abc$5308$auto$opt_dff.cc:194:make_patterns_logic$1965, asynchronously reset by !\rst_ni
Extracted 23 gates and 25 wires to a netlist network with 2 inputs and 7 outputs.

3.122.17.1. Executing ABC.

3.122.18. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$6833$abc$5469$auto$opt_dff.cc:194:make_patterns_logic$1911, asynchronously reset by !\rst_ni
Extracted 47 gates and 54 wires to a netlist network with 7 inputs and 16 outputs.

3.122.18.1. Executing ABC.

3.122.19. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8336$lo2, asynchronously reset by !\rst_ni
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.122.19.1. Executing ABC.

3.122.20. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$6906$abc$5757$auto$opt_dff.cc:219:make_patterns_logic$1859, asynchronously reset by !\rst_ni
Extracted 111 gates and 186 wires to a netlist network with 75 inputs and 53 outputs.

3.122.20.1. Executing ABC.

3.122.21. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$7019$abc$5396$auto$opt_dff.cc:194:make_patterns_logic$1902, asynchronously reset by !\rst_ni
Extracted 18 gates and 22 wires to a netlist network with 4 inputs and 9 outputs.

3.122.21.1. Executing ABC.

3.122.22. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$7085$abc$5204$auto$opt_dff.cc:194:make_patterns_logic$1956, asynchronously reset by !\rst_ni
Extracted 24 gates and 27 wires to a netlist network with 3 inputs and 7 outputs.

3.122.22.1. Executing ABC.

3.122.23. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$7115$abc$5425$auto$opt_dff.cc:194:make_patterns_logic$1905, asynchronously reset by !\rst_ni
Extracted 37 gates and 43 wires to a netlist network with 6 inputs and 13 outputs.

3.122.23.1. Executing ABC.

3.122.24. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$7154$abc$6007$auto$opt_dff.cc:194:make_patterns_logic$1883, asynchronously reset by !\rst_ni
Extracted 71 gates and 77 wires to a netlist network with 6 inputs and 17 outputs.

3.122.24.1. Executing ABC.

3.122.25. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$7039$abc$5526$auto$opt_dff.cc:194:make_patterns_logic$1914, asynchronously reset by !\rst_ni
Extracted 32 gates and 52 wires to a netlist network with 20 inputs and 20 outputs.

3.122.25.1. Executing ABC.

3.122.26. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$7226$abc$5588$auto$opt_dff.cc:194:make_patterns_logic$1923, asynchronously reset by !\rst_ni
Extracted 88 gates and 95 wires to a netlist network with 7 inputs and 16 outputs.

3.122.26.1. Executing ABC.

3.122.27. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$7314$abc$5461$auto$opt_dff.cc:194:make_patterns_logic$1908, asynchronously reset by !\rst_ni
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 5 outputs.

3.122.27.1. Executing ABC.

3.122.28. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$7325$abc$5260$auto$opt_dff.cc:194:make_patterns_logic$1961, asynchronously reset by !\rst_ni
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 5 outputs.

3.122.28.1. Executing ABC.

3.122.29. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$7334$abc$6596$auto$opt_dff.cc:219:make_patterns_logic$1893, asynchronously reset by !\rst_ni
Extracted 20 gates and 25 wires to a netlist network with 5 inputs and 2 outputs.

3.122.29.1. Executing ABC.

3.122.30. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$7355$abc$5680$auto$opt_dff.cc:194:make_patterns_logic$1929, asynchronously reset by !\rst_ni
Extracted 30 gates and 40 wires to a netlist network with 10 inputs and 11 outputs.

3.122.30.1. Executing ABC.

3.122.31. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, asynchronously reset by !\rst_ni
Extracted 520 gates and 675 wires to a netlist network with 155 inputs and 112 outputs.

3.122.31.1. Executing ABC.

3.122.32. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8067$abc$6617$auto$opt_dff.cc:194:make_patterns_logic$1896, asynchronously reset by !\rst_ni
Extracted 41 gates and 46 wires to a netlist network with 5 inputs and 13 outputs.

3.122.32.1. Executing ABC.

yosys> abc -dff

3.123. Executing ABC pass (technology mapping using ABC).

3.123.1. Summary of detected clock domains:
  3 cells in clk=\clk_48mhz_i, en=$abc$8120$abc$7465$abc$5337$auto$opt_dff.cc:219:make_patterns_logic$1953, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_48mhz_i, en=$abc$8125$abc$6672$abc$5998$auto$opt_dff.cc:219:make_patterns_logic$1880, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_48mhz_i, en=$abc$8133$abc$6679$abc$5750$auto$opt_dff.cc:219:make_patterns_logic$1846, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_48mhz_i, en=$abc$8143$abc$6690$abc$5738$auto$opt_dff.cc:219:make_patterns_logic$1837, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_48mhz_i, en=$abc$8164$abc$7516$abc$5269$u_usb_fs_nb_out_pe.out_xact_start, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_48mhz_i, en=$abc$8193$abc$6700$abc$6103$u_usb_fs_nb_in_pe.in_token_received, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_48mhz_i, en=$abc$8206$abc$6712$abc$6079$auto$opt_dff.cc:194:make_patterns_logic$1886, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_48mhz_i, en=$abc$8230$abc$7509$abc$5302$auto$opt_dff.cc:219:make_patterns_logic$1821, arst=!\rst_ni, srst={ }
  33 cells in clk=\clk_48mhz_i, en=$abc$8238$abc$6735$abc$5960$auto$opt_dff.cc:194:make_patterns_logic$1862, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_48mhz_i, en=$abc$8153$abc$7410$abc$5983$auto$opt_dff.cc:219:make_patterns_logic$1869, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_48mhz_i, en=$abc$8271$abc$6778$abc$5572$auto$opt_dff.cc:194:make_patterns_logic$1920, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_48mhz_i, en=$abc$8289$abc$6795$abc$5725$auto$opt_dff.cc:219:make_patterns_logic$1830, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_48mhz_i, en=$abc$8303$abc$6811$abc$5716$auto$opt_dff.cc:219:make_patterns_logic$1944, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_48mhz_i, en=$abc$8316$abc$6819$abc$5704$auto$opt_dff.cc:194:make_patterns_logic$1932, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_48mhz_i, en=$abc$8380$abc$7480$abc$5308$auto$opt_dff.cc:194:make_patterns_logic$1965, arst=!\rst_ni, srst={ }
  30 cells in clk=\clk_48mhz_i, en=$abc$8944$abc$7355$abc$5680$auto$opt_dff.cc:194:make_patterns_logic$1929, arst=!\rst_ni, srst={ }
  48 cells in clk=\clk_48mhz_i, en=$abc$8409$abc$6833$abc$5469$auto$opt_dff.cc:194:make_patterns_logic$1911, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_48mhz_i, en=$abc$8336$lo2, arst=!\rst_ni, srst={ }
  89 cells in clk=\clk_48mhz_i, en=$abc$8482$abc$6906$abc$5757$auto$opt_dff.cc:219:make_patterns_logic$1859, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_48mhz_i, en=$abc$8605$abc$7019$abc$5396$auto$opt_dff.cc:194:make_patterns_logic$1902, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_48mhz_i, en=$abc$8625$abc$7085$abc$5204$auto$opt_dff.cc:194:make_patterns_logic$1956, arst=!\rst_ni, srst={ }
  34 cells in clk=\clk_48mhz_i, en=$abc$8336$abc$7422$abc$5353$auto$opt_dff.cc:194:make_patterns_logic$1899, arst=!\rst_ni, srst={ }
  37 cells in clk=\clk_48mhz_i, en=$abc$8655$abc$7115$abc$5425$auto$opt_dff.cc:194:make_patterns_logic$1905, arst=!\rst_ni, srst={ }
  74 cells in clk=\clk_48mhz_i, en=$abc$8693$abc$7154$abc$6007$auto$opt_dff.cc:194:make_patterns_logic$1883, arst=!\rst_ni, srst={ }
  33 cells in clk=\clk_48mhz_i, en=$abc$8769$abc$7039$abc$5526$auto$opt_dff.cc:194:make_patterns_logic$1914, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_48mhz_i, en=$abc$8902$abc$7314$abc$5461$auto$opt_dff.cc:194:make_patterns_logic$1908, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_48mhz_i, en=$abc$8913$abc$7325$abc$5260$auto$opt_dff.cc:194:make_patterns_logic$1961, arst=!\rst_ni, srst={ }
  87 cells in clk=\clk_48mhz_i, en=$abc$8813$abc$7226$abc$5588$auto$opt_dff.cc:194:make_patterns_logic$1923, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_48mhz_i, en=$abc$8923$abc$7334$abc$6596$auto$opt_dff.cc:219:make_patterns_logic$1893, arst=!\rst_ni, srst={ }
  563 cells in clk=\clk_48mhz_i, en={ }, arst=!\rst_ni, srst={ }
  41 cells in clk=\clk_48mhz_i, en=$abc$9524$abc$8067$abc$6617$auto$opt_dff.cc:194:make_patterns_logic$1896, arst=!\rst_ni, srst={ }

3.123.2. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8120$abc$7465$abc$5337$auto$opt_dff.cc:219:make_patterns_logic$1953, asynchronously reset by !\rst_ni
Extracted 3 gates and 7 wires to a netlist network with 4 inputs and 2 outputs.

3.123.2.1. Executing ABC.

3.123.3. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8125$abc$6672$abc$5998$auto$opt_dff.cc:219:make_patterns_logic$1880, asynchronously reset by !\rst_ni
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.123.3.1. Executing ABC.

3.123.4. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8133$abc$6679$abc$5750$auto$opt_dff.cc:219:make_patterns_logic$1846, asynchronously reset by !\rst_ni
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 6 outputs.

3.123.4.1. Executing ABC.

3.123.5. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8143$abc$6690$abc$5738$auto$opt_dff.cc:219:make_patterns_logic$1837, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 7 outputs.

3.123.5.1. Executing ABC.

3.123.6. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8164$abc$7516$abc$5269$u_usb_fs_nb_out_pe.out_xact_start, asynchronously reset by !\rst_ni
Extracted 27 gates and 54 wires to a netlist network with 27 inputs and 15 outputs.

3.123.6.1. Executing ABC.

3.123.7. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8193$abc$6700$abc$6103$u_usb_fs_nb_in_pe.in_token_received, asynchronously reset by !\rst_ni
Extracted 8 gates and 21 wires to a netlist network with 13 inputs and 7 outputs.

3.123.7.1. Executing ABC.

3.123.8. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8206$abc$6712$abc$6079$auto$opt_dff.cc:194:make_patterns_logic$1886, asynchronously reset by !\rst_ni
Extracted 21 gates and 25 wires to a netlist network with 4 inputs and 6 outputs.

3.123.8.1. Executing ABC.

3.123.9. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8230$abc$7509$abc$5302$auto$opt_dff.cc:219:make_patterns_logic$1821, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.123.9.1. Executing ABC.

3.123.10. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8238$abc$6735$abc$5960$auto$opt_dff.cc:194:make_patterns_logic$1862, asynchronously reset by !\rst_ni
Extracted 33 gates and 50 wires to a netlist network with 17 inputs and 12 outputs.

3.123.10.1. Executing ABC.

3.123.11. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8153$abc$7410$abc$5983$auto$opt_dff.cc:219:make_patterns_logic$1869, asynchronously reset by !\rst_ni
Extracted 10 gates and 15 wires to a netlist network with 5 inputs and 4 outputs.

3.123.11.1. Executing ABC.

3.123.12. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8271$abc$6778$abc$5572$auto$opt_dff.cc:194:make_patterns_logic$1920, asynchronously reset by !\rst_ni
Extracted 17 gates and 22 wires to a netlist network with 5 inputs and 5 outputs.

3.123.12.1. Executing ABC.

3.123.13. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8289$abc$6795$abc$5725$auto$opt_dff.cc:219:make_patterns_logic$1830, asynchronously reset by !\rst_ni
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 3 outputs.

3.123.13.1. Executing ABC.

3.123.14. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8303$abc$6811$abc$5716$auto$opt_dff.cc:219:make_patterns_logic$1944, asynchronously reset by !\rst_ni
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 6 outputs.

3.123.14.1. Executing ABC.

3.123.15. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8316$abc$6819$abc$5704$auto$opt_dff.cc:194:make_patterns_logic$1932, asynchronously reset by !\rst_ni
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 6 outputs.

3.123.15.1. Executing ABC.

3.123.16. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8380$abc$7480$abc$5308$auto$opt_dff.cc:194:make_patterns_logic$1965, asynchronously reset by !\rst_ni
Extracted 23 gates and 25 wires to a netlist network with 2 inputs and 7 outputs.

3.123.16.1. Executing ABC.

3.123.17. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8944$abc$7355$abc$5680$auto$opt_dff.cc:194:make_patterns_logic$1929, asynchronously reset by !\rst_ni
Extracted 30 gates and 40 wires to a netlist network with 10 inputs and 11 outputs.

3.123.17.1. Executing ABC.

3.123.18. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8409$abc$6833$abc$5469$auto$opt_dff.cc:194:make_patterns_logic$1911, asynchronously reset by !\rst_ni
Extracted 48 gates and 55 wires to a netlist network with 7 inputs and 17 outputs.

3.123.18.1. Executing ABC.

3.123.19. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8336$lo2, asynchronously reset by !\rst_ni
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.123.19.1. Executing ABC.

3.123.20. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8482$abc$6906$abc$5757$auto$opt_dff.cc:219:make_patterns_logic$1859, asynchronously reset by !\rst_ni
Extracted 89 gates and 145 wires to a netlist network with 56 inputs and 43 outputs.

3.123.20.1. Executing ABC.

3.123.21. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8605$abc$7019$abc$5396$auto$opt_dff.cc:194:make_patterns_logic$1902, asynchronously reset by !\rst_ni
Extracted 18 gates and 22 wires to a netlist network with 4 inputs and 9 outputs.

3.123.21.1. Executing ABC.

3.123.22. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8625$abc$7085$abc$5204$auto$opt_dff.cc:194:make_patterns_logic$1956, asynchronously reset by !\rst_ni
Extracted 24 gates and 27 wires to a netlist network with 3 inputs and 7 outputs.

3.123.22.1. Executing ABC.

3.123.23. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8336$abc$7422$abc$5353$auto$opt_dff.cc:194:make_patterns_logic$1899, asynchronously reset by !\rst_ni
Extracted 34 gates and 41 wires to a netlist network with 7 inputs and 13 outputs.

3.123.23.1. Executing ABC.

3.123.24. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8655$abc$7115$abc$5425$auto$opt_dff.cc:194:make_patterns_logic$1905, asynchronously reset by !\rst_ni
Extracted 37 gates and 43 wires to a netlist network with 6 inputs and 13 outputs.

3.123.24.1. Executing ABC.

3.123.25. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8693$abc$7154$abc$6007$auto$opt_dff.cc:194:make_patterns_logic$1883, asynchronously reset by !\rst_ni
Extracted 74 gates and 80 wires to a netlist network with 6 inputs and 18 outputs.

3.123.25.1. Executing ABC.

3.123.26. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8769$abc$7039$abc$5526$auto$opt_dff.cc:194:make_patterns_logic$1914, asynchronously reset by !\rst_ni
Extracted 33 gates and 53 wires to a netlist network with 20 inputs and 21 outputs.

3.123.26.1. Executing ABC.

3.123.27. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8902$abc$7314$abc$5461$auto$opt_dff.cc:194:make_patterns_logic$1908, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 4 outputs.

3.123.27.1. Executing ABC.

3.123.28. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8913$abc$7325$abc$5260$auto$opt_dff.cc:194:make_patterns_logic$1961, asynchronously reset by !\rst_ni
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 5 outputs.

3.123.28.1. Executing ABC.

3.123.29. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8813$abc$7226$abc$5588$auto$opt_dff.cc:194:make_patterns_logic$1923, asynchronously reset by !\rst_ni
Extracted 87 gates and 94 wires to a netlist network with 7 inputs and 15 outputs.

3.123.29.1. Executing ABC.

3.123.30. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$8923$abc$7334$abc$6596$auto$opt_dff.cc:219:make_patterns_logic$1893, asynchronously reset by !\rst_ni
Extracted 22 gates and 27 wires to a netlist network with 5 inputs and 3 outputs.

3.123.30.1. Executing ABC.

3.123.31. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, asynchronously reset by !\rst_ni
Extracted 563 gates and 713 wires to a netlist network with 150 inputs and 94 outputs.

3.123.31.1. Executing ABC.

3.123.32. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_48mhz_i, enabled by $abc$9524$abc$8067$abc$6617$auto$opt_dff.cc:194:make_patterns_logic$1896, asynchronously reset by !\rst_ni
Extracted 41 gates and 46 wires to a netlist network with 5 inputs and 13 outputs.

3.123.32.1. Executing ABC.

yosys> opt_ffinv

3.124. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt_expr

3.125. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_fs_nb_pe.

yosys> opt_merge -nomux

3.126. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb_fs_nb_pe'.
<suppressed ~90 debug messages>
Removed a total of 30 cells.

yosys> opt_muxtree

3.127. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usb_fs_nb_pe..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.128. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usb_fs_nb_pe.
Performed a total of 0 changes.

yosys> opt_merge

3.129. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb_fs_nb_pe'.
Removed a total of 0 cells.

yosys> opt_share

3.130. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.131. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.132. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb_fs_nb_pe..
Removed 0 unused cells and 6965 unused wires.
<suppressed ~88 debug messages>

yosys> opt_expr

3.133. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_fs_nb_pe.
MAX OPT ITERATION = 1

yosys> bmuxmap

3.134. Executing BMUXMAP pass.

yosys> demuxmap

3.135. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_UUqRXy/abc_tmp_1.scr

3.136. Executing ABC pass (technology mapping using ABC).

3.136.1. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Extracted 1071 gates and 1303 wires to a netlist network with 232 inputs and 229 outputs.

3.136.1.1. Executing ABC.
DE:   #PIs = 232  #Luts =   365  Max Lvl =  13  Avg Lvl =   5.76  [   0.56 sec. at Pass 0]
DE:   #PIs = 232  #Luts =   350  Max Lvl =  11  Avg Lvl =   4.44  [   1.45 sec. at Pass 1]
DE:   #PIs = 232  #Luts =   335  Max Lvl =   9  Avg Lvl =   4.18  [   0.42 sec. at Pass 2]
DE:   #PIs = 232  #Luts =   334  Max Lvl =  10  Avg Lvl =   4.62  [   0.49 sec. at Pass 3]
DE:   #PIs = 232  #Luts =   334  Max Lvl =  10  Avg Lvl =   4.62  [   1.15 sec. at Pass 4]
DE:   #PIs = 232  #Luts =   334  Max Lvl =  10  Avg Lvl =   4.62  [   0.86 sec. at Pass 5]
DE:   #PIs = 232  #Luts =   334  Max Lvl =   8  Avg Lvl =   3.58  [   0.92 sec. at Pass 6]
DE:   #PIs = 232  #Luts =   333  Max Lvl =   9  Avg Lvl =   4.31  [   0.87 sec. at Pass 7]
DE:   #PIs = 232  #Luts =   333  Max Lvl =   9  Avg Lvl =   4.31  [   0.57 sec. at Pass 8]
DE:   #PIs = 232  #Luts =   333  Max Lvl =   9  Avg Lvl =   4.31  [   0.85 sec. at Pass 9]
DE:   #PIs = 232  #Luts =   333  Max Lvl =   9  Avg Lvl =   4.31  [   0.79 sec. at Pass 10]
DE:   #PIs = 232  #Luts =   331  Max Lvl =   8  Avg Lvl =   4.03  [   0.87 sec. at Pass 11]
DE:   #PIs = 232  #Luts =   329  Max Lvl =   9  Avg Lvl =   4.10  [   0.90 sec. at Pass 12]
DE:   #PIs = 232  #Luts =   329  Max Lvl =   9  Avg Lvl =   4.10  [   0.47 sec. at Pass 13]
DE:   #PIs = 232  #Luts =   329  Max Lvl =   9  Avg Lvl =   4.10  [   0.57 sec. at Pass 14]
DE:   #PIs = 232  #Luts =   329  Max Lvl =   9  Avg Lvl =   4.10  [   0.58 sec. at Pass 15]
DE:   #PIs = 232  #Luts =   329  Max Lvl =   9  Avg Lvl =   4.10  [   0.86 sec. at Pass 16]
DE:   #PIs = 232  #Luts =   329  Max Lvl =   9  Avg Lvl =   4.10  [   0.39 sec. at Pass 17]

yosys> opt_expr

3.137. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_fs_nb_pe.

yosys> opt_merge -nomux

3.138. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb_fs_nb_pe'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.139. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usb_fs_nb_pe..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.140. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usb_fs_nb_pe.
Performed a total of 0 changes.

yosys> opt_merge

3.141. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb_fs_nb_pe'.
Removed a total of 0 cells.

yosys> opt_share

3.142. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.143. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.144. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb_fs_nb_pe..
Removed 0 unused cells and 1300 unused wires.
<suppressed ~20 debug messages>

yosys> opt_expr

3.145. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_fs_nb_pe.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.146. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> stat

3.147. Printing statistics.

=== usb_fs_nb_pe ===

   Number of wires:                695
   Number of wire bits:           1055
   Number of public wires:         233
   Number of public wire bits:     593
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                539
     $_DFFE_PN0P_                  151
     $_DFF_PN0_                     60
     $lut                          328


yosys> shregmap -minlen 8 -maxlen 20

3.148. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.149. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.150. Printing statistics.

=== usb_fs_nb_pe ===

   Number of wires:                695
   Number of wire bits:           1055
   Number of public wires:         233
   Number of public wire bits:     593
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                539
     $_DFFE_PN0P_                  151
     $_DFF_PN0_                     60
     $lut                          328


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.151. Executing TECHMAP pass (map to technology primitives).

3.151.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.151.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.151.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
No more expansions possible.
<suppressed ~675 debug messages>

yosys> opt_expr -mux_undef

3.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_fs_nb_pe.
<suppressed ~6917 debug messages>

yosys> simplemap

3.153. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.154. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_fs_nb_pe.

yosys> opt_merge

3.155. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb_fs_nb_pe'.
<suppressed ~1533 debug messages>
Removed a total of 511 cells.

yosys> opt_dff -nodffe -nosdff

3.156. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.157. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb_fs_nb_pe..
Removed 0 unused cells and 1620 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_fs_nb_pe.
<suppressed ~75 debug messages>

yosys> opt_merge -nomux

3.159. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb_fs_nb_pe'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.160. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usb_fs_nb_pe..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.161. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usb_fs_nb_pe.
Performed a total of 0 changes.

yosys> opt_merge

3.162. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb_fs_nb_pe'.
Removed a total of 0 cells.

yosys> opt_share

3.163. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.164. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.165. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb_fs_nb_pe..
Removed 0 unused cells and 21 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.166. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_fs_nb_pe.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_UUqRXy/abc_tmp_2.scr

3.167. Executing ABC pass (technology mapping using ABC).

3.167.1. Extracting gate netlist of module `\usb_fs_nb_pe' to `<abc-temp-dir>/input.blif'..
Extracted 1191 gates and 1425 wires to a netlist network with 232 inputs and 228 outputs.

3.167.1.1. Executing ABC.
DE:   #PIs = 232  #Luts =   329  Max Lvl =   9  Avg Lvl =   4.10  [   0.18 sec. at Pass 0]
DE:   #PIs = 232  #Luts =   329  Max Lvl =   9  Avg Lvl =   4.10  [   1.55 sec. at Pass 1]
DE:   #PIs = 232  #Luts =   329  Max Lvl =   9  Avg Lvl =   4.10  [   0.71 sec. at Pass 2]
DE:   #PIs = 232  #Luts =   329  Max Lvl =   9  Avg Lvl =   4.10  [   1.06 sec. at Pass 3]
DE:   #PIs = 232  #Luts =   329  Max Lvl =   9  Avg Lvl =   4.10  [   1.50 sec. at Pass 4]
DE:   #PIs = 232  #Luts =   329  Max Lvl =   9  Avg Lvl =   4.10  [   1.66 sec. at Pass 5]
DE:   #PIs = 232  #Luts =   327  Max Lvl =  10  Avg Lvl =   4.30  [   1.12 sec. at Pass 6]
DE:   #PIs = 232  #Luts =   327  Max Lvl =  10  Avg Lvl =   4.30  [   0.82 sec. at Pass 7]
DE:   #PIs = 232  #Luts =   327  Max Lvl =  10  Avg Lvl =   4.30  [   1.34 sec. at Pass 8]
DE:   #PIs = 232  #Luts =   327  Max Lvl =  10  Avg Lvl =   4.30  [   0.71 sec. at Pass 9]
DE:   #PIs = 232  #Luts =   327  Max Lvl =  10  Avg Lvl =   4.30  [   1.25 sec. at Pass 10]
DE:   #PIs = 232  #Luts =   327  Max Lvl =   9  Avg Lvl =   3.94  [   0.48 sec. at Pass 11]

yosys> opt_expr

3.168. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_fs_nb_pe.

yosys> opt_merge -nomux

3.169. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb_fs_nb_pe'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.170. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \usb_fs_nb_pe..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.171. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \usb_fs_nb_pe.
Performed a total of 0 changes.

yosys> opt_merge

3.172. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\usb_fs_nb_pe'.
Removed a total of 0 cells.

yosys> opt_share

3.173. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.174. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.175. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb_fs_nb_pe..
Removed 0 unused cells and 1264 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.176. Executing OPT_EXPR pass (perform const folding).
Optimizing module usb_fs_nb_pe.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.177. Executing HIERARCHY pass (managing design hierarchy).

3.177.1. Analyzing design hierarchy..
Top module:  \usb_fs_nb_pe

3.177.2. Analyzing design hierarchy..
Top module:  \usb_fs_nb_pe
Removed 0 unused modules.

yosys> stat

3.178. Printing statistics.

=== usb_fs_nb_pe ===

   Number of wires:                694
   Number of wire bits:           1054
   Number of public wires:         233
   Number of public wire bits:     593
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                538
     $lut                          327
     dffsre                        211


yosys> opt_clean -purge

3.179. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \usb_fs_nb_pe..
Removed 0 unused cells and 174 unused wires.
<suppressed ~174 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.180. Executing Verilog backend.
Dumping module `\usb_fs_nb_pe'.

Warnings: 203 unique messages, 203 total
End of script. Logfile hash: 48e604bb10, CPU: user 8.23s system 0.42s, MEM: 41.62 MB peak
Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)
Time spent: 95% 6x abc (143 sec), 1% 39x opt_expr (1 sec), ...
real 57.71
user 130.10
sys 20.93
