{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556080304902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556080304903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 07:31:44 2019 " "Processing started: Wed Apr 24 07:31:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556080304903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080304903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uygulama12 -c uygulama12 " "Command: quartus_map --read_settings_files=on --write_settings_files=off uygulama12 -c uygulama12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080304903 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "altfp_mult.qip " "Tcl Script File altfp_mult.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE altfp_mult.qip " "set_global_assignment -name QIP_FILE altfp_mult.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1556080304966 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1556080304966 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556080305228 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556080305228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uygulama12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uygulama12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uygulama12-behavior " "Found design unit 1: uygulama12-behavior" {  } { { "uygulama12.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/uygulama12.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315555 ""} { "Info" "ISGN_ENTITY_NAME" "1 uygulama12 " "Found entity 1: uygulama12" {  } { { "uygulama12.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/uygulama12.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080315555 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "serial_fp_add.vhd " "Can't analyze file -- file serial_fp_add.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1556080315556 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fp_process.vhd " "Can't analyze file -- file fp_process.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1556080315556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpmult.vhd 4 2 " "Found 4 design units, including 2 entities, in source file fpmult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpmult_altfp_mult_atn-RTL " "Found design unit 1: fpmult_altfp_mult_atn-RTL" {  } { { "fpmult.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpmult.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315593 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fpmult-RTL " "Found design unit 2: fpmult-RTL" {  } { { "fpmult.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpmult.vhd" 1921 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315593 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpmult_altfp_mult_atn " "Found entity 1: fpmult_altfp_mult_atn" {  } { { "fpmult.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpmult.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315593 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpmult " "Found entity 2: fpmult" {  } { { "fpmult.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpmult.vhd" 1910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080315593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpadd.vhd 44 22 " "Found 44 design units, including 22 entities, in source file fpadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpadd_altbarrel_shift_35e-RTL " "Found design unit 1: fpadd_altbarrel_shift_35e-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fpadd_altbarrel_shift_98g-RTL " "Found design unit 2: fpadd_altbarrel_shift_98g-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 317 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fpadd_altpriority_encoder_3e8-RTL " "Found design unit 3: fpadd_altpriority_encoder_3e8-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 614 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 fpadd_altpriority_encoder_6e8-RTL " "Found design unit 4: fpadd_altpriority_encoder_6e8-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 636 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 fpadd_altpriority_encoder_be8-RTL " "Found design unit 5: fpadd_altpriority_encoder_be8-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 690 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 fpadd_altpriority_encoder_3v7-RTL " "Found design unit 6: fpadd_altpriority_encoder_3v7-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 761 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 fpadd_altpriority_encoder_6v7-RTL " "Found design unit 7: fpadd_altpriority_encoder_6v7-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 fpadd_altpriority_encoder_bv7-RTL " "Found design unit 8: fpadd_altpriority_encoder_bv7-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 838 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 fpadd_altpriority_encoder_uv8-RTL " "Found design unit 9: fpadd_altpriority_encoder_uv8-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 901 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 fpadd_altpriority_encoder_ue9-RTL " "Found design unit 10: fpadd_altpriority_encoder_ue9-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 969 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 fpadd_altpriority_encoder_ou8-RTL " "Found design unit 11: fpadd_altpriority_encoder_ou8-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1031 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 fpadd_altpriority_encoder_nh8-RTL " "Found design unit 12: fpadd_altpriority_encoder_nh8-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 fpadd_altpriority_encoder_qh8-RTL " "Found design unit 13: fpadd_altpriority_encoder_qh8-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1156 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 fpadd_altpriority_encoder_vh8-RTL " "Found design unit 14: fpadd_altpriority_encoder_vh8-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1210 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 fpadd_altpriority_encoder_ii9-RTL " "Found design unit 15: fpadd_altpriority_encoder_ii9-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 fpadd_altpriority_encoder_n28-RTL " "Found design unit 16: fpadd_altpriority_encoder_n28-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1345 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 fpadd_altpriority_encoder_q28-RTL " "Found design unit 17: fpadd_altpriority_encoder_q28-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1369 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 fpadd_altpriority_encoder_v28-RTL " "Found design unit 18: fpadd_altpriority_encoder_v28-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1426 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 fpadd_altpriority_encoder_i39-RTL " "Found design unit 19: fpadd_altpriority_encoder_i39-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 fpadd_altpriority_encoder_cna-RTL " "Found design unit 20: fpadd_altpriority_encoder_cna-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1555 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 fpadd_altfp_add_sub_j6j-RTL " "Found design unit 21: fpadd_altfp_add_sub_j6j-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1642 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 fpadd-RTL " "Found design unit 22: fpadd-RTL" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5833 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpadd_altbarrel_shift_35e " "Found entity 1: fpadd_altbarrel_shift_35e" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpadd_altbarrel_shift_98g " "Found entity 2: fpadd_altbarrel_shift_98g" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpadd_altpriority_encoder_3e8 " "Found entity 3: fpadd_altpriority_encoder_3e8" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpadd_altpriority_encoder_6e8 " "Found entity 4: fpadd_altpriority_encoder_6e8" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpadd_altpriority_encoder_be8 " "Found entity 5: fpadd_altpriority_encoder_be8" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpadd_altpriority_encoder_3v7 " "Found entity 6: fpadd_altpriority_encoder_3v7" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpadd_altpriority_encoder_6v7 " "Found entity 7: fpadd_altpriority_encoder_6v7" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpadd_altpriority_encoder_bv7 " "Found entity 8: fpadd_altpriority_encoder_bv7" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpadd_altpriority_encoder_uv8 " "Found entity 9: fpadd_altpriority_encoder_uv8" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 893 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpadd_altpriority_encoder_ue9 " "Found entity 10: fpadd_altpriority_encoder_ue9" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 960 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpadd_altpriority_encoder_ou8 " "Found entity 11: fpadd_altpriority_encoder_ou8" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpadd_altpriority_encoder_nh8 " "Found entity 12: fpadd_altpriority_encoder_nh8" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpadd_altpriority_encoder_qh8 " "Found entity 13: fpadd_altpriority_encoder_qh8" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpadd_altpriority_encoder_vh8 " "Found entity 14: fpadd_altpriority_encoder_vh8" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpadd_altpriority_encoder_ii9 " "Found entity 15: fpadd_altpriority_encoder_ii9" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpadd_altpriority_encoder_n28 " "Found entity 16: fpadd_altpriority_encoder_n28" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpadd_altpriority_encoder_q28 " "Found entity 17: fpadd_altpriority_encoder_q28" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpadd_altpriority_encoder_v28 " "Found entity 18: fpadd_altpriority_encoder_v28" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpadd_altpriority_encoder_i39 " "Found entity 19: fpadd_altpriority_encoder_i39" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpadd_altpriority_encoder_cna " "Found entity 20: fpadd_altpriority_encoder_cna" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpadd_altfp_add_sub_j6j " "Found entity 21: fpadd_altfp_add_sub_j6j" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpadd " "Found entity 22: fpadd" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080315639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpsub.vhd 44 22 " "Found 44 design units, including 22 entities, in source file fpsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpsub_altbarrel_shift_35e-RTL " "Found design unit 1: fpsub_altbarrel_shift_35e-RTL" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fpsub_altbarrel_shift_98g-RTL " "Found design unit 2: fpsub_altbarrel_shift_98g-RTL" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 317 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fpsub_altpriority_encoder_3e8-RTL " "Found design unit 3: fpsub_altpriority_encoder_3e8-RTL" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 614 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 fpsub_altpriority_encoder_6e8-RTL " "Found design unit 4: fpsub_altpriority_encoder_6e8-RTL" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 636 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 fpsub_altpriority_encoder_be8-RTL " "Found design unit 5: fpsub_altpriority_encoder_be8-RTL" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 690 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 fpsub_altpriority_encoder_3v7-RTL " "Found design unit 6: fpsub_altpriority_encoder_3v7-RTL" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 761 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 fpsub_altpriority_encoder_6v7-RTL " "Found design unit 7: fpsub_altpriority_encoder_6v7-RTL" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 fpsub_altpriority_encoder_bv7-RTL " "Found design unit 8: fpsub_altpriority_encoder_bv7-RTL" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 838 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 fpsub_altpriority_encoder_uv8-RTL " "Found design unit 9: fpsub_altpriority_encoder_uv8-RTL" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 901 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 fpsub_altpriority_encoder_ue9-RTL " "Found design unit 10: fpsub_altpriority_encoder_ue9-RTL" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 969 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 fpsub_altpriority_encoder_ou8-RTL " "Found design unit 11: fpsub_altpriority_encoder_ou8-RTL" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1031 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 fpsub_altpriority_encoder_nh8-RTL " "Found design unit 12: fpsub_altpriority_encoder_nh8-RTL" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 fpsub_altpriority_encoder_qh8-RTL " "Found design unit 13: fpsub_altpriority_encoder_qh8-RTL" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1156 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 fpsub_altpriority_encoder_vh8-RTL " "Found design unit 14: fpsub_altpriority_encoder_vh8-RTL" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1210 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 fpsub_altpriority_encoder_ii9-RTL " "Found design unit 15: fpsub_altpriority_encoder_ii9-RTL" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 fpsub_altpriority_encoder_n28-RTL " "Found design unit 16: fpsub_altpriority_encoder_n28-RTL" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1345 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 fpsub_altpriority_encoder_q28-RTL " "Found design unit 17: fpsub_altpriority_encoder_q28-RTL" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1369 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 fpsub_altpriority_encoder_v28-RTL " "Found design unit 18: fpsub_altpriority_encoder_v28-RTL" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1426 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 fpsub_altpriority_encoder_i39-RTL " "Found design unit 19: fpsub_altpriority_encoder_i39-RTL" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 fpsub_altpriority_encoder_cna-RTL " "Found design unit 20: fpsub_altpriority_encoder_cna-RTL" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1555 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 fpsub_altfp_add_sub_k7j-RTL " "Found design unit 21: fpsub_altfp_add_sub_k7j-RTL" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1642 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 fpsub-RTL " "Found design unit 22: fpsub-RTL" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 5837 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpsub_altbarrel_shift_35e " "Found entity 1: fpsub_altbarrel_shift_35e" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpsub_altbarrel_shift_98g " "Found entity 2: fpsub_altbarrel_shift_98g" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpsub_altpriority_encoder_3e8 " "Found entity 3: fpsub_altpriority_encoder_3e8" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpsub_altpriority_encoder_6e8 " "Found entity 4: fpsub_altpriority_encoder_6e8" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpsub_altpriority_encoder_be8 " "Found entity 5: fpsub_altpriority_encoder_be8" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpsub_altpriority_encoder_3v7 " "Found entity 6: fpsub_altpriority_encoder_3v7" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpsub_altpriority_encoder_6v7 " "Found entity 7: fpsub_altpriority_encoder_6v7" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpsub_altpriority_encoder_bv7 " "Found entity 8: fpsub_altpriority_encoder_bv7" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpsub_altpriority_encoder_uv8 " "Found entity 9: fpsub_altpriority_encoder_uv8" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 893 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpsub_altpriority_encoder_ue9 " "Found entity 10: fpsub_altpriority_encoder_ue9" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 960 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpsub_altpriority_encoder_ou8 " "Found entity 11: fpsub_altpriority_encoder_ou8" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpsub_altpriority_encoder_nh8 " "Found entity 12: fpsub_altpriority_encoder_nh8" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpsub_altpriority_encoder_qh8 " "Found entity 13: fpsub_altpriority_encoder_qh8" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpsub_altpriority_encoder_vh8 " "Found entity 14: fpsub_altpriority_encoder_vh8" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpsub_altpriority_encoder_ii9 " "Found entity 15: fpsub_altpriority_encoder_ii9" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpsub_altpriority_encoder_n28 " "Found entity 16: fpsub_altpriority_encoder_n28" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpsub_altpriority_encoder_q28 " "Found entity 17: fpsub_altpriority_encoder_q28" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpsub_altpriority_encoder_v28 " "Found entity 18: fpsub_altpriority_encoder_v28" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpsub_altpriority_encoder_i39 " "Found entity 19: fpsub_altpriority_encoder_i39" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpsub_altpriority_encoder_cna " "Found entity 20: fpsub_altpriority_encoder_cna" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpsub_altfp_add_sub_k7j " "Found entity 21: fpsub_altfp_add_sub_k7j" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpsub " "Found entity 22: fpsub" {  } { { "fpsub.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 5826 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080315685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpdiv.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fpdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpdiv_altfp_div_pst_hre-RTL " "Found design unit 1: fpdiv_altfp_div_pst_hre-RTL" {  } { { "fpdiv.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315724 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fpdiv_altfp_div_pdh-RTL " "Found design unit 2: fpdiv_altfp_div_pdh-RTL" {  } { { "fpdiv.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2804 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315724 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fpdiv-RTL " "Found design unit 3: fpdiv-RTL" {  } { { "fpdiv.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2853 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315724 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpdiv_altfp_div_pst_hre " "Found entity 1: fpdiv_altfp_div_pst_hre" {  } { { "fpdiv.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315724 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpdiv_altfp_div_pdh " "Found entity 2: fpdiv_altfp_div_pdh" {  } { { "fpdiv.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2794 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315724 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpdiv " "Found entity 3: fpdiv" {  } { { "fpdiv.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2842 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080315724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpexp.vhd 4 2 " "Found 4 design units, including 2 entities, in source file fpexp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpexp_altfp_exp_jmc-RTL " "Found design unit 1: fpexp_altfp_exp_jmc-RTL" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315762 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fpexp-RTL " "Found design unit 2: fpexp-RTL" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2991 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315762 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpexp_altfp_exp_jmc " "Found entity 1: fpexp_altfp_exp_jmc" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315762 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpexp " "Found entity 2: fpexp" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080315762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080315762 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uygulama12 " "Elaborating entity \"uygulama12\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556080317917 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "gz2 uygulama12.vhd(78) " "VHDL Signal Declaration warning at uygulama12.vhd(78): used implicit default value for signal \"gz2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uygulama12.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/uygulama12.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556080317925 "|uygulama12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpmult fpmult:U1 " "Elaborating entity \"fpmult\" for hierarchy \"fpmult:U1\"" {  } { { "uygulama12.vhd" "U1" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/uygulama12.vhd" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080318768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpmult_altfp_mult_atn fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component " "Elaborating entity \"fpmult_altfp_mult_atn\" for hierarchy \"fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\"" {  } { { "fpmult.vhd" "fpmult_altfp_mult_atn_component" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpmult.vhd" 1939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080318777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "fpmult.vhd" "exp_add_adder" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpmult.vhd" 1797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080318806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "fpmult.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpmult.vhd" 1797 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080318807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080318807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080318807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080318807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080318807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080318807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080318807 ""}  } { { "fpmult.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpmult.vhd" 1797 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080318807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tdj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tdj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tdj " "Found entity 1: add_sub_tdj" {  } { { "db/add_sub_tdj.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_tdj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080318844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080318844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tdj fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:exp_add_adder\|add_sub_tdj:auto_generated " "Elaborating entity \"add_sub_tdj\" for hierarchy \"fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:exp_add_adder\|add_sub_tdj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080318845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "fpmult.vhd" "exp_adj_adder" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpmult.vhd" 1812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080318847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "fpmult.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpmult.vhd" 1812 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080318848 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080318848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080318848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080318848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080318848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080318848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080318848 ""}  } { { "fpmult.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpmult.vhd" 1812 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080318848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i5h " "Found entity 1: add_sub_i5h" {  } { { "db/add_sub_i5h.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_i5h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080318886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080318886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i5h fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:exp_adj_adder\|add_sub_i5h:auto_generated " "Elaborating entity \"add_sub_i5h\" for hierarchy \"fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:exp_adj_adder\|add_sub_i5h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080318886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "fpmult.vhd" "exp_bias_subtr" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpmult.vhd" 1825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080318890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "fpmult.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpmult.vhd" 1825 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080318890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080318890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080318890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080318890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080318890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080318890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080318890 ""}  } { { "fpmult.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpmult.vhd" 1825 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080318890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0lg " "Found entity 1: add_sub_0lg" {  } { { "db/add_sub_0lg.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_0lg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080318936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080318936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0lg fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated " "Elaborating entity \"add_sub_0lg\" for hierarchy \"fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080318937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:man_round_adder\"" {  } { { "fpmult.vhd" "man_round_adder" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpmult.vhd" 1839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080318940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:man_round_adder\"" {  } { { "fpmult.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpmult.vhd" 1839 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080318941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080318941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080318941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080318941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080318941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080318941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080318941 ""}  } { { "fpmult.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpmult.vhd" 1839 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080318941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uqg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uqg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uqg " "Found entity 1: add_sub_uqg" {  } { { "db/add_sub_uqg.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_uqg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080318982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080318982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uqg fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:man_round_adder\|add_sub_uqg:auto_generated " "Elaborating entity \"add_sub_uqg\" for hierarchy \"fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_add_sub:man_round_adder\|add_sub_uqg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080318982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_mult:man_product2_mult\"" {  } { { "fpmult.vhd" "man_product2_mult" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpmult.vhd" 1884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_mult:man_product2_mult\"" {  } { { "fpmult.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpmult.vhd" 1884 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 5 " "Parameter \"LPM_PIPELINE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319004 ""}  } { { "fpmult.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpmult.vhd" 1884 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080319004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_8ks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_8ks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_8ks " "Found entity 1: mult_8ks" {  } { { "db/mult_8ks.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/mult_8ks.tdf" 35 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080319049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080319049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_8ks fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_mult:man_product2_mult\|mult_8ks:auto_generated " "Elaborating entity \"mult_8ks\" for hierarchy \"fpmult:U1\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|lpm_mult:man_product2_mult\|mult_8ks:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpadd fpadd:U3 " "Elaborating entity \"fpadd\" for hierarchy \"fpadd:U3\"" {  } { { "uygulama12.vhd" "U3" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/uygulama12.vhd" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpadd_altfp_add_sub_j6j fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component " "Elaborating entity \"fpadd_altfp_add_sub_j6j\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\"" {  } { { "fpadd.vhd" "fpadd_altfp_add_sub_j6j_component" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpadd_altbarrel_shift_35e fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altbarrel_shift_35e:lbarrel_shift " "Elaborating entity \"fpadd_altbarrel_shift_35e\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altbarrel_shift_35e:lbarrel_shift\"" {  } { { "fpadd.vhd" "lbarrel_shift" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 4440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpadd_altbarrel_shift_98g fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altbarrel_shift_98g:rbarrel_shift " "Elaborating entity \"fpadd_altbarrel_shift_98g\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altbarrel_shift_98g:rbarrel_shift\"" {  } { { "fpadd.vhd" "rbarrel_shift" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 4450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpadd_altpriority_encoder_ou8 fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_ou8:leading_zeroes_cnt " "Elaborating entity \"fpadd_altpriority_encoder_ou8\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_ou8:leading_zeroes_cnt\"" {  } { { "fpadd.vhd" "leading_zeroes_cnt" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 4460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpadd_altpriority_encoder_uv8 fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_ou8:leading_zeroes_cnt\|fpadd_altpriority_encoder_uv8:altpriority_encoder7 " "Elaborating entity \"fpadd_altpriority_encoder_uv8\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_ou8:leading_zeroes_cnt\|fpadd_altpriority_encoder_uv8:altpriority_encoder7\"" {  } { { "fpadd.vhd" "altpriority_encoder7" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpadd_altpriority_encoder_be8 fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_ou8:leading_zeroes_cnt\|fpadd_altpriority_encoder_uv8:altpriority_encoder7\|fpadd_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"fpadd_altpriority_encoder_be8\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_ou8:leading_zeroes_cnt\|fpadd_altpriority_encoder_uv8:altpriority_encoder7\|fpadd_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "fpadd.vhd" "altpriority_encoder10" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpadd_altpriority_encoder_6e8 fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_ou8:leading_zeroes_cnt\|fpadd_altpriority_encoder_uv8:altpriority_encoder7\|fpadd_altpriority_encoder_be8:altpriority_encoder10\|fpadd_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"fpadd_altpriority_encoder_6e8\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_ou8:leading_zeroes_cnt\|fpadd_altpriority_encoder_uv8:altpriority_encoder7\|fpadd_altpriority_encoder_be8:altpriority_encoder10\|fpadd_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "fpadd.vhd" "altpriority_encoder11" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpadd_altpriority_encoder_3e8 fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_ou8:leading_zeroes_cnt\|fpadd_altpriority_encoder_uv8:altpriority_encoder7\|fpadd_altpriority_encoder_be8:altpriority_encoder10\|fpadd_altpriority_encoder_6e8:altpriority_encoder11\|fpadd_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"fpadd_altpriority_encoder_3e8\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_ou8:leading_zeroes_cnt\|fpadd_altpriority_encoder_uv8:altpriority_encoder7\|fpadd_altpriority_encoder_be8:altpriority_encoder10\|fpadd_altpriority_encoder_6e8:altpriority_encoder11\|fpadd_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "fpadd.vhd" "altpriority_encoder13" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpadd_altpriority_encoder_bv7 fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_ou8:leading_zeroes_cnt\|fpadd_altpriority_encoder_uv8:altpriority_encoder7\|fpadd_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"fpadd_altpriority_encoder_bv7\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_ou8:leading_zeroes_cnt\|fpadd_altpriority_encoder_uv8:altpriority_encoder7\|fpadd_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "fpadd.vhd" "altpriority_encoder9" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpadd_altpriority_encoder_6v7 fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_ou8:leading_zeroes_cnt\|fpadd_altpriority_encoder_uv8:altpriority_encoder7\|fpadd_altpriority_encoder_bv7:altpriority_encoder9\|fpadd_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"fpadd_altpriority_encoder_6v7\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_ou8:leading_zeroes_cnt\|fpadd_altpriority_encoder_uv8:altpriority_encoder7\|fpadd_altpriority_encoder_bv7:altpriority_encoder9\|fpadd_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "fpadd.vhd" "altpriority_encoder15" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpadd_altpriority_encoder_3v7 fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_ou8:leading_zeroes_cnt\|fpadd_altpriority_encoder_uv8:altpriority_encoder7\|fpadd_altpriority_encoder_bv7:altpriority_encoder9\|fpadd_altpriority_encoder_6v7:altpriority_encoder15\|fpadd_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"fpadd_altpriority_encoder_3v7\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_ou8:leading_zeroes_cnt\|fpadd_altpriority_encoder_uv8:altpriority_encoder7\|fpadd_altpriority_encoder_bv7:altpriority_encoder9\|fpadd_altpriority_encoder_6v7:altpriority_encoder15\|fpadd_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "fpadd.vhd" "altpriority_encoder17" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpadd_altpriority_encoder_ue9 fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_ou8:leading_zeroes_cnt\|fpadd_altpriority_encoder_ue9:altpriority_encoder8 " "Elaborating entity \"fpadd_altpriority_encoder_ue9\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_ou8:leading_zeroes_cnt\|fpadd_altpriority_encoder_ue9:altpriority_encoder8\"" {  } { { "fpadd.vhd" "altpriority_encoder8" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpadd_altpriority_encoder_cna fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_cna:trailing_zeros_cnt " "Elaborating entity \"fpadd_altpriority_encoder_cna\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_cna:trailing_zeros_cnt\"" {  } { { "fpadd.vhd" "trailing_zeros_cnt" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 4469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpadd_altpriority_encoder_ii9 fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_cna:trailing_zeros_cnt\|fpadd_altpriority_encoder_ii9:altpriority_encoder21 " "Elaborating entity \"fpadd_altpriority_encoder_ii9\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_cna:trailing_zeros_cnt\|fpadd_altpriority_encoder_ii9:altpriority_encoder21\"" {  } { { "fpadd.vhd" "altpriority_encoder21" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpadd_altpriority_encoder_vh8 fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_cna:trailing_zeros_cnt\|fpadd_altpriority_encoder_ii9:altpriority_encoder21\|fpadd_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"fpadd_altpriority_encoder_vh8\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_cna:trailing_zeros_cnt\|fpadd_altpriority_encoder_ii9:altpriority_encoder21\|fpadd_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "fpadd.vhd" "altpriority_encoder23" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpadd_altpriority_encoder_qh8 fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_cna:trailing_zeros_cnt\|fpadd_altpriority_encoder_ii9:altpriority_encoder21\|fpadd_altpriority_encoder_vh8:altpriority_encoder23\|fpadd_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"fpadd_altpriority_encoder_qh8\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_cna:trailing_zeros_cnt\|fpadd_altpriority_encoder_ii9:altpriority_encoder21\|fpadd_altpriority_encoder_vh8:altpriority_encoder23\|fpadd_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "fpadd.vhd" "altpriority_encoder25" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpadd_altpriority_encoder_nh8 fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_cna:trailing_zeros_cnt\|fpadd_altpriority_encoder_ii9:altpriority_encoder21\|fpadd_altpriority_encoder_vh8:altpriority_encoder23\|fpadd_altpriority_encoder_qh8:altpriority_encoder25\|fpadd_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"fpadd_altpriority_encoder_nh8\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_cna:trailing_zeros_cnt\|fpadd_altpriority_encoder_ii9:altpriority_encoder21\|fpadd_altpriority_encoder_vh8:altpriority_encoder23\|fpadd_altpriority_encoder_qh8:altpriority_encoder25\|fpadd_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "fpadd.vhd" "altpriority_encoder27" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpadd_altpriority_encoder_i39 fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_cna:trailing_zeros_cnt\|fpadd_altpriority_encoder_i39:altpriority_encoder22 " "Elaborating entity \"fpadd_altpriority_encoder_i39\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_cna:trailing_zeros_cnt\|fpadd_altpriority_encoder_i39:altpriority_encoder22\"" {  } { { "fpadd.vhd" "altpriority_encoder22" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpadd_altpriority_encoder_v28 fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_cna:trailing_zeros_cnt\|fpadd_altpriority_encoder_i39:altpriority_encoder22\|fpadd_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"fpadd_altpriority_encoder_v28\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_cna:trailing_zeros_cnt\|fpadd_altpriority_encoder_i39:altpriority_encoder22\|fpadd_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "fpadd.vhd" "altpriority_encoder30" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpadd_altpriority_encoder_q28 fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_cna:trailing_zeros_cnt\|fpadd_altpriority_encoder_i39:altpriority_encoder22\|fpadd_altpriority_encoder_v28:altpriority_encoder30\|fpadd_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"fpadd_altpriority_encoder_q28\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_cna:trailing_zeros_cnt\|fpadd_altpriority_encoder_i39:altpriority_encoder22\|fpadd_altpriority_encoder_v28:altpriority_encoder30\|fpadd_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "fpadd.vhd" "altpriority_encoder32" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpadd_altpriority_encoder_n28 fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_cna:trailing_zeros_cnt\|fpadd_altpriority_encoder_i39:altpriority_encoder22\|fpadd_altpriority_encoder_v28:altpriority_encoder30\|fpadd_altpriority_encoder_q28:altpriority_encoder32\|fpadd_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"fpadd_altpriority_encoder_n28\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|fpadd_altpriority_encoder_cna:trailing_zeros_cnt\|fpadd_altpriority_encoder_i39:altpriority_encoder22\|fpadd_altpriority_encoder_v28:altpriority_encoder30\|fpadd_altpriority_encoder_q28:altpriority_encoder32\|fpadd_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "fpadd.vhd" "altpriority_encoder34" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 1406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub1\"" {  } { { "fpadd.vhd" "add_sub1" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub1\"" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5565 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319597 ""}  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5565 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080319597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lqj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lqj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lqj " "Found entity 1: add_sub_lqj" {  } { { "db/add_sub_lqj.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_lqj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080319645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080319645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lqj fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub1\|add_sub_lqj:auto_generated " "Elaborating entity \"add_sub_lqj\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub1\|add_sub_lqj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub2\"" {  } { { "fpadd.vhd" "add_sub2" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub2 " "Elaborated megafunction instantiation \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub2\"" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5581 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub2 " "Instantiated megafunction \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319648 ""}  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5581 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080319648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub3\"" {  } { { "fpadd.vhd" "add_sub3" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub3\"" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5597 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319650 ""}  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5597 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080319650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_icg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_icg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_icg " "Found entity 1: add_sub_icg" {  } { { "db/add_sub_icg.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_icg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080319689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080319689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_icg fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub3\|add_sub_icg:auto_generated " "Elaborating entity \"add_sub_icg\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub3\|add_sub_icg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub4\"" {  } { { "fpadd.vhd" "add_sub4" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub4\"" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5608 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319692 ""}  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5608 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080319692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kbg " "Found entity 1: add_sub_kbg" {  } { { "db/add_sub_kbg.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_kbg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080319732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080319732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kbg fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub4\|add_sub_kbg:auto_generated " "Elaborating entity \"add_sub_kbg\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub4\|add_sub_kbg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub5\"" {  } { { "fpadd.vhd" "add_sub5" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub5\"" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5619 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319735 ""}  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5619 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080319735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kpj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kpj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kpj " "Found entity 1: add_sub_kpj" {  } { { "db/add_sub_kpj.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_kpj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080319771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080319771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kpj fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub5\|add_sub_kpj:auto_generated " "Elaborating entity \"add_sub_kpj\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub5\|add_sub_kpj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub6\"" {  } { { "fpadd.vhd" "add_sub6" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub6\"" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5635 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319775 ""}  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5635 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080319775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "fpadd.vhd" "man_2comp_res_lower" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5656 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319778 ""}  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5656 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080319778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4ql.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4ql.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4ql " "Found entity 1: add_sub_4ql" {  } { { "db/add_sub_4ql.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_4ql.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080319816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080319816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4ql fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated " "Elaborating entity \"add_sub_4ql\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "fpadd.vhd" "man_2comp_res_upper0" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5674 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319819 ""}  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5674 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080319819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9bl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9bl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9bl " "Found entity 1: add_sub_9bl" {  } { { "db/add_sub_9bl.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_9bl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080319855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080319855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9bl fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated " "Elaborating entity \"add_sub_9bl\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "fpadd.vhd" "man_2comp_res_upper1" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5691 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319858 ""}  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5691 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080319858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "fpadd.vhd" "man_add_sub_upper0" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborated megafunction instantiation \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5736 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0 " "Instantiated megafunction \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319863 ""}  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5736 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080319863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "fpadd.vhd" "man_add_sub_upper1" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborated megafunction instantiation \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5753 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1 " "Instantiated megafunction \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319866 ""}  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5753 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080319866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "fpadd.vhd" "man_res_rounding_add_sub_lower" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5780 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319869 ""}  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5780 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080319869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qrg " "Found entity 1: add_sub_qrg" {  } { { "db/add_sub_qrg.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_qrg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080319904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080319904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qrg fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_qrg:auto_generated " "Elaborating entity \"add_sub_qrg\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_qrg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "fpadd.vhd" "man_res_rounding_add_sub_upper1" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5792 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319908 ""}  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5792 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080319908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_34h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_34h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_34h " "Found entity 1: add_sub_34h" {  } { { "db/add_sub_34h.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_34h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080319943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080319943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_34h fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_34h:auto_generated " "Elaborating entity \"add_sub_34h\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_34h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "fpadd.vhd" "trailing_zeros_limit_comparator" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5804 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080319952 ""}  } { { "fpadd.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpadd.vhd" 5804 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080319952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7rh " "Found entity 1: cmpr_7rh" {  } { { "db/cmpr_7rh.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/cmpr_7rh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080319987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080319987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7rh fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_7rh:auto_generated " "Elaborating entity \"cmpr_7rh\" for hierarchy \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_7rh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpexp fpexp:U4 " "Elaborating entity \"fpexp\" for hierarchy \"fpexp:U4\"" {  } { { "uygulama12.vhd" "U4" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/uygulama12.vhd" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080319995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpexp_altfp_exp_jmc fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component " "Elaborating entity \"fpexp_altfp_exp_jmc\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\"" {  } { { "fpexp.vhd" "fpexp_altfp_exp_jmc_component" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320003 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_invert_exp_value_w_result_range130w fpexp.vhd(746) " "Verilog HDL or VHDL warning at fpexp.vhd(746): object \"wire_invert_exp_value_w_result_range130w\" assigned a value but never read" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 746 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556080320009 "|uygulama12|fpexp:U3|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_w_exp_value_wo_range129w fpexp.vhd(1044) " "Verilog HDL or VHDL warning at fpexp.vhd(1044): object \"wire_w_exp_value_wo_range129w\" assigned a value but never read" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 1044 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556080320009 "|uygulama12|fpexp:U3|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_w_exp_value_wo_range132w fpexp.vhd(1045) " "Verilog HDL or VHDL warning at fpexp.vhd(1045): object \"wire_w_exp_value_wo_range132w\" assigned a value but never read" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 1045 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556080320009 "|uygulama12|fpexp:U3|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_w_exp_value_wo_range131w fpexp.vhd(1046) " "Verilog HDL or VHDL warning at fpexp.vhd(1046): object \"wire_w_exp_value_wo_range131w\" assigned a value but never read" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 1046 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556080320009 "|uygulama12|fpexp:U3|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_w_xf_pre_2_wo_range183w fpexp.vhd(1123) " "Verilog HDL or VHDL warning at fpexp.vhd(1123): object \"wire_w_xf_pre_2_wo_range183w\" assigned a value but never read" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 1123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556080320009 "|uygulama12|fpexp:U3|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_w_xf_pre_wo_range177w fpexp.vhd(1124) " "Verilog HDL or VHDL warning at fpexp.vhd(1124): object \"wire_w_xf_pre_wo_range177w\" assigned a value but never read" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 1124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556080320009 "|uygulama12|fpexp:U3|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:exp_minus_bias " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:exp_minus_bias\"" {  } { { "fpexp.vhd" "exp_minus_bias" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:exp_minus_bias " "Elaborated megafunction instantiation \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:exp_minus_bias\"" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2645 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:exp_minus_bias " "Instantiated megafunction \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:exp_minus_bias\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320011 ""}  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2645 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080320011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lcg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lcg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lcg " "Found entity 1: add_sub_lcg" {  } { { "db/add_sub_lcg.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_lcg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080320048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080320048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lcg fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:exp_minus_bias\|add_sub_lcg:auto_generated " "Elaborating entity \"add_sub_lcg\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:exp_minus_bias\|add_sub_lcg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:exp_value_add_bias " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:exp_value_add_bias\"" {  } { { "fpexp.vhd" "exp_value_add_bias" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:exp_value_add_bias " "Elaborated megafunction instantiation \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:exp_value_add_bias\"" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2660 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:exp_value_add_bias " "Instantiated megafunction \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:exp_value_add_bias\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320051 ""}  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2660 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080320051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_10j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_10j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_10j " "Found entity 1: add_sub_10j" {  } { { "db/add_sub_10j.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_10j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080320087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080320087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_10j fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:exp_value_add_bias\|add_sub_10j:auto_generated " "Elaborating entity \"add_sub_10j\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:exp_value_add_bias\|add_sub_10j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:exp_value_man_over " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:exp_value_man_over\"" {  } { { "fpexp.vhd" "exp_value_man_over" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:exp_value_man_over " "Elaborated megafunction instantiation \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:exp_value_man_over\"" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2681 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:exp_value_man_over " "Instantiated megafunction \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:exp_value_man_over\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320090 ""}  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2681 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080320090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:invert_exp_value " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:invert_exp_value\"" {  } { { "fpexp.vhd" "invert_exp_value" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:invert_exp_value " "Elaborated megafunction instantiation \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:invert_exp_value\"" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2694 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:invert_exp_value " "Instantiated megafunction \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:invert_exp_value\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320093 ""}  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2694 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080320093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h2j " "Found entity 1: add_sub_h2j" {  } { { "db/add_sub_h2j.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_h2j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080320130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080320130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_h2j fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:invert_exp_value\|add_sub_h2j:auto_generated " "Elaborating entity \"add_sub_h2j\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:invert_exp_value\|add_sub_h2j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:man_round " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:man_round\"" {  } { { "fpexp.vhd" "man_round" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:man_round " "Elaborated megafunction instantiation \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:man_round\"" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2710 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:man_round " "Instantiated megafunction \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:man_round\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320133 ""}  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2710 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080320133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0dg " "Found entity 1: add_sub_0dg" {  } { { "db/add_sub_0dg.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_0dg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080320171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080320171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0dg fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:man_round\|add_sub_0dg:auto_generated " "Elaborating entity \"add_sub_0dg\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:man_round\|add_sub_0dg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:one_minus_xf " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:one_minus_xf\"" {  } { { "fpexp.vhd" "one_minus_xf" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:one_minus_xf " "Elaborated megafunction instantiation \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:one_minus_xf\"" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2722 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:one_minus_xf " "Instantiated megafunction \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:one_minus_xf\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320174 ""}  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2722 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080320174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jni.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jni.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jni " "Found entity 1: add_sub_jni" {  } { { "db/add_sub_jni.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_jni.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080320211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080320211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jni fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:one_minus_xf\|add_sub_jni:auto_generated " "Elaborating entity \"add_sub_jni\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:one_minus_xf\|add_sub_jni:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:x_fixed_minus_xiln2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:x_fixed_minus_xiln2\"" {  } { { "fpexp.vhd" "x_fixed_minus_xiln2" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:x_fixed_minus_xiln2 " "Elaborated megafunction instantiation \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:x_fixed_minus_xiln2\"" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2738 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:x_fixed_minus_xiln2 " "Instantiated megafunction \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:x_fixed_minus_xiln2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 38 " "Parameter \"LPM_WIDTH\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320215 ""}  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2738 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080320215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qni.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qni.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qni " "Found entity 1: add_sub_qni" {  } { { "db/add_sub_qni.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_qni.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080320250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080320250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qni fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:x_fixed_minus_xiln2\|add_sub_qni:auto_generated " "Elaborating entity \"add_sub_qni\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:x_fixed_minus_xiln2\|add_sub_qni:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:xf_minus_ln2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:xf_minus_ln2\"" {  } { { "fpexp.vhd" "xf_minus_ln2" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:xf_minus_ln2 " "Elaborated megafunction instantiation \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:xf_minus_ln2\"" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2754 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:xf_minus_ln2 " "Instantiated megafunction \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:xf_minus_ln2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320254 ""}  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2754 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080320254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:xi_add_one " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:xi_add_one\"" {  } { { "fpexp.vhd" "xi_add_one" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:xi_add_one " "Elaborated megafunction instantiation \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:xi_add_one\"" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2770 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:xi_add_one " "Instantiated megafunction \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:xi_add_one\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320257 ""}  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2770 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080320257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6li.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6li.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6li " "Found entity 1: add_sub_6li" {  } { { "db/add_sub_6li.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_6li.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080320292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080320292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6li fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:xi_add_one\|add_sub_6li:auto_generated " "Elaborating entity \"add_sub_6li\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_add_sub:xi_add_one\|add_sub_6li:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_clshift:rbarrel_shift " "Elaborating entity \"lpm_clshift\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_clshift:rbarrel_shift\"" {  } { { "fpexp.vhd" "rbarrel_shift" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_clshift:rbarrel_shift " "Elaborated megafunction instantiation \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_clshift:rbarrel_shift\"" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2785 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_clshift:rbarrel_shift " "Instantiated megafunction \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_clshift:rbarrel_shift\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE LOGICAL " "Parameter \"LPM_SHIFTTYPE\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 38 " "Parameter \"LPM_WIDTH\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 6 " "Parameter \"LPM_WIDTHDIST\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_clshift " "Parameter \"lpm_type\" = \"lpm_clshift\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320298 ""}  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2785 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080320298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_vhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_vhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_vhe " "Found entity 1: lpm_clshift_vhe" {  } { { "db/lpm_clshift_vhe.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/lpm_clshift_vhe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080320303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080320303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_vhe fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_clshift:rbarrel_shift\|lpm_clshift_vhe:auto_generated " "Elaborating entity \"lpm_clshift_vhe\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_clshift:rbarrel_shift\|lpm_clshift_vhe:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_compare:distance_overflow_comp " "Elaborating entity \"lpm_compare\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_compare:distance_overflow_comp\"" {  } { { "fpexp.vhd" "distance_overflow_comp" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_compare:distance_overflow_comp " "Elaborated megafunction instantiation \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_compare:distance_overflow_comp\"" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2801 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_compare:distance_overflow_comp " "Instantiated megafunction \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_compare:distance_overflow_comp\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320307 ""}  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2801 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080320307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c2i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c2i " "Found entity 1: cmpr_c2i" {  } { { "db/cmpr_c2i.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/cmpr_c2i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080320343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080320343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c2i fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_compare:distance_overflow_comp\|cmpr_c2i:auto_generated " "Elaborating entity \"cmpr_c2i\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_compare:distance_overflow_comp\|cmpr_c2i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_compare:tbl1_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_compare:tbl1_compare\"" {  } { { "fpexp.vhd" "tbl1_compare" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_compare:tbl1_compare " "Elaborated megafunction instantiation \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_compare:tbl1_compare\"" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2811 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_compare:tbl1_compare " "Instantiated megafunction \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_compare:tbl1_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320346 ""}  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2811 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080320346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e5i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e5i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e5i " "Found entity 1: cmpr_e5i" {  } { { "db/cmpr_e5i.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/cmpr_e5i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080320380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080320380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e5i fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_compare:tbl1_compare\|cmpr_e5i:auto_generated " "Elaborating entity \"cmpr_e5i\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_compare:tbl1_compare\|cmpr_e5i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_compare:underflow_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_compare:underflow_compare\"" {  } { { "fpexp.vhd" "underflow_compare" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_compare:underflow_compare " "Elaborated megafunction instantiation \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_compare:underflow_compare\"" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2821 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_compare:underflow_compare " "Instantiated megafunction \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_compare:underflow_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320383 ""}  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2821 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080320383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:man_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:man_prod\"" {  } { { "fpexp.vhd" "man_prod" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:man_prod " "Elaborated megafunction instantiation \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:man_prod\"" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2831 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:man_prod " "Instantiated megafunction \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:man_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 31 " "Parameter \"LPM_WIDTHA\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 31 " "Parameter \"LPM_WIDTHB\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 62 " "Parameter \"LPM_WIDTHP\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320387 ""}  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2831 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080320387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_sjs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_sjs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_sjs " "Found entity 1: mult_sjs" {  } { { "db/mult_sjs.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/mult_sjs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080320426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080320426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_sjs fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:man_prod\|mult_sjs:auto_generated " "Elaborating entity \"mult_sjs\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:man_prod\|mult_sjs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:tbl1_tbl2_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:tbl1_tbl2_prod\"" {  } { { "fpexp.vhd" "tbl1_tbl2_prod" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:tbl1_tbl2_prod " "Elaborated megafunction instantiation \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:tbl1_tbl2_prod\"" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2848 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:tbl1_tbl2_prod " "Instantiated megafunction \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:tbl1_tbl2_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320431 ""}  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2848 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080320431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0ks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0ks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0ks " "Found entity 1: mult_0ks" {  } { { "db/mult_0ks.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/mult_0ks.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080320468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080320468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_0ks fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:tbl1_tbl2_prod\|mult_0ks:auto_generated " "Elaborating entity \"mult_0ks\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:tbl1_tbl2_prod\|mult_0ks:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:tbl3_taylor_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:tbl3_taylor_prod\"" {  } { { "fpexp.vhd" "tbl3_taylor_prod" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:tbl3_taylor_prod " "Elaborated megafunction instantiation \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:tbl3_taylor_prod\"" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2866 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:tbl3_taylor_prod " "Instantiated megafunction \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:tbl3_taylor_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 30 " "Parameter \"LPM_WIDTHB\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 62 " "Parameter \"LPM_WIDTHP\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320473 ""}  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2866 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080320473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tjs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tjs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tjs " "Found entity 1: mult_tjs" {  } { { "db/mult_tjs.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/mult_tjs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080320511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080320511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_tjs fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:tbl3_taylor_prod\|mult_tjs:auto_generated " "Elaborating entity \"mult_tjs\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:tbl3_taylor_prod\|mult_tjs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:xi_ln2_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:xi_ln2_prod\"" {  } { { "fpexp.vhd" "xi_ln2_prod" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:xi_ln2_prod " "Elaborated megafunction instantiation \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:xi_ln2_prod\"" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2883 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:xi_ln2_prod " "Instantiated megafunction \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:xi_ln2_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 38 " "Parameter \"LPM_WIDTHB\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 46 " "Parameter \"LPM_WIDTHP\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320516 ""}  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2883 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080320516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qis.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qis.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qis " "Found entity 1: mult_qis" {  } { { "db/mult_qis.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/mult_qis.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080320553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080320553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_qis fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:xi_ln2_prod\|mult_qis:auto_generated " "Elaborating entity \"mult_qis\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:xi_ln2_prod\|mult_qis:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:xi_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:xi_prod\"" {  } { { "fpexp.vhd" "xi_prod" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:xi_prod " "Elaborated megafunction instantiation \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:xi_prod\"" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2900 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:xi_prod " "Instantiated megafunction \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:xi_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320557 ""}  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2900 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080320557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_u0s.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_u0s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_u0s " "Found entity 1: mult_u0s" {  } { { "db/mult_u0s.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/mult_u0s.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080320594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080320594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_u0s fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:xi_prod\|mult_u0s:auto_generated " "Elaborating entity \"mult_u0s\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|lpm_mult:xi_prod\|mult_u0s:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|LPM_MUX:table_one " "Elaborating entity \"LPM_MUX\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|LPM_MUX:table_one\"" {  } { { "fpexp.vhd" "table_one" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|LPM_MUX:table_one " "Elaborated megafunction instantiation \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|LPM_MUX:table_one\"" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2918 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|LPM_MUX:table_one " "Instantiated megafunction \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|LPM_MUX:table_one\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320607 ""}  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2918 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080320607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tae " "Found entity 1: mux_tae" {  } { { "db/mux_tae.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/mux_tae.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080320677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080320677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tae fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|LPM_MUX:table_one\|mux_tae:auto_generated " "Elaborating entity \"mux_tae\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|LPM_MUX:table_one\|mux_tae:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|LPM_MUX:table_three " "Elaborating entity \"LPM_MUX\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|LPM_MUX:table_three\"" {  } { { "fpexp.vhd" "table_three" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|LPM_MUX:table_three " "Elaborated megafunction instantiation \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|LPM_MUX:table_three\"" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2934 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|LPM_MUX:table_three " "Instantiated megafunction \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|LPM_MUX:table_three\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 21 " "Parameter \"LPM_WIDTH\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320696 ""}  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2934 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080320696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rae " "Found entity 1: mux_rae" {  } { { "db/mux_rae.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/mux_rae.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080320753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080320753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rae fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|LPM_MUX:table_three\|mux_rae:auto_generated " "Elaborating entity \"mux_rae\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|LPM_MUX:table_three\|mux_rae:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|LPM_MUX:table_two " "Elaborating entity \"LPM_MUX\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|LPM_MUX:table_two\"" {  } { { "fpexp.vhd" "table_two" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|LPM_MUX:table_two " "Elaborated megafunction instantiation \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|LPM_MUX:table_two\"" {  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2950 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|LPM_MUX:table_two " "Instantiated megafunction \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|LPM_MUX:table_two\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320766 ""}  } { { "fpexp.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpexp.vhd" 2950 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080320766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0be.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0be.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0be " "Found entity 1: mux_0be" {  } { { "db/mux_0be.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/mux_0be.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080320830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080320830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0be fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|LPM_MUX:table_two\|mux_0be:auto_generated " "Elaborating entity \"mux_0be\" for hierarchy \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|LPM_MUX:table_two\|mux_0be:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpdiv fpdiv:U6 " "Elaborating entity \"fpdiv\" for hierarchy \"fpdiv:U6\"" {  } { { "uygulama12.vhd" "U6" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/uygulama12.vhd" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpdiv_altfp_div_pdh fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component " "Elaborating entity \"fpdiv_altfp_div_pdh\" for hierarchy \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\"" {  } { { "fpdiv.vhd" "fpdiv_altfp_div_pdh_component" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpdiv_altfp_div_pst_hre fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1 " "Elaborating entity \"fpdiv_altfp_div_pst_hre\" for hierarchy \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\"" {  } { { "fpdiv.vhd" "altfp_div_pst1" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320947 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_quotient_process_w_result_range425w fpdiv.vhd(728) " "Verilog HDL or VHDL warning at fpdiv.vhd(728): object \"wire_quotient_process_w_result_range425w\" assigned a value but never read" {  } { { "fpdiv.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556080320952 "|uygulama12|fpdiv:U4|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component|fpdiv_altfp_div_pst_hre:altfp_div_pst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborating entity \"altsyncram\" for hierarchy \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "fpdiv.vhd" "altsyncram3" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 1563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborated megafunction instantiation \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "fpdiv.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 1563 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080320992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|altsyncram:altsyncram3 " "Instantiated megafunction \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|altsyncram:altsyncram3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A UNUSED " "Parameter \"ADDRESS_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A UNUSED " "Parameter \"BYTEENA_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B CLOCK1 " "Parameter \"BYTEENA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A USE_INPUT_CLKEN " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B USE_INPUT_CLKEN " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECC_PIPELINE_STAGE_ENABLED FALSE " "Parameter \"ECC_PIPELINE_STAGE_ENABLED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IMPLEMENT_IN_LES OFF " "Parameter \"IMPLEMENT_IN_LES\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A UNUSED " "Parameter \"INDATA_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE fpdiv.hex " "Parameter \"INIT_FILE\" = \"fpdiv.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 0 " "Parameter \"MAXIMUM_DEPTH\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 0 " "Parameter \"NUMWORDS_A\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 0 " "Parameter \"NUMWORDS_B\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK1 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_ECCSTATUS 3 " "Parameter \"WIDTH_ECCSTATUS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A UNUSED " "Parameter \"WRCONTROL_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone IV E " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080320992 ""}  } { { "fpdiv.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 1563 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080320992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0kk3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0kk3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0kk3 " "Found entity 1: altsyncram_0kk3" {  } { { "db/altsyncram_0kk3.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/altsyncram_0kk3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080321030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080321030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0kk3 fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_0kk3:auto_generated " "Elaborating entity \"altsyncram_0kk3\" for hierarchy \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_0kk3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "fpdiv.vhd" "bias_addition" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborated megafunction instantiation \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "fpdiv.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2615 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:bias_addition " "Instantiated megafunction \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:bias_addition\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321035 ""}  } { { "fpdiv.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2615 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080321035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4pi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4pi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4pi " "Found entity 1: add_sub_4pi" {  } { { "db/add_sub_4pi.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_4pi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080321070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080321070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4pi fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_4pi:auto_generated " "Elaborating entity \"add_sub_4pi\" for hierarchy \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_4pi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "fpdiv.vhd" "exp_sub" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborated megafunction instantiation \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "fpdiv.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2631 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:exp_sub " "Instantiated megafunction \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:exp_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321073 ""}  } { { "fpdiv.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2631 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080321073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hth " "Found entity 1: add_sub_hth" {  } { { "db/add_sub_hth.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_hth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080321108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080321108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hth fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_hth:auto_generated " "Elaborating entity \"add_sub_hth\" for hierarchy \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_hth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "fpdiv.vhd" "quotient_process" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborated megafunction instantiation \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "fpdiv.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2649 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:quotient_process " "Instantiated megafunction \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:quotient_process\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321111 ""}  } { { "fpdiv.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2649 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080321111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ofi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ofi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ofi " "Found entity 1: add_sub_ofi" {  } { { "db/add_sub_ofi.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_ofi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080321146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080321146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ofi fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_ofi:auto_generated " "Elaborating entity \"add_sub_ofi\" for hierarchy \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_ofi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "fpdiv.vhd" "remainder_sub_0" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborated megafunction instantiation \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "fpdiv.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2666 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Instantiated megafunction \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 50 " "Parameter \"LPM_WIDTH\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321150 ""}  } { { "fpdiv.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2666 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080321150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_06i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_06i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_06i " "Found entity 1: add_sub_06i" {  } { { "db/add_sub_06i.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_06i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080321186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080321186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_06i fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_06i:auto_generated " "Elaborating entity \"add_sub_06i\" for hierarchy \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_06i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "fpdiv.vhd" "cmpr2" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "fpdiv.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2681 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_compare:cmpr2 " "Instantiated megafunction \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321189 ""}  } { { "fpdiv.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2681 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080321189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_u3i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_u3i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_u3i " "Found entity 1: cmpr_u3i" {  } { { "db/cmpr_u3i.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/cmpr_u3i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080321225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080321225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_u3i fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_u3i:auto_generated " "Elaborating entity \"cmpr_u3i\" for hierarchy \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_u3i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "fpdiv.vhd" "a1_prod" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborated megafunction instantiation \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "fpdiv.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2692 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:a1_prod " "Instantiated megafunction \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:a1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 3 " "Parameter \"LPM_PIPELINE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321229 ""}  } { { "fpdiv.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2692 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080321229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_djt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_djt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_djt " "Found entity 1: mult_djt" {  } { { "db/mult_djt.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/mult_djt.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080321275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080321275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_djt fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:a1_prod\|mult_djt:auto_generated " "Elaborating entity \"mult_djt\" for hierarchy \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:a1_prod\|mult_djt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "fpdiv.vhd" "b1_prod" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborated megafunction instantiation \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "fpdiv.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2714 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:b1_prod " "Instantiated megafunction \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:b1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 3 " "Parameter \"LPM_PIPELINE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321281 ""}  } { { "fpdiv.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2714 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080321281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bjt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bjt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bjt " "Found entity 1: mult_bjt" {  } { { "db/mult_bjt.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/mult_bjt.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080321318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080321318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_bjt fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:b1_prod\|mult_bjt:auto_generated " "Elaborating entity \"mult_bjt\" for hierarchy \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:b1_prod\|mult_bjt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "fpdiv.vhd" "q_partial_0" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborated megafunction instantiation \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "fpdiv.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2731 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:q_partial_0 " "Instantiated megafunction \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:q_partial_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321324 ""}  } { { "fpdiv.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2731 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080321324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ijt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ijt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ijt " "Found entity 1: mult_ijt" {  } { { "db/mult_ijt.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/mult_ijt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080321361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080321361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ijt fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_ijt:auto_generated " "Elaborating entity \"mult_ijt\" for hierarchy \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_ijt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "fpdiv.vhd" "remainder_mult_0" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborated megafunction instantiation \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "fpdiv.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2765 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Instantiated megafunction \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:remainder_mult_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 3 " "Parameter \"LPM_PIPELINE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 34 " "Parameter \"LPM_WIDTHA\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 51 " "Parameter \"LPM_WIDTHP\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080321369 ""}  } { { "fpdiv.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpdiv.vhd" 2765 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080321369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jjt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jjt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jjt " "Found entity 1: mult_jjt" {  } { { "db/mult_jjt.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/mult_jjt.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080321407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080321407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_jjt fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_jjt:auto_generated " "Elaborating entity \"mult_jjt\" for hierarchy \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_jjt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/mehmet/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpsub fpsub:U7 " "Elaborating entity \"fpsub\" for hierarchy \"fpsub:U7\"" {  } { { "uygulama12.vhd" "U7" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/uygulama12.vhd" 818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpsub_altfp_add_sub_k7j fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component " "Elaborating entity \"fpsub_altfp_add_sub_k7j\" for hierarchy \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\"" {  } { { "fpsub.vhd" "fpsub_altfp_add_sub_k7j_component" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 5855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpsub_altbarrel_shift_35e fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altbarrel_shift_35e:lbarrel_shift " "Elaborating entity \"fpsub_altbarrel_shift_35e\" for hierarchy \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altbarrel_shift_35e:lbarrel_shift\"" {  } { { "fpsub.vhd" "lbarrel_shift" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 4444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpsub_altbarrel_shift_98g fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altbarrel_shift_98g:rbarrel_shift " "Elaborating entity \"fpsub_altbarrel_shift_98g\" for hierarchy \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altbarrel_shift_98g:rbarrel_shift\"" {  } { { "fpsub.vhd" "rbarrel_shift" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 4454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpsub_altpriority_encoder_ou8 fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_ou8:leading_zeroes_cnt " "Elaborating entity \"fpsub_altpriority_encoder_ou8\" for hierarchy \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_ou8:leading_zeroes_cnt\"" {  } { { "fpsub.vhd" "leading_zeroes_cnt" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 4464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpsub_altpriority_encoder_uv8 fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_ou8:leading_zeroes_cnt\|fpsub_altpriority_encoder_uv8:altpriority_encoder7 " "Elaborating entity \"fpsub_altpriority_encoder_uv8\" for hierarchy \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_ou8:leading_zeroes_cnt\|fpsub_altpriority_encoder_uv8:altpriority_encoder7\"" {  } { { "fpsub.vhd" "altpriority_encoder7" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpsub_altpriority_encoder_be8 fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_ou8:leading_zeroes_cnt\|fpsub_altpriority_encoder_uv8:altpriority_encoder7\|fpsub_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"fpsub_altpriority_encoder_be8\" for hierarchy \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_ou8:leading_zeroes_cnt\|fpsub_altpriority_encoder_uv8:altpriority_encoder7\|fpsub_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "fpsub.vhd" "altpriority_encoder10" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpsub_altpriority_encoder_6e8 fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_ou8:leading_zeroes_cnt\|fpsub_altpriority_encoder_uv8:altpriority_encoder7\|fpsub_altpriority_encoder_be8:altpriority_encoder10\|fpsub_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"fpsub_altpriority_encoder_6e8\" for hierarchy \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_ou8:leading_zeroes_cnt\|fpsub_altpriority_encoder_uv8:altpriority_encoder7\|fpsub_altpriority_encoder_be8:altpriority_encoder10\|fpsub_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "fpsub.vhd" "altpriority_encoder11" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpsub_altpriority_encoder_3e8 fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_ou8:leading_zeroes_cnt\|fpsub_altpriority_encoder_uv8:altpriority_encoder7\|fpsub_altpriority_encoder_be8:altpriority_encoder10\|fpsub_altpriority_encoder_6e8:altpriority_encoder11\|fpsub_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"fpsub_altpriority_encoder_3e8\" for hierarchy \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_ou8:leading_zeroes_cnt\|fpsub_altpriority_encoder_uv8:altpriority_encoder7\|fpsub_altpriority_encoder_be8:altpriority_encoder10\|fpsub_altpriority_encoder_6e8:altpriority_encoder11\|fpsub_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "fpsub.vhd" "altpriority_encoder13" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpsub_altpriority_encoder_bv7 fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_ou8:leading_zeroes_cnt\|fpsub_altpriority_encoder_uv8:altpriority_encoder7\|fpsub_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"fpsub_altpriority_encoder_bv7\" for hierarchy \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_ou8:leading_zeroes_cnt\|fpsub_altpriority_encoder_uv8:altpriority_encoder7\|fpsub_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "fpsub.vhd" "altpriority_encoder9" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpsub_altpriority_encoder_6v7 fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_ou8:leading_zeroes_cnt\|fpsub_altpriority_encoder_uv8:altpriority_encoder7\|fpsub_altpriority_encoder_bv7:altpriority_encoder9\|fpsub_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"fpsub_altpriority_encoder_6v7\" for hierarchy \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_ou8:leading_zeroes_cnt\|fpsub_altpriority_encoder_uv8:altpriority_encoder7\|fpsub_altpriority_encoder_bv7:altpriority_encoder9\|fpsub_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "fpsub.vhd" "altpriority_encoder15" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpsub_altpriority_encoder_3v7 fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_ou8:leading_zeroes_cnt\|fpsub_altpriority_encoder_uv8:altpriority_encoder7\|fpsub_altpriority_encoder_bv7:altpriority_encoder9\|fpsub_altpriority_encoder_6v7:altpriority_encoder15\|fpsub_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"fpsub_altpriority_encoder_3v7\" for hierarchy \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_ou8:leading_zeroes_cnt\|fpsub_altpriority_encoder_uv8:altpriority_encoder7\|fpsub_altpriority_encoder_bv7:altpriority_encoder9\|fpsub_altpriority_encoder_6v7:altpriority_encoder15\|fpsub_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "fpsub.vhd" "altpriority_encoder17" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpsub_altpriority_encoder_ue9 fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_ou8:leading_zeroes_cnt\|fpsub_altpriority_encoder_ue9:altpriority_encoder8 " "Elaborating entity \"fpsub_altpriority_encoder_ue9\" for hierarchy \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_ou8:leading_zeroes_cnt\|fpsub_altpriority_encoder_ue9:altpriority_encoder8\"" {  } { { "fpsub.vhd" "altpriority_encoder8" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpsub_altpriority_encoder_cna fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_cna:trailing_zeros_cnt " "Elaborating entity \"fpsub_altpriority_encoder_cna\" for hierarchy \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_cna:trailing_zeros_cnt\"" {  } { { "fpsub.vhd" "trailing_zeros_cnt" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 4473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpsub_altpriority_encoder_ii9 fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_cna:trailing_zeros_cnt\|fpsub_altpriority_encoder_ii9:altpriority_encoder21 " "Elaborating entity \"fpsub_altpriority_encoder_ii9\" for hierarchy \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_cna:trailing_zeros_cnt\|fpsub_altpriority_encoder_ii9:altpriority_encoder21\"" {  } { { "fpsub.vhd" "altpriority_encoder21" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpsub_altpriority_encoder_vh8 fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_cna:trailing_zeros_cnt\|fpsub_altpriority_encoder_ii9:altpriority_encoder21\|fpsub_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"fpsub_altpriority_encoder_vh8\" for hierarchy \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_cna:trailing_zeros_cnt\|fpsub_altpriority_encoder_ii9:altpriority_encoder21\|fpsub_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "fpsub.vhd" "altpriority_encoder23" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpsub_altpriority_encoder_qh8 fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_cna:trailing_zeros_cnt\|fpsub_altpriority_encoder_ii9:altpriority_encoder21\|fpsub_altpriority_encoder_vh8:altpriority_encoder23\|fpsub_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"fpsub_altpriority_encoder_qh8\" for hierarchy \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_cna:trailing_zeros_cnt\|fpsub_altpriority_encoder_ii9:altpriority_encoder21\|fpsub_altpriority_encoder_vh8:altpriority_encoder23\|fpsub_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "fpsub.vhd" "altpriority_encoder25" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpsub_altpriority_encoder_nh8 fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_cna:trailing_zeros_cnt\|fpsub_altpriority_encoder_ii9:altpriority_encoder21\|fpsub_altpriority_encoder_vh8:altpriority_encoder23\|fpsub_altpriority_encoder_qh8:altpriority_encoder25\|fpsub_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"fpsub_altpriority_encoder_nh8\" for hierarchy \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_cna:trailing_zeros_cnt\|fpsub_altpriority_encoder_ii9:altpriority_encoder21\|fpsub_altpriority_encoder_vh8:altpriority_encoder23\|fpsub_altpriority_encoder_qh8:altpriority_encoder25\|fpsub_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "fpsub.vhd" "altpriority_encoder27" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpsub_altpriority_encoder_i39 fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_cna:trailing_zeros_cnt\|fpsub_altpriority_encoder_i39:altpriority_encoder22 " "Elaborating entity \"fpsub_altpriority_encoder_i39\" for hierarchy \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_cna:trailing_zeros_cnt\|fpsub_altpriority_encoder_i39:altpriority_encoder22\"" {  } { { "fpsub.vhd" "altpriority_encoder22" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpsub_altpriority_encoder_v28 fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_cna:trailing_zeros_cnt\|fpsub_altpriority_encoder_i39:altpriority_encoder22\|fpsub_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"fpsub_altpriority_encoder_v28\" for hierarchy \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_cna:trailing_zeros_cnt\|fpsub_altpriority_encoder_i39:altpriority_encoder22\|fpsub_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "fpsub.vhd" "altpriority_encoder30" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpsub_altpriority_encoder_q28 fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_cna:trailing_zeros_cnt\|fpsub_altpriority_encoder_i39:altpriority_encoder22\|fpsub_altpriority_encoder_v28:altpriority_encoder30\|fpsub_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"fpsub_altpriority_encoder_q28\" for hierarchy \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_cna:trailing_zeros_cnt\|fpsub_altpriority_encoder_i39:altpriority_encoder22\|fpsub_altpriority_encoder_v28:altpriority_encoder30\|fpsub_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "fpsub.vhd" "altpriority_encoder32" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpsub_altpriority_encoder_n28 fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_cna:trailing_zeros_cnt\|fpsub_altpriority_encoder_i39:altpriority_encoder22\|fpsub_altpriority_encoder_v28:altpriority_encoder30\|fpsub_altpriority_encoder_q28:altpriority_encoder32\|fpsub_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"fpsub_altpriority_encoder_n28\" for hierarchy \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|fpsub_altpriority_encoder_cna:trailing_zeros_cnt\|fpsub_altpriority_encoder_i39:altpriority_encoder22\|fpsub_altpriority_encoder_v28:altpriority_encoder30\|fpsub_altpriority_encoder_q28:altpriority_encoder32\|fpsub_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "fpsub.vhd" "altpriority_encoder34" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/fpsub.vhd" 1406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080321881 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1850 " "Ignored 1850 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1850 " "Ignored 1850 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1556080325219 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1556080325219 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Z_sub_rtl_0 " "Inferred RAM node \"Z_sub_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1556080327928 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "inputs_weights2 " "RAM logic \"inputs_weights2\" is uninferred due to asynchronous read logic" {  } { { "uygulama12.vhd" "inputs_weights2" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/uygulama12.vhd" 66 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1556080327933 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "weights_2 " "RAM logic \"weights_2\" is uninferred due to inappropriate RAM size" {  } { { "uygulama12.vhd" "weights_2" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/uygulama12.vhd" 47 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1556080327933 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "weights_1 " "RAM logic \"weights_1\" is uninferred due to inappropriate RAM size" {  } { { "uygulama12.vhd" "weights_1" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/uygulama12.vhd" 41 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1556080327933 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1556080327933 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "6 16 0 1 1 " "6 out of 16 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "10 15 " "Addresses ranging from 10 to 15 are not initialized" {  } { { "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/uygulama12.ram1_uygulama12_f03ed3e4.hdl.mif" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/uygulama12.ram1_uygulama12_f03ed3e4.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1556080327945 ""}  } { { "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/uygulama12.ram1_uygulama12_f03ed3e4.hdl.mif" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/uygulama12.ram1_uygulama12_f03ed3e4.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1556080327945 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1 16 0 1 1 " "1 out of 16 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "15 " "Memory Initialization File Address 15 is not initialized" {  } { { "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/uygulama12.ram0_uygulama12_f03ed3e4.hdl.mif" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/uygulama12.ram0_uygulama12_f03ed3e4.hdl.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1556080327946 ""}  } { { "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/uygulama12.ram0_uygulama12_f03ed3e4.hdl.mif" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/uygulama12.ram0_uygulama12_f03ed3e4.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1556080327946 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Z_sub_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Z_sub_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 11 " "Parameter NUMWORDS_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 11 " "Parameter NUMWORDS_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|input_is_infinity_16_pipes0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|input_is_infinity_16_pipes0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|barrel_shifter_underflow_dffe2_15_pipes0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|barrel_shifter_underflow_dffe2_15_pipes0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 15 " "Parameter TAP_DISTANCE set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 4 " "Parameter WIDTH set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|exp_result_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|exp_result_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 12 " "Parameter TAP_DISTANCE set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fpmult:U2\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|sign_node_ff0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fpmult:U2\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|sign_node_ff0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 11 " "Parameter TAP_DISTANCE set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 24 " "Parameter WIDTH set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|input_is_infinite_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|input_is_infinite_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fpmult:U2\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|input_is_infinity_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fpmult:U2\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|input_is_infinity_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 9 " "Parameter TAP_DISTANCE set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 5 " "Parameter WIDTH set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|quotient_j_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|quotient_j_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 101 " "Parameter WIDTH set to 101" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|remainder_j_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|remainder_j_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fpmult:U2\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|delay_exp_bias_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fpmult:U2\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|delay_exp_bias_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 51 " "Parameter WIDTH set to 51" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fpmult:U2\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|delay_exp2_bias_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fpmult:U2\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|delay_exp2_bias_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 166 " "Parameter WIDTH set to 166" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556080332373 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080332373 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1556080332373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:Z_sub_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:Z_sub_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080332396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:Z_sub_rtl_0 " "Instantiated megafunction \"altsyncram:Z_sub_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080332396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080332396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080332396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 11 " "Parameter \"NUMWORDS_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080332396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080332396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080332396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 11 " "Parameter \"NUMWORDS_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080332396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080332396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080332396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080332396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080332396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080332396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080332396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080332396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080332396 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080332396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dbi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dbi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dbi1 " "Found entity 1: altsyncram_dbi1" {  } { { "db/altsyncram_dbi1.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/altsyncram_dbi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080332437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080332437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|altshift_taps:input_is_infinity_16_pipes0_rtl_0 " "Elaborated megafunction instantiation \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|altshift_taps:input_is_infinity_16_pipes0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080332516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|altshift_taps:input_is_infinity_16_pipes0_rtl_0 " "Instantiated megafunction \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|altshift_taps:input_is_infinity_16_pipes0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080332516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080332516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080332516 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080332516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_o6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_o6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_o6m " "Found entity 1: shift_taps_o6m" {  } { { "db/shift_taps_o6m.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/shift_taps_o6m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080332551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080332551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8e81 " "Found entity 1: altsyncram_8e81" {  } { { "db/altsyncram_8e81.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/altsyncram_8e81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080332590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080332590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qqf " "Found entity 1: cntr_qqf" {  } { { "db/cntr_qqf.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/cntr_qqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080332625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080332625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080332661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080332661 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|altshift_taps:barrel_shifter_underflow_dffe2_15_pipes0_rtl_0 " "Elaborated megafunction instantiation \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|altshift_taps:barrel_shifter_underflow_dffe2_15_pipes0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080332733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|altshift_taps:barrel_shifter_underflow_dffe2_15_pipes0_rtl_0 " "Instantiated megafunction \"fpexp:U4\|fpexp_altfp_exp_jmc:fpexp_altfp_exp_jmc_component\|altshift_taps:barrel_shifter_underflow_dffe2_15_pipes0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080332733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 15 " "Parameter \"TAP_DISTANCE\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080332733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080332733 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080332733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_p6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_p6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_p6m " "Found entity 1: shift_taps_p6m" {  } { { "db/shift_taps_p6m.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/shift_taps_p6m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080332770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080332770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3e81 " "Found entity 1: altsyncram_3e81" {  } { { "db/altsyncram_3e81.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/altsyncram_3e81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080332809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080332809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pqf " "Found entity 1: cntr_pqf" {  } { { "db/cntr_pqf.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/cntr_pqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080332845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080332845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080332918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0 " "Instantiated megafunction \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080332918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 12 " "Parameter \"TAP_DISTANCE\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080332918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080332918 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080332918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_m7m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_m7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_m7m " "Found entity 1: shift_taps_m7m" {  } { { "db/shift_taps_m7m.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/shift_taps_m7m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080332954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080332954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mg81 " "Found entity 1: altsyncram_mg81" {  } { { "db/altsyncram_mg81.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/altsyncram_mg81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080332992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080332992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mqf " "Found entity 1: cntr_mqf" {  } { { "db/cntr_mqf.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/cntr_mqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080333030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080333030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpmult:U2\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|altshift_taps:sign_node_ff0_rtl_0 " "Elaborated megafunction instantiation \"fpmult:U2\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|altshift_taps:sign_node_ff0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080333100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpmult:U2\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|altshift_taps:sign_node_ff0_rtl_0 " "Instantiated megafunction \"fpmult:U2\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|altshift_taps:sign_node_ff0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080333101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 11 " "Parameter \"TAP_DISTANCE\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080333101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 24 " "Parameter \"WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080333101 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080333101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_v7m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_v7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_v7m " "Found entity 1: shift_taps_v7m" {  } { { "db/shift_taps_v7m.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/shift_taps_v7m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080333136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080333136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_he81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_he81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_he81 " "Found entity 1: altsyncram_he81" {  } { { "db/altsyncram_he81.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/altsyncram_he81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080333177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080333177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_epf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_epf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_epf " "Found entity 1: cntr_epf" {  } { { "db/cntr_epf.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/cntr_epf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080333218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080333218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|altshift_taps:input_is_infinite_dffe1_rtl_0 " "Elaborated megafunction instantiation \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|altshift_taps:input_is_infinite_dffe1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080333292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|altshift_taps:input_is_infinite_dffe1_rtl_0 " "Instantiated megafunction \"fpadd:U3\|fpadd_altfp_add_sub_j6j:fpadd_altfp_add_sub_j6j_component\|altshift_taps:input_is_infinite_dffe1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080333292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 10 " "Parameter \"TAP_DISTANCE\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080333292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080333292 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080333292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_q6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_q6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_q6m " "Found entity 1: shift_taps_q6m" {  } { { "db/shift_taps_q6m.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/shift_taps_q6m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080333328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080333328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cb81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cb81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cb81 " "Found entity 1: altsyncram_cb81" {  } { { "db/altsyncram_cb81.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/altsyncram_cb81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080333368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080333368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cpf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cpf " "Found entity 1: cntr_cpf" {  } { { "db/cntr_cpf.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/cntr_cpf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080333406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080333406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpmult:U2\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"fpmult:U2\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080333476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpmult:U2\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Instantiated megafunction \"fpmult:U2\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080333476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 9 " "Parameter \"TAP_DISTANCE\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080333476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080333476 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080333476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_05m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_05m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_05m " "Found entity 1: shift_taps_05m" {  } { { "db/shift_taps_05m.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/shift_taps_05m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080333513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080333513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8b81 " "Found entity 1: altsyncram_8b81" {  } { { "db/altsyncram_8b81.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/altsyncram_8b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080333552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080333552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bpf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bpf " "Found entity 1: cntr_bpf" {  } { { "db/cntr_bpf.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/cntr_bpf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080333588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080333588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/cmpr_pgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080333625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080333625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|altshift_taps:quotient_j_dffe_rtl_0 " "Elaborated megafunction instantiation \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|altshift_taps:quotient_j_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080333694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|altshift_taps:quotient_j_dffe_rtl_0 " "Instantiated megafunction \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|altshift_taps:quotient_j_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080333694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080333694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 101 " "Parameter \"WIDTH\" = \"101\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080333694 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080333694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_r7m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_r7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_r7m " "Found entity 1: shift_taps_r7m" {  } { { "db/shift_taps_r7m.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/shift_taps_r7m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080333733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080333733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qg81 " "Found entity 1: altsyncram_qg81" {  } { { "db/altsyncram_qg81.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/altsyncram_qg81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080333788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080333788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7pf " "Found entity 1: cntr_7pf" {  } { { "db/cntr_7pf.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/cntr_7pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080333826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080333826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|altshift_taps:remainder_j_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|altshift_taps:remainder_j_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080333896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|altshift_taps:remainder_j_dffe_0_rtl_0 " "Instantiated megafunction \"fpdiv:U6\|fpdiv_altfp_div_pdh:fpdiv_altfp_div_pdh_component\|fpdiv_altfp_div_pst_hre:altfp_div_pst1\|altshift_taps:remainder_j_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080333897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080333897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080333897 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080333897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_r6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_r6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_r6m " "Found entity 1: shift_taps_r6m" {  } { { "db/shift_taps_r6m.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/shift_taps_r6m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080333932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080333932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ud81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ud81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ud81 " "Found entity 1: altsyncram_ud81" {  } { { "db/altsyncram_ud81.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/altsyncram_ud81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080333974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080333974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080334011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080334011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080334047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080334047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpmult:U2\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|altshift_taps:delay_exp_bias_rtl_0 " "Elaborated megafunction instantiation \"fpmult:U2\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|altshift_taps:delay_exp_bias_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080334117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpmult:U2\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|altshift_taps:delay_exp_bias_rtl_0 " "Instantiated megafunction \"fpmult:U2\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|altshift_taps:delay_exp_bias_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080334117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080334117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 51 " "Parameter \"WIDTH\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080334117 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080334117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_27m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_27m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_27m " "Found entity 1: shift_taps_27m" {  } { { "db/shift_taps_27m.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/shift_taps_27m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080334153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080334153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vd81 " "Found entity 1: altsyncram_vd81" {  } { { "db/altsyncram_vd81.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/altsyncram_vd81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080334197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080334197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/cntr_4pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080334238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080334238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpmult:U2\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|altshift_taps:delay_exp2_bias_rtl_0 " "Elaborated megafunction instantiation \"fpmult:U2\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|altshift_taps:delay_exp2_bias_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080334308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpmult:U2\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|altshift_taps:delay_exp2_bias_rtl_0 " "Instantiated megafunction \"fpmult:U2\|fpmult_altfp_mult_atn:fpmult_altfp_mult_atn_component\|altshift_taps:delay_exp2_bias_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080334308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080334308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 166 " "Parameter \"WIDTH\" = \"166\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556080334308 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556080334308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_28m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_28m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_28m " "Found entity 1: shift_taps_28m" {  } { { "db/shift_taps_28m.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/shift_taps_28m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080334344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080334344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fo31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fo31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fo31 " "Found entity 1: altsyncram_fo31" {  } { { "db/altsyncram_fo31.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/altsyncram_fo31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080334411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080334411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556080334450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080334450 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "uygulama12.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/uygulama12.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556080339434 "|uygulama12|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556080339434 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556080339913 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "112 " "112 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556080347234 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[1\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[1\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[1\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[1\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[1\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[1\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[0\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[0\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[0\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[0\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[0\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[0\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[2\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[2\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[2\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[2\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[2\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[2\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[6\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[6\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[6\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[6\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[6\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[6\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[6\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[6\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[6\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[6\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[6\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[6\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[5\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[5\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[5\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[5\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[5\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[5\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[5\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[5\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[5\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[5\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[5\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[5\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[4\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[4\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[4\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[4\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[4\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[4\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[4\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[4\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[4\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[4\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[4\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[4\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[3\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[3\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[3\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[3\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[3\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[3\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[3\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[3\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[3\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[3\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[3\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[3\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[2\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[2\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[2\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[2\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[2\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[2\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[2\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[2\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[2\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[2\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[2\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[2\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[1\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[1\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[1\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[1\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[1\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[1\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[1\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[1\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[1\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[1\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[1\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[1\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[0\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper1\|add_sub_9bl:auto_generated\|pad_cella\[0\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[0\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[0\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_9bl:auto_generated\|pad_cella\[0\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[0\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[0\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_upper0\|add_sub_9bl:auto_generated\|pad_cella\[0\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[0\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[0\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_upper1\|add_sub_9bl:auto_generated\|pad_cella\[0\]\"" {  } { { "db/add_sub_9bl.tdf" "pad_cella\[0\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_9bl.tdf" 51 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[6\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[6\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[6\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[6\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[6\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[6\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[5\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[5\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[5\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[5\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[5\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[5\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[4\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[4\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[4\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[4\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[4\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[4\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[3\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_4ql:auto_generated\|pad_cella\[3\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[3\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[3\] " "Logic cell \"fpsub:U7\|fpsub_altfp_add_sub_k7j:fpsub_altfp_add_sub_k7j_component\|lpm_add_sub:man_add_sub_lower\|add_sub_4ql:auto_generated\|pad_cella\[3\]\"" {  } { { "db/add_sub_4ql.tdf" "pad_cella\[3\]" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/db/add_sub_4ql.tdf" 52 11 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080347306 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1556080347306 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556080349166 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556080349166 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "uygulama12.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/uygulama12.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080349967 "|uygulama12|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "uygulama12.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/uygulama12.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080349967 "|uygulama12|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "uygulama12.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/uygulama12.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080349967 "|uygulama12|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "uygulama12.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/uygulama12.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080349967 "|uygulama12|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "uygulama12.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/uygulama12.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080349967 "|uygulama12|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "uygulama12.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/uygulama12.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080349967 "|uygulama12|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "uygulama12.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/uygulama12.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556080349967 "|uygulama12|SW[13]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556080349967 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10237 " "Implemented 10237 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556080349968 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556080349968 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9654 " "Implemented 9654 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556080349968 ""} { "Info" "ICUT_CUT_TM_RAMS" "446 " "Implemented 446 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1556080349968 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "92 " "Implemented 92 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1556080349968 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556080349968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1207 " "Peak virtual memory: 1207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556080350029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 07:32:30 2019 " "Processing ended: Wed Apr 24 07:32:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556080350029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556080350029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556080350029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556080350029 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "altfp_mult.qip " "Tcl Script File altfp_mult.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE altfp_mult.qip " "set_global_assignment -name QIP_FILE altfp_mult.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1556080350877 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1556080350877 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1556080350886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556080350886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 07:32:30 2019 " "Processing started: Wed Apr 24 07:32:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556080350886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1556080350886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uygulama12 -c uygulama12 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off uygulama12 -c uygulama12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1556080350886 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1556080350918 ""}
{ "Info" "0" "" "Project  = uygulama12" {  } {  } 0 0 "Project  = uygulama12" 0 0 "Fitter" 0 0 1556080350919 ""}
{ "Info" "0" "" "Revision = uygulama12" {  } {  } 0 0 "Revision = uygulama12" 0 0 "Fitter" 0 0 1556080350919 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1556080351097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1556080351097 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uygulama12 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"uygulama12\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1556080351155 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556080351213 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556080351213 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1556080351723 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1556080351729 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556080351943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556080351943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556080351943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556080351943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556080351943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556080351943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556080351943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556080351943 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556080351943 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1556080351943 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/mehmet/FPGA_UYGULAMA/uygulama12/" { { 0 { 0 ""} 0 25300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556080352031 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/mehmet/FPGA_UYGULAMA/uygulama12/" { { 0 { 0 ""} 0 25302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556080352031 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/mehmet/FPGA_UYGULAMA/uygulama12/" { { 0 { 0 ""} 0 25304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556080352031 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/mehmet/FPGA_UYGULAMA/uygulama12/" { { 0 { 0 ""} 0 25306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556080352031 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/mehmet/FPGA_UYGULAMA/uygulama12/" { { 0 { 0 ""} 0 25308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556080352031 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1556080352031 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1556080352036 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1556080354175 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uygulama12.sdc " "Synopsys Design Constraints File file not found: 'uygulama12.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1556080356249 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1556080356249 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1556080356427 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1556080356428 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1556080356430 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556080357729 ""}  } { { "uygulama12.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/uygulama12.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/mehmet/FPGA_UYGULAMA/uygulama12/" { { 0 { 0 ""} 0 25293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556080357729 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter1  " "Automatically promoted node counter1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556080357729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter1~0 " "Destination node counter1~0" {  } { { "uygulama12.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/uygulama12.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mehmet/FPGA_UYGULAMA/uygulama12/" { { 0 { 0 ""} 0 14859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556080357729 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1556080357729 ""}  } { { "uygulama12.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/uygulama12.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mehmet/FPGA_UYGULAMA/uygulama12/" { { 0 { 0 ""} 0 9251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556080357729 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1556080358951 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556080358970 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556080358971 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556080359000 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556080359040 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1556080359076 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1556080359674 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "282 Embedded multiplier block " "Packed 282 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1556080359694 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier output " "Packed 16 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1556080359694 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "127 " "Created 127 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1556080359694 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556080359694 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556080362105 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1556080362105 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556080362117 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1556080362137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1556080365133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556080367424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1556080367558 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1556080388624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556080388624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1556080390359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "/home/mehmet/FPGA_UYGULAMA/uygulama12/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1556080399212 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1556080399212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1556080411324 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1556080411324 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:17 " "Fitter routing operations ending: elapsed time is 00:00:17" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556080411328 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 8.78 " "Total time spent on timing analysis during the Fitter is 8.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1556080411771 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556080411895 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556080412955 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556080412962 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556080413983 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556080416404 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1556080419122 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mehmet/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "uygulama12.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama12/uygulama12.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/mehmet/FPGA_UYGULAMA/uygulama12/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556080419167 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1556080419167 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mehmet/FPGA_UYGULAMA/uygulama12/output_files/uygulama12.fit.smsg " "Generated suppressed messages file /home/mehmet/FPGA_UYGULAMA/uygulama12/output_files/uygulama12.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1556080419883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 488 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 488 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1824 " "Peak virtual memory: 1824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556080421524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 07:33:41 2019 " "Processing ended: Wed Apr 24 07:33:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556080421524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556080421524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:07 " "Total CPU time (on all processors): 00:02:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556080421524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556080421524 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1556080422404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556080422405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 07:33:42 2019 " "Processing started: Wed Apr 24 07:33:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556080422405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1556080422405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uygulama12 -c uygulama12 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off uygulama12 -c uygulama12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1556080422405 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "altfp_mult.qip " "Tcl Script File altfp_mult.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE altfp_mult.qip " "set_global_assignment -name QIP_FILE altfp_mult.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1556080422469 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1556080422469 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1556080422773 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1556080425726 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1556080425839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "847 " "Peak virtual memory: 847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556080426156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 07:33:46 2019 " "Processing ended: Wed Apr 24 07:33:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556080426156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556080426156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556080426156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1556080426156 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1556080426340 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "altfp_mult.qip " "Tcl Script File altfp_mult.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE altfp_mult.qip " "set_global_assignment -name QIP_FILE altfp_mult.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1556080426972 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1556080426972 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1556080426982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556080426982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 07:33:46 2019 " "Processing started: Wed Apr 24 07:33:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556080426982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1556080426982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uygulama12 -c uygulama12 " "Command: quartus_sta uygulama12 -c uygulama12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1556080426982 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1556080427017 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1556080427307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1556080427307 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556080427369 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556080427369 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uygulama12.sdc " "Synopsys Design Constraints File file not found: 'uygulama12.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1556080428385 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1556080428385 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556080428450 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter1 counter1 " "create_clock -period 1.000 -name counter1 counter1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556080428450 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556080428450 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1556080428522 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556080428522 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1556080428525 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1556080428537 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1556080429152 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556080429152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.102 " "Worst-case setup slack is -9.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080429153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080429153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.102          -11548.896 counter1  " "   -9.102          -11548.896 counter1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080429153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.511          -14086.216 CLOCK_50  " "   -8.511          -14086.216 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080429153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556080429153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080429194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080429194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 CLOCK_50  " "    0.340               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080429194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 counter1  " "    0.394               0.000 counter1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080429194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556080429194 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556080429195 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556080429196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080429202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080429202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -6664.013 CLOCK_50  " "   -3.000           -6664.013 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080429202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693           -3200.142 counter1  " "   -2.693           -3200.142 counter1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080429202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556080429202 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 52 synchronizer chains. " "Report Metastability: Found 52 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556080429432 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556080429432 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1556080429436 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1556080429480 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1556080430548 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556080430942 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1556080431042 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556080431042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.393 " "Worst-case setup slack is -8.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080431044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080431044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.393          -10482.770 counter1  " "   -8.393          -10482.770 counter1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080431044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.617          -12320.272 CLOCK_50  " "   -7.617          -12320.272 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080431044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556080431044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080431086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080431086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 CLOCK_50  " "    0.342               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080431086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 counter1  " "    0.352               0.000 counter1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080431086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556080431086 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556080431088 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556080431090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080431098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080431098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -6606.081 CLOCK_50  " "   -3.000           -6606.081 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080431098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649           -3199.966 counter1  " "   -2.649           -3199.966 counter1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080431098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556080431098 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 52 synchronizer chains. " "Report Metastability: Found 52 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556080431328 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556080431328 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1556080431333 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556080431643 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1556080431685 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556080431685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.077 " "Worst-case setup slack is -4.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080431687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080431687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.077           -4695.276 counter1  " "   -4.077           -4695.276 counter1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080431687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.851           -4765.370 CLOCK_50  " "   -3.851           -4765.370 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080431687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556080431687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.131 " "Worst-case hold slack is 0.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080431731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080431731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 counter1  " "    0.131               0.000 counter1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080431731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 CLOCK_50  " "    0.136               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080431731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556080431731 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556080431734 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556080431736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080431745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080431745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -5411.702 CLOCK_50  " "   -3.000           -5411.702 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080431745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -2486.000 counter1  " "   -1.000           -2486.000 counter1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556080431745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556080431745 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 52 synchronizer chains. " "Report Metastability: Found 52 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556080431985 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556080431985 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1556080432330 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1556080432333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1016 " "Peak virtual memory: 1016 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556080432429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 07:33:52 2019 " "Processing ended: Wed Apr 24 07:33:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556080432429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556080432429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556080432429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1556080432429 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1556080433332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556080433333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 07:33:53 2019 " "Processing started: Wed Apr 24 07:33:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556080433333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1556080433333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off uygulama12 -c uygulama12 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off uygulama12 -c uygulama12" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1556080433334 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "altfp_mult.qip " "Tcl Script File altfp_mult.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE altfp_mult.qip " "set_global_assignment -name QIP_FILE altfp_mult.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1556080433405 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1556080433405 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1556080433782 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama12_7_1200mv_85c_slow.vho /home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/ simulation " "Generated file uygulama12_7_1200mv_85c_slow.vho in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556080435486 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama12_7_1200mv_0c_slow.vho /home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/ simulation " "Generated file uygulama12_7_1200mv_0c_slow.vho in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556080436611 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama12_min_1200mv_0c_fast.vho /home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/ simulation " "Generated file uygulama12_min_1200mv_0c_fast.vho in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556080437883 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama12.vho /home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/ simulation " "Generated file uygulama12.vho in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556080438998 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama12_7_1200mv_85c_vhd_slow.sdo /home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/ simulation " "Generated file uygulama12_7_1200mv_85c_vhd_slow.sdo in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556080439726 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama12_7_1200mv_0c_vhd_slow.sdo /home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/ simulation " "Generated file uygulama12_7_1200mv_0c_vhd_slow.sdo in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556080440506 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama12_min_1200mv_0c_vhd_fast.sdo /home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/ simulation " "Generated file uygulama12_min_1200mv_0c_vhd_fast.sdo in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556080441231 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uygulama12_vhd.sdo /home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/ simulation " "Generated file uygulama12_vhd.sdo in folder \"/home/mehmet/FPGA_UYGULAMA/uygulama12/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556080441957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1142 " "Peak virtual memory: 1142 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556080442111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 07:34:02 2019 " "Processing ended: Wed Apr 24 07:34:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556080442111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556080442111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556080442111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1556080442111 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 525 s " "Quartus Prime Full Compilation was successful. 0 errors, 525 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1556080442296 ""}
