// Seed: 41238780
module module_0;
  assign id_1 = 1;
  module_2();
  wire id_2;
  final $display(1);
  wire id_3;
endmodule
module module_1 (
    input supply1 id_0
);
  assign id_2 = (1'b0);
  module_0();
endmodule
module module_2;
  assign id_1 = (id_1 ? id_1 == id_1 : id_1 == id_1) || "";
  always_ff @(posedge (id_1) < id_1 or negedge id_1) begin
    {id_1(1)} <= 1 + (1'd0 - 1) + "";
    id_1 <= id_1;
  end
  id_2 :
  assert property (@(posedge id_1 == (1 - id_2)) id_1)
  else $display(1);
  wire id_3;
endmodule
