MUL.vhd,vhdl,xil_defaultlib,../../../../tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/MUL/sim/MUL.vhd,
ADD.vhd,vhdl,xil_defaultlib,../../../../tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/ADD/sim/ADD.vhd,
register.v,verilog,xil_defaultlib,../../../../tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/register.v,
rgb2ycbcr.v,verilog,xil_defaultlib,../../../../tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/rgb2ycbcr.v,
rgb2ycbcr_0.v,verilog,xil_defaultlib,../../../../tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/sim/rgb2ycbcr_0.v,
tresholding.v,verilog,xil_defaultlib,../../../../tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/tresholding_0/src/tresholding.v,
tresholding_0.v,verilog,xil_defaultlib,../../../../tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/tresholding_0/sim/tresholding_0.v,
accum.vhd,vhdl,xil_defaultlib,../../../../tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/accum/sim/accum.vhd,
mult_32_20_lm.vhd,vhdl,xil_defaultlib,../../../../tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider_32_20_0/src/mult_32_20_lm/sim/mult_32_20_lm.vhd,
divider_32_20.v,verilog,xil_defaultlib,../../../../tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider_32_20_0/src/divider_32_20.v,
divider_32_20_0.v,verilog,xil_defaultlib,../../../../tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider_32_20_0/sim/divider_32_20_0.v,
divider.v,verilog,xil_defaultlib,../../../../tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider/sim/divider.v,
centroid.v,verilog,xil_defaultlib,../../../../tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/centroid.v,
centroid_0.v,verilog,xil_defaultlib,../../../../tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/sim/centroid_0.v,
vp_switch.v,verilog,xil_defaultlib,../../../../tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v,
vp_switch_final_0.v,verilog,xil_defaultlib,../../../../tor_test_new.srcs/sources_1/ip/vp_switch_final_0/sim/vp_switch_final_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
