#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu May 31 12:33:01 2018
# Process ID: 13860
# Current directory: C:/Users/Remco Y700/Documents/GitHub/pong/FPGA/3d_pong
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16600 C:\Users\Remco Y700\Documents\GitHub\pong\FPGA\3d_pong\3d_pong.xpr
# Log file: C:/Users/Remco Y700/Documents/GitHub/pong/FPGA/3d_pong/vivado.log
# Journal file: C:/Users/Remco Y700/Documents/GitHub/pong/FPGA/3d_pong\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Remco Y700/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 816.750 ; gain = 115.996
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Netlist 29-17] Analyzing 191 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Remco Y700/Documents/GitHub/pong/FPGA/3d_pong/.Xil/Vivado-13860-LAPTOP-NJE0O93L/dcp0/top_board.xdc]
Finished Parsing XDC File [C:/Users/Remco Y700/Documents/GitHub/pong/FPGA/3d_pong/.Xil/Vivado-13860-LAPTOP-NJE0O93L/dcp0/top_board.xdc]
Parsing XDC File [C:/Users/Remco Y700/Documents/GitHub/pong/FPGA/3d_pong/.Xil/Vivado-13860-LAPTOP-NJE0O93L/dcp0/top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/Remco Y700/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/Remco Y700/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1632.098 ; gain = 505.527
Finished Parsing XDC File [C:/Users/Remco Y700/Documents/GitHub/pong/FPGA/3d_pong/.Xil/Vivado-13860-LAPTOP-NJE0O93L/dcp0/top_early.xdc]
Parsing XDC File [C:/Users/Remco Y700/Documents/GitHub/pong/FPGA/3d_pong/.Xil/Vivado-13860-LAPTOP-NJE0O93L/dcp0/top.xdc]
Finished Parsing XDC File [C:/Users/Remco Y700/Documents/GitHub/pong/FPGA/3d_pong/.Xil/Vivado-13860-LAPTOP-NJE0O93L/dcp0/top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.679 . Memory (MB): peak = 1633.453 ; gain = 1.355
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.680 . Memory (MB): peak = 1633.453 ; gain = 1.355
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1747.625 ; gain = 905.570
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May 31 13:19:47 2018] Launched synth_1...
Run output will be captured here: C:/Users/Remco Y700/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.runs/synth_1/runme.log
[Thu May 31 13:19:47 2018] Launched impl_1...
Run output will be captured here: C:/Users/Remco Y700/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May 31 13:21:39 2018] Launched synth_1...
Run output will be captured here: C:/Users/Remco Y700/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.runs/synth_1/runme.log
[Thu May 31 13:21:39 2018] Launched impl_1...
Run output will be captured here: C:/Users/Remco Y700/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.runs/impl_1/runme.log
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May 31 13:22:33 2018] Launched synth_1...
Run output will be captured here: C:/Users/Remco Y700/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.runs/synth_1/runme.log
[Thu May 31 13:22:33 2018] Launched impl_1...
Run output will be captured here: C:/Users/Remco Y700/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May 31 13:25:07 2018] Launched synth_1...
Run output will be captured here: C:/Users/Remco Y700/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.runs/synth_1/runme.log
[Thu May 31 13:25:07 2018] Launched impl_1...
Run output will be captured here: C:/Users/Remco Y700/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May 31 13:28:51 2018] Launched synth_1...
Run output will be captured here: C:/Users/Remco Y700/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.runs/synth_1/runme.log
[Thu May 31 13:28:51 2018] Launched impl_1...
Run output will be captured here: C:/Users/Remco Y700/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May 31 13:29:51 2018] Launched synth_1...
Run output will be captured here: C:/Users/Remco Y700/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.runs/synth_1/runme.log
[Thu May 31 13:29:51 2018] Launched impl_1...
Run output will be captured here: C:/Users/Remco Y700/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.runs/impl_1/runme.log
