<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg400-1" LaunchTime="1639884032">
  <File Type="PA-TCL" Name="Zynq_Design_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="Zynq_Design_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="Zynq_Design_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="Zynq_Design_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="Zynq_Design_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="Zynq_Design_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="Zynq_Design_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="Zynq_Design_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="Zynq_Design_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/AXI4_Lite_Slave.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/new/AXI4_Lite_Slave.vhd"/>
        <Attr Name="ImportTime" Val="1619379998"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Local_Bus_Register_Block.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/new/Local_Bus_Register_Block.vhd"/>
        <Attr Name="ImportTime" Val="1621735086"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/AXI_UART_Control_Adapter.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/new/AXI_UART_Control_Adapter.vhd"/>
        <Attr Name="ImportTime" Val="1619894946"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/Zynq_Design/Zynq_Design.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/bd/Zynq_Design/Zynq_Design.bd"/>
        <Attr Name="ImportTime" Val="1621735143"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/Zynq_Design/hdl/Zynq_Design_wrapper.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/bd/Zynq_Design/hdl/Zynq_Design_wrapper.vhd"/>
        <Attr Name="ImportTime" Val="1621735146"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/SSD_Controller.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/new/SSD_Controller.vhd"/>
        <Attr Name="ImportTime" Val="1620511493"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Microphone_Driver.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/new/Microphone_Driver.vhd"/>
        <Attr Name="ImportTime" Val="1621129673"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Microphone_Controller_Timer.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/new/Microphone_Controller_Timer.vhd"/>
        <Attr Name="ImportTime" Val="1621108370"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/FIFO_Interface.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/new/FIFO_Interface.vhd"/>
        <Attr Name="ImportTime" Val="1621104740"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/FIFO_READ_INTERFACE.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/new/FIFO_READ_INTERFACE.vhd"/>
        <Attr Name="ImportTime" Val="1621115042"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/Zynq_Design/ip/Zynq_Design_axi_traffic_gen_mask_0_0.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_axi_traffic_gen_mask_0_0.coe"/>
        <Attr Name="ImportTime" Val="1619658169"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/Zynq_Design/ip/Zynq_Design_axi_traffic_gen_control_0_0.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_axi_traffic_gen_control_0_0.coe"/>
        <Attr Name="ImportTime" Val="1619658190"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/Zynq_Design/ip/Zynq_Design_axi_traffic_gen_data_0_0.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_axi_traffic_gen_data_0_0.coe"/>
        <Attr Name="ImportTime" Val="1619823345"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/Zynq_Design/ip/Zynq_Design_axi_traffic_gen_addr_0_0.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_axi_traffic_gen_addr_0_0.coe"/>
        <Attr Name="ImportTime" Val="1620496716"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Zynq_Design_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/Xilinx/Zybo-Z7-Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Interrupt_Test/Interrupt_Test.srcs/constrs_1/imports/Xilinx/Zybo-Z7-Master.xdc"/>
        <Attr Name="ImportTime" Val="1591584237"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="Zynq_Design_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Zynq_Design_AXI4_Lite_Slave_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Zynq_Design_rst_ps7_0_50M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Zynq_Design_system_ila_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Zynq_Design_UART_V1_9_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Zynq_Design_AXI_UART_Control_Ada_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Zynq_Design_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Zynq_Design_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Zynq_Design_Local_Bus_Register_B_0_0"/>
</GenRun>
