
balise_v8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dcdc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000130  0800de6c  0800de6c  0000ee6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800df9c  0800df9c  0000f174  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800df9c  0800df9c  0000ef9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dfa4  0800dfa4  0000f174  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dfa4  0800dfa4  0000efa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800dfa8  0800dfa8  0000efa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000174  20000000  0800dfac  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005308  20000174  0800e120  0000f174  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000547c  0800e120  0000f47c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f174  2**0
                  CONTENTS, READONLY
 12 .debug_info   00029f56  00000000  00000000  0000f1a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005dff  00000000  00000000  000390fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002348  00000000  00000000  0003ef00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001b2f  00000000  00000000  00041248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a4bc  00000000  00000000  00042d77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002e5ab  00000000  00000000  0006d233  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ee25e  00000000  00000000  0009b7de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00189a3c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000096d8  00000000  00000000  00189a80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  00193158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000174 	.word	0x20000174
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800de54 	.word	0x0800de54

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000178 	.word	0x20000178
 80001cc:	0800de54 	.word	0x0800de54

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80004fc:	b480      	push	{r7}
 80004fe:	b085      	sub	sp, #20
 8000500:	af00      	add	r7, sp, #0
 8000502:	60f8      	str	r0, [r7, #12]
 8000504:	60b9      	str	r1, [r7, #8]
 8000506:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000508:	68fb      	ldr	r3, [r7, #12]
 800050a:	4a07      	ldr	r2, [pc, #28]	@ (8000528 <vApplicationGetIdleTaskMemory+0x2c>)
 800050c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800050e:	68bb      	ldr	r3, [r7, #8]
 8000510:	4a06      	ldr	r2, [pc, #24]	@ (800052c <vApplicationGetIdleTaskMemory+0x30>)
 8000512:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	2280      	movs	r2, #128	@ 0x80
 8000518:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800051a:	bf00      	nop
 800051c:	3714      	adds	r7, #20
 800051e:	46bd      	mov	sp, r7
 8000520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop
 8000528:	20000190 	.word	0x20000190
 800052c:	20000230 	.word	0x20000230

08000530 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000530:	b5b0      	push	{r4, r5, r7, lr}
 8000532:	b096      	sub	sp, #88	@ 0x58
 8000534:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000536:	f000 fe52 	bl	80011de <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800053a:	f000 f857 	bl	80005ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800053e:	f000 fa57 	bl	80009f0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000542:	f000 fa13 	bl	800096c <MX_DMA_Init>
  MX_I2C1_Init();
 8000546:	f000 f92b 	bl	80007a0 <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 800054a:	f000 f96d 	bl	8000828 <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 800054e:	f000 f997 	bl	8000880 <MX_SPI1_Init>
  MX_ADC1_Init();
 8000552:	f000 f89f 	bl	8000694 <MX_ADC1_Init>
  MX_TIM6_Init();
 8000556:	f000 f9d1 	bl	80008fc <MX_TIM6_Init>
  MX_FATFS_Init();
 800055a:	f008 f86d 	bl	8008638 <MX_FATFS_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of MainTask */
  osThreadDef(MainTask, StartMainTask, osPriorityNormal, 0, 512);
 800055e:	4b1d      	ldr	r3, [pc, #116]	@ (80005d4 <main+0xa4>)
 8000560:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8000564:	461d      	mov	r5, r3
 8000566:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000568:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800056a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800056e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MainTaskHandle = osThreadCreate(osThread(MainTask), NULL);
 8000572:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000576:	2100      	movs	r1, #0
 8000578:	4618      	mov	r0, r3
 800057a:	f00b fba1 	bl	800bcc0 <osThreadCreate>
 800057e:	4603      	mov	r3, r0
 8000580:	4a15      	ldr	r2, [pc, #84]	@ (80005d8 <main+0xa8>)
 8000582:	6013      	str	r3, [r2, #0]

  /* definition and creation of SensorTask */
  osThreadDef(SensorTask, StartSensorTask, osPriorityNormal, 0, 256);
 8000584:	4b15      	ldr	r3, [pc, #84]	@ (80005dc <main+0xac>)
 8000586:	f107 0420 	add.w	r4, r7, #32
 800058a:	461d      	mov	r5, r3
 800058c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800058e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000590:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000594:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SensorTaskHandle = osThreadCreate(osThread(SensorTask), NULL);
 8000598:	f107 0320 	add.w	r3, r7, #32
 800059c:	2100      	movs	r1, #0
 800059e:	4618      	mov	r0, r3
 80005a0:	f00b fb8e 	bl	800bcc0 <osThreadCreate>
 80005a4:	4603      	mov	r3, r0
 80005a6:	4a0e      	ldr	r2, [pc, #56]	@ (80005e0 <main+0xb0>)
 80005a8:	6013      	str	r3, [r2, #0]

  /* definition and creation of TrackerTask */
  osThreadDef(TrackerTask, StartTrackerTask, osPriorityNormal, 0, 512);
 80005aa:	4b0e      	ldr	r3, [pc, #56]	@ (80005e4 <main+0xb4>)
 80005ac:	1d3c      	adds	r4, r7, #4
 80005ae:	461d      	mov	r5, r3
 80005b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005b4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005b8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TrackerTaskHandle = osThreadCreate(osThread(TrackerTask), NULL);
 80005bc:	1d3b      	adds	r3, r7, #4
 80005be:	2100      	movs	r1, #0
 80005c0:	4618      	mov	r0, r3
 80005c2:	f00b fb7d 	bl	800bcc0 <osThreadCreate>
 80005c6:	4603      	mov	r3, r0
 80005c8:	4a07      	ldr	r2, [pc, #28]	@ (80005e8 <main+0xb8>)
 80005ca:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80005cc:	f00b fb71 	bl	800bcb2 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005d0:	bf00      	nop
 80005d2:	e7fd      	b.n	80005d0 <main+0xa0>
 80005d4:	0800de78 	.word	0x0800de78
 80005d8:	20000740 	.word	0x20000740
 80005dc:	0800dea0 	.word	0x0800dea0
 80005e0:	20000744 	.word	0x20000744
 80005e4:	0800dec8 	.word	0x0800dec8
 80005e8:	20000748 	.word	0x20000748

080005ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b096      	sub	sp, #88	@ 0x58
 80005f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005f2:	f107 0314 	add.w	r3, r7, #20
 80005f6:	2244      	movs	r2, #68	@ 0x44
 80005f8:	2100      	movs	r1, #0
 80005fa:	4618      	mov	r0, r3
 80005fc:	f00d fb48 	bl	800dc90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000600:	463b      	mov	r3, r7
 8000602:	2200      	movs	r2, #0
 8000604:	601a      	str	r2, [r3, #0]
 8000606:	605a      	str	r2, [r3, #4]
 8000608:	609a      	str	r2, [r3, #8]
 800060a:	60da      	str	r2, [r3, #12]
 800060c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800060e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000612:	f003 ff65 	bl	80044e0 <HAL_PWREx_ControlVoltageScaling>
 8000616:	4603      	mov	r3, r0
 8000618:	2b00      	cmp	r3, #0
 800061a:	d001      	beq.n	8000620 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800061c:	f000 fa84 	bl	8000b28 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8000620:	2322      	movs	r3, #34	@ 0x22
 8000622:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000624:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000628:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800062a:	2301      	movs	r3, #1
 800062c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800062e:	2310      	movs	r3, #16
 8000630:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000632:	2302      	movs	r3, #2
 8000634:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000636:	2302      	movs	r3, #2
 8000638:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800063a:	2301      	movs	r3, #1
 800063c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800063e:	230a      	movs	r3, #10
 8000640:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000642:	2307      	movs	r3, #7
 8000644:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000646:	2302      	movs	r3, #2
 8000648:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800064a:	2302      	movs	r3, #2
 800064c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800064e:	f107 0314 	add.w	r3, r7, #20
 8000652:	4618      	mov	r0, r3
 8000654:	f003 ffaa 	bl	80045ac <HAL_RCC_OscConfig>
 8000658:	4603      	mov	r3, r0
 800065a:	2b00      	cmp	r3, #0
 800065c:	d001      	beq.n	8000662 <SystemClock_Config+0x76>
  {
    Error_Handler();
 800065e:	f000 fa63 	bl	8000b28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000662:	230f      	movs	r3, #15
 8000664:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000666:	2303      	movs	r3, #3
 8000668:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800066a:	2300      	movs	r3, #0
 800066c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800066e:	2300      	movs	r3, #0
 8000670:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000672:	2300      	movs	r3, #0
 8000674:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000676:	463b      	mov	r3, r7
 8000678:	2104      	movs	r1, #4
 800067a:	4618      	mov	r0, r3
 800067c:	f004 fbaa 	bl	8004dd4 <HAL_RCC_ClockConfig>
 8000680:	4603      	mov	r3, r0
 8000682:	2b00      	cmp	r3, #0
 8000684:	d001      	beq.n	800068a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000686:	f000 fa4f 	bl	8000b28 <Error_Handler>
  }
}
 800068a:	bf00      	nop
 800068c:	3758      	adds	r7, #88	@ 0x58
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}
	...

08000694 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b086      	sub	sp, #24
 8000698:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800069a:	463b      	mov	r3, r7
 800069c:	2200      	movs	r2, #0
 800069e:	601a      	str	r2, [r3, #0]
 80006a0:	605a      	str	r2, [r3, #4]
 80006a2:	609a      	str	r2, [r3, #8]
 80006a4:	60da      	str	r2, [r3, #12]
 80006a6:	611a      	str	r2, [r3, #16]
 80006a8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80006aa:	4b38      	ldr	r3, [pc, #224]	@ (800078c <MX_ADC1_Init+0xf8>)
 80006ac:	4a38      	ldr	r2, [pc, #224]	@ (8000790 <MX_ADC1_Init+0xfc>)
 80006ae:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80006b0:	4b36      	ldr	r3, [pc, #216]	@ (800078c <MX_ADC1_Init+0xf8>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80006b6:	4b35      	ldr	r3, [pc, #212]	@ (800078c <MX_ADC1_Init+0xf8>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006bc:	4b33      	ldr	r3, [pc, #204]	@ (800078c <MX_ADC1_Init+0xf8>)
 80006be:	2200      	movs	r2, #0
 80006c0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80006c2:	4b32      	ldr	r3, [pc, #200]	@ (800078c <MX_ADC1_Init+0xf8>)
 80006c4:	2201      	movs	r2, #1
 80006c6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80006c8:	4b30      	ldr	r3, [pc, #192]	@ (800078c <MX_ADC1_Init+0xf8>)
 80006ca:	2208      	movs	r2, #8
 80006cc:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80006ce:	4b2f      	ldr	r3, [pc, #188]	@ (800078c <MX_ADC1_Init+0xf8>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80006d4:	4b2d      	ldr	r3, [pc, #180]	@ (800078c <MX_ADC1_Init+0xf8>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 3;
 80006da:	4b2c      	ldr	r3, [pc, #176]	@ (800078c <MX_ADC1_Init+0xf8>)
 80006dc:	2203      	movs	r2, #3
 80006de:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80006e0:	4b2a      	ldr	r3, [pc, #168]	@ (800078c <MX_ADC1_Init+0xf8>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 80006e8:	4b28      	ldr	r3, [pc, #160]	@ (800078c <MX_ADC1_Init+0xf8>)
 80006ea:	f44f 62e8 	mov.w	r2, #1856	@ 0x740
 80006ee:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80006f0:	4b26      	ldr	r3, [pc, #152]	@ (800078c <MX_ADC1_Init+0xf8>)
 80006f2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80006f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80006f8:	4b24      	ldr	r3, [pc, #144]	@ (800078c <MX_ADC1_Init+0xf8>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000700:	4b22      	ldr	r3, [pc, #136]	@ (800078c <MX_ADC1_Init+0xf8>)
 8000702:	2200      	movs	r2, #0
 8000704:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000706:	4b21      	ldr	r3, [pc, #132]	@ (800078c <MX_ADC1_Init+0xf8>)
 8000708:	2200      	movs	r2, #0
 800070a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800070e:	481f      	ldr	r0, [pc, #124]	@ (800078c <MX_ADC1_Init+0xf8>)
 8000710:	f000 ff2a 	bl	8001568 <HAL_ADC_Init>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d001      	beq.n	800071e <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800071a:	f000 fa05 	bl	8000b28 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800071e:	4b1d      	ldr	r3, [pc, #116]	@ (8000794 <MX_ADC1_Init+0x100>)
 8000720:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000722:	2306      	movs	r3, #6
 8000724:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8000726:	2305      	movs	r3, #5
 8000728:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800072a:	237f      	movs	r3, #127	@ 0x7f
 800072c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800072e:	2304      	movs	r3, #4
 8000730:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000732:	2300      	movs	r3, #0
 8000734:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000736:	463b      	mov	r3, r7
 8000738:	4619      	mov	r1, r3
 800073a:	4814      	ldr	r0, [pc, #80]	@ (800078c <MX_ADC1_Init+0xf8>)
 800073c:	f001 f856 	bl	80017ec <HAL_ADC_ConfigChannel>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d001      	beq.n	800074a <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8000746:	f000 f9ef 	bl	8000b28 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800074a:	4b13      	ldr	r3, [pc, #76]	@ (8000798 <MX_ADC1_Init+0x104>)
 800074c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800074e:	230c      	movs	r3, #12
 8000750:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000752:	463b      	mov	r3, r7
 8000754:	4619      	mov	r1, r3
 8000756:	480d      	ldr	r0, [pc, #52]	@ (800078c <MX_ADC1_Init+0xf8>)
 8000758:	f001 f848 	bl	80017ec <HAL_ADC_ConfigChannel>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8000762:	f000 f9e1 	bl	8000b28 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000766:	4b0d      	ldr	r3, [pc, #52]	@ (800079c <MX_ADC1_Init+0x108>)
 8000768:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800076a:	2312      	movs	r3, #18
 800076c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800076e:	463b      	mov	r3, r7
 8000770:	4619      	mov	r1, r3
 8000772:	4806      	ldr	r0, [pc, #24]	@ (800078c <MX_ADC1_Init+0xf8>)
 8000774:	f001 f83a 	bl	80017ec <HAL_ADC_ConfigChannel>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 800077e:	f000 f9d3 	bl	8000b28 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000782:	bf00      	nop
 8000784:	3718      	adds	r7, #24
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	20000430 	.word	0x20000430
 8000790:	50040000 	.word	0x50040000
 8000794:	80000001 	.word	0x80000001
 8000798:	c7520000 	.word	0xc7520000
 800079c:	3ef08000 	.word	0x3ef08000

080007a0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80007a4:	4b1d      	ldr	r3, [pc, #116]	@ (800081c <MX_I2C1_Init+0x7c>)
 80007a6:	4a1e      	ldr	r2, [pc, #120]	@ (8000820 <MX_I2C1_Init+0x80>)
 80007a8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B10E24;
 80007aa:	4b1c      	ldr	r3, [pc, #112]	@ (800081c <MX_I2C1_Init+0x7c>)
 80007ac:	4a1d      	ldr	r2, [pc, #116]	@ (8000824 <MX_I2C1_Init+0x84>)
 80007ae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80007b0:	4b1a      	ldr	r3, [pc, #104]	@ (800081c <MX_I2C1_Init+0x7c>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007b6:	4b19      	ldr	r3, [pc, #100]	@ (800081c <MX_I2C1_Init+0x7c>)
 80007b8:	2201      	movs	r2, #1
 80007ba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007bc:	4b17      	ldr	r3, [pc, #92]	@ (800081c <MX_I2C1_Init+0x7c>)
 80007be:	2200      	movs	r2, #0
 80007c0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80007c2:	4b16      	ldr	r3, [pc, #88]	@ (800081c <MX_I2C1_Init+0x7c>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80007c8:	4b14      	ldr	r3, [pc, #80]	@ (800081c <MX_I2C1_Init+0x7c>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007ce:	4b13      	ldr	r3, [pc, #76]	@ (800081c <MX_I2C1_Init+0x7c>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007d4:	4b11      	ldr	r3, [pc, #68]	@ (800081c <MX_I2C1_Init+0x7c>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007da:	4810      	ldr	r0, [pc, #64]	@ (800081c <MX_I2C1_Init+0x7c>)
 80007dc:	f001 ffb4 	bl	8002748 <HAL_I2C_Init>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80007e6:	f000 f99f 	bl	8000b28 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80007ea:	2100      	movs	r1, #0
 80007ec:	480b      	ldr	r0, [pc, #44]	@ (800081c <MX_I2C1_Init+0x7c>)
 80007ee:	f002 f846 	bl	800287e <HAL_I2CEx_ConfigAnalogFilter>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80007f8:	f000 f996 	bl	8000b28 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80007fc:	2100      	movs	r1, #0
 80007fe:	4807      	ldr	r0, [pc, #28]	@ (800081c <MX_I2C1_Init+0x7c>)
 8000800:	f002 f888 	bl	8002914 <HAL_I2CEx_ConfigDigitalFilter>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d001      	beq.n	800080e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800080a:	f000 f98d 	bl	8000b28 <Error_Handler>
  }

  /** I2C Fast mode Plus enable
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C1);
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f002 f8cb 	bl	80029ac <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000816:	bf00      	nop
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	200004dc 	.word	0x200004dc
 8000820:	40005400 	.word	0x40005400
 8000824:	00b10e24 	.word	0x00b10e24

08000828 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800082c:	4b12      	ldr	r3, [pc, #72]	@ (8000878 <MX_LPUART1_UART_Init+0x50>)
 800082e:	4a13      	ldr	r2, [pc, #76]	@ (800087c <MX_LPUART1_UART_Init+0x54>)
 8000830:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000832:	4b11      	ldr	r3, [pc, #68]	@ (8000878 <MX_LPUART1_UART_Init+0x50>)
 8000834:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000838:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800083a:	4b0f      	ldr	r3, [pc, #60]	@ (8000878 <MX_LPUART1_UART_Init+0x50>)
 800083c:	2200      	movs	r2, #0
 800083e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000840:	4b0d      	ldr	r3, [pc, #52]	@ (8000878 <MX_LPUART1_UART_Init+0x50>)
 8000842:	2200      	movs	r2, #0
 8000844:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000846:	4b0c      	ldr	r3, [pc, #48]	@ (8000878 <MX_LPUART1_UART_Init+0x50>)
 8000848:	2200      	movs	r2, #0
 800084a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800084c:	4b0a      	ldr	r3, [pc, #40]	@ (8000878 <MX_LPUART1_UART_Init+0x50>)
 800084e:	220c      	movs	r2, #12
 8000850:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000852:	4b09      	ldr	r3, [pc, #36]	@ (8000878 <MX_LPUART1_UART_Init+0x50>)
 8000854:	2200      	movs	r2, #0
 8000856:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000858:	4b07      	ldr	r3, [pc, #28]	@ (8000878 <MX_LPUART1_UART_Init+0x50>)
 800085a:	2200      	movs	r2, #0
 800085c:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800085e:	4b06      	ldr	r3, [pc, #24]	@ (8000878 <MX_LPUART1_UART_Init+0x50>)
 8000860:	2200      	movs	r2, #0
 8000862:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000864:	4804      	ldr	r0, [pc, #16]	@ (8000878 <MX_LPUART1_UART_Init+0x50>)
 8000866:	f005 fb65 	bl	8005f34 <HAL_UART_Init>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8000870:	f000 f95a 	bl	8000b28 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000874:	bf00      	nop
 8000876:	bd80      	pop	{r7, pc}
 8000878:	20000530 	.word	0x20000530
 800087c:	40008000 	.word	0x40008000

08000880 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000884:	4b1b      	ldr	r3, [pc, #108]	@ (80008f4 <MX_SPI1_Init+0x74>)
 8000886:	4a1c      	ldr	r2, [pc, #112]	@ (80008f8 <MX_SPI1_Init+0x78>)
 8000888:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800088a:	4b1a      	ldr	r3, [pc, #104]	@ (80008f4 <MX_SPI1_Init+0x74>)
 800088c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000890:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000892:	4b18      	ldr	r3, [pc, #96]	@ (80008f4 <MX_SPI1_Init+0x74>)
 8000894:	2200      	movs	r2, #0
 8000896:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000898:	4b16      	ldr	r3, [pc, #88]	@ (80008f4 <MX_SPI1_Init+0x74>)
 800089a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800089e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008a0:	4b14      	ldr	r3, [pc, #80]	@ (80008f4 <MX_SPI1_Init+0x74>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008a6:	4b13      	ldr	r3, [pc, #76]	@ (80008f4 <MX_SPI1_Init+0x74>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80008ac:	4b11      	ldr	r3, [pc, #68]	@ (80008f4 <MX_SPI1_Init+0x74>)
 80008ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008b2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80008b4:	4b0f      	ldr	r3, [pc, #60]	@ (80008f4 <MX_SPI1_Init+0x74>)
 80008b6:	2208      	movs	r2, #8
 80008b8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008ba:	4b0e      	ldr	r3, [pc, #56]	@ (80008f4 <MX_SPI1_Init+0x74>)
 80008bc:	2200      	movs	r2, #0
 80008be:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80008c0:	4b0c      	ldr	r3, [pc, #48]	@ (80008f4 <MX_SPI1_Init+0x74>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008c6:	4b0b      	ldr	r3, [pc, #44]	@ (80008f4 <MX_SPI1_Init+0x74>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80008cc:	4b09      	ldr	r3, [pc, #36]	@ (80008f4 <MX_SPI1_Init+0x74>)
 80008ce:	2207      	movs	r2, #7
 80008d0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80008d2:	4b08      	ldr	r3, [pc, #32]	@ (80008f4 <MX_SPI1_Init+0x74>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80008d8:	4b06      	ldr	r3, [pc, #24]	@ (80008f4 <MX_SPI1_Init+0x74>)
 80008da:	2208      	movs	r2, #8
 80008dc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80008de:	4805      	ldr	r0, [pc, #20]	@ (80008f4 <MX_SPI1_Init+0x74>)
 80008e0:	f004 ffb6 	bl	8005850 <HAL_SPI_Init>
 80008e4:	4603      	mov	r3, r0
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d001      	beq.n	80008ee <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80008ea:	f000 f91d 	bl	8000b28 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80008ee:	bf00      	nop
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	20000600 	.word	0x20000600
 80008f8:	40013000 	.word	0x40013000

080008fc <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b084      	sub	sp, #16
 8000900:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000902:	1d3b      	adds	r3, r7, #4
 8000904:	2200      	movs	r2, #0
 8000906:	601a      	str	r2, [r3, #0]
 8000908:	605a      	str	r2, [r3, #4]
 800090a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800090c:	4b15      	ldr	r3, [pc, #84]	@ (8000964 <MX_TIM6_Init+0x68>)
 800090e:	4a16      	ldr	r2, [pc, #88]	@ (8000968 <MX_TIM6_Init+0x6c>)
 8000910:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8000-1;
 8000912:	4b14      	ldr	r3, [pc, #80]	@ (8000964 <MX_TIM6_Init+0x68>)
 8000914:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8000918:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800091a:	4b12      	ldr	r3, [pc, #72]	@ (8000964 <MX_TIM6_Init+0x68>)
 800091c:	2200      	movs	r2, #0
 800091e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8000920:	4b10      	ldr	r3, [pc, #64]	@ (8000964 <MX_TIM6_Init+0x68>)
 8000922:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000926:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000928:	4b0e      	ldr	r3, [pc, #56]	@ (8000964 <MX_TIM6_Init+0x68>)
 800092a:	2200      	movs	r2, #0
 800092c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800092e:	480d      	ldr	r0, [pc, #52]	@ (8000964 <MX_TIM6_Init+0x68>)
 8000930:	f005 f831 	bl	8005996 <HAL_TIM_Base_Init>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800093a:	f000 f8f5 	bl	8000b28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800093e:	2320      	movs	r3, #32
 8000940:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000942:	2300      	movs	r3, #0
 8000944:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000946:	1d3b      	adds	r3, r7, #4
 8000948:	4619      	mov	r1, r3
 800094a:	4806      	ldr	r0, [pc, #24]	@ (8000964 <MX_TIM6_Init+0x68>)
 800094c:	f005 fa6e 	bl	8005e2c <HAL_TIMEx_MasterConfigSynchronization>
 8000950:	4603      	mov	r3, r0
 8000952:	2b00      	cmp	r3, #0
 8000954:	d001      	beq.n	800095a <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8000956:	f000 f8e7 	bl	8000b28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800095a:	bf00      	nop
 800095c:	3710      	adds	r7, #16
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	200006f4 	.word	0x200006f4
 8000968:	40001000 	.word	0x40001000

0800096c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000972:	4b1e      	ldr	r3, [pc, #120]	@ (80009ec <MX_DMA_Init+0x80>)
 8000974:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000976:	4a1d      	ldr	r2, [pc, #116]	@ (80009ec <MX_DMA_Init+0x80>)
 8000978:	f043 0302 	orr.w	r3, r3, #2
 800097c:	6493      	str	r3, [r2, #72]	@ 0x48
 800097e:	4b1b      	ldr	r3, [pc, #108]	@ (80009ec <MX_DMA_Init+0x80>)
 8000980:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000982:	f003 0302 	and.w	r3, r3, #2
 8000986:	607b      	str	r3, [r7, #4]
 8000988:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800098a:	4b18      	ldr	r3, [pc, #96]	@ (80009ec <MX_DMA_Init+0x80>)
 800098c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800098e:	4a17      	ldr	r2, [pc, #92]	@ (80009ec <MX_DMA_Init+0x80>)
 8000990:	f043 0301 	orr.w	r3, r3, #1
 8000994:	6493      	str	r3, [r2, #72]	@ 0x48
 8000996:	4b15      	ldr	r3, [pc, #84]	@ (80009ec <MX_DMA_Init+0x80>)
 8000998:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800099a:	f003 0301 	and.w	r3, r3, #1
 800099e:	603b      	str	r3, [r7, #0]
 80009a0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80009a2:	2200      	movs	r2, #0
 80009a4:	2105      	movs	r1, #5
 80009a6:	200b      	movs	r0, #11
 80009a8:	f001 fbba 	bl	8002120 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80009ac:	200b      	movs	r0, #11
 80009ae:	f001 fbd3 	bl	8002158 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 80009b2:	2200      	movs	r2, #0
 80009b4:	2105      	movs	r1, #5
 80009b6:	200c      	movs	r0, #12
 80009b8:	f001 fbb2 	bl	8002120 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80009bc:	200c      	movs	r0, #12
 80009be:	f001 fbcb 	bl	8002158 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 80009c2:	2200      	movs	r2, #0
 80009c4:	2105      	movs	r1, #5
 80009c6:	200d      	movs	r0, #13
 80009c8:	f001 fbaa 	bl	8002120 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80009cc:	200d      	movs	r0, #13
 80009ce:	f001 fbc3 	bl	8002158 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel7_IRQn, 5, 0);
 80009d2:	2200      	movs	r2, #0
 80009d4:	2105      	movs	r1, #5
 80009d6:	2045      	movs	r0, #69	@ 0x45
 80009d8:	f001 fba2 	bl	8002120 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel7_IRQn);
 80009dc:	2045      	movs	r0, #69	@ 0x45
 80009de:	f001 fbbb 	bl	8002158 <HAL_NVIC_EnableIRQ>

}
 80009e2:	bf00      	nop
 80009e4:	3708      	adds	r7, #8
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	40021000 	.word	0x40021000

080009f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b088      	sub	sp, #32
 80009f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f6:	f107 030c 	add.w	r3, r7, #12
 80009fa:	2200      	movs	r2, #0
 80009fc:	601a      	str	r2, [r3, #0]
 80009fe:	605a      	str	r2, [r3, #4]
 8000a00:	609a      	str	r2, [r3, #8]
 8000a02:	60da      	str	r2, [r3, #12]
 8000a04:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a06:	4b30      	ldr	r3, [pc, #192]	@ (8000ac8 <MX_GPIO_Init+0xd8>)
 8000a08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a0a:	4a2f      	ldr	r2, [pc, #188]	@ (8000ac8 <MX_GPIO_Init+0xd8>)
 8000a0c:	f043 0301 	orr.w	r3, r3, #1
 8000a10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a12:	4b2d      	ldr	r3, [pc, #180]	@ (8000ac8 <MX_GPIO_Init+0xd8>)
 8000a14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a16:	f003 0301 	and.w	r3, r3, #1
 8000a1a:	60bb      	str	r3, [r7, #8]
 8000a1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a1e:	4b2a      	ldr	r3, [pc, #168]	@ (8000ac8 <MX_GPIO_Init+0xd8>)
 8000a20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a22:	4a29      	ldr	r2, [pc, #164]	@ (8000ac8 <MX_GPIO_Init+0xd8>)
 8000a24:	f043 0302 	orr.w	r3, r3, #2
 8000a28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a2a:	4b27      	ldr	r3, [pc, #156]	@ (8000ac8 <MX_GPIO_Init+0xd8>)
 8000a2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a2e:	f003 0302 	and.w	r3, r3, #2
 8000a32:	607b      	str	r3, [r7, #4]
 8000a34:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPS_EN_Pin|AUX_EN_Pin, GPIO_PIN_RESET);
 8000a36:	2200      	movs	r2, #0
 8000a38:	2112      	movs	r1, #18
 8000a3a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a3e:	f001 fe6b 	bl	8002718 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, FLASH_CS_Pin|LED_GREEN_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 8000a42:	2200      	movs	r2, #0
 8000a44:	2162      	movs	r1, #98	@ 0x62
 8000a46:	4821      	ldr	r0, [pc, #132]	@ (8000acc <MX_GPIO_Init+0xdc>)
 8000a48:	f001 fe66 	bl	8002718 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GPS_EN_Pin AUX_EN_Pin */
  GPIO_InitStruct.Pin = GPS_EN_Pin|AUX_EN_Pin;
 8000a4c:	2312      	movs	r3, #18
 8000a4e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a50:	2301      	movs	r3, #1
 8000a52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a54:	2300      	movs	r3, #0
 8000a56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a5c:	f107 030c 	add.w	r3, r7, #12
 8000a60:	4619      	mov	r1, r3
 8000a62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a66:	f001 fced 	bl	8002444 <HAL_GPIO_Init>

  /*Configure GPIO pins : FLASH_CS_Pin LED_GREEN_Pin LED_BLUE_Pin */
  GPIO_InitStruct.Pin = FLASH_CS_Pin|LED_GREEN_Pin|LED_BLUE_Pin;
 8000a6a:	2362      	movs	r3, #98	@ 0x62
 8000a6c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a6e:	2301      	movs	r3, #1
 8000a70:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a72:	2300      	movs	r3, #0
 8000a74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a76:	2300      	movs	r3, #0
 8000a78:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a7a:	f107 030c 	add.w	r3, r7, #12
 8000a7e:	4619      	mov	r1, r3
 8000a80:	4812      	ldr	r0, [pc, #72]	@ (8000acc <MX_GPIO_Init+0xdc>)
 8000a82:	f001 fcdf 	bl	8002444 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000a8a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a8c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000a90:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a92:	2300      	movs	r3, #0
 8000a94:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a96:	f107 030c 	add.w	r3, r7, #12
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000aa0:	f001 fcd0 	bl	8002444 <HAL_GPIO_Init>

  /*Configure GPIO pins : B2_Pin USB_DETECT_Pin */
  GPIO_InitStruct.Pin = B2_Pin|USB_DETECT_Pin;
 8000aa4:	2318      	movs	r3, #24
 8000aa6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000aa8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000aac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ab2:	f107 030c 	add.w	r3, r7, #12
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	4804      	ldr	r0, [pc, #16]	@ (8000acc <MX_GPIO_Init+0xdc>)
 8000aba:	f001 fcc3 	bl	8002444 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000abe:	bf00      	nop
 8000ac0:	3720      	adds	r7, #32
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	40021000 	.word	0x40021000
 8000acc:	48000400 	.word	0x48000400

08000ad0 <StartMainTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartMainTask */
void StartMainTask(void const * argument)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b082      	sub	sp, #8
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000ad8:	f00c fb64 	bl	800d1a4 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000adc:	2001      	movs	r0, #1
 8000ade:	f00b f93b 	bl	800bd58 <osDelay>
 8000ae2:	e7fb      	b.n	8000adc <StartMainTask+0xc>

08000ae4 <StartSensorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSensorTask */
void StartSensorTask(void const * argument)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b082      	sub	sp, #8
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSensorTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000aec:	2001      	movs	r0, #1
 8000aee:	f00b f933 	bl	800bd58 <osDelay>
 8000af2:	e7fb      	b.n	8000aec <StartSensorTask+0x8>

08000af4 <StartTrackerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTrackerTask */
void StartTrackerTask(void const * argument)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTrackerTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000afc:	2001      	movs	r0, #1
 8000afe:	f00b f92b 	bl	800bd58 <osDelay>
 8000b02:	e7fb      	b.n	8000afc <StartTrackerTask+0x8>

08000b04 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4a04      	ldr	r2, [pc, #16]	@ (8000b24 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b12:	4293      	cmp	r3, r2
 8000b14:	d101      	bne.n	8000b1a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000b16:	f000 fb7b 	bl	8001210 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b1a:	bf00      	nop
 8000b1c:	3708      	adds	r7, #8
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	40012c00 	.word	0x40012c00

08000b28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b2c:	b672      	cpsid	i
}
 8000b2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b30:	bf00      	nop
 8000b32:	e7fd      	b.n	8000b30 <Error_Handler+0x8>

08000b34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b3a:	4b11      	ldr	r3, [pc, #68]	@ (8000b80 <HAL_MspInit+0x4c>)
 8000b3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b3e:	4a10      	ldr	r2, [pc, #64]	@ (8000b80 <HAL_MspInit+0x4c>)
 8000b40:	f043 0301 	orr.w	r3, r3, #1
 8000b44:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b46:	4b0e      	ldr	r3, [pc, #56]	@ (8000b80 <HAL_MspInit+0x4c>)
 8000b48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b4a:	f003 0301 	and.w	r3, r3, #1
 8000b4e:	607b      	str	r3, [r7, #4]
 8000b50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b52:	4b0b      	ldr	r3, [pc, #44]	@ (8000b80 <HAL_MspInit+0x4c>)
 8000b54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b56:	4a0a      	ldr	r2, [pc, #40]	@ (8000b80 <HAL_MspInit+0x4c>)
 8000b58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b5e:	4b08      	ldr	r3, [pc, #32]	@ (8000b80 <HAL_MspInit+0x4c>)
 8000b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b66:	603b      	str	r3, [r7, #0]
 8000b68:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	210f      	movs	r1, #15
 8000b6e:	f06f 0001 	mvn.w	r0, #1
 8000b72:	f001 fad5 	bl	8002120 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b76:	bf00      	nop
 8000b78:	3708      	adds	r7, #8
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	40021000 	.word	0x40021000

08000b84 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b09e      	sub	sp, #120	@ 0x78
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b8c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000b90:	2200      	movs	r2, #0
 8000b92:	601a      	str	r2, [r3, #0]
 8000b94:	605a      	str	r2, [r3, #4]
 8000b96:	609a      	str	r2, [r3, #8]
 8000b98:	60da      	str	r2, [r3, #12]
 8000b9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b9c:	f107 0310 	add.w	r3, r7, #16
 8000ba0:	2254      	movs	r2, #84	@ 0x54
 8000ba2:	2100      	movs	r1, #0
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f00d f873 	bl	800dc90 <memset>
  if(hadc->Instance==ADC1)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	4a3a      	ldr	r2, [pc, #232]	@ (8000c98 <HAL_ADC_MspInit+0x114>)
 8000bb0:	4293      	cmp	r3, r2
 8000bb2:	d16d      	bne.n	8000c90 <HAL_ADC_MspInit+0x10c>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000bb4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000bb8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000bba:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000bbe:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000bc0:	2302      	movs	r3, #2
 8000bc2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000bc4:	2301      	movs	r3, #1
 8000bc6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8000bc8:	2308      	movs	r3, #8
 8000bca:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000bcc:	2307      	movs	r3, #7
 8000bce:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000bd0:	2302      	movs	r3, #2
 8000bd2:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000bd4:	2302      	movs	r3, #2
 8000bd6:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000bd8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000bdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bde:	f107 0310 	add.w	r3, r7, #16
 8000be2:	4618      	mov	r0, r3
 8000be4:	f004 fb4c 	bl	8005280 <HAL_RCCEx_PeriphCLKConfig>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8000bee:	f7ff ff9b 	bl	8000b28 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000bf2:	4b2a      	ldr	r3, [pc, #168]	@ (8000c9c <HAL_ADC_MspInit+0x118>)
 8000bf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bf6:	4a29      	ldr	r2, [pc, #164]	@ (8000c9c <HAL_ADC_MspInit+0x118>)
 8000bf8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000bfc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bfe:	4b27      	ldr	r3, [pc, #156]	@ (8000c9c <HAL_ADC_MspInit+0x118>)
 8000c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c02:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000c06:	60fb      	str	r3, [r7, #12]
 8000c08:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c0a:	4b24      	ldr	r3, [pc, #144]	@ (8000c9c <HAL_ADC_MspInit+0x118>)
 8000c0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c0e:	4a23      	ldr	r2, [pc, #140]	@ (8000c9c <HAL_ADC_MspInit+0x118>)
 8000c10:	f043 0302 	orr.w	r3, r3, #2
 8000c14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c16:	4b21      	ldr	r3, [pc, #132]	@ (8000c9c <HAL_ADC_MspInit+0x118>)
 8000c18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c1a:	f003 0302 	and.w	r3, r3, #2
 8000c1e:	60bb      	str	r3, [r7, #8]
 8000c20:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000c22:	2301      	movs	r3, #1
 8000c24:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000c26:	230b      	movs	r3, #11
 8000c28:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c2e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000c32:	4619      	mov	r1, r3
 8000c34:	481a      	ldr	r0, [pc, #104]	@ (8000ca0 <HAL_ADC_MspInit+0x11c>)
 8000c36:	f001 fc05 	bl	8002444 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000c3a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ca4 <HAL_ADC_MspInit+0x120>)
 8000c3c:	4a1a      	ldr	r2, [pc, #104]	@ (8000ca8 <HAL_ADC_MspInit+0x124>)
 8000c3e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8000c40:	4b18      	ldr	r3, [pc, #96]	@ (8000ca4 <HAL_ADC_MspInit+0x120>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c46:	4b17      	ldr	r3, [pc, #92]	@ (8000ca4 <HAL_ADC_MspInit+0x120>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c4c:	4b15      	ldr	r3, [pc, #84]	@ (8000ca4 <HAL_ADC_MspInit+0x120>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000c52:	4b14      	ldr	r3, [pc, #80]	@ (8000ca4 <HAL_ADC_MspInit+0x120>)
 8000c54:	2280      	movs	r2, #128	@ 0x80
 8000c56:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000c58:	4b12      	ldr	r3, [pc, #72]	@ (8000ca4 <HAL_ADC_MspInit+0x120>)
 8000c5a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000c5e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000c60:	4b10      	ldr	r3, [pc, #64]	@ (8000ca4 <HAL_ADC_MspInit+0x120>)
 8000c62:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c66:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8000c68:	4b0e      	ldr	r3, [pc, #56]	@ (8000ca4 <HAL_ADC_MspInit+0x120>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000c6e:	4b0d      	ldr	r3, [pc, #52]	@ (8000ca4 <HAL_ADC_MspInit+0x120>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000c74:	480b      	ldr	r0, [pc, #44]	@ (8000ca4 <HAL_ADC_MspInit+0x120>)
 8000c76:	f001 fa7d 	bl	8002174 <HAL_DMA_Init>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d001      	beq.n	8000c84 <HAL_ADC_MspInit+0x100>
    {
      Error_Handler();
 8000c80:	f7ff ff52 	bl	8000b28 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	4a07      	ldr	r2, [pc, #28]	@ (8000ca4 <HAL_ADC_MspInit+0x120>)
 8000c88:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000c8a:	4a06      	ldr	r2, [pc, #24]	@ (8000ca4 <HAL_ADC_MspInit+0x120>)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000c90:	bf00      	nop
 8000c92:	3778      	adds	r7, #120	@ 0x78
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	50040000 	.word	0x50040000
 8000c9c:	40021000 	.word	0x40021000
 8000ca0:	48000400 	.word	0x48000400
 8000ca4:	20000494 	.word	0x20000494
 8000ca8:	40020008 	.word	0x40020008

08000cac <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b09e      	sub	sp, #120	@ 0x78
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cb4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000cb8:	2200      	movs	r2, #0
 8000cba:	601a      	str	r2, [r3, #0]
 8000cbc:	605a      	str	r2, [r3, #4]
 8000cbe:	609a      	str	r2, [r3, #8]
 8000cc0:	60da      	str	r2, [r3, #12]
 8000cc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cc4:	f107 0310 	add.w	r3, r7, #16
 8000cc8:	2254      	movs	r2, #84	@ 0x54
 8000cca:	2100      	movs	r1, #0
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f00c ffdf 	bl	800dc90 <memset>
  if(hi2c->Instance==I2C1)
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	4a1f      	ldr	r2, [pc, #124]	@ (8000d54 <HAL_I2C_MspInit+0xa8>)
 8000cd8:	4293      	cmp	r3, r2
 8000cda:	d137      	bne.n	8000d4c <HAL_I2C_MspInit+0xa0>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000cdc:	2340      	movs	r3, #64	@ 0x40
 8000cde:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ce4:	f107 0310 	add.w	r3, r7, #16
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f004 fac9 	bl	8005280 <HAL_RCCEx_PeriphCLKConfig>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d001      	beq.n	8000cf8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000cf4:	f7ff ff18 	bl	8000b28 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf8:	4b17      	ldr	r3, [pc, #92]	@ (8000d58 <HAL_I2C_MspInit+0xac>)
 8000cfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cfc:	4a16      	ldr	r2, [pc, #88]	@ (8000d58 <HAL_I2C_MspInit+0xac>)
 8000cfe:	f043 0301 	orr.w	r3, r3, #1
 8000d02:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d04:	4b14      	ldr	r3, [pc, #80]	@ (8000d58 <HAL_I2C_MspInit+0xac>)
 8000d06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d08:	f003 0301 	and.w	r3, r3, #1
 8000d0c:	60fb      	str	r3, [r7, #12]
 8000d0e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000d10:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000d14:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d16:	2312      	movs	r3, #18
 8000d18:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d1e:	2303      	movs	r3, #3
 8000d20:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000d22:	2304      	movs	r3, #4
 8000d24:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d26:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d30:	f001 fb88 	bl	8002444 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000d34:	4b08      	ldr	r3, [pc, #32]	@ (8000d58 <HAL_I2C_MspInit+0xac>)
 8000d36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d38:	4a07      	ldr	r2, [pc, #28]	@ (8000d58 <HAL_I2C_MspInit+0xac>)
 8000d3a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000d3e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d40:	4b05      	ldr	r3, [pc, #20]	@ (8000d58 <HAL_I2C_MspInit+0xac>)
 8000d42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d48:	60bb      	str	r3, [r7, #8]
 8000d4a:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000d4c:	bf00      	nop
 8000d4e:	3778      	adds	r7, #120	@ 0x78
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	40005400 	.word	0x40005400
 8000d58:	40021000 	.word	0x40021000

08000d5c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b09e      	sub	sp, #120	@ 0x78
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d64:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000d68:	2200      	movs	r2, #0
 8000d6a:	601a      	str	r2, [r3, #0]
 8000d6c:	605a      	str	r2, [r3, #4]
 8000d6e:	609a      	str	r2, [r3, #8]
 8000d70:	60da      	str	r2, [r3, #12]
 8000d72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d74:	f107 0310 	add.w	r3, r7, #16
 8000d78:	2254      	movs	r2, #84	@ 0x54
 8000d7a:	2100      	movs	r1, #0
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f00c ff87 	bl	800dc90 <memset>
  if(huart->Instance==LPUART1)
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	4a33      	ldr	r2, [pc, #204]	@ (8000e54 <HAL_UART_MspInit+0xf8>)
 8000d88:	4293      	cmp	r3, r2
 8000d8a:	d15f      	bne.n	8000e4c <HAL_UART_MspInit+0xf0>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000d8c:	2320      	movs	r3, #32
 8000d8e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000d90:	2300      	movs	r3, #0
 8000d92:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d94:	f107 0310 	add.w	r3, r7, #16
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f004 fa71 	bl	8005280 <HAL_RCCEx_PeriphCLKConfig>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000da4:	f7ff fec0 	bl	8000b28 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000da8:	4b2b      	ldr	r3, [pc, #172]	@ (8000e58 <HAL_UART_MspInit+0xfc>)
 8000daa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000dac:	4a2a      	ldr	r2, [pc, #168]	@ (8000e58 <HAL_UART_MspInit+0xfc>)
 8000dae:	f043 0301 	orr.w	r3, r3, #1
 8000db2:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8000db4:	4b28      	ldr	r3, [pc, #160]	@ (8000e58 <HAL_UART_MspInit+0xfc>)
 8000db6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000db8:	f003 0301 	and.w	r3, r3, #1
 8000dbc:	60fb      	str	r3, [r7, #12]
 8000dbe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dc0:	4b25      	ldr	r3, [pc, #148]	@ (8000e58 <HAL_UART_MspInit+0xfc>)
 8000dc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dc4:	4a24      	ldr	r2, [pc, #144]	@ (8000e58 <HAL_UART_MspInit+0xfc>)
 8000dc6:	f043 0301 	orr.w	r3, r3, #1
 8000dca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dcc:	4b22      	ldr	r3, [pc, #136]	@ (8000e58 <HAL_UART_MspInit+0xfc>)
 8000dce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dd0:	f003 0301 	and.w	r3, r3, #1
 8000dd4:	60bb      	str	r3, [r7, #8]
 8000dd6:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000dd8:	230c      	movs	r3, #12
 8000dda:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ddc:	2302      	movs	r3, #2
 8000dde:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de0:	2300      	movs	r3, #0
 8000de2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000de4:	2303      	movs	r3, #3
 8000de6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000de8:	2308      	movs	r3, #8
 8000dea:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dec:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000df0:	4619      	mov	r1, r3
 8000df2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000df6:	f001 fb25 	bl	8002444 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART_RX Init */
    hdma_lpuart_rx.Instance = DMA2_Channel7;
 8000dfa:	4b18      	ldr	r3, [pc, #96]	@ (8000e5c <HAL_UART_MspInit+0x100>)
 8000dfc:	4a18      	ldr	r2, [pc, #96]	@ (8000e60 <HAL_UART_MspInit+0x104>)
 8000dfe:	601a      	str	r2, [r3, #0]
    hdma_lpuart_rx.Init.Request = DMA_REQUEST_4;
 8000e00:	4b16      	ldr	r3, [pc, #88]	@ (8000e5c <HAL_UART_MspInit+0x100>)
 8000e02:	2204      	movs	r2, #4
 8000e04:	605a      	str	r2, [r3, #4]
    hdma_lpuart_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e06:	4b15      	ldr	r3, [pc, #84]	@ (8000e5c <HAL_UART_MspInit+0x100>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	609a      	str	r2, [r3, #8]
    hdma_lpuart_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e0c:	4b13      	ldr	r3, [pc, #76]	@ (8000e5c <HAL_UART_MspInit+0x100>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	60da      	str	r2, [r3, #12]
    hdma_lpuart_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000e12:	4b12      	ldr	r3, [pc, #72]	@ (8000e5c <HAL_UART_MspInit+0x100>)
 8000e14:	2280      	movs	r2, #128	@ 0x80
 8000e16:	611a      	str	r2, [r3, #16]
    hdma_lpuart_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e18:	4b10      	ldr	r3, [pc, #64]	@ (8000e5c <HAL_UART_MspInit+0x100>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	615a      	str	r2, [r3, #20]
    hdma_lpuart_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e1e:	4b0f      	ldr	r3, [pc, #60]	@ (8000e5c <HAL_UART_MspInit+0x100>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	619a      	str	r2, [r3, #24]
    hdma_lpuart_rx.Init.Mode = DMA_CIRCULAR;
 8000e24:	4b0d      	ldr	r3, [pc, #52]	@ (8000e5c <HAL_UART_MspInit+0x100>)
 8000e26:	2220      	movs	r2, #32
 8000e28:	61da      	str	r2, [r3, #28]
    hdma_lpuart_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000e2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000e5c <HAL_UART_MspInit+0x100>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart_rx) != HAL_OK)
 8000e30:	480a      	ldr	r0, [pc, #40]	@ (8000e5c <HAL_UART_MspInit+0x100>)
 8000e32:	f001 f99f 	bl	8002174 <HAL_DMA_Init>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <HAL_UART_MspInit+0xe4>
    {
      Error_Handler();
 8000e3c:	f7ff fe74 	bl	8000b28 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart_rx);
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	4a06      	ldr	r2, [pc, #24]	@ (8000e5c <HAL_UART_MspInit+0x100>)
 8000e44:	675a      	str	r2, [r3, #116]	@ 0x74
 8000e46:	4a05      	ldr	r2, [pc, #20]	@ (8000e5c <HAL_UART_MspInit+0x100>)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8000e4c:	bf00      	nop
 8000e4e:	3778      	adds	r7, #120	@ 0x78
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	40008000 	.word	0x40008000
 8000e58:	40021000 	.word	0x40021000
 8000e5c:	200005b8 	.word	0x200005b8
 8000e60:	40020480 	.word	0x40020480

08000e64 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b08a      	sub	sp, #40	@ 0x28
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e6c:	f107 0314 	add.w	r3, r7, #20
 8000e70:	2200      	movs	r2, #0
 8000e72:	601a      	str	r2, [r3, #0]
 8000e74:	605a      	str	r2, [r3, #4]
 8000e76:	609a      	str	r2, [r3, #8]
 8000e78:	60da      	str	r2, [r3, #12]
 8000e7a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4a40      	ldr	r2, [pc, #256]	@ (8000f84 <HAL_SPI_MspInit+0x120>)
 8000e82:	4293      	cmp	r3, r2
 8000e84:	d17a      	bne.n	8000f7c <HAL_SPI_MspInit+0x118>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000e86:	4b40      	ldr	r3, [pc, #256]	@ (8000f88 <HAL_SPI_MspInit+0x124>)
 8000e88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e8a:	4a3f      	ldr	r2, [pc, #252]	@ (8000f88 <HAL_SPI_MspInit+0x124>)
 8000e8c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000e90:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e92:	4b3d      	ldr	r3, [pc, #244]	@ (8000f88 <HAL_SPI_MspInit+0x124>)
 8000e94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e96:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e9a:	613b      	str	r3, [r7, #16]
 8000e9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e9e:	4b3a      	ldr	r3, [pc, #232]	@ (8000f88 <HAL_SPI_MspInit+0x124>)
 8000ea0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ea2:	4a39      	ldr	r2, [pc, #228]	@ (8000f88 <HAL_SPI_MspInit+0x124>)
 8000ea4:	f043 0301 	orr.w	r3, r3, #1
 8000ea8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eaa:	4b37      	ldr	r3, [pc, #220]	@ (8000f88 <HAL_SPI_MspInit+0x124>)
 8000eac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eae:	f003 0301 	and.w	r3, r3, #1
 8000eb2:	60fb      	str	r3, [r7, #12]
 8000eb4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000eb6:	23e0      	movs	r3, #224	@ 0xe0
 8000eb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eba:	2302      	movs	r3, #2
 8000ebc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ec2:	2303      	movs	r3, #3
 8000ec4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000ec6:	2305      	movs	r3, #5
 8000ec8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eca:	f107 0314 	add.w	r3, r7, #20
 8000ece:	4619      	mov	r1, r3
 8000ed0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ed4:	f001 fab6 	bl	8002444 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8000ed8:	4b2c      	ldr	r3, [pc, #176]	@ (8000f8c <HAL_SPI_MspInit+0x128>)
 8000eda:	4a2d      	ldr	r2, [pc, #180]	@ (8000f90 <HAL_SPI_MspInit+0x12c>)
 8000edc:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 8000ede:	4b2b      	ldr	r3, [pc, #172]	@ (8000f8c <HAL_SPI_MspInit+0x128>)
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ee4:	4b29      	ldr	r3, [pc, #164]	@ (8000f8c <HAL_SPI_MspInit+0x128>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000eea:	4b28      	ldr	r3, [pc, #160]	@ (8000f8c <HAL_SPI_MspInit+0x128>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000ef0:	4b26      	ldr	r3, [pc, #152]	@ (8000f8c <HAL_SPI_MspInit+0x128>)
 8000ef2:	2280      	movs	r2, #128	@ 0x80
 8000ef4:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ef6:	4b25      	ldr	r3, [pc, #148]	@ (8000f8c <HAL_SPI_MspInit+0x128>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000efc:	4b23      	ldr	r3, [pc, #140]	@ (8000f8c <HAL_SPI_MspInit+0x128>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8000f02:	4b22      	ldr	r3, [pc, #136]	@ (8000f8c <HAL_SPI_MspInit+0x128>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000f08:	4b20      	ldr	r3, [pc, #128]	@ (8000f8c <HAL_SPI_MspInit+0x128>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000f0e:	481f      	ldr	r0, [pc, #124]	@ (8000f8c <HAL_SPI_MspInit+0x128>)
 8000f10:	f001 f930 	bl	8002174 <HAL_DMA_Init>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d001      	beq.n	8000f1e <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 8000f1a:	f7ff fe05 	bl	8000b28 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	4a1a      	ldr	r2, [pc, #104]	@ (8000f8c <HAL_SPI_MspInit+0x128>)
 8000f22:	659a      	str	r2, [r3, #88]	@ 0x58
 8000f24:	4a19      	ldr	r2, [pc, #100]	@ (8000f8c <HAL_SPI_MspInit+0x128>)
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8000f2a:	4b1a      	ldr	r3, [pc, #104]	@ (8000f94 <HAL_SPI_MspInit+0x130>)
 8000f2c:	4a1a      	ldr	r2, [pc, #104]	@ (8000f98 <HAL_SPI_MspInit+0x134>)
 8000f2e:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8000f30:	4b18      	ldr	r3, [pc, #96]	@ (8000f94 <HAL_SPI_MspInit+0x130>)
 8000f32:	2201      	movs	r2, #1
 8000f34:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f36:	4b17      	ldr	r3, [pc, #92]	@ (8000f94 <HAL_SPI_MspInit+0x130>)
 8000f38:	2210      	movs	r2, #16
 8000f3a:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f3c:	4b15      	ldr	r3, [pc, #84]	@ (8000f94 <HAL_SPI_MspInit+0x130>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000f42:	4b14      	ldr	r3, [pc, #80]	@ (8000f94 <HAL_SPI_MspInit+0x130>)
 8000f44:	2280      	movs	r2, #128	@ 0x80
 8000f46:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f48:	4b12      	ldr	r3, [pc, #72]	@ (8000f94 <HAL_SPI_MspInit+0x130>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f4e:	4b11      	ldr	r3, [pc, #68]	@ (8000f94 <HAL_SPI_MspInit+0x130>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000f54:	4b0f      	ldr	r3, [pc, #60]	@ (8000f94 <HAL_SPI_MspInit+0x130>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000f5a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f94 <HAL_SPI_MspInit+0x130>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000f60:	480c      	ldr	r0, [pc, #48]	@ (8000f94 <HAL_SPI_MspInit+0x130>)
 8000f62:	f001 f907 	bl	8002174 <HAL_DMA_Init>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d001      	beq.n	8000f70 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8000f6c:	f7ff fddc 	bl	8000b28 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	4a08      	ldr	r2, [pc, #32]	@ (8000f94 <HAL_SPI_MspInit+0x130>)
 8000f74:	655a      	str	r2, [r3, #84]	@ 0x54
 8000f76:	4a07      	ldr	r2, [pc, #28]	@ (8000f94 <HAL_SPI_MspInit+0x130>)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000f7c:	bf00      	nop
 8000f7e:	3728      	adds	r7, #40	@ 0x28
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	40013000 	.word	0x40013000
 8000f88:	40021000 	.word	0x40021000
 8000f8c:	20000664 	.word	0x20000664
 8000f90:	4002001c 	.word	0x4002001c
 8000f94:	200006ac 	.word	0x200006ac
 8000f98:	40020030 	.word	0x40020030

08000f9c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b085      	sub	sp, #20
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a0a      	ldr	r2, [pc, #40]	@ (8000fd4 <HAL_TIM_Base_MspInit+0x38>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d10b      	bne.n	8000fc6 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000fae:	4b0a      	ldr	r3, [pc, #40]	@ (8000fd8 <HAL_TIM_Base_MspInit+0x3c>)
 8000fb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fb2:	4a09      	ldr	r2, [pc, #36]	@ (8000fd8 <HAL_TIM_Base_MspInit+0x3c>)
 8000fb4:	f043 0310 	orr.w	r3, r3, #16
 8000fb8:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fba:	4b07      	ldr	r3, [pc, #28]	@ (8000fd8 <HAL_TIM_Base_MspInit+0x3c>)
 8000fbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fbe:	f003 0310 	and.w	r3, r3, #16
 8000fc2:	60fb      	str	r3, [r7, #12]
 8000fc4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 8000fc6:	bf00      	nop
 8000fc8:	3714      	adds	r7, #20
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop
 8000fd4:	40001000 	.word	0x40001000
 8000fd8:	40021000 	.word	0x40021000

08000fdc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b08c      	sub	sp, #48	@ 0x30
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000fea:	4b2e      	ldr	r3, [pc, #184]	@ (80010a4 <HAL_InitTick+0xc8>)
 8000fec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fee:	4a2d      	ldr	r2, [pc, #180]	@ (80010a4 <HAL_InitTick+0xc8>)
 8000ff0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000ff4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ff6:	4b2b      	ldr	r3, [pc, #172]	@ (80010a4 <HAL_InitTick+0xc8>)
 8000ff8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ffa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000ffe:	60bb      	str	r3, [r7, #8]
 8001000:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001002:	f107 020c 	add.w	r2, r7, #12
 8001006:	f107 0310 	add.w	r3, r7, #16
 800100a:	4611      	mov	r1, r2
 800100c:	4618      	mov	r0, r3
 800100e:	f004 f8a5 	bl	800515c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001012:	f004 f88d 	bl	8005130 <HAL_RCC_GetPCLK2Freq>
 8001016:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800101a:	4a23      	ldr	r2, [pc, #140]	@ (80010a8 <HAL_InitTick+0xcc>)
 800101c:	fba2 2303 	umull	r2, r3, r2, r3
 8001020:	0c9b      	lsrs	r3, r3, #18
 8001022:	3b01      	subs	r3, #1
 8001024:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001026:	4b21      	ldr	r3, [pc, #132]	@ (80010ac <HAL_InitTick+0xd0>)
 8001028:	4a21      	ldr	r2, [pc, #132]	@ (80010b0 <HAL_InitTick+0xd4>)
 800102a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800102c:	4b1f      	ldr	r3, [pc, #124]	@ (80010ac <HAL_InitTick+0xd0>)
 800102e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001032:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001034:	4a1d      	ldr	r2, [pc, #116]	@ (80010ac <HAL_InitTick+0xd0>)
 8001036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001038:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800103a:	4b1c      	ldr	r3, [pc, #112]	@ (80010ac <HAL_InitTick+0xd0>)
 800103c:	2200      	movs	r2, #0
 800103e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001040:	4b1a      	ldr	r3, [pc, #104]	@ (80010ac <HAL_InitTick+0xd0>)
 8001042:	2200      	movs	r2, #0
 8001044:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001046:	4b19      	ldr	r3, [pc, #100]	@ (80010ac <HAL_InitTick+0xd0>)
 8001048:	2200      	movs	r2, #0
 800104a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800104c:	4817      	ldr	r0, [pc, #92]	@ (80010ac <HAL_InitTick+0xd0>)
 800104e:	f004 fca2 	bl	8005996 <HAL_TIM_Base_Init>
 8001052:	4603      	mov	r3, r0
 8001054:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001058:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800105c:	2b00      	cmp	r3, #0
 800105e:	d11b      	bne.n	8001098 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001060:	4812      	ldr	r0, [pc, #72]	@ (80010ac <HAL_InitTick+0xd0>)
 8001062:	f004 fcef 	bl	8005a44 <HAL_TIM_Base_Start_IT>
 8001066:	4603      	mov	r3, r0
 8001068:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800106c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001070:	2b00      	cmp	r3, #0
 8001072:	d111      	bne.n	8001098 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001074:	2019      	movs	r0, #25
 8001076:	f001 f86f 	bl	8002158 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2b0f      	cmp	r3, #15
 800107e:	d808      	bhi.n	8001092 <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8001080:	2200      	movs	r2, #0
 8001082:	6879      	ldr	r1, [r7, #4]
 8001084:	2019      	movs	r0, #25
 8001086:	f001 f84b 	bl	8002120 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800108a:	4a0a      	ldr	r2, [pc, #40]	@ (80010b4 <HAL_InitTick+0xd8>)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	6013      	str	r3, [r2, #0]
 8001090:	e002      	b.n	8001098 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 8001092:	2301      	movs	r3, #1
 8001094:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001098:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800109c:	4618      	mov	r0, r3
 800109e:	3730      	adds	r7, #48	@ 0x30
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	40021000 	.word	0x40021000
 80010a8:	431bde83 	.word	0x431bde83
 80010ac:	2000074c 	.word	0x2000074c
 80010b0:	40012c00 	.word	0x40012c00
 80010b4:	20000004 	.word	0x20000004

080010b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010bc:	bf00      	nop
 80010be:	e7fd      	b.n	80010bc <NMI_Handler+0x4>

080010c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010c4:	bf00      	nop
 80010c6:	e7fd      	b.n	80010c4 <HardFault_Handler+0x4>

080010c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010cc:	bf00      	nop
 80010ce:	e7fd      	b.n	80010cc <MemManage_Handler+0x4>

080010d0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010d4:	bf00      	nop
 80010d6:	e7fd      	b.n	80010d4 <BusFault_Handler+0x4>

080010d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010dc:	bf00      	nop
 80010de:	e7fd      	b.n	80010dc <UsageFault_Handler+0x4>

080010e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010e4:	bf00      	nop
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr
	...

080010f0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80010f4:	4802      	ldr	r0, [pc, #8]	@ (8001100 <DMA1_Channel1_IRQHandler+0x10>)
 80010f6:	f001 f8f5 	bl	80022e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80010fa:	bf00      	nop
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	20000494 	.word	0x20000494

08001104 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001108:	4802      	ldr	r0, [pc, #8]	@ (8001114 <DMA1_Channel2_IRQHandler+0x10>)
 800110a:	f001 f8eb 	bl	80022e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800110e:	bf00      	nop
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	20000664 	.word	0x20000664

08001118 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800111c:	4802      	ldr	r0, [pc, #8]	@ (8001128 <DMA1_Channel3_IRQHandler+0x10>)
 800111e:	f001 f8e1 	bl	80022e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001122:	bf00      	nop
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	200006ac 	.word	0x200006ac

0800112c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001130:	4802      	ldr	r0, [pc, #8]	@ (800113c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001132:	f004 fcdb 	bl	8005aec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001136:	bf00      	nop
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	2000074c 	.word	0x2000074c

08001140 <USB_IRQHandler>:

/**
  * @brief This function handles USB event interrupt through EXTI line 17.
  */
void USB_IRQHandler(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001144:	4802      	ldr	r0, [pc, #8]	@ (8001150 <USB_IRQHandler+0x10>)
 8001146:	f001 fd70 	bl	8002c2a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 800114a:	bf00      	nop
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	20004de4 	.word	0x20004de4

08001154 <DMA2_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA2 channel7 global interrupt.
  */
void DMA2_Channel7_IRQHandler(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel7_IRQn 0 */

  /* USER CODE END DMA2_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart_rx);
 8001158:	4802      	ldr	r0, [pc, #8]	@ (8001164 <DMA2_Channel7_IRQHandler+0x10>)
 800115a:	f001 f8c3 	bl	80022e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel7_IRQn 1 */

  /* USER CODE END DMA2_Channel7_IRQn 1 */
}
 800115e:	bf00      	nop
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	200005b8 	.word	0x200005b8

08001168 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800116c:	4b06      	ldr	r3, [pc, #24]	@ (8001188 <SystemInit+0x20>)
 800116e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001172:	4a05      	ldr	r2, [pc, #20]	@ (8001188 <SystemInit+0x20>)
 8001174:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001178:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800117c:	bf00      	nop
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	e000ed00 	.word	0xe000ed00

0800118c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800118c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80011c4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001190:	f7ff ffea 	bl	8001168 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001194:	480c      	ldr	r0, [pc, #48]	@ (80011c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001196:	490d      	ldr	r1, [pc, #52]	@ (80011cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001198:	4a0d      	ldr	r2, [pc, #52]	@ (80011d0 <LoopForever+0xe>)
  movs r3, #0
 800119a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800119c:	e002      	b.n	80011a4 <LoopCopyDataInit>

0800119e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800119e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011a2:	3304      	adds	r3, #4

080011a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011a8:	d3f9      	bcc.n	800119e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011aa:	4a0a      	ldr	r2, [pc, #40]	@ (80011d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80011ac:	4c0a      	ldr	r4, [pc, #40]	@ (80011d8 <LoopForever+0x16>)
  movs r3, #0
 80011ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011b0:	e001      	b.n	80011b6 <LoopFillZerobss>

080011b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011b4:	3204      	adds	r2, #4

080011b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011b8:	d3fb      	bcc.n	80011b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011ba:	f00c fdcf 	bl	800dd5c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80011be:	f7ff f9b7 	bl	8000530 <main>

080011c2 <LoopForever>:

LoopForever:
    b LoopForever
 80011c2:	e7fe      	b.n	80011c2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80011c4:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 80011c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011cc:	20000174 	.word	0x20000174
  ldr r2, =_sidata
 80011d0:	0800dfac 	.word	0x0800dfac
  ldr r2, =_sbss
 80011d4:	20000174 	.word	0x20000174
  ldr r4, =_ebss
 80011d8:	2000547c 	.word	0x2000547c

080011dc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80011dc:	e7fe      	b.n	80011dc <ADC1_IRQHandler>

080011de <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011de:	b580      	push	{r7, lr}
 80011e0:	b082      	sub	sp, #8
 80011e2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80011e4:	2300      	movs	r3, #0
 80011e6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011e8:	2003      	movs	r0, #3
 80011ea:	f000 ff8e 	bl	800210a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011ee:	200f      	movs	r0, #15
 80011f0:	f7ff fef4 	bl	8000fdc <HAL_InitTick>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d002      	beq.n	8001200 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80011fa:	2301      	movs	r3, #1
 80011fc:	71fb      	strb	r3, [r7, #7]
 80011fe:	e001      	b.n	8001204 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001200:	f7ff fc98 	bl	8000b34 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001204:	79fb      	ldrb	r3, [r7, #7]
}
 8001206:	4618      	mov	r0, r3
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
	...

08001210 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001214:	4b06      	ldr	r3, [pc, #24]	@ (8001230 <HAL_IncTick+0x20>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	461a      	mov	r2, r3
 800121a:	4b06      	ldr	r3, [pc, #24]	@ (8001234 <HAL_IncTick+0x24>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4413      	add	r3, r2
 8001220:	4a04      	ldr	r2, [pc, #16]	@ (8001234 <HAL_IncTick+0x24>)
 8001222:	6013      	str	r3, [r2, #0]
}
 8001224:	bf00      	nop
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	20000008 	.word	0x20000008
 8001234:	20000798 	.word	0x20000798

08001238 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
  return uwTick;
 800123c:	4b03      	ldr	r3, [pc, #12]	@ (800124c <HAL_GetTick+0x14>)
 800123e:	681b      	ldr	r3, [r3, #0]
}
 8001240:	4618      	mov	r0, r3
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	20000798 	.word	0x20000798

08001250 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001250:	b480      	push	{r7}
 8001252:	b083      	sub	sp, #12
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
 8001258:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	689b      	ldr	r3, [r3, #8]
 800125e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	431a      	orrs	r2, r3
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	609a      	str	r2, [r3, #8]
}
 800126a:	bf00      	nop
 800126c:	370c      	adds	r7, #12
 800126e:	46bd      	mov	sp, r7
 8001270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001274:	4770      	bx	lr

08001276 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001276:	b480      	push	{r7}
 8001278:	b083      	sub	sp, #12
 800127a:	af00      	add	r7, sp, #0
 800127c:	6078      	str	r0, [r7, #4]
 800127e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	689b      	ldr	r3, [r3, #8]
 8001284:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	431a      	orrs	r2, r3
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	609a      	str	r2, [r3, #8]
}
 8001290:	bf00      	nop
 8001292:	370c      	adds	r7, #12
 8001294:	46bd      	mov	sp, r7
 8001296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129a:	4770      	bx	lr

0800129c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800129c:	b480      	push	{r7}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	689b      	ldr	r3, [r3, #8]
 80012a8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	370c      	adds	r7, #12
 80012b0:	46bd      	mov	sp, r7
 80012b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b6:	4770      	bx	lr

080012b8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b087      	sub	sp, #28
 80012bc:	af00      	add	r7, sp, #0
 80012be:	60f8      	str	r0, [r7, #12]
 80012c0:	60b9      	str	r1, [r7, #8]
 80012c2:	607a      	str	r2, [r7, #4]
 80012c4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	3360      	adds	r3, #96	@ 0x60
 80012ca:	461a      	mov	r2, r3
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	009b      	lsls	r3, r3, #2
 80012d0:	4413      	add	r3, r2
 80012d2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	681a      	ldr	r2, [r3, #0]
 80012d8:	4b08      	ldr	r3, [pc, #32]	@ (80012fc <LL_ADC_SetOffset+0x44>)
 80012da:	4013      	ands	r3, r2
 80012dc:	687a      	ldr	r2, [r7, #4]
 80012de:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80012e2:	683a      	ldr	r2, [r7, #0]
 80012e4:	430a      	orrs	r2, r1
 80012e6:	4313      	orrs	r3, r2
 80012e8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80012f0:	bf00      	nop
 80012f2:	371c      	adds	r7, #28
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr
 80012fc:	03fff000 	.word	0x03fff000

08001300 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001300:	b480      	push	{r7}
 8001302:	b085      	sub	sp, #20
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	3360      	adds	r3, #96	@ 0x60
 800130e:	461a      	mov	r2, r3
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	009b      	lsls	r3, r3, #2
 8001314:	4413      	add	r3, r2
 8001316:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001320:	4618      	mov	r0, r3
 8001322:	3714      	adds	r7, #20
 8001324:	46bd      	mov	sp, r7
 8001326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132a:	4770      	bx	lr

0800132c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800132c:	b480      	push	{r7}
 800132e:	b087      	sub	sp, #28
 8001330:	af00      	add	r7, sp, #0
 8001332:	60f8      	str	r0, [r7, #12]
 8001334:	60b9      	str	r1, [r7, #8]
 8001336:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	3360      	adds	r3, #96	@ 0x60
 800133c:	461a      	mov	r2, r3
 800133e:	68bb      	ldr	r3, [r7, #8]
 8001340:	009b      	lsls	r3, r3, #2
 8001342:	4413      	add	r3, r2
 8001344:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	431a      	orrs	r2, r3
 8001352:	697b      	ldr	r3, [r7, #20]
 8001354:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001356:	bf00      	nop
 8001358:	371c      	adds	r7, #28
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr

08001362 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001362:	b480      	push	{r7}
 8001364:	b087      	sub	sp, #28
 8001366:	af00      	add	r7, sp, #0
 8001368:	60f8      	str	r0, [r7, #12]
 800136a:	60b9      	str	r1, [r7, #8]
 800136c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	3330      	adds	r3, #48	@ 0x30
 8001372:	461a      	mov	r2, r3
 8001374:	68bb      	ldr	r3, [r7, #8]
 8001376:	0a1b      	lsrs	r3, r3, #8
 8001378:	009b      	lsls	r3, r3, #2
 800137a:	f003 030c 	and.w	r3, r3, #12
 800137e:	4413      	add	r3, r2
 8001380:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	681a      	ldr	r2, [r3, #0]
 8001386:	68bb      	ldr	r3, [r7, #8]
 8001388:	f003 031f 	and.w	r3, r3, #31
 800138c:	211f      	movs	r1, #31
 800138e:	fa01 f303 	lsl.w	r3, r1, r3
 8001392:	43db      	mvns	r3, r3
 8001394:	401a      	ands	r2, r3
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	0e9b      	lsrs	r3, r3, #26
 800139a:	f003 011f 	and.w	r1, r3, #31
 800139e:	68bb      	ldr	r3, [r7, #8]
 80013a0:	f003 031f 	and.w	r3, r3, #31
 80013a4:	fa01 f303 	lsl.w	r3, r1, r3
 80013a8:	431a      	orrs	r2, r3
 80013aa:	697b      	ldr	r3, [r7, #20]
 80013ac:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80013ae:	bf00      	nop
 80013b0:	371c      	adds	r7, #28
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr

080013ba <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80013ba:	b480      	push	{r7}
 80013bc:	b087      	sub	sp, #28
 80013be:	af00      	add	r7, sp, #0
 80013c0:	60f8      	str	r0, [r7, #12]
 80013c2:	60b9      	str	r1, [r7, #8]
 80013c4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	3314      	adds	r3, #20
 80013ca:	461a      	mov	r2, r3
 80013cc:	68bb      	ldr	r3, [r7, #8]
 80013ce:	0e5b      	lsrs	r3, r3, #25
 80013d0:	009b      	lsls	r3, r3, #2
 80013d2:	f003 0304 	and.w	r3, r3, #4
 80013d6:	4413      	add	r3, r2
 80013d8:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	0d1b      	lsrs	r3, r3, #20
 80013e2:	f003 031f 	and.w	r3, r3, #31
 80013e6:	2107      	movs	r1, #7
 80013e8:	fa01 f303 	lsl.w	r3, r1, r3
 80013ec:	43db      	mvns	r3, r3
 80013ee:	401a      	ands	r2, r3
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	0d1b      	lsrs	r3, r3, #20
 80013f4:	f003 031f 	and.w	r3, r3, #31
 80013f8:	6879      	ldr	r1, [r7, #4]
 80013fa:	fa01 f303 	lsl.w	r3, r1, r3
 80013fe:	431a      	orrs	r2, r3
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001404:	bf00      	nop
 8001406:	371c      	adds	r7, #28
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr

08001410 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001410:	b480      	push	{r7}
 8001412:	b085      	sub	sp, #20
 8001414:	af00      	add	r7, sp, #0
 8001416:	60f8      	str	r0, [r7, #12]
 8001418:	60b9      	str	r1, [r7, #8]
 800141a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001422:	68bb      	ldr	r3, [r7, #8]
 8001424:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001428:	43db      	mvns	r3, r3
 800142a:	401a      	ands	r2, r3
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	f003 0318 	and.w	r3, r3, #24
 8001432:	4908      	ldr	r1, [pc, #32]	@ (8001454 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001434:	40d9      	lsrs	r1, r3
 8001436:	68bb      	ldr	r3, [r7, #8]
 8001438:	400b      	ands	r3, r1
 800143a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800143e:	431a      	orrs	r2, r3
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001446:	bf00      	nop
 8001448:	3714      	adds	r7, #20
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop
 8001454:	0007ffff 	.word	0x0007ffff

08001458 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	689b      	ldr	r3, [r3, #8]
 8001464:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001468:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800146c:	687a      	ldr	r2, [r7, #4]
 800146e:	6093      	str	r3, [r2, #8]
}
 8001470:	bf00      	nop
 8001472:	370c      	adds	r7, #12
 8001474:	46bd      	mov	sp, r7
 8001476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147a:	4770      	bx	lr

0800147c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800147c:	b480      	push	{r7}
 800147e:	b083      	sub	sp, #12
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	689b      	ldr	r3, [r3, #8]
 8001488:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800148c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001490:	d101      	bne.n	8001496 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001492:	2301      	movs	r3, #1
 8001494:	e000      	b.n	8001498 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001496:	2300      	movs	r3, #0
}
 8001498:	4618      	mov	r0, r3
 800149a:	370c      	adds	r7, #12
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr

080014a4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	689b      	ldr	r3, [r3, #8]
 80014b0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80014b4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80014b8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80014c0:	bf00      	nop
 80014c2:	370c      	adds	r7, #12
 80014c4:	46bd      	mov	sp, r7
 80014c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ca:	4770      	bx	lr

080014cc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b083      	sub	sp, #12
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	689b      	ldr	r3, [r3, #8]
 80014d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80014e0:	d101      	bne.n	80014e6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80014e2:	2301      	movs	r3, #1
 80014e4:	e000      	b.n	80014e8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80014e6:	2300      	movs	r3, #0
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	370c      	adds	r7, #12
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr

080014f4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b083      	sub	sp, #12
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	689b      	ldr	r3, [r3, #8]
 8001500:	f003 0301 	and.w	r3, r3, #1
 8001504:	2b01      	cmp	r3, #1
 8001506:	d101      	bne.n	800150c <LL_ADC_IsEnabled+0x18>
 8001508:	2301      	movs	r3, #1
 800150a:	e000      	b.n	800150e <LL_ADC_IsEnabled+0x1a>
 800150c:	2300      	movs	r3, #0
}
 800150e:	4618      	mov	r0, r3
 8001510:	370c      	adds	r7, #12
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr

0800151a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800151a:	b480      	push	{r7}
 800151c:	b083      	sub	sp, #12
 800151e:	af00      	add	r7, sp, #0
 8001520:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	689b      	ldr	r3, [r3, #8]
 8001526:	f003 0304 	and.w	r3, r3, #4
 800152a:	2b04      	cmp	r3, #4
 800152c:	d101      	bne.n	8001532 <LL_ADC_REG_IsConversionOngoing+0x18>
 800152e:	2301      	movs	r3, #1
 8001530:	e000      	b.n	8001534 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001532:	2300      	movs	r3, #0
}
 8001534:	4618      	mov	r0, r3
 8001536:	370c      	adds	r7, #12
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr

08001540 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	689b      	ldr	r3, [r3, #8]
 800154c:	f003 0308 	and.w	r3, r3, #8
 8001550:	2b08      	cmp	r3, #8
 8001552:	d101      	bne.n	8001558 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001554:	2301      	movs	r3, #1
 8001556:	e000      	b.n	800155a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001558:	2300      	movs	r3, #0
}
 800155a:	4618      	mov	r0, r3
 800155c:	370c      	adds	r7, #12
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr
	...

08001568 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b088      	sub	sp, #32
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001570:	2300      	movs	r3, #0
 8001572:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001574:	2300      	movs	r3, #0
 8001576:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d101      	bne.n	8001582 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800157e:	2301      	movs	r3, #1
 8001580:	e126      	b.n	80017d0 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	691b      	ldr	r3, [r3, #16]
 8001586:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800158c:	2b00      	cmp	r3, #0
 800158e:	d109      	bne.n	80015a4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001590:	6878      	ldr	r0, [r7, #4]
 8001592:	f7ff faf7 	bl	8000b84 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2200      	movs	r2, #0
 800159a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2200      	movs	r2, #0
 80015a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4618      	mov	r0, r3
 80015aa:	f7ff ff67 	bl	800147c <LL_ADC_IsDeepPowerDownEnabled>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d004      	beq.n	80015be <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4618      	mov	r0, r3
 80015ba:	f7ff ff4d 	bl	8001458 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	4618      	mov	r0, r3
 80015c4:	f7ff ff82 	bl	80014cc <LL_ADC_IsInternalRegulatorEnabled>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d115      	bne.n	80015fa <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4618      	mov	r0, r3
 80015d4:	f7ff ff66 	bl	80014a4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80015d8:	4b7f      	ldr	r3, [pc, #508]	@ (80017d8 <HAL_ADC_Init+0x270>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	099b      	lsrs	r3, r3, #6
 80015de:	4a7f      	ldr	r2, [pc, #508]	@ (80017dc <HAL_ADC_Init+0x274>)
 80015e0:	fba2 2303 	umull	r2, r3, r2, r3
 80015e4:	099b      	lsrs	r3, r3, #6
 80015e6:	3301      	adds	r3, #1
 80015e8:	005b      	lsls	r3, r3, #1
 80015ea:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80015ec:	e002      	b.n	80015f4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	3b01      	subs	r3, #1
 80015f2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d1f9      	bne.n	80015ee <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4618      	mov	r0, r3
 8001600:	f7ff ff64 	bl	80014cc <LL_ADC_IsInternalRegulatorEnabled>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d10d      	bne.n	8001626 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800160e:	f043 0210 	orr.w	r2, r3, #16
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800161a:	f043 0201 	orr.w	r2, r3, #1
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001622:	2301      	movs	r3, #1
 8001624:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4618      	mov	r0, r3
 800162c:	f7ff ff75 	bl	800151a <LL_ADC_REG_IsConversionOngoing>
 8001630:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001636:	f003 0310 	and.w	r3, r3, #16
 800163a:	2b00      	cmp	r3, #0
 800163c:	f040 80bf 	bne.w	80017be <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	2b00      	cmp	r3, #0
 8001644:	f040 80bb 	bne.w	80017be <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800164c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001650:	f043 0202 	orr.w	r2, r3, #2
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4618      	mov	r0, r3
 800165e:	f7ff ff49 	bl	80014f4 <LL_ADC_IsEnabled>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d10b      	bne.n	8001680 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001668:	485d      	ldr	r0, [pc, #372]	@ (80017e0 <HAL_ADC_Init+0x278>)
 800166a:	f7ff ff43 	bl	80014f4 <LL_ADC_IsEnabled>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d105      	bne.n	8001680 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	4619      	mov	r1, r3
 800167a:	485a      	ldr	r0, [pc, #360]	@ (80017e4 <HAL_ADC_Init+0x27c>)
 800167c:	f7ff fde8 	bl	8001250 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	7e5b      	ldrb	r3, [r3, #25]
 8001684:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800168a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001690:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001696:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800169e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80016a0:	4313      	orrs	r3, r2
 80016a2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d106      	bne.n	80016bc <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016b2:	3b01      	subs	r3, #1
 80016b4:	045b      	lsls	r3, r3, #17
 80016b6:	69ba      	ldr	r2, [r7, #24]
 80016b8:	4313      	orrs	r3, r2
 80016ba:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d009      	beq.n	80016d8 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016c8:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016d0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80016d2:	69ba      	ldr	r2, [r7, #24]
 80016d4:	4313      	orrs	r3, r2
 80016d6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	68da      	ldr	r2, [r3, #12]
 80016de:	4b42      	ldr	r3, [pc, #264]	@ (80017e8 <HAL_ADC_Init+0x280>)
 80016e0:	4013      	ands	r3, r2
 80016e2:	687a      	ldr	r2, [r7, #4]
 80016e4:	6812      	ldr	r2, [r2, #0]
 80016e6:	69b9      	ldr	r1, [r7, #24]
 80016e8:	430b      	orrs	r3, r1
 80016ea:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4618      	mov	r0, r3
 80016f2:	f7ff ff25 	bl	8001540 <LL_ADC_INJ_IsConversionOngoing>
 80016f6:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d13d      	bne.n	800177a <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80016fe:	693b      	ldr	r3, [r7, #16]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d13a      	bne.n	800177a <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001708:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001710:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001712:	4313      	orrs	r3, r2
 8001714:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	68db      	ldr	r3, [r3, #12]
 800171c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001720:	f023 0302 	bic.w	r3, r3, #2
 8001724:	687a      	ldr	r2, [r7, #4]
 8001726:	6812      	ldr	r2, [r2, #0]
 8001728:	69b9      	ldr	r1, [r7, #24]
 800172a:	430b      	orrs	r3, r1
 800172c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001734:	2b01      	cmp	r3, #1
 8001736:	d118      	bne.n	800176a <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	691b      	ldr	r3, [r3, #16]
 800173e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001742:	f023 0304 	bic.w	r3, r3, #4
 8001746:	687a      	ldr	r2, [r7, #4]
 8001748:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800174a:	687a      	ldr	r2, [r7, #4]
 800174c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800174e:	4311      	orrs	r1, r2
 8001750:	687a      	ldr	r2, [r7, #4]
 8001752:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001754:	4311      	orrs	r1, r2
 8001756:	687a      	ldr	r2, [r7, #4]
 8001758:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800175a:	430a      	orrs	r2, r1
 800175c:	431a      	orrs	r2, r3
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f042 0201 	orr.w	r2, r2, #1
 8001766:	611a      	str	r2, [r3, #16]
 8001768:	e007      	b.n	800177a <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	691a      	ldr	r2, [r3, #16]
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f022 0201 	bic.w	r2, r2, #1
 8001778:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	691b      	ldr	r3, [r3, #16]
 800177e:	2b01      	cmp	r3, #1
 8001780:	d10c      	bne.n	800179c <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001788:	f023 010f 	bic.w	r1, r3, #15
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	69db      	ldr	r3, [r3, #28]
 8001790:	1e5a      	subs	r2, r3, #1
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	430a      	orrs	r2, r1
 8001798:	631a      	str	r2, [r3, #48]	@ 0x30
 800179a:	e007      	b.n	80017ac <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f022 020f 	bic.w	r2, r2, #15
 80017aa:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017b0:	f023 0303 	bic.w	r3, r3, #3
 80017b4:	f043 0201 	orr.w	r2, r3, #1
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	655a      	str	r2, [r3, #84]	@ 0x54
 80017bc:	e007      	b.n	80017ce <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017c2:	f043 0210 	orr.w	r2, r3, #16
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80017ce:	7ffb      	ldrb	r3, [r7, #31]
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	3720      	adds	r7, #32
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	20000000 	.word	0x20000000
 80017dc:	053e2d63 	.word	0x053e2d63
 80017e0:	50040000 	.word	0x50040000
 80017e4:	50040300 	.word	0x50040300
 80017e8:	fff0c007 	.word	0xfff0c007

080017ec <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b0b6      	sub	sp, #216	@ 0xd8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
 80017f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017f6:	2300      	movs	r3, #0
 80017f8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80017fc:	2300      	movs	r3, #0
 80017fe:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001806:	2b01      	cmp	r3, #1
 8001808:	d101      	bne.n	800180e <HAL_ADC_ConfigChannel+0x22>
 800180a:	2302      	movs	r3, #2
 800180c:	e3bb      	b.n	8001f86 <HAL_ADC_ConfigChannel+0x79a>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2201      	movs	r2, #1
 8001812:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4618      	mov	r0, r3
 800181c:	f7ff fe7d 	bl	800151a <LL_ADC_REG_IsConversionOngoing>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	f040 83a0 	bne.w	8001f68 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	2b05      	cmp	r3, #5
 8001836:	d824      	bhi.n	8001882 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	3b02      	subs	r3, #2
 800183e:	2b03      	cmp	r3, #3
 8001840:	d81b      	bhi.n	800187a <HAL_ADC_ConfigChannel+0x8e>
 8001842:	a201      	add	r2, pc, #4	@ (adr r2, 8001848 <HAL_ADC_ConfigChannel+0x5c>)
 8001844:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001848:	08001859 	.word	0x08001859
 800184c:	08001861 	.word	0x08001861
 8001850:	08001869 	.word	0x08001869
 8001854:	08001871 	.word	0x08001871
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8001858:	230c      	movs	r3, #12
 800185a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800185e:	e010      	b.n	8001882 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8001860:	2312      	movs	r3, #18
 8001862:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001866:	e00c      	b.n	8001882 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8001868:	2318      	movs	r3, #24
 800186a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800186e:	e008      	b.n	8001882 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8001870:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001874:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001878:	e003      	b.n	8001882 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800187a:	2306      	movs	r3, #6
 800187c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001880:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	6818      	ldr	r0, [r3, #0]
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	461a      	mov	r2, r3
 800188c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8001890:	f7ff fd67 	bl	8001362 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4618      	mov	r0, r3
 800189a:	f7ff fe3e 	bl	800151a <LL_ADC_REG_IsConversionOngoing>
 800189e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7ff fe4a 	bl	8001540 <LL_ADC_INJ_IsConversionOngoing>
 80018ac:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80018b0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	f040 81a4 	bne.w	8001c02 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80018ba:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80018be:	2b00      	cmp	r3, #0
 80018c0:	f040 819f 	bne.w	8001c02 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6818      	ldr	r0, [r3, #0]
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	6819      	ldr	r1, [r3, #0]
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	461a      	mov	r2, r3
 80018d2:	f7ff fd72 	bl	80013ba <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	695a      	ldr	r2, [r3, #20]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	08db      	lsrs	r3, r3, #3
 80018e2:	f003 0303 	and.w	r3, r3, #3
 80018e6:	005b      	lsls	r3, r3, #1
 80018e8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ec:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	691b      	ldr	r3, [r3, #16]
 80018f4:	2b04      	cmp	r3, #4
 80018f6:	d00a      	beq.n	800190e <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6818      	ldr	r0, [r3, #0]
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	6919      	ldr	r1, [r3, #16]
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001908:	f7ff fcd6 	bl	80012b8 <LL_ADC_SetOffset>
 800190c:	e179      	b.n	8001c02 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	2100      	movs	r1, #0
 8001914:	4618      	mov	r0, r3
 8001916:	f7ff fcf3 	bl	8001300 <LL_ADC_GetOffsetChannel>
 800191a:	4603      	mov	r3, r0
 800191c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001920:	2b00      	cmp	r3, #0
 8001922:	d10a      	bne.n	800193a <HAL_ADC_ConfigChannel+0x14e>
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	2100      	movs	r1, #0
 800192a:	4618      	mov	r0, r3
 800192c:	f7ff fce8 	bl	8001300 <LL_ADC_GetOffsetChannel>
 8001930:	4603      	mov	r3, r0
 8001932:	0e9b      	lsrs	r3, r3, #26
 8001934:	f003 021f 	and.w	r2, r3, #31
 8001938:	e01e      	b.n	8001978 <HAL_ADC_ConfigChannel+0x18c>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	2100      	movs	r1, #0
 8001940:	4618      	mov	r0, r3
 8001942:	f7ff fcdd 	bl	8001300 <LL_ADC_GetOffsetChannel>
 8001946:	4603      	mov	r3, r0
 8001948:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800194c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001950:	fa93 f3a3 	rbit	r3, r3
 8001954:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001958:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800195c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001960:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001964:	2b00      	cmp	r3, #0
 8001966:	d101      	bne.n	800196c <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8001968:	2320      	movs	r3, #32
 800196a:	e004      	b.n	8001976 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 800196c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001970:	fab3 f383 	clz	r3, r3
 8001974:	b2db      	uxtb	r3, r3
 8001976:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001980:	2b00      	cmp	r3, #0
 8001982:	d105      	bne.n	8001990 <HAL_ADC_ConfigChannel+0x1a4>
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	0e9b      	lsrs	r3, r3, #26
 800198a:	f003 031f 	and.w	r3, r3, #31
 800198e:	e018      	b.n	80019c2 <HAL_ADC_ConfigChannel+0x1d6>
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001998:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800199c:	fa93 f3a3 	rbit	r3, r3
 80019a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80019a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80019a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80019ac:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d101      	bne.n	80019b8 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 80019b4:	2320      	movs	r3, #32
 80019b6:	e004      	b.n	80019c2 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 80019b8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80019bc:	fab3 f383 	clz	r3, r3
 80019c0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80019c2:	429a      	cmp	r2, r3
 80019c4:	d106      	bne.n	80019d4 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	2200      	movs	r2, #0
 80019cc:	2100      	movs	r1, #0
 80019ce:	4618      	mov	r0, r3
 80019d0:	f7ff fcac 	bl	800132c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	2101      	movs	r1, #1
 80019da:	4618      	mov	r0, r3
 80019dc:	f7ff fc90 	bl	8001300 <LL_ADC_GetOffsetChannel>
 80019e0:	4603      	mov	r3, r0
 80019e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d10a      	bne.n	8001a00 <HAL_ADC_ConfigChannel+0x214>
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	2101      	movs	r1, #1
 80019f0:	4618      	mov	r0, r3
 80019f2:	f7ff fc85 	bl	8001300 <LL_ADC_GetOffsetChannel>
 80019f6:	4603      	mov	r3, r0
 80019f8:	0e9b      	lsrs	r3, r3, #26
 80019fa:	f003 021f 	and.w	r2, r3, #31
 80019fe:	e01e      	b.n	8001a3e <HAL_ADC_ConfigChannel+0x252>
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	2101      	movs	r1, #1
 8001a06:	4618      	mov	r0, r3
 8001a08:	f7ff fc7a 	bl	8001300 <LL_ADC_GetOffsetChannel>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001a16:	fa93 f3a3 	rbit	r3, r3
 8001a1a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8001a1e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001a22:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8001a26:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d101      	bne.n	8001a32 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8001a2e:	2320      	movs	r3, #32
 8001a30:	e004      	b.n	8001a3c <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8001a32:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001a36:	fab3 f383 	clz	r3, r3
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d105      	bne.n	8001a56 <HAL_ADC_ConfigChannel+0x26a>
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	0e9b      	lsrs	r3, r3, #26
 8001a50:	f003 031f 	and.w	r3, r3, #31
 8001a54:	e018      	b.n	8001a88 <HAL_ADC_ConfigChannel+0x29c>
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a5e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001a62:	fa93 f3a3 	rbit	r3, r3
 8001a66:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8001a6a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001a6e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8001a72:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d101      	bne.n	8001a7e <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8001a7a:	2320      	movs	r3, #32
 8001a7c:	e004      	b.n	8001a88 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8001a7e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001a82:	fab3 f383 	clz	r3, r3
 8001a86:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d106      	bne.n	8001a9a <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	2200      	movs	r2, #0
 8001a92:	2101      	movs	r1, #1
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7ff fc49 	bl	800132c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	2102      	movs	r1, #2
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f7ff fc2d 	bl	8001300 <LL_ADC_GetOffsetChannel>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d10a      	bne.n	8001ac6 <HAL_ADC_ConfigChannel+0x2da>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	2102      	movs	r1, #2
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7ff fc22 	bl	8001300 <LL_ADC_GetOffsetChannel>
 8001abc:	4603      	mov	r3, r0
 8001abe:	0e9b      	lsrs	r3, r3, #26
 8001ac0:	f003 021f 	and.w	r2, r3, #31
 8001ac4:	e01e      	b.n	8001b04 <HAL_ADC_ConfigChannel+0x318>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	2102      	movs	r1, #2
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7ff fc17 	bl	8001300 <LL_ADC_GetOffsetChannel>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ad8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001adc:	fa93 f3a3 	rbit	r3, r3
 8001ae0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8001ae4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001ae8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8001aec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d101      	bne.n	8001af8 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8001af4:	2320      	movs	r3, #32
 8001af6:	e004      	b.n	8001b02 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8001af8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001afc:	fab3 f383 	clz	r3, r3
 8001b00:	b2db      	uxtb	r3, r3
 8001b02:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d105      	bne.n	8001b1c <HAL_ADC_ConfigChannel+0x330>
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	0e9b      	lsrs	r3, r3, #26
 8001b16:	f003 031f 	and.w	r3, r3, #31
 8001b1a:	e014      	b.n	8001b46 <HAL_ADC_ConfigChannel+0x35a>
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b22:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001b24:	fa93 f3a3 	rbit	r3, r3
 8001b28:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8001b2a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001b2c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8001b30:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d101      	bne.n	8001b3c <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8001b38:	2320      	movs	r3, #32
 8001b3a:	e004      	b.n	8001b46 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8001b3c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001b40:	fab3 f383 	clz	r3, r3
 8001b44:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001b46:	429a      	cmp	r2, r3
 8001b48:	d106      	bne.n	8001b58 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	2200      	movs	r2, #0
 8001b50:	2102      	movs	r1, #2
 8001b52:	4618      	mov	r0, r3
 8001b54:	f7ff fbea 	bl	800132c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2103      	movs	r1, #3
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f7ff fbce 	bl	8001300 <LL_ADC_GetOffsetChannel>
 8001b64:	4603      	mov	r3, r0
 8001b66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d10a      	bne.n	8001b84 <HAL_ADC_ConfigChannel+0x398>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	2103      	movs	r1, #3
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7ff fbc3 	bl	8001300 <LL_ADC_GetOffsetChannel>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	0e9b      	lsrs	r3, r3, #26
 8001b7e:	f003 021f 	and.w	r2, r3, #31
 8001b82:	e017      	b.n	8001bb4 <HAL_ADC_ConfigChannel+0x3c8>
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	2103      	movs	r1, #3
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f7ff fbb8 	bl	8001300 <LL_ADC_GetOffsetChannel>
 8001b90:	4603      	mov	r3, r0
 8001b92:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b94:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001b96:	fa93 f3a3 	rbit	r3, r3
 8001b9a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8001b9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001b9e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8001ba0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d101      	bne.n	8001baa <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8001ba6:	2320      	movs	r3, #32
 8001ba8:	e003      	b.n	8001bb2 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8001baa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001bac:	fab3 f383 	clz	r3, r3
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d105      	bne.n	8001bcc <HAL_ADC_ConfigChannel+0x3e0>
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	0e9b      	lsrs	r3, r3, #26
 8001bc6:	f003 031f 	and.w	r3, r3, #31
 8001bca:	e011      	b.n	8001bf0 <HAL_ADC_ConfigChannel+0x404>
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bd2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001bd4:	fa93 f3a3 	rbit	r3, r3
 8001bd8:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8001bda:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001bdc:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8001bde:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d101      	bne.n	8001be8 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8001be4:	2320      	movs	r3, #32
 8001be6:	e003      	b.n	8001bf0 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8001be8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001bea:	fab3 f383 	clz	r3, r3
 8001bee:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	d106      	bne.n	8001c02 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	2103      	movs	r1, #3
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f7ff fb95 	bl	800132c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4618      	mov	r0, r3
 8001c08:	f7ff fc74 	bl	80014f4 <LL_ADC_IsEnabled>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	f040 8140 	bne.w	8001e94 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6818      	ldr	r0, [r3, #0]
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	6819      	ldr	r1, [r3, #0]
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	461a      	mov	r2, r3
 8001c22:	f7ff fbf5 	bl	8001410 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	68db      	ldr	r3, [r3, #12]
 8001c2a:	4a8f      	ldr	r2, [pc, #572]	@ (8001e68 <HAL_ADC_ConfigChannel+0x67c>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	f040 8131 	bne.w	8001e94 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d10b      	bne.n	8001c5a <HAL_ADC_ConfigChannel+0x46e>
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	0e9b      	lsrs	r3, r3, #26
 8001c48:	3301      	adds	r3, #1
 8001c4a:	f003 031f 	and.w	r3, r3, #31
 8001c4e:	2b09      	cmp	r3, #9
 8001c50:	bf94      	ite	ls
 8001c52:	2301      	movls	r3, #1
 8001c54:	2300      	movhi	r3, #0
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	e019      	b.n	8001c8e <HAL_ADC_ConfigChannel+0x4a2>
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c60:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001c62:	fa93 f3a3 	rbit	r3, r3
 8001c66:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8001c68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c6a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8001c6c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d101      	bne.n	8001c76 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8001c72:	2320      	movs	r3, #32
 8001c74:	e003      	b.n	8001c7e <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8001c76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c78:	fab3 f383 	clz	r3, r3
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	3301      	adds	r3, #1
 8001c80:	f003 031f 	and.w	r3, r3, #31
 8001c84:	2b09      	cmp	r3, #9
 8001c86:	bf94      	ite	ls
 8001c88:	2301      	movls	r3, #1
 8001c8a:	2300      	movhi	r3, #0
 8001c8c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d079      	beq.n	8001d86 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d107      	bne.n	8001cae <HAL_ADC_ConfigChannel+0x4c2>
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	0e9b      	lsrs	r3, r3, #26
 8001ca4:	3301      	adds	r3, #1
 8001ca6:	069b      	lsls	r3, r3, #26
 8001ca8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001cac:	e015      	b.n	8001cda <HAL_ADC_ConfigChannel+0x4ee>
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001cb6:	fa93 f3a3 	rbit	r3, r3
 8001cba:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8001cbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001cbe:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8001cc0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d101      	bne.n	8001cca <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8001cc6:	2320      	movs	r3, #32
 8001cc8:	e003      	b.n	8001cd2 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8001cca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001ccc:	fab3 f383 	clz	r3, r3
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	069b      	lsls	r3, r3, #26
 8001cd6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d109      	bne.n	8001cfa <HAL_ADC_ConfigChannel+0x50e>
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	0e9b      	lsrs	r3, r3, #26
 8001cec:	3301      	adds	r3, #1
 8001cee:	f003 031f 	and.w	r3, r3, #31
 8001cf2:	2101      	movs	r1, #1
 8001cf4:	fa01 f303 	lsl.w	r3, r1, r3
 8001cf8:	e017      	b.n	8001d2a <HAL_ADC_ConfigChannel+0x53e>
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d02:	fa93 f3a3 	rbit	r3, r3
 8001d06:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8001d08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d0a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8001d0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d101      	bne.n	8001d16 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8001d12:	2320      	movs	r3, #32
 8001d14:	e003      	b.n	8001d1e <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8001d16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d18:	fab3 f383 	clz	r3, r3
 8001d1c:	b2db      	uxtb	r3, r3
 8001d1e:	3301      	adds	r3, #1
 8001d20:	f003 031f 	and.w	r3, r3, #31
 8001d24:	2101      	movs	r1, #1
 8001d26:	fa01 f303 	lsl.w	r3, r1, r3
 8001d2a:	ea42 0103 	orr.w	r1, r2, r3
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d10a      	bne.n	8001d50 <HAL_ADC_ConfigChannel+0x564>
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	0e9b      	lsrs	r3, r3, #26
 8001d40:	3301      	adds	r3, #1
 8001d42:	f003 021f 	and.w	r2, r3, #31
 8001d46:	4613      	mov	r3, r2
 8001d48:	005b      	lsls	r3, r3, #1
 8001d4a:	4413      	add	r3, r2
 8001d4c:	051b      	lsls	r3, r3, #20
 8001d4e:	e018      	b.n	8001d82 <HAL_ADC_ConfigChannel+0x596>
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d58:	fa93 f3a3 	rbit	r3, r3
 8001d5c:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8001d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d60:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8001d62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d101      	bne.n	8001d6c <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8001d68:	2320      	movs	r3, #32
 8001d6a:	e003      	b.n	8001d74 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8001d6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d6e:	fab3 f383 	clz	r3, r3
 8001d72:	b2db      	uxtb	r3, r3
 8001d74:	3301      	adds	r3, #1
 8001d76:	f003 021f 	and.w	r2, r3, #31
 8001d7a:	4613      	mov	r3, r2
 8001d7c:	005b      	lsls	r3, r3, #1
 8001d7e:	4413      	add	r3, r2
 8001d80:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d82:	430b      	orrs	r3, r1
 8001d84:	e081      	b.n	8001e8a <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d107      	bne.n	8001da2 <HAL_ADC_ConfigChannel+0x5b6>
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	0e9b      	lsrs	r3, r3, #26
 8001d98:	3301      	adds	r3, #1
 8001d9a:	069b      	lsls	r3, r3, #26
 8001d9c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001da0:	e015      	b.n	8001dce <HAL_ADC_ConfigChannel+0x5e2>
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001daa:	fa93 f3a3 	rbit	r3, r3
 8001dae:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8001db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001db2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8001db4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d101      	bne.n	8001dbe <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8001dba:	2320      	movs	r3, #32
 8001dbc:	e003      	b.n	8001dc6 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8001dbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dc0:	fab3 f383 	clz	r3, r3
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	3301      	adds	r3, #1
 8001dc8:	069b      	lsls	r3, r3, #26
 8001dca:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d109      	bne.n	8001dee <HAL_ADC_ConfigChannel+0x602>
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	0e9b      	lsrs	r3, r3, #26
 8001de0:	3301      	adds	r3, #1
 8001de2:	f003 031f 	and.w	r3, r3, #31
 8001de6:	2101      	movs	r1, #1
 8001de8:	fa01 f303 	lsl.w	r3, r1, r3
 8001dec:	e017      	b.n	8001e1e <HAL_ADC_ConfigChannel+0x632>
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001df4:	69fb      	ldr	r3, [r7, #28]
 8001df6:	fa93 f3a3 	rbit	r3, r3
 8001dfa:	61bb      	str	r3, [r7, #24]
  return result;
 8001dfc:	69bb      	ldr	r3, [r7, #24]
 8001dfe:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8001e00:	6a3b      	ldr	r3, [r7, #32]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d101      	bne.n	8001e0a <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8001e06:	2320      	movs	r3, #32
 8001e08:	e003      	b.n	8001e12 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8001e0a:	6a3b      	ldr	r3, [r7, #32]
 8001e0c:	fab3 f383 	clz	r3, r3
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	3301      	adds	r3, #1
 8001e14:	f003 031f 	and.w	r3, r3, #31
 8001e18:	2101      	movs	r1, #1
 8001e1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e1e:	ea42 0103 	orr.w	r1, r2, r3
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d10d      	bne.n	8001e4a <HAL_ADC_ConfigChannel+0x65e>
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	0e9b      	lsrs	r3, r3, #26
 8001e34:	3301      	adds	r3, #1
 8001e36:	f003 021f 	and.w	r2, r3, #31
 8001e3a:	4613      	mov	r3, r2
 8001e3c:	005b      	lsls	r3, r3, #1
 8001e3e:	4413      	add	r3, r2
 8001e40:	3b1e      	subs	r3, #30
 8001e42:	051b      	lsls	r3, r3, #20
 8001e44:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001e48:	e01e      	b.n	8001e88 <HAL_ADC_ConfigChannel+0x69c>
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e50:	693b      	ldr	r3, [r7, #16]
 8001e52:	fa93 f3a3 	rbit	r3, r3
 8001e56:	60fb      	str	r3, [r7, #12]
  return result;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d104      	bne.n	8001e6c <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8001e62:	2320      	movs	r3, #32
 8001e64:	e006      	b.n	8001e74 <HAL_ADC_ConfigChannel+0x688>
 8001e66:	bf00      	nop
 8001e68:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	fab3 f383 	clz	r3, r3
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	3301      	adds	r3, #1
 8001e76:	f003 021f 	and.w	r2, r3, #31
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	005b      	lsls	r3, r3, #1
 8001e7e:	4413      	add	r3, r2
 8001e80:	3b1e      	subs	r3, #30
 8001e82:	051b      	lsls	r3, r3, #20
 8001e84:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e88:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8001e8a:	683a      	ldr	r2, [r7, #0]
 8001e8c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e8e:	4619      	mov	r1, r3
 8001e90:	f7ff fa93 	bl	80013ba <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	4b3d      	ldr	r3, [pc, #244]	@ (8001f90 <HAL_ADC_ConfigChannel+0x7a4>)
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d06c      	beq.n	8001f7a <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001ea0:	483c      	ldr	r0, [pc, #240]	@ (8001f94 <HAL_ADC_ConfigChannel+0x7a8>)
 8001ea2:	f7ff f9fb 	bl	800129c <LL_ADC_GetCommonPathInternalCh>
 8001ea6:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4a3a      	ldr	r2, [pc, #232]	@ (8001f98 <HAL_ADC_ConfigChannel+0x7ac>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d127      	bne.n	8001f04 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001eb4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001eb8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d121      	bne.n	8001f04 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a35      	ldr	r2, [pc, #212]	@ (8001f9c <HAL_ADC_ConfigChannel+0x7b0>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d157      	bne.n	8001f7a <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001eca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001ece:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	482f      	ldr	r0, [pc, #188]	@ (8001f94 <HAL_ADC_ConfigChannel+0x7a8>)
 8001ed6:	f7ff f9ce 	bl	8001276 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001eda:	4b31      	ldr	r3, [pc, #196]	@ (8001fa0 <HAL_ADC_ConfigChannel+0x7b4>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	099b      	lsrs	r3, r3, #6
 8001ee0:	4a30      	ldr	r2, [pc, #192]	@ (8001fa4 <HAL_ADC_ConfigChannel+0x7b8>)
 8001ee2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ee6:	099b      	lsrs	r3, r3, #6
 8001ee8:	1c5a      	adds	r2, r3, #1
 8001eea:	4613      	mov	r3, r2
 8001eec:	005b      	lsls	r3, r3, #1
 8001eee:	4413      	add	r3, r2
 8001ef0:	009b      	lsls	r3, r3, #2
 8001ef2:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8001ef4:	e002      	b.n	8001efc <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 8001ef6:	68bb      	ldr	r3, [r7, #8]
 8001ef8:	3b01      	subs	r3, #1
 8001efa:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8001efc:	68bb      	ldr	r3, [r7, #8]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d1f9      	bne.n	8001ef6 <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001f02:	e03a      	b.n	8001f7a <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a27      	ldr	r2, [pc, #156]	@ (8001fa8 <HAL_ADC_ConfigChannel+0x7bc>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d113      	bne.n	8001f36 <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001f0e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001f12:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d10d      	bne.n	8001f36 <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4a1f      	ldr	r2, [pc, #124]	@ (8001f9c <HAL_ADC_ConfigChannel+0x7b0>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d12a      	bne.n	8001f7a <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f24:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001f28:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	4819      	ldr	r0, [pc, #100]	@ (8001f94 <HAL_ADC_ConfigChannel+0x7a8>)
 8001f30:	f7ff f9a1 	bl	8001276 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001f34:	e021      	b.n	8001f7a <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a1c      	ldr	r2, [pc, #112]	@ (8001fac <HAL_ADC_ConfigChannel+0x7c0>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d11c      	bne.n	8001f7a <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001f40:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001f44:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d116      	bne.n	8001f7a <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a12      	ldr	r2, [pc, #72]	@ (8001f9c <HAL_ADC_ConfigChannel+0x7b0>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d111      	bne.n	8001f7a <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f56:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001f5a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001f5e:	4619      	mov	r1, r3
 8001f60:	480c      	ldr	r0, [pc, #48]	@ (8001f94 <HAL_ADC_ConfigChannel+0x7a8>)
 8001f62:	f7ff f988 	bl	8001276 <LL_ADC_SetCommonPathInternalCh>
 8001f66:	e008      	b.n	8001f7a <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f6c:	f043 0220 	orr.w	r2, r3, #32
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001f74:	2301      	movs	r3, #1
 8001f76:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8001f82:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	37d8      	adds	r7, #216	@ 0xd8
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	80080000 	.word	0x80080000
 8001f94:	50040300 	.word	0x50040300
 8001f98:	c7520000 	.word	0xc7520000
 8001f9c:	50040000 	.word	0x50040000
 8001fa0:	20000000 	.word	0x20000000
 8001fa4:	053e2d63 	.word	0x053e2d63
 8001fa8:	cb840000 	.word	0xcb840000
 8001fac:	80000001 	.word	0x80000001

08001fb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b085      	sub	sp, #20
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	f003 0307 	and.w	r3, r3, #7
 8001fbe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fc0:	4b0c      	ldr	r3, [pc, #48]	@ (8001ff4 <__NVIC_SetPriorityGrouping+0x44>)
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fc6:	68ba      	ldr	r2, [r7, #8]
 8001fc8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001fcc:	4013      	ands	r3, r2
 8001fce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fd8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001fdc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fe0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fe2:	4a04      	ldr	r2, [pc, #16]	@ (8001ff4 <__NVIC_SetPriorityGrouping+0x44>)
 8001fe4:	68bb      	ldr	r3, [r7, #8]
 8001fe6:	60d3      	str	r3, [r2, #12]
}
 8001fe8:	bf00      	nop
 8001fea:	3714      	adds	r7, #20
 8001fec:	46bd      	mov	sp, r7
 8001fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff2:	4770      	bx	lr
 8001ff4:	e000ed00 	.word	0xe000ed00

08001ff8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ffc:	4b04      	ldr	r3, [pc, #16]	@ (8002010 <__NVIC_GetPriorityGrouping+0x18>)
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	0a1b      	lsrs	r3, r3, #8
 8002002:	f003 0307 	and.w	r3, r3, #7
}
 8002006:	4618      	mov	r0, r3
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr
 8002010:	e000ed00 	.word	0xe000ed00

08002014 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002014:	b480      	push	{r7}
 8002016:	b083      	sub	sp, #12
 8002018:	af00      	add	r7, sp, #0
 800201a:	4603      	mov	r3, r0
 800201c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800201e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002022:	2b00      	cmp	r3, #0
 8002024:	db0b      	blt.n	800203e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002026:	79fb      	ldrb	r3, [r7, #7]
 8002028:	f003 021f 	and.w	r2, r3, #31
 800202c:	4907      	ldr	r1, [pc, #28]	@ (800204c <__NVIC_EnableIRQ+0x38>)
 800202e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002032:	095b      	lsrs	r3, r3, #5
 8002034:	2001      	movs	r0, #1
 8002036:	fa00 f202 	lsl.w	r2, r0, r2
 800203a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800203e:	bf00      	nop
 8002040:	370c      	adds	r7, #12
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr
 800204a:	bf00      	nop
 800204c:	e000e100 	.word	0xe000e100

08002050 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	4603      	mov	r3, r0
 8002058:	6039      	str	r1, [r7, #0]
 800205a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800205c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002060:	2b00      	cmp	r3, #0
 8002062:	db0a      	blt.n	800207a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	b2da      	uxtb	r2, r3
 8002068:	490c      	ldr	r1, [pc, #48]	@ (800209c <__NVIC_SetPriority+0x4c>)
 800206a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800206e:	0112      	lsls	r2, r2, #4
 8002070:	b2d2      	uxtb	r2, r2
 8002072:	440b      	add	r3, r1
 8002074:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002078:	e00a      	b.n	8002090 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	b2da      	uxtb	r2, r3
 800207e:	4908      	ldr	r1, [pc, #32]	@ (80020a0 <__NVIC_SetPriority+0x50>)
 8002080:	79fb      	ldrb	r3, [r7, #7]
 8002082:	f003 030f 	and.w	r3, r3, #15
 8002086:	3b04      	subs	r3, #4
 8002088:	0112      	lsls	r2, r2, #4
 800208a:	b2d2      	uxtb	r2, r2
 800208c:	440b      	add	r3, r1
 800208e:	761a      	strb	r2, [r3, #24]
}
 8002090:	bf00      	nop
 8002092:	370c      	adds	r7, #12
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr
 800209c:	e000e100 	.word	0xe000e100
 80020a0:	e000ed00 	.word	0xe000ed00

080020a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b089      	sub	sp, #36	@ 0x24
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	60f8      	str	r0, [r7, #12]
 80020ac:	60b9      	str	r1, [r7, #8]
 80020ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	f003 0307 	and.w	r3, r3, #7
 80020b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020b8:	69fb      	ldr	r3, [r7, #28]
 80020ba:	f1c3 0307 	rsb	r3, r3, #7
 80020be:	2b04      	cmp	r3, #4
 80020c0:	bf28      	it	cs
 80020c2:	2304      	movcs	r3, #4
 80020c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020c6:	69fb      	ldr	r3, [r7, #28]
 80020c8:	3304      	adds	r3, #4
 80020ca:	2b06      	cmp	r3, #6
 80020cc:	d902      	bls.n	80020d4 <NVIC_EncodePriority+0x30>
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	3b03      	subs	r3, #3
 80020d2:	e000      	b.n	80020d6 <NVIC_EncodePriority+0x32>
 80020d4:	2300      	movs	r3, #0
 80020d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020d8:	f04f 32ff 	mov.w	r2, #4294967295
 80020dc:	69bb      	ldr	r3, [r7, #24]
 80020de:	fa02 f303 	lsl.w	r3, r2, r3
 80020e2:	43da      	mvns	r2, r3
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	401a      	ands	r2, r3
 80020e8:	697b      	ldr	r3, [r7, #20]
 80020ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020ec:	f04f 31ff 	mov.w	r1, #4294967295
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	fa01 f303 	lsl.w	r3, r1, r3
 80020f6:	43d9      	mvns	r1, r3
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020fc:	4313      	orrs	r3, r2
         );
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3724      	adds	r7, #36	@ 0x24
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr

0800210a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800210a:	b580      	push	{r7, lr}
 800210c:	b082      	sub	sp, #8
 800210e:	af00      	add	r7, sp, #0
 8002110:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f7ff ff4c 	bl	8001fb0 <__NVIC_SetPriorityGrouping>
}
 8002118:	bf00      	nop
 800211a:	3708      	adds	r7, #8
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}

08002120 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b086      	sub	sp, #24
 8002124:	af00      	add	r7, sp, #0
 8002126:	4603      	mov	r3, r0
 8002128:	60b9      	str	r1, [r7, #8]
 800212a:	607a      	str	r2, [r7, #4]
 800212c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800212e:	2300      	movs	r3, #0
 8002130:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002132:	f7ff ff61 	bl	8001ff8 <__NVIC_GetPriorityGrouping>
 8002136:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002138:	687a      	ldr	r2, [r7, #4]
 800213a:	68b9      	ldr	r1, [r7, #8]
 800213c:	6978      	ldr	r0, [r7, #20]
 800213e:	f7ff ffb1 	bl	80020a4 <NVIC_EncodePriority>
 8002142:	4602      	mov	r2, r0
 8002144:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002148:	4611      	mov	r1, r2
 800214a:	4618      	mov	r0, r3
 800214c:	f7ff ff80 	bl	8002050 <__NVIC_SetPriority>
}
 8002150:	bf00      	nop
 8002152:	3718      	adds	r7, #24
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}

08002158 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b082      	sub	sp, #8
 800215c:	af00      	add	r7, sp, #0
 800215e:	4603      	mov	r3, r0
 8002160:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002162:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002166:	4618      	mov	r0, r3
 8002168:	f7ff ff54 	bl	8002014 <__NVIC_EnableIRQ>
}
 800216c:	bf00      	nop
 800216e:	3708      	adds	r7, #8
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}

08002174 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002174:	b480      	push	{r7}
 8002176:	b085      	sub	sp, #20
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d101      	bne.n	8002186 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	e098      	b.n	80022b8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	461a      	mov	r2, r3
 800218c:	4b4d      	ldr	r3, [pc, #308]	@ (80022c4 <HAL_DMA_Init+0x150>)
 800218e:	429a      	cmp	r2, r3
 8002190:	d80f      	bhi.n	80021b2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	461a      	mov	r2, r3
 8002198:	4b4b      	ldr	r3, [pc, #300]	@ (80022c8 <HAL_DMA_Init+0x154>)
 800219a:	4413      	add	r3, r2
 800219c:	4a4b      	ldr	r2, [pc, #300]	@ (80022cc <HAL_DMA_Init+0x158>)
 800219e:	fba2 2303 	umull	r2, r3, r2, r3
 80021a2:	091b      	lsrs	r3, r3, #4
 80021a4:	009a      	lsls	r2, r3, #2
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	4a48      	ldr	r2, [pc, #288]	@ (80022d0 <HAL_DMA_Init+0x15c>)
 80021ae:	641a      	str	r2, [r3, #64]	@ 0x40
 80021b0:	e00e      	b.n	80021d0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	461a      	mov	r2, r3
 80021b8:	4b46      	ldr	r3, [pc, #280]	@ (80022d4 <HAL_DMA_Init+0x160>)
 80021ba:	4413      	add	r3, r2
 80021bc:	4a43      	ldr	r2, [pc, #268]	@ (80022cc <HAL_DMA_Init+0x158>)
 80021be:	fba2 2303 	umull	r2, r3, r2, r3
 80021c2:	091b      	lsrs	r3, r3, #4
 80021c4:	009a      	lsls	r2, r3, #2
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	4a42      	ldr	r2, [pc, #264]	@ (80022d8 <HAL_DMA_Init+0x164>)
 80021ce:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2202      	movs	r2, #2
 80021d4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80021e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80021ea:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80021f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	691b      	ldr	r3, [r3, #16]
 80021fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002200:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	699b      	ldr	r3, [r3, #24]
 8002206:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800220c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6a1b      	ldr	r3, [r3, #32]
 8002212:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002214:	68fa      	ldr	r2, [r7, #12]
 8002216:	4313      	orrs	r3, r2
 8002218:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	68fa      	ldr	r2, [r7, #12]
 8002220:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800222a:	d039      	beq.n	80022a0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002230:	4a27      	ldr	r2, [pc, #156]	@ (80022d0 <HAL_DMA_Init+0x15c>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d11a      	bne.n	800226c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002236:	4b29      	ldr	r3, [pc, #164]	@ (80022dc <HAL_DMA_Init+0x168>)
 8002238:	681a      	ldr	r2, [r3, #0]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800223e:	f003 031c 	and.w	r3, r3, #28
 8002242:	210f      	movs	r1, #15
 8002244:	fa01 f303 	lsl.w	r3, r1, r3
 8002248:	43db      	mvns	r3, r3
 800224a:	4924      	ldr	r1, [pc, #144]	@ (80022dc <HAL_DMA_Init+0x168>)
 800224c:	4013      	ands	r3, r2
 800224e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002250:	4b22      	ldr	r3, [pc, #136]	@ (80022dc <HAL_DMA_Init+0x168>)
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6859      	ldr	r1, [r3, #4]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800225c:	f003 031c 	and.w	r3, r3, #28
 8002260:	fa01 f303 	lsl.w	r3, r1, r3
 8002264:	491d      	ldr	r1, [pc, #116]	@ (80022dc <HAL_DMA_Init+0x168>)
 8002266:	4313      	orrs	r3, r2
 8002268:	600b      	str	r3, [r1, #0]
 800226a:	e019      	b.n	80022a0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800226c:	4b1c      	ldr	r3, [pc, #112]	@ (80022e0 <HAL_DMA_Init+0x16c>)
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002274:	f003 031c 	and.w	r3, r3, #28
 8002278:	210f      	movs	r1, #15
 800227a:	fa01 f303 	lsl.w	r3, r1, r3
 800227e:	43db      	mvns	r3, r3
 8002280:	4917      	ldr	r1, [pc, #92]	@ (80022e0 <HAL_DMA_Init+0x16c>)
 8002282:	4013      	ands	r3, r2
 8002284:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002286:	4b16      	ldr	r3, [pc, #88]	@ (80022e0 <HAL_DMA_Init+0x16c>)
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6859      	ldr	r1, [r3, #4]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002292:	f003 031c 	and.w	r3, r3, #28
 8002296:	fa01 f303 	lsl.w	r3, r1, r3
 800229a:	4911      	ldr	r1, [pc, #68]	@ (80022e0 <HAL_DMA_Init+0x16c>)
 800229c:	4313      	orrs	r3, r2
 800229e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2200      	movs	r2, #0
 80022a4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2201      	movs	r2, #1
 80022aa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2200      	movs	r2, #0
 80022b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80022b6:	2300      	movs	r3, #0
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3714      	adds	r7, #20
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr
 80022c4:	40020407 	.word	0x40020407
 80022c8:	bffdfff8 	.word	0xbffdfff8
 80022cc:	cccccccd 	.word	0xcccccccd
 80022d0:	40020000 	.word	0x40020000
 80022d4:	bffdfbf8 	.word	0xbffdfbf8
 80022d8:	40020400 	.word	0x40020400
 80022dc:	400200a8 	.word	0x400200a8
 80022e0:	400204a8 	.word	0x400204a8

080022e4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b084      	sub	sp, #16
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002300:	f003 031c 	and.w	r3, r3, #28
 8002304:	2204      	movs	r2, #4
 8002306:	409a      	lsls	r2, r3
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	4013      	ands	r3, r2
 800230c:	2b00      	cmp	r3, #0
 800230e:	d026      	beq.n	800235e <HAL_DMA_IRQHandler+0x7a>
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	f003 0304 	and.w	r3, r3, #4
 8002316:	2b00      	cmp	r3, #0
 8002318:	d021      	beq.n	800235e <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 0320 	and.w	r3, r3, #32
 8002324:	2b00      	cmp	r3, #0
 8002326:	d107      	bne.n	8002338 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f022 0204 	bic.w	r2, r2, #4
 8002336:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800233c:	f003 021c 	and.w	r2, r3, #28
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002344:	2104      	movs	r1, #4
 8002346:	fa01 f202 	lsl.w	r2, r1, r2
 800234a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002350:	2b00      	cmp	r3, #0
 8002352:	d071      	beq.n	8002438 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002358:	6878      	ldr	r0, [r7, #4]
 800235a:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800235c:	e06c      	b.n	8002438 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002362:	f003 031c 	and.w	r3, r3, #28
 8002366:	2202      	movs	r2, #2
 8002368:	409a      	lsls	r2, r3
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	4013      	ands	r3, r2
 800236e:	2b00      	cmp	r3, #0
 8002370:	d02e      	beq.n	80023d0 <HAL_DMA_IRQHandler+0xec>
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	f003 0302 	and.w	r3, r3, #2
 8002378:	2b00      	cmp	r3, #0
 800237a:	d029      	beq.n	80023d0 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f003 0320 	and.w	r3, r3, #32
 8002386:	2b00      	cmp	r3, #0
 8002388:	d10b      	bne.n	80023a2 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f022 020a 	bic.w	r2, r2, #10
 8002398:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2201      	movs	r2, #1
 800239e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023a6:	f003 021c 	and.w	r2, r3, #28
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ae:	2102      	movs	r1, #2
 80023b0:	fa01 f202 	lsl.w	r2, r1, r2
 80023b4:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2200      	movs	r2, #0
 80023ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d038      	beq.n	8002438 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80023ce:	e033      	b.n	8002438 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023d4:	f003 031c 	and.w	r3, r3, #28
 80023d8:	2208      	movs	r2, #8
 80023da:	409a      	lsls	r2, r3
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	4013      	ands	r3, r2
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d02a      	beq.n	800243a <HAL_DMA_IRQHandler+0x156>
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	f003 0308 	and.w	r3, r3, #8
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d025      	beq.n	800243a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f022 020e 	bic.w	r2, r2, #14
 80023fc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002402:	f003 021c 	and.w	r2, r3, #28
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800240a:	2101      	movs	r1, #1
 800240c:	fa01 f202 	lsl.w	r2, r1, r2
 8002410:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2201      	movs	r2, #1
 8002416:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2201      	movs	r2, #1
 800241c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2200      	movs	r2, #0
 8002424:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800242c:	2b00      	cmp	r3, #0
 800242e:	d004      	beq.n	800243a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002434:	6878      	ldr	r0, [r7, #4]
 8002436:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002438:	bf00      	nop
 800243a:	bf00      	nop
}
 800243c:	3710      	adds	r7, #16
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
	...

08002444 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002444:	b480      	push	{r7}
 8002446:	b087      	sub	sp, #28
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
 800244c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800244e:	2300      	movs	r3, #0
 8002450:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002452:	e148      	b.n	80026e6 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	681a      	ldr	r2, [r3, #0]
 8002458:	2101      	movs	r1, #1
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	fa01 f303 	lsl.w	r3, r1, r3
 8002460:	4013      	ands	r3, r2
 8002462:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	2b00      	cmp	r3, #0
 8002468:	f000 813a 	beq.w	80026e0 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	f003 0303 	and.w	r3, r3, #3
 8002474:	2b01      	cmp	r3, #1
 8002476:	d005      	beq.n	8002484 <HAL_GPIO_Init+0x40>
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f003 0303 	and.w	r3, r3, #3
 8002480:	2b02      	cmp	r3, #2
 8002482:	d130      	bne.n	80024e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	005b      	lsls	r3, r3, #1
 800248e:	2203      	movs	r2, #3
 8002490:	fa02 f303 	lsl.w	r3, r2, r3
 8002494:	43db      	mvns	r3, r3
 8002496:	693a      	ldr	r2, [r7, #16]
 8002498:	4013      	ands	r3, r2
 800249a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	68da      	ldr	r2, [r3, #12]
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	fa02 f303 	lsl.w	r3, r2, r3
 80024a8:	693a      	ldr	r2, [r7, #16]
 80024aa:	4313      	orrs	r3, r2
 80024ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	693a      	ldr	r2, [r7, #16]
 80024b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80024ba:	2201      	movs	r2, #1
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	fa02 f303 	lsl.w	r3, r2, r3
 80024c2:	43db      	mvns	r3, r3
 80024c4:	693a      	ldr	r2, [r7, #16]
 80024c6:	4013      	ands	r3, r2
 80024c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	091b      	lsrs	r3, r3, #4
 80024d0:	f003 0201 	and.w	r2, r3, #1
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	fa02 f303 	lsl.w	r3, r2, r3
 80024da:	693a      	ldr	r2, [r7, #16]
 80024dc:	4313      	orrs	r3, r2
 80024de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	693a      	ldr	r2, [r7, #16]
 80024e4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f003 0303 	and.w	r3, r3, #3
 80024ee:	2b03      	cmp	r3, #3
 80024f0:	d017      	beq.n	8002522 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	68db      	ldr	r3, [r3, #12]
 80024f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	005b      	lsls	r3, r3, #1
 80024fc:	2203      	movs	r2, #3
 80024fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002502:	43db      	mvns	r3, r3
 8002504:	693a      	ldr	r2, [r7, #16]
 8002506:	4013      	ands	r3, r2
 8002508:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	689a      	ldr	r2, [r3, #8]
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	005b      	lsls	r3, r3, #1
 8002512:	fa02 f303 	lsl.w	r3, r2, r3
 8002516:	693a      	ldr	r2, [r7, #16]
 8002518:	4313      	orrs	r3, r2
 800251a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	693a      	ldr	r2, [r7, #16]
 8002520:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	f003 0303 	and.w	r3, r3, #3
 800252a:	2b02      	cmp	r3, #2
 800252c:	d123      	bne.n	8002576 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	08da      	lsrs	r2, r3, #3
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	3208      	adds	r2, #8
 8002536:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800253a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	f003 0307 	and.w	r3, r3, #7
 8002542:	009b      	lsls	r3, r3, #2
 8002544:	220f      	movs	r2, #15
 8002546:	fa02 f303 	lsl.w	r3, r2, r3
 800254a:	43db      	mvns	r3, r3
 800254c:	693a      	ldr	r2, [r7, #16]
 800254e:	4013      	ands	r3, r2
 8002550:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	691a      	ldr	r2, [r3, #16]
 8002556:	697b      	ldr	r3, [r7, #20]
 8002558:	f003 0307 	and.w	r3, r3, #7
 800255c:	009b      	lsls	r3, r3, #2
 800255e:	fa02 f303 	lsl.w	r3, r2, r3
 8002562:	693a      	ldr	r2, [r7, #16]
 8002564:	4313      	orrs	r3, r2
 8002566:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	08da      	lsrs	r2, r3, #3
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	3208      	adds	r2, #8
 8002570:	6939      	ldr	r1, [r7, #16]
 8002572:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	005b      	lsls	r3, r3, #1
 8002580:	2203      	movs	r2, #3
 8002582:	fa02 f303 	lsl.w	r3, r2, r3
 8002586:	43db      	mvns	r3, r3
 8002588:	693a      	ldr	r2, [r7, #16]
 800258a:	4013      	ands	r3, r2
 800258c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	f003 0203 	and.w	r2, r3, #3
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	005b      	lsls	r3, r3, #1
 800259a:	fa02 f303 	lsl.w	r3, r2, r3
 800259e:	693a      	ldr	r2, [r7, #16]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	693a      	ldr	r2, [r7, #16]
 80025a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	f000 8094 	beq.w	80026e0 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025b8:	4b52      	ldr	r3, [pc, #328]	@ (8002704 <HAL_GPIO_Init+0x2c0>)
 80025ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025bc:	4a51      	ldr	r2, [pc, #324]	@ (8002704 <HAL_GPIO_Init+0x2c0>)
 80025be:	f043 0301 	orr.w	r3, r3, #1
 80025c2:	6613      	str	r3, [r2, #96]	@ 0x60
 80025c4:	4b4f      	ldr	r3, [pc, #316]	@ (8002704 <HAL_GPIO_Init+0x2c0>)
 80025c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025c8:	f003 0301 	and.w	r3, r3, #1
 80025cc:	60bb      	str	r3, [r7, #8]
 80025ce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80025d0:	4a4d      	ldr	r2, [pc, #308]	@ (8002708 <HAL_GPIO_Init+0x2c4>)
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	089b      	lsrs	r3, r3, #2
 80025d6:	3302      	adds	r3, #2
 80025d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	f003 0303 	and.w	r3, r3, #3
 80025e4:	009b      	lsls	r3, r3, #2
 80025e6:	220f      	movs	r2, #15
 80025e8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ec:	43db      	mvns	r3, r3
 80025ee:	693a      	ldr	r2, [r7, #16]
 80025f0:	4013      	ands	r3, r2
 80025f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80025fa:	d00d      	beq.n	8002618 <HAL_GPIO_Init+0x1d4>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	4a43      	ldr	r2, [pc, #268]	@ (800270c <HAL_GPIO_Init+0x2c8>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d007      	beq.n	8002614 <HAL_GPIO_Init+0x1d0>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	4a42      	ldr	r2, [pc, #264]	@ (8002710 <HAL_GPIO_Init+0x2cc>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d101      	bne.n	8002610 <HAL_GPIO_Init+0x1cc>
 800260c:	2302      	movs	r3, #2
 800260e:	e004      	b.n	800261a <HAL_GPIO_Init+0x1d6>
 8002610:	2307      	movs	r3, #7
 8002612:	e002      	b.n	800261a <HAL_GPIO_Init+0x1d6>
 8002614:	2301      	movs	r3, #1
 8002616:	e000      	b.n	800261a <HAL_GPIO_Init+0x1d6>
 8002618:	2300      	movs	r3, #0
 800261a:	697a      	ldr	r2, [r7, #20]
 800261c:	f002 0203 	and.w	r2, r2, #3
 8002620:	0092      	lsls	r2, r2, #2
 8002622:	4093      	lsls	r3, r2
 8002624:	693a      	ldr	r2, [r7, #16]
 8002626:	4313      	orrs	r3, r2
 8002628:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800262a:	4937      	ldr	r1, [pc, #220]	@ (8002708 <HAL_GPIO_Init+0x2c4>)
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	089b      	lsrs	r3, r3, #2
 8002630:	3302      	adds	r3, #2
 8002632:	693a      	ldr	r2, [r7, #16]
 8002634:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002638:	4b36      	ldr	r3, [pc, #216]	@ (8002714 <HAL_GPIO_Init+0x2d0>)
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	43db      	mvns	r3, r3
 8002642:	693a      	ldr	r2, [r7, #16]
 8002644:	4013      	ands	r3, r2
 8002646:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002650:	2b00      	cmp	r3, #0
 8002652:	d003      	beq.n	800265c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8002654:	693a      	ldr	r2, [r7, #16]
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	4313      	orrs	r3, r2
 800265a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800265c:	4a2d      	ldr	r2, [pc, #180]	@ (8002714 <HAL_GPIO_Init+0x2d0>)
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002662:	4b2c      	ldr	r3, [pc, #176]	@ (8002714 <HAL_GPIO_Init+0x2d0>)
 8002664:	68db      	ldr	r3, [r3, #12]
 8002666:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	43db      	mvns	r3, r3
 800266c:	693a      	ldr	r2, [r7, #16]
 800266e:	4013      	ands	r3, r2
 8002670:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800267a:	2b00      	cmp	r3, #0
 800267c:	d003      	beq.n	8002686 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800267e:	693a      	ldr	r2, [r7, #16]
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	4313      	orrs	r3, r2
 8002684:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002686:	4a23      	ldr	r2, [pc, #140]	@ (8002714 <HAL_GPIO_Init+0x2d0>)
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800268c:	4b21      	ldr	r3, [pc, #132]	@ (8002714 <HAL_GPIO_Init+0x2d0>)
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	43db      	mvns	r3, r3
 8002696:	693a      	ldr	r2, [r7, #16]
 8002698:	4013      	ands	r3, r2
 800269a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d003      	beq.n	80026b0 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80026a8:	693a      	ldr	r2, [r7, #16]
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	4313      	orrs	r3, r2
 80026ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80026b0:	4a18      	ldr	r2, [pc, #96]	@ (8002714 <HAL_GPIO_Init+0x2d0>)
 80026b2:	693b      	ldr	r3, [r7, #16]
 80026b4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80026b6:	4b17      	ldr	r3, [pc, #92]	@ (8002714 <HAL_GPIO_Init+0x2d0>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	43db      	mvns	r3, r3
 80026c0:	693a      	ldr	r2, [r7, #16]
 80026c2:	4013      	ands	r3, r2
 80026c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d003      	beq.n	80026da <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 80026d2:	693a      	ldr	r2, [r7, #16]
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80026da:	4a0e      	ldr	r2, [pc, #56]	@ (8002714 <HAL_GPIO_Init+0x2d0>)
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	3301      	adds	r3, #1
 80026e4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	697b      	ldr	r3, [r7, #20]
 80026ec:	fa22 f303 	lsr.w	r3, r2, r3
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	f47f aeaf 	bne.w	8002454 <HAL_GPIO_Init+0x10>
  }
}
 80026f6:	bf00      	nop
 80026f8:	bf00      	nop
 80026fa:	371c      	adds	r7, #28
 80026fc:	46bd      	mov	sp, r7
 80026fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002702:	4770      	bx	lr
 8002704:	40021000 	.word	0x40021000
 8002708:	40010000 	.word	0x40010000
 800270c:	48000400 	.word	0x48000400
 8002710:	48000800 	.word	0x48000800
 8002714:	40010400 	.word	0x40010400

08002718 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002718:	b480      	push	{r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	460b      	mov	r3, r1
 8002722:	807b      	strh	r3, [r7, #2]
 8002724:	4613      	mov	r3, r2
 8002726:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002728:	787b      	ldrb	r3, [r7, #1]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d003      	beq.n	8002736 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800272e:	887a      	ldrh	r2, [r7, #2]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002734:	e002      	b.n	800273c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002736:	887a      	ldrh	r2, [r7, #2]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800273c:	bf00      	nop
 800273e:	370c      	adds	r7, #12
 8002740:	46bd      	mov	sp, r7
 8002742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002746:	4770      	bx	lr

08002748 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d101      	bne.n	800275a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	e08d      	b.n	8002876 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002760:	b2db      	uxtb	r3, r3
 8002762:	2b00      	cmp	r3, #0
 8002764:	d106      	bne.n	8002774 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2200      	movs	r2, #0
 800276a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800276e:	6878      	ldr	r0, [r7, #4]
 8002770:	f7fe fa9c 	bl	8000cac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2224      	movs	r2, #36	@ 0x24
 8002778:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f022 0201 	bic.w	r2, r2, #1
 800278a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	685a      	ldr	r2, [r3, #4]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002798:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	689a      	ldr	r2, [r3, #8]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80027a8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	68db      	ldr	r3, [r3, #12]
 80027ae:	2b01      	cmp	r3, #1
 80027b0:	d107      	bne.n	80027c2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	689a      	ldr	r2, [r3, #8]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80027be:	609a      	str	r2, [r3, #8]
 80027c0:	e006      	b.n	80027d0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	689a      	ldr	r2, [r3, #8]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80027ce:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	68db      	ldr	r3, [r3, #12]
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d108      	bne.n	80027ea <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	685a      	ldr	r2, [r3, #4]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80027e6:	605a      	str	r2, [r3, #4]
 80027e8:	e007      	b.n	80027fa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	685a      	ldr	r2, [r3, #4]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80027f8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	687a      	ldr	r2, [r7, #4]
 8002802:	6812      	ldr	r2, [r2, #0]
 8002804:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002808:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800280c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	68da      	ldr	r2, [r3, #12]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800281c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	691a      	ldr	r2, [r3, #16]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	695b      	ldr	r3, [r3, #20]
 8002826:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	699b      	ldr	r3, [r3, #24]
 800282e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	430a      	orrs	r2, r1
 8002836:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	69d9      	ldr	r1, [r3, #28]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6a1a      	ldr	r2, [r3, #32]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	430a      	orrs	r2, r1
 8002846:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f042 0201 	orr.w	r2, r2, #1
 8002856:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2200      	movs	r2, #0
 800285c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2220      	movs	r2, #32
 8002862:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2200      	movs	r2, #0
 800286a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2200      	movs	r2, #0
 8002870:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002874:	2300      	movs	r3, #0
}
 8002876:	4618      	mov	r0, r3
 8002878:	3708      	adds	r7, #8
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}

0800287e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800287e:	b480      	push	{r7}
 8002880:	b083      	sub	sp, #12
 8002882:	af00      	add	r7, sp, #0
 8002884:	6078      	str	r0, [r7, #4]
 8002886:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800288e:	b2db      	uxtb	r3, r3
 8002890:	2b20      	cmp	r3, #32
 8002892:	d138      	bne.n	8002906 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800289a:	2b01      	cmp	r3, #1
 800289c:	d101      	bne.n	80028a2 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800289e:	2302      	movs	r3, #2
 80028a0:	e032      	b.n	8002908 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2201      	movs	r2, #1
 80028a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2224      	movs	r2, #36	@ 0x24
 80028ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f022 0201 	bic.w	r2, r2, #1
 80028c0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80028d0:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	6819      	ldr	r1, [r3, #0]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	683a      	ldr	r2, [r7, #0]
 80028de:	430a      	orrs	r2, r1
 80028e0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f042 0201 	orr.w	r2, r2, #1
 80028f0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2220      	movs	r2, #32
 80028f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2200      	movs	r2, #0
 80028fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002902:	2300      	movs	r3, #0
 8002904:	e000      	b.n	8002908 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002906:	2302      	movs	r3, #2
  }
}
 8002908:	4618      	mov	r0, r3
 800290a:	370c      	adds	r7, #12
 800290c:	46bd      	mov	sp, r7
 800290e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002912:	4770      	bx	lr

08002914 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002914:	b480      	push	{r7}
 8002916:	b085      	sub	sp, #20
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
 800291c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002924:	b2db      	uxtb	r3, r3
 8002926:	2b20      	cmp	r3, #32
 8002928:	d139      	bne.n	800299e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002930:	2b01      	cmp	r3, #1
 8002932:	d101      	bne.n	8002938 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002934:	2302      	movs	r3, #2
 8002936:	e033      	b.n	80029a0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2201      	movs	r2, #1
 800293c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2224      	movs	r2, #36	@ 0x24
 8002944:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f022 0201 	bic.w	r2, r2, #1
 8002956:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002966:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	021b      	lsls	r3, r3, #8
 800296c:	68fa      	ldr	r2, [r7, #12]
 800296e:	4313      	orrs	r3, r2
 8002970:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	68fa      	ldr	r2, [r7, #12]
 8002978:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f042 0201 	orr.w	r2, r2, #1
 8002988:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2220      	movs	r2, #32
 800298e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2200      	movs	r2, #0
 8002996:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800299a:	2300      	movs	r3, #0
 800299c:	e000      	b.n	80029a0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800299e:	2302      	movs	r3, #2
  }
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	3714      	adds	r7, #20
 80029a4:	46bd      	mov	sp, r7
 80029a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029aa:	4770      	bx	lr

080029ac <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C4 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C4 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b085      	sub	sp, #20
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029b4:	4b0b      	ldr	r3, [pc, #44]	@ (80029e4 <HAL_I2CEx_EnableFastModePlus+0x38>)
 80029b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029b8:	4a0a      	ldr	r2, [pc, #40]	@ (80029e4 <HAL_I2CEx_EnableFastModePlus+0x38>)
 80029ba:	f043 0301 	orr.w	r3, r3, #1
 80029be:	6613      	str	r3, [r2, #96]	@ 0x60
 80029c0:	4b08      	ldr	r3, [pc, #32]	@ (80029e4 <HAL_I2CEx_EnableFastModePlus+0x38>)
 80029c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029c4:	f003 0301 	and.w	r3, r3, #1
 80029c8:	60fb      	str	r3, [r7, #12]
 80029ca:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 80029cc:	4b06      	ldr	r3, [pc, #24]	@ (80029e8 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 80029ce:	685a      	ldr	r2, [r3, #4]
 80029d0:	4905      	ldr	r1, [pc, #20]	@ (80029e8 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	4313      	orrs	r3, r2
 80029d6:	604b      	str	r3, [r1, #4]
}
 80029d8:	bf00      	nop
 80029da:	3714      	adds	r7, #20
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr
 80029e4:	40021000 	.word	0x40021000
 80029e8:	40010000 	.word	0x40010000

080029ec <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b084      	sub	sp, #16
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d101      	bne.n	80029fe <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e0ef      	b.n	8002bde <HAL_PCD_Init+0x1f2>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8002a04:	b2db      	uxtb	r3, r3
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d106      	bne.n	8002a18 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	f00a fd7c 	bl	800d510 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2203      	movs	r2, #3
 8002a1c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2200      	movs	r2, #0
 8002a24:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f003 ff3c 	bl	80068a8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6818      	ldr	r0, [r3, #0]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	3304      	adds	r3, #4
 8002a38:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a3a:	f003 ff10 	bl	800685e <USB_CoreInit>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d005      	beq.n	8002a50 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2202      	movs	r2, #2
 8002a48:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	e0c6      	b.n	8002bde <HAL_PCD_Init+0x1f2>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	2100      	movs	r1, #0
 8002a56:	4618      	mov	r0, r3
 8002a58:	f003 ff41 	bl	80068de <USB_SetCurrentMode>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d005      	beq.n	8002a6e <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2202      	movs	r2, #2
 8002a66:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e0b7      	b.n	8002bde <HAL_PCD_Init+0x1f2>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a6e:	2300      	movs	r3, #0
 8002a70:	73fb      	strb	r3, [r7, #15]
 8002a72:	e03e      	b.n	8002af2 <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002a74:	7bfa      	ldrb	r2, [r7, #15]
 8002a76:	6879      	ldr	r1, [r7, #4]
 8002a78:	4613      	mov	r3, r2
 8002a7a:	009b      	lsls	r3, r3, #2
 8002a7c:	4413      	add	r3, r2
 8002a7e:	00db      	lsls	r3, r3, #3
 8002a80:	440b      	add	r3, r1
 8002a82:	3311      	adds	r3, #17
 8002a84:	2201      	movs	r2, #1
 8002a86:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002a88:	7bfa      	ldrb	r2, [r7, #15]
 8002a8a:	6879      	ldr	r1, [r7, #4]
 8002a8c:	4613      	mov	r3, r2
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	4413      	add	r3, r2
 8002a92:	00db      	lsls	r3, r3, #3
 8002a94:	440b      	add	r3, r1
 8002a96:	3310      	adds	r3, #16
 8002a98:	7bfa      	ldrb	r2, [r7, #15]
 8002a9a:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002a9c:	7bfa      	ldrb	r2, [r7, #15]
 8002a9e:	6879      	ldr	r1, [r7, #4]
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	009b      	lsls	r3, r3, #2
 8002aa4:	4413      	add	r3, r2
 8002aa6:	00db      	lsls	r3, r3, #3
 8002aa8:	440b      	add	r3, r1
 8002aaa:	3313      	adds	r3, #19
 8002aac:	2200      	movs	r2, #0
 8002aae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002ab0:	7bfa      	ldrb	r2, [r7, #15]
 8002ab2:	6879      	ldr	r1, [r7, #4]
 8002ab4:	4613      	mov	r3, r2
 8002ab6:	009b      	lsls	r3, r3, #2
 8002ab8:	4413      	add	r3, r2
 8002aba:	00db      	lsls	r3, r3, #3
 8002abc:	440b      	add	r3, r1
 8002abe:	3320      	adds	r3, #32
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002ac4:	7bfa      	ldrb	r2, [r7, #15]
 8002ac6:	6879      	ldr	r1, [r7, #4]
 8002ac8:	4613      	mov	r3, r2
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	4413      	add	r3, r2
 8002ace:	00db      	lsls	r3, r3, #3
 8002ad0:	440b      	add	r3, r1
 8002ad2:	3324      	adds	r3, #36	@ 0x24
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002ad8:	7bfb      	ldrb	r3, [r7, #15]
 8002ada:	6879      	ldr	r1, [r7, #4]
 8002adc:	1c5a      	adds	r2, r3, #1
 8002ade:	4613      	mov	r3, r2
 8002ae0:	009b      	lsls	r3, r3, #2
 8002ae2:	4413      	add	r3, r2
 8002ae4:	00db      	lsls	r3, r3, #3
 8002ae6:	440b      	add	r3, r1
 8002ae8:	2200      	movs	r2, #0
 8002aea:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002aec:	7bfb      	ldrb	r3, [r7, #15]
 8002aee:	3301      	adds	r3, #1
 8002af0:	73fb      	strb	r3, [r7, #15]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	791b      	ldrb	r3, [r3, #4]
 8002af6:	7bfa      	ldrb	r2, [r7, #15]
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d3bb      	bcc.n	8002a74 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002afc:	2300      	movs	r3, #0
 8002afe:	73fb      	strb	r3, [r7, #15]
 8002b00:	e044      	b.n	8002b8c <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002b02:	7bfa      	ldrb	r2, [r7, #15]
 8002b04:	6879      	ldr	r1, [r7, #4]
 8002b06:	4613      	mov	r3, r2
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	4413      	add	r3, r2
 8002b0c:	00db      	lsls	r3, r3, #3
 8002b0e:	440b      	add	r3, r1
 8002b10:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8002b14:	2200      	movs	r2, #0
 8002b16:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002b18:	7bfa      	ldrb	r2, [r7, #15]
 8002b1a:	6879      	ldr	r1, [r7, #4]
 8002b1c:	4613      	mov	r3, r2
 8002b1e:	009b      	lsls	r3, r3, #2
 8002b20:	4413      	add	r3, r2
 8002b22:	00db      	lsls	r3, r3, #3
 8002b24:	440b      	add	r3, r1
 8002b26:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002b2a:	7bfa      	ldrb	r2, [r7, #15]
 8002b2c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002b2e:	7bfa      	ldrb	r2, [r7, #15]
 8002b30:	6879      	ldr	r1, [r7, #4]
 8002b32:	4613      	mov	r3, r2
 8002b34:	009b      	lsls	r3, r3, #2
 8002b36:	4413      	add	r3, r2
 8002b38:	00db      	lsls	r3, r3, #3
 8002b3a:	440b      	add	r3, r1
 8002b3c:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8002b40:	2200      	movs	r2, #0
 8002b42:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002b44:	7bfa      	ldrb	r2, [r7, #15]
 8002b46:	6879      	ldr	r1, [r7, #4]
 8002b48:	4613      	mov	r3, r2
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	4413      	add	r3, r2
 8002b4e:	00db      	lsls	r3, r3, #3
 8002b50:	440b      	add	r3, r1
 8002b52:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8002b56:	2200      	movs	r2, #0
 8002b58:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002b5a:	7bfa      	ldrb	r2, [r7, #15]
 8002b5c:	6879      	ldr	r1, [r7, #4]
 8002b5e:	4613      	mov	r3, r2
 8002b60:	009b      	lsls	r3, r3, #2
 8002b62:	4413      	add	r3, r2
 8002b64:	00db      	lsls	r3, r3, #3
 8002b66:	440b      	add	r3, r1
 8002b68:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002b70:	7bfa      	ldrb	r2, [r7, #15]
 8002b72:	6879      	ldr	r1, [r7, #4]
 8002b74:	4613      	mov	r3, r2
 8002b76:	009b      	lsls	r3, r3, #2
 8002b78:	4413      	add	r3, r2
 8002b7a:	00db      	lsls	r3, r3, #3
 8002b7c:	440b      	add	r3, r1
 8002b7e:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002b82:	2200      	movs	r2, #0
 8002b84:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b86:	7bfb      	ldrb	r3, [r7, #15]
 8002b88:	3301      	adds	r3, #1
 8002b8a:	73fb      	strb	r3, [r7, #15]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	791b      	ldrb	r3, [r3, #4]
 8002b90:	7bfa      	ldrb	r2, [r7, #15]
 8002b92:	429a      	cmp	r2, r3
 8002b94:	d3b5      	bcc.n	8002b02 <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6818      	ldr	r0, [r3, #0]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	3304      	adds	r3, #4
 8002b9e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002ba0:	f003 feaa 	bl	80068f8 <USB_DevInit>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d005      	beq.n	8002bb6 <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2202      	movs	r2, #2
 8002bae:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e013      	b.n	8002bde <HAL_PCD_Init+0x1f2>
  }

  hpcd->USB_Address = 0U;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	7adb      	ldrb	r3, [r3, #11]
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	d102      	bne.n	8002bd2 <HAL_PCD_Init+0x1e6>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002bcc:	6878      	ldr	r0, [r7, #4]
 8002bce:	f001 fc4e 	bl	800446e <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f005 fc6d 	bl	80084b6 <USB_DevDisconnect>

  return HAL_OK;
 8002bdc:	2300      	movs	r3, #0
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3710      	adds	r7, #16
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}

08002be6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002be6:	b580      	push	{r7, lr}
 8002be8:	b082      	sub	sp, #8
 8002bea:	af00      	add	r7, sp, #0
 8002bec:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002bf4:	2b01      	cmp	r3, #1
 8002bf6:	d101      	bne.n	8002bfc <HAL_PCD_Start+0x16>
 8002bf8:	2302      	movs	r3, #2
 8002bfa:	e012      	b.n	8002c22 <HAL_PCD_Start+0x3c>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2201      	movs	r2, #1
 8002c00:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f003 fe36 	bl	800687a <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4618      	mov	r0, r3
 8002c14:	f005 fc38 	bl	8008488 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002c20:	2300      	movs	r3, #0
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3708      	adds	r7, #8
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}

08002c2a <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002c2a:	b580      	push	{r7, lr}
 8002c2c:	b084      	sub	sp, #16
 8002c2e:	af00      	add	r7, sp, #0
 8002c30:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4618      	mov	r0, r3
 8002c38:	f005 fc52 	bl	80084e0 <USB_ReadInterrupts>
 8002c3c:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d003      	beq.n	8002c50 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002c48:	6878      	ldr	r0, [r7, #4]
 8002c4a:	f000 fb41 	bl	80032d0 <PCD_EP_ISR_Handler>

    return;
 8002c4e:	e110      	b.n	8002e72 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d013      	beq.n	8002c82 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002c62:	b29a      	uxth	r2, r3
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c6c:	b292      	uxth	r2, r2
 8002c6e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f00a fcdd 	bl	800d632 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002c78:	2100      	movs	r1, #0
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f000 f8fc 	bl	8002e78 <HAL_PCD_SetAddress>

    return;
 8002c80:	e0f7      	b.n	8002e72 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d00c      	beq.n	8002ca6 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002c94:	b29a      	uxth	r2, r3
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002c9e:	b292      	uxth	r2, r2
 8002ca0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002ca4:	e0e5      	b.n	8002e72 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d00c      	beq.n	8002cca <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002cb8:	b29a      	uxth	r2, r3
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002cc2:	b292      	uxth	r2, r2
 8002cc4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002cc8:	e0d3      	b.n	8002e72 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d034      	beq.n	8002d3e <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002cdc:	b29a      	uxth	r2, r3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f022 0204 	bic.w	r2, r2, #4
 8002ce6:	b292      	uxth	r2, r2
 8002ce8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002cf4:	b29a      	uxth	r2, r3
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f022 0208 	bic.w	r2, r2, #8
 8002cfe:	b292      	uxth	r2, r2
 8002d00:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d107      	bne.n	8002d1e <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2200      	movs	r2, #0
 8002d12:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002d16:	2100      	movs	r1, #0
 8002d18:	6878      	ldr	r0, [r7, #4]
 8002d1a:	f00a ff65 	bl	800dbe8 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002d1e:	6878      	ldr	r0, [r7, #4]
 8002d20:	f00a fcc0 	bl	800d6a4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002d2c:	b29a      	uxth	r2, r3
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002d36:	b292      	uxth	r2, r2
 8002d38:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002d3c:	e099      	b.n	8002e72 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d027      	beq.n	8002d98 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002d50:	b29a      	uxth	r2, r3
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f042 0208 	orr.w	r2, r2, #8
 8002d5a:	b292      	uxth	r2, r2
 8002d5c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002d68:	b29a      	uxth	r2, r3
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d72:	b292      	uxth	r2, r2
 8002d74:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002d80:	b29a      	uxth	r2, r3
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f042 0204 	orr.w	r2, r2, #4
 8002d8a:	b292      	uxth	r2, r2
 8002d8c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002d90:	6878      	ldr	r0, [r7, #4]
 8002d92:	f00a fc6d 	bl	800d670 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002d96:	e06c      	b.n	8002e72 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d040      	beq.n	8002e24 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002daa:	b29a      	uxth	r2, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002db4:	b292      	uxth	r2, r2
 8002db6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d12b      	bne.n	8002e1c <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002dcc:	b29a      	uxth	r2, r3
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f042 0204 	orr.w	r2, r2, #4
 8002dd6:	b292      	uxth	r2, r2
 8002dd8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002de4:	b29a      	uxth	r2, r3
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f042 0208 	orr.w	r2, r2, #8
 8002dee:	b292      	uxth	r2, r2
 8002df0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2201      	movs	r2, #1
 8002df8:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8002e04:	b29b      	uxth	r3, r3
 8002e06:	089b      	lsrs	r3, r3, #2
 8002e08:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002e12:	2101      	movs	r1, #1
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	f00a fee7 	bl	800dbe8 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8002e1a:	e02a      	b.n	8002e72 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	f00a fc27 	bl	800d670 <HAL_PCD_SuspendCallback>
    return;
 8002e22:	e026      	b.n	8002e72 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d00f      	beq.n	8002e4e <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002e36:	b29a      	uxth	r2, r3
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002e40:	b292      	uxth	r2, r2
 8002e42:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002e46:	6878      	ldr	r0, [r7, #4]
 8002e48:	f00a fbe5 	bl	800d616 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002e4c:	e011      	b.n	8002e72 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d00c      	beq.n	8002e72 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002e60:	b29a      	uxth	r2, r3
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e6a:	b292      	uxth	r2, r2
 8002e6c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002e70:	bf00      	nop
  }
}
 8002e72:	3710      	adds	r7, #16
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}

08002e78 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b082      	sub	sp, #8
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
 8002e80:	460b      	mov	r3, r1
 8002e82:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	d101      	bne.n	8002e92 <HAL_PCD_SetAddress+0x1a>
 8002e8e:	2302      	movs	r3, #2
 8002e90:	e012      	b.n	8002eb8 <HAL_PCD_SetAddress+0x40>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2201      	movs	r2, #1
 8002e96:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	78fa      	ldrb	r2, [r7, #3]
 8002e9e:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	78fa      	ldrb	r2, [r7, #3]
 8002ea6:	4611      	mov	r1, r2
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f005 fad9 	bl	8008460 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002eb6:	2300      	movs	r3, #0
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	3708      	adds	r7, #8
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}

08002ec0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
 8002ec8:	4608      	mov	r0, r1
 8002eca:	4611      	mov	r1, r2
 8002ecc:	461a      	mov	r2, r3
 8002ece:	4603      	mov	r3, r0
 8002ed0:	70fb      	strb	r3, [r7, #3]
 8002ed2:	460b      	mov	r3, r1
 8002ed4:	803b      	strh	r3, [r7, #0]
 8002ed6:	4613      	mov	r3, r2
 8002ed8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002eda:	2300      	movs	r3, #0
 8002edc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002ede:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	da0e      	bge.n	8002f04 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002ee6:	78fb      	ldrb	r3, [r7, #3]
 8002ee8:	f003 0207 	and.w	r2, r3, #7
 8002eec:	4613      	mov	r3, r2
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	4413      	add	r3, r2
 8002ef2:	00db      	lsls	r3, r3, #3
 8002ef4:	3310      	adds	r3, #16
 8002ef6:	687a      	ldr	r2, [r7, #4]
 8002ef8:	4413      	add	r3, r2
 8002efa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2201      	movs	r2, #1
 8002f00:	705a      	strb	r2, [r3, #1]
 8002f02:	e00e      	b.n	8002f22 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002f04:	78fb      	ldrb	r3, [r7, #3]
 8002f06:	f003 0207 	and.w	r2, r3, #7
 8002f0a:	4613      	mov	r3, r2
 8002f0c:	009b      	lsls	r3, r3, #2
 8002f0e:	4413      	add	r3, r2
 8002f10:	00db      	lsls	r3, r3, #3
 8002f12:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002f16:	687a      	ldr	r2, [r7, #4]
 8002f18:	4413      	add	r3, r2
 8002f1a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002f22:	78fb      	ldrb	r3, [r7, #3]
 8002f24:	f003 0307 	and.w	r3, r3, #7
 8002f28:	b2da      	uxtb	r2, r3
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002f2e:	883b      	ldrh	r3, [r7, #0]
 8002f30:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	78ba      	ldrb	r2, [r7, #2]
 8002f3c:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002f3e:	78bb      	ldrb	r3, [r7, #2]
 8002f40:	2b02      	cmp	r3, #2
 8002f42:	d102      	bne.n	8002f4a <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	2200      	movs	r2, #0
 8002f48:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	d101      	bne.n	8002f58 <HAL_PCD_EP_Open+0x98>
 8002f54:	2302      	movs	r3, #2
 8002f56:	e00e      	b.n	8002f76 <HAL_PCD_EP_Open+0xb6>
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	68f9      	ldr	r1, [r7, #12]
 8002f66:	4618      	mov	r0, r3
 8002f68:	f003 fcfc 	bl	8006964 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8002f74:	7afb      	ldrb	r3, [r7, #11]
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3710      	adds	r7, #16
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}

08002f7e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002f7e:	b580      	push	{r7, lr}
 8002f80:	b084      	sub	sp, #16
 8002f82:	af00      	add	r7, sp, #0
 8002f84:	6078      	str	r0, [r7, #4]
 8002f86:	460b      	mov	r3, r1
 8002f88:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002f8a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	da0e      	bge.n	8002fb0 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f92:	78fb      	ldrb	r3, [r7, #3]
 8002f94:	f003 0207 	and.w	r2, r3, #7
 8002f98:	4613      	mov	r3, r2
 8002f9a:	009b      	lsls	r3, r3, #2
 8002f9c:	4413      	add	r3, r2
 8002f9e:	00db      	lsls	r3, r3, #3
 8002fa0:	3310      	adds	r3, #16
 8002fa2:	687a      	ldr	r2, [r7, #4]
 8002fa4:	4413      	add	r3, r2
 8002fa6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2201      	movs	r2, #1
 8002fac:	705a      	strb	r2, [r3, #1]
 8002fae:	e00e      	b.n	8002fce <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002fb0:	78fb      	ldrb	r3, [r7, #3]
 8002fb2:	f003 0207 	and.w	r2, r3, #7
 8002fb6:	4613      	mov	r3, r2
 8002fb8:	009b      	lsls	r3, r3, #2
 8002fba:	4413      	add	r3, r2
 8002fbc:	00db      	lsls	r3, r3, #3
 8002fbe:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002fc2:	687a      	ldr	r2, [r7, #4]
 8002fc4:	4413      	add	r3, r2
 8002fc6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002fce:	78fb      	ldrb	r3, [r7, #3]
 8002fd0:	f003 0307 	and.w	r3, r3, #7
 8002fd4:	b2da      	uxtb	r2, r3
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002fe0:	2b01      	cmp	r3, #1
 8002fe2:	d101      	bne.n	8002fe8 <HAL_PCD_EP_Close+0x6a>
 8002fe4:	2302      	movs	r3, #2
 8002fe6:	e00e      	b.n	8003006 <HAL_PCD_EP_Close+0x88>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2201      	movs	r2, #1
 8002fec:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	68f9      	ldr	r1, [r7, #12]
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f004 f99c 	bl	8007334 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2200      	movs	r2, #0
 8003000:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8003004:	2300      	movs	r3, #0
}
 8003006:	4618      	mov	r0, r3
 8003008:	3710      	adds	r7, #16
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}

0800300e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800300e:	b580      	push	{r7, lr}
 8003010:	b086      	sub	sp, #24
 8003012:	af00      	add	r7, sp, #0
 8003014:	60f8      	str	r0, [r7, #12]
 8003016:	607a      	str	r2, [r7, #4]
 8003018:	603b      	str	r3, [r7, #0]
 800301a:	460b      	mov	r3, r1
 800301c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800301e:	7afb      	ldrb	r3, [r7, #11]
 8003020:	f003 0207 	and.w	r2, r3, #7
 8003024:	4613      	mov	r3, r2
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	4413      	add	r3, r2
 800302a:	00db      	lsls	r3, r3, #3
 800302c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003030:	68fa      	ldr	r2, [r7, #12]
 8003032:	4413      	add	r3, r2
 8003034:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	687a      	ldr	r2, [r7, #4]
 800303a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	683a      	ldr	r2, [r7, #0]
 8003040:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	2200      	movs	r2, #0
 8003046:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	2200      	movs	r2, #0
 800304c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800304e:	7afb      	ldrb	r3, [r7, #11]
 8003050:	f003 0307 	and.w	r3, r3, #7
 8003054:	b2da      	uxtb	r2, r3
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	6979      	ldr	r1, [r7, #20]
 8003060:	4618      	mov	r0, r3
 8003062:	f004 fb54 	bl	800770e <USB_EPStartXfer>

  return HAL_OK;
 8003066:	2300      	movs	r3, #0
}
 8003068:	4618      	mov	r0, r3
 800306a:	3718      	adds	r7, #24
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}

08003070 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
 8003078:	460b      	mov	r3, r1
 800307a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800307c:	78fb      	ldrb	r3, [r7, #3]
 800307e:	f003 0207 	and.w	r2, r3, #7
 8003082:	6879      	ldr	r1, [r7, #4]
 8003084:	4613      	mov	r3, r2
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	4413      	add	r3, r2
 800308a:	00db      	lsls	r3, r3, #3
 800308c:	440b      	add	r3, r1
 800308e:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8003092:	681b      	ldr	r3, [r3, #0]
}
 8003094:	4618      	mov	r0, r3
 8003096:	370c      	adds	r7, #12
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr

080030a0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b086      	sub	sp, #24
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	60f8      	str	r0, [r7, #12]
 80030a8:	607a      	str	r2, [r7, #4]
 80030aa:	603b      	str	r3, [r7, #0]
 80030ac:	460b      	mov	r3, r1
 80030ae:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80030b0:	7afb      	ldrb	r3, [r7, #11]
 80030b2:	f003 0207 	and.w	r2, r3, #7
 80030b6:	4613      	mov	r3, r2
 80030b8:	009b      	lsls	r3, r3, #2
 80030ba:	4413      	add	r3, r2
 80030bc:	00db      	lsls	r3, r3, #3
 80030be:	3310      	adds	r3, #16
 80030c0:	68fa      	ldr	r2, [r7, #12]
 80030c2:	4413      	add	r3, r2
 80030c4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	687a      	ldr	r2, [r7, #4]
 80030ca:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	683a      	ldr	r2, [r7, #0]
 80030d0:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	2201      	movs	r2, #1
 80030d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 80030da:	697b      	ldr	r3, [r7, #20]
 80030dc:	683a      	ldr	r2, [r7, #0]
 80030de:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	2200      	movs	r2, #0
 80030e4:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	2201      	movs	r2, #1
 80030ea:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80030ec:	7afb      	ldrb	r3, [r7, #11]
 80030ee:	f003 0307 	and.w	r3, r3, #7
 80030f2:	b2da      	uxtb	r2, r3
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	6979      	ldr	r1, [r7, #20]
 80030fe:	4618      	mov	r0, r3
 8003100:	f004 fb05 	bl	800770e <USB_EPStartXfer>

  return HAL_OK;
 8003104:	2300      	movs	r3, #0
}
 8003106:	4618      	mov	r0, r3
 8003108:	3718      	adds	r7, #24
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}

0800310e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800310e:	b580      	push	{r7, lr}
 8003110:	b084      	sub	sp, #16
 8003112:	af00      	add	r7, sp, #0
 8003114:	6078      	str	r0, [r7, #4]
 8003116:	460b      	mov	r3, r1
 8003118:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800311a:	78fb      	ldrb	r3, [r7, #3]
 800311c:	f003 0307 	and.w	r3, r3, #7
 8003120:	687a      	ldr	r2, [r7, #4]
 8003122:	7912      	ldrb	r2, [r2, #4]
 8003124:	4293      	cmp	r3, r2
 8003126:	d901      	bls.n	800312c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	e04c      	b.n	80031c6 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800312c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003130:	2b00      	cmp	r3, #0
 8003132:	da0e      	bge.n	8003152 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003134:	78fb      	ldrb	r3, [r7, #3]
 8003136:	f003 0207 	and.w	r2, r3, #7
 800313a:	4613      	mov	r3, r2
 800313c:	009b      	lsls	r3, r3, #2
 800313e:	4413      	add	r3, r2
 8003140:	00db      	lsls	r3, r3, #3
 8003142:	3310      	adds	r3, #16
 8003144:	687a      	ldr	r2, [r7, #4]
 8003146:	4413      	add	r3, r2
 8003148:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	2201      	movs	r2, #1
 800314e:	705a      	strb	r2, [r3, #1]
 8003150:	e00c      	b.n	800316c <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003152:	78fa      	ldrb	r2, [r7, #3]
 8003154:	4613      	mov	r3, r2
 8003156:	009b      	lsls	r3, r3, #2
 8003158:	4413      	add	r3, r2
 800315a:	00db      	lsls	r3, r3, #3
 800315c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003160:	687a      	ldr	r2, [r7, #4]
 8003162:	4413      	add	r3, r2
 8003164:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	2200      	movs	r2, #0
 800316a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2201      	movs	r2, #1
 8003170:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003172:	78fb      	ldrb	r3, [r7, #3]
 8003174:	f003 0307 	and.w	r3, r3, #7
 8003178:	b2da      	uxtb	r2, r3
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003184:	2b01      	cmp	r3, #1
 8003186:	d101      	bne.n	800318c <HAL_PCD_EP_SetStall+0x7e>
 8003188:	2302      	movs	r3, #2
 800318a:	e01c      	b.n	80031c6 <HAL_PCD_EP_SetStall+0xb8>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2201      	movs	r2, #1
 8003190:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	68f9      	ldr	r1, [r7, #12]
 800319a:	4618      	mov	r0, r3
 800319c:	f005 f866 	bl	800826c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80031a0:	78fb      	ldrb	r3, [r7, #3]
 80031a2:	f003 0307 	and.w	r3, r3, #7
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d108      	bne.n	80031bc <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 80031b4:	4619      	mov	r1, r3
 80031b6:	4610      	mov	r0, r2
 80031b8:	f005 f9a2 	bl	8008500 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2200      	movs	r2, #0
 80031c0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80031c4:	2300      	movs	r3, #0
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	3710      	adds	r7, #16
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}

080031ce <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80031ce:	b580      	push	{r7, lr}
 80031d0:	b084      	sub	sp, #16
 80031d2:	af00      	add	r7, sp, #0
 80031d4:	6078      	str	r0, [r7, #4]
 80031d6:	460b      	mov	r3, r1
 80031d8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80031da:	78fb      	ldrb	r3, [r7, #3]
 80031dc:	f003 030f 	and.w	r3, r3, #15
 80031e0:	687a      	ldr	r2, [r7, #4]
 80031e2:	7912      	ldrb	r2, [r2, #4]
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d901      	bls.n	80031ec <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	e040      	b.n	800326e <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80031ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	da0e      	bge.n	8003212 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80031f4:	78fb      	ldrb	r3, [r7, #3]
 80031f6:	f003 0207 	and.w	r2, r3, #7
 80031fa:	4613      	mov	r3, r2
 80031fc:	009b      	lsls	r3, r3, #2
 80031fe:	4413      	add	r3, r2
 8003200:	00db      	lsls	r3, r3, #3
 8003202:	3310      	adds	r3, #16
 8003204:	687a      	ldr	r2, [r7, #4]
 8003206:	4413      	add	r3, r2
 8003208:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2201      	movs	r2, #1
 800320e:	705a      	strb	r2, [r3, #1]
 8003210:	e00e      	b.n	8003230 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003212:	78fb      	ldrb	r3, [r7, #3]
 8003214:	f003 0207 	and.w	r2, r3, #7
 8003218:	4613      	mov	r3, r2
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	4413      	add	r3, r2
 800321e:	00db      	lsls	r3, r3, #3
 8003220:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003224:	687a      	ldr	r2, [r7, #4]
 8003226:	4413      	add	r3, r2
 8003228:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2200      	movs	r2, #0
 800322e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2200      	movs	r2, #0
 8003234:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003236:	78fb      	ldrb	r3, [r7, #3]
 8003238:	f003 0307 	and.w	r3, r3, #7
 800323c:	b2da      	uxtb	r2, r3
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003248:	2b01      	cmp	r3, #1
 800324a:	d101      	bne.n	8003250 <HAL_PCD_EP_ClrStall+0x82>
 800324c:	2302      	movs	r3, #2
 800324e:	e00e      	b.n	800326e <HAL_PCD_EP_ClrStall+0xa0>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2201      	movs	r2, #1
 8003254:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	68f9      	ldr	r1, [r7, #12]
 800325e:	4618      	mov	r0, r3
 8003260:	f005 f855 	bl	800830e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2200      	movs	r2, #0
 8003268:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800326c:	2300      	movs	r3, #0
}
 800326e:	4618      	mov	r0, r3
 8003270:	3710      	adds	r7, #16
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}

08003276 <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003276:	b580      	push	{r7, lr}
 8003278:	b082      	sub	sp, #8
 800327a:	af00      	add	r7, sp, #0
 800327c:	6078      	str	r0, [r7, #4]
 800327e:	460b      	mov	r3, r1
 8003280:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003288:	2b01      	cmp	r3, #1
 800328a:	d101      	bne.n	8003290 <HAL_PCD_EP_Flush+0x1a>
 800328c:	2302      	movs	r3, #2
 800328e:	e01b      	b.n	80032c8 <HAL_PCD_EP_Flush+0x52>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2201      	movs	r2, #1
 8003294:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  if ((ep_addr & 0x80U) == 0x80U)
 8003298:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800329c:	2b00      	cmp	r3, #0
 800329e:	da09      	bge.n	80032b4 <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681a      	ldr	r2, [r3, #0]
 80032a4:	78fb      	ldrb	r3, [r7, #3]
 80032a6:	f003 0307 	and.w	r3, r3, #7
 80032aa:	4619      	mov	r1, r3
 80032ac:	4610      	mov	r0, r2
 80032ae:	f003 fb41 	bl	8006934 <USB_FlushTxFifo>
 80032b2:	e004      	b.n	80032be <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4618      	mov	r0, r3
 80032ba:	f003 fb47 	bl	800694c <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2200      	movs	r2, #0
 80032c2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80032c6:	2300      	movs	r3, #0
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3708      	adds	r7, #8
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}

080032d0 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b092      	sub	sp, #72	@ 0x48
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80032d8:	e333      	b.n	8003942 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80032e2:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80032e4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	f003 030f 	and.w	r3, r3, #15
 80032ec:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 80032f0:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	f040 8108 	bne.w	800350a <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80032fa:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80032fc:	f003 0310 	and.w	r3, r3, #16
 8003300:	2b00      	cmp	r3, #0
 8003302:	d14c      	bne.n	800339e <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	881b      	ldrh	r3, [r3, #0]
 800330a:	b29b      	uxth	r3, r3
 800330c:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003310:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003314:	813b      	strh	r3, [r7, #8]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	893b      	ldrh	r3, [r7, #8]
 800331c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003320:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003324:	b29b      	uxth	r3, r3
 8003326:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	3310      	adds	r3, #16
 800332c:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003336:	b29b      	uxth	r3, r3
 8003338:	461a      	mov	r2, r3
 800333a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800333c:	781b      	ldrb	r3, [r3, #0]
 800333e:	00db      	lsls	r3, r3, #3
 8003340:	4413      	add	r3, r2
 8003342:	687a      	ldr	r2, [r7, #4]
 8003344:	6812      	ldr	r2, [r2, #0]
 8003346:	4413      	add	r3, r2
 8003348:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800334c:	881b      	ldrh	r3, [r3, #0]
 800334e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003352:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003354:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003356:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003358:	695a      	ldr	r2, [r3, #20]
 800335a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800335c:	69db      	ldr	r3, [r3, #28]
 800335e:	441a      	add	r2, r3
 8003360:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003362:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003364:	2100      	movs	r1, #0
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	f00a f93b 	bl	800d5e2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	7b5b      	ldrb	r3, [r3, #13]
 8003370:	b2db      	uxtb	r3, r3
 8003372:	2b00      	cmp	r3, #0
 8003374:	f000 82e5 	beq.w	8003942 <PCD_EP_ISR_Handler+0x672>
 8003378:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800337a:	699b      	ldr	r3, [r3, #24]
 800337c:	2b00      	cmp	r3, #0
 800337e:	f040 82e0 	bne.w	8003942 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	7b5b      	ldrb	r3, [r3, #13]
 8003386:	b2db      	uxtb	r3, r3
 8003388:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800338c:	b2da      	uxtb	r2, r3
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2200      	movs	r2, #0
 800339a:	735a      	strb	r2, [r3, #13]
 800339c:	e2d1      	b.n	8003942 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80033a4:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	881b      	ldrh	r3, [r3, #0]
 80033ac:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80033ae:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80033b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d032      	beq.n	800341e <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80033c0:	b29b      	uxth	r3, r3
 80033c2:	461a      	mov	r2, r3
 80033c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033c6:	781b      	ldrb	r3, [r3, #0]
 80033c8:	00db      	lsls	r3, r3, #3
 80033ca:	4413      	add	r3, r2
 80033cc:	687a      	ldr	r2, [r7, #4]
 80033ce:	6812      	ldr	r2, [r2, #0]
 80033d0:	4413      	add	r3, r2
 80033d2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80033d6:	881b      	ldrh	r3, [r3, #0]
 80033d8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80033dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033de:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6818      	ldr	r0, [r3, #0]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 80033ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033ec:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80033ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033f0:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80033f2:	b29b      	uxth	r3, r3
 80033f4:	f005 f8d3 	bl	800859e <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	881b      	ldrh	r3, [r3, #0]
 80033fe:	b29a      	uxth	r2, r3
 8003400:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003404:	4013      	ands	r3, r2
 8003406:	817b      	strh	r3, [r7, #10]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	897a      	ldrh	r2, [r7, #10]
 800340e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003412:	b292      	uxth	r2, r2
 8003414:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003416:	6878      	ldr	r0, [r7, #4]
 8003418:	f00a f8b6 	bl	800d588 <HAL_PCD_SetupStageCallback>
 800341c:	e291      	b.n	8003942 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800341e:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8003422:	2b00      	cmp	r3, #0
 8003424:	f280 828d 	bge.w	8003942 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	881b      	ldrh	r3, [r3, #0]
 800342e:	b29a      	uxth	r2, r3
 8003430:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003434:	4013      	ands	r3, r2
 8003436:	81fb      	strh	r3, [r7, #14]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	89fa      	ldrh	r2, [r7, #14]
 800343e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003442:	b292      	uxth	r2, r2
 8003444:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800344e:	b29b      	uxth	r3, r3
 8003450:	461a      	mov	r2, r3
 8003452:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003454:	781b      	ldrb	r3, [r3, #0]
 8003456:	00db      	lsls	r3, r3, #3
 8003458:	4413      	add	r3, r2
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	6812      	ldr	r2, [r2, #0]
 800345e:	4413      	add	r3, r2
 8003460:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003464:	881b      	ldrh	r3, [r3, #0]
 8003466:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800346a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800346c:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800346e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003470:	69db      	ldr	r3, [r3, #28]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d019      	beq.n	80034aa <PCD_EP_ISR_Handler+0x1da>
 8003476:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003478:	695b      	ldr	r3, [r3, #20]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d015      	beq.n	80034aa <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6818      	ldr	r0, [r3, #0]
 8003482:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003484:	6959      	ldr	r1, [r3, #20]
 8003486:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003488:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800348a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800348c:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800348e:	b29b      	uxth	r3, r3
 8003490:	f005 f885 	bl	800859e <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003494:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003496:	695a      	ldr	r2, [r3, #20]
 8003498:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800349a:	69db      	ldr	r3, [r3, #28]
 800349c:	441a      	add	r2, r3
 800349e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034a0:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80034a2:	2100      	movs	r1, #0
 80034a4:	6878      	ldr	r0, [r7, #4]
 80034a6:	f00a f881 	bl	800d5ac <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	881b      	ldrh	r3, [r3, #0]
 80034b0:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80034b2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80034b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	f040 8242 	bne.w	8003942 <PCD_EP_ISR_Handler+0x672>
 80034be:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80034c0:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80034c4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80034c8:	f000 823b 	beq.w	8003942 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	881b      	ldrh	r3, [r3, #0]
 80034d2:	b29b      	uxth	r3, r3
 80034d4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80034d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034dc:	81bb      	strh	r3, [r7, #12]
 80034de:	89bb      	ldrh	r3, [r7, #12]
 80034e0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80034e4:	81bb      	strh	r3, [r7, #12]
 80034e6:	89bb      	ldrh	r3, [r7, #12]
 80034e8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80034ec:	81bb      	strh	r3, [r7, #12]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681a      	ldr	r2, [r3, #0]
 80034f2:	89bb      	ldrh	r3, [r7, #12]
 80034f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80034f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80034fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003500:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003504:	b29b      	uxth	r3, r3
 8003506:	8013      	strh	r3, [r2, #0]
 8003508:	e21b      	b.n	8003942 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	461a      	mov	r2, r3
 8003510:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	4413      	add	r3, r2
 8003518:	881b      	ldrh	r3, [r3, #0]
 800351a:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800351c:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8003520:	2b00      	cmp	r3, #0
 8003522:	f280 80f1 	bge.w	8003708 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	461a      	mov	r2, r3
 800352c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003530:	009b      	lsls	r3, r3, #2
 8003532:	4413      	add	r3, r2
 8003534:	881b      	ldrh	r3, [r3, #0]
 8003536:	b29a      	uxth	r2, r3
 8003538:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800353c:	4013      	ands	r3, r2
 800353e:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	461a      	mov	r2, r3
 8003546:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800354a:	009b      	lsls	r3, r3, #2
 800354c:	4413      	add	r3, r2
 800354e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003550:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003554:	b292      	uxth	r2, r2
 8003556:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8003558:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800355c:	4613      	mov	r3, r2
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	4413      	add	r3, r2
 8003562:	00db      	lsls	r3, r3, #3
 8003564:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003568:	687a      	ldr	r2, [r7, #4]
 800356a:	4413      	add	r3, r2
 800356c:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800356e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003570:	7b1b      	ldrb	r3, [r3, #12]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d123      	bne.n	80035be <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800357e:	b29b      	uxth	r3, r3
 8003580:	461a      	mov	r2, r3
 8003582:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003584:	781b      	ldrb	r3, [r3, #0]
 8003586:	00db      	lsls	r3, r3, #3
 8003588:	4413      	add	r3, r2
 800358a:	687a      	ldr	r2, [r7, #4]
 800358c:	6812      	ldr	r2, [r2, #0]
 800358e:	4413      	add	r3, r2
 8003590:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003594:	881b      	ldrh	r3, [r3, #0]
 8003596:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800359a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800359e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	f000 808b 	beq.w	80036be <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6818      	ldr	r0, [r3, #0]
 80035ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035ae:	6959      	ldr	r1, [r3, #20]
 80035b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035b2:	88da      	ldrh	r2, [r3, #6]
 80035b4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80035b8:	f004 fff1 	bl	800859e <USB_ReadPMA>
 80035bc:	e07f      	b.n	80036be <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80035be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035c0:	78db      	ldrb	r3, [r3, #3]
 80035c2:	2b02      	cmp	r3, #2
 80035c4:	d109      	bne.n	80035da <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80035c6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80035c8:	461a      	mov	r2, r3
 80035ca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80035cc:	6878      	ldr	r0, [r7, #4]
 80035ce:	f000 f9c6 	bl	800395e <HAL_PCD_EP_DB_Receive>
 80035d2:	4603      	mov	r3, r0
 80035d4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80035d8:	e071      	b.n	80036be <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	461a      	mov	r2, r3
 80035e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035e2:	781b      	ldrb	r3, [r3, #0]
 80035e4:	009b      	lsls	r3, r3, #2
 80035e6:	4413      	add	r3, r2
 80035e8:	881b      	ldrh	r3, [r3, #0]
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80035f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80035f4:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	461a      	mov	r2, r3
 80035fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035fe:	781b      	ldrb	r3, [r3, #0]
 8003600:	009b      	lsls	r3, r3, #2
 8003602:	441a      	add	r2, r3
 8003604:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8003606:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800360a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800360e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003612:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003616:	b29b      	uxth	r3, r3
 8003618:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	461a      	mov	r2, r3
 8003620:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	009b      	lsls	r3, r3, #2
 8003626:	4413      	add	r3, r2
 8003628:	881b      	ldrh	r3, [r3, #0]
 800362a:	b29b      	uxth	r3, r3
 800362c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003630:	2b00      	cmp	r3, #0
 8003632:	d022      	beq.n	800367a <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800363c:	b29b      	uxth	r3, r3
 800363e:	461a      	mov	r2, r3
 8003640:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003642:	781b      	ldrb	r3, [r3, #0]
 8003644:	00db      	lsls	r3, r3, #3
 8003646:	4413      	add	r3, r2
 8003648:	687a      	ldr	r2, [r7, #4]
 800364a:	6812      	ldr	r2, [r2, #0]
 800364c:	4413      	add	r3, r2
 800364e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003652:	881b      	ldrh	r3, [r3, #0]
 8003654:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003658:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800365c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003660:	2b00      	cmp	r3, #0
 8003662:	d02c      	beq.n	80036be <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6818      	ldr	r0, [r3, #0]
 8003668:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800366a:	6959      	ldr	r1, [r3, #20]
 800366c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800366e:	891a      	ldrh	r2, [r3, #8]
 8003670:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003674:	f004 ff93 	bl	800859e <USB_ReadPMA>
 8003678:	e021      	b.n	80036be <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003682:	b29b      	uxth	r3, r3
 8003684:	461a      	mov	r2, r3
 8003686:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003688:	781b      	ldrb	r3, [r3, #0]
 800368a:	00db      	lsls	r3, r3, #3
 800368c:	4413      	add	r3, r2
 800368e:	687a      	ldr	r2, [r7, #4]
 8003690:	6812      	ldr	r2, [r2, #0]
 8003692:	4413      	add	r3, r2
 8003694:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003698:	881b      	ldrh	r3, [r3, #0]
 800369a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800369e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80036a2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d009      	beq.n	80036be <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6818      	ldr	r0, [r3, #0]
 80036ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036b0:	6959      	ldr	r1, [r3, #20]
 80036b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036b4:	895a      	ldrh	r2, [r3, #10]
 80036b6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80036ba:	f004 ff70 	bl	800859e <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80036be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036c0:	69da      	ldr	r2, [r3, #28]
 80036c2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80036c6:	441a      	add	r2, r3
 80036c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036ca:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80036cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036ce:	695a      	ldr	r2, [r3, #20]
 80036d0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80036d4:	441a      	add	r2, r3
 80036d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036d8:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80036da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036dc:	699b      	ldr	r3, [r3, #24]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d005      	beq.n	80036ee <PCD_EP_ISR_Handler+0x41e>
 80036e2:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80036e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036e8:	691b      	ldr	r3, [r3, #16]
 80036ea:	429a      	cmp	r2, r3
 80036ec:	d206      	bcs.n	80036fc <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80036ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036f0:	781b      	ldrb	r3, [r3, #0]
 80036f2:	4619      	mov	r1, r3
 80036f4:	6878      	ldr	r0, [r7, #4]
 80036f6:	f009 ff59 	bl	800d5ac <HAL_PCD_DataOutStageCallback>
 80036fa:	e005      	b.n	8003708 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003702:	4618      	mov	r0, r3
 8003704:	f004 f803 	bl	800770e <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8003708:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800370a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800370e:	2b00      	cmp	r3, #0
 8003710:	f000 8117 	beq.w	8003942 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8003714:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8003718:	4613      	mov	r3, r2
 800371a:	009b      	lsls	r3, r3, #2
 800371c:	4413      	add	r3, r2
 800371e:	00db      	lsls	r3, r3, #3
 8003720:	3310      	adds	r3, #16
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	4413      	add	r3, r2
 8003726:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	461a      	mov	r2, r3
 800372e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	4413      	add	r3, r2
 8003736:	881b      	ldrh	r3, [r3, #0]
 8003738:	b29b      	uxth	r3, r3
 800373a:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800373e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003742:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	461a      	mov	r2, r3
 800374a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800374e:	009b      	lsls	r3, r3, #2
 8003750:	441a      	add	r2, r3
 8003752:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003754:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003758:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800375c:	b29b      	uxth	r3, r3
 800375e:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8003760:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003762:	78db      	ldrb	r3, [r3, #3]
 8003764:	2b01      	cmp	r3, #1
 8003766:	f040 80a1 	bne.w	80038ac <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800376a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800376c:	2200      	movs	r2, #0
 800376e:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8003770:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003772:	7b1b      	ldrb	r3, [r3, #12]
 8003774:	2b00      	cmp	r3, #0
 8003776:	f000 8092 	beq.w	800389e <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800377a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800377c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003780:	2b00      	cmp	r3, #0
 8003782:	d046      	beq.n	8003812 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003784:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003786:	785b      	ldrb	r3, [r3, #1]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d126      	bne.n	80037da <PCD_EP_ISR_Handler+0x50a>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	617b      	str	r3, [r7, #20]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800379a:	b29b      	uxth	r3, r3
 800379c:	461a      	mov	r2, r3
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	4413      	add	r3, r2
 80037a2:	617b      	str	r3, [r7, #20]
 80037a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037a6:	781b      	ldrb	r3, [r3, #0]
 80037a8:	00da      	lsls	r2, r3, #3
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	4413      	add	r3, r2
 80037ae:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80037b2:	613b      	str	r3, [r7, #16]
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	881b      	ldrh	r3, [r3, #0]
 80037b8:	b29b      	uxth	r3, r3
 80037ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80037be:	b29a      	uxth	r2, r3
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	801a      	strh	r2, [r3, #0]
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	881b      	ldrh	r3, [r3, #0]
 80037c8:	b29b      	uxth	r3, r3
 80037ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80037ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80037d2:	b29a      	uxth	r2, r3
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	801a      	strh	r2, [r3, #0]
 80037d8:	e061      	b.n	800389e <PCD_EP_ISR_Handler+0x5ce>
 80037da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037dc:	785b      	ldrb	r3, [r3, #1]
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d15d      	bne.n	800389e <PCD_EP_ISR_Handler+0x5ce>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	61fb      	str	r3, [r7, #28]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80037f0:	b29b      	uxth	r3, r3
 80037f2:	461a      	mov	r2, r3
 80037f4:	69fb      	ldr	r3, [r7, #28]
 80037f6:	4413      	add	r3, r2
 80037f8:	61fb      	str	r3, [r7, #28]
 80037fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037fc:	781b      	ldrb	r3, [r3, #0]
 80037fe:	00da      	lsls	r2, r3, #3
 8003800:	69fb      	ldr	r3, [r7, #28]
 8003802:	4413      	add	r3, r2
 8003804:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003808:	61bb      	str	r3, [r7, #24]
 800380a:	69bb      	ldr	r3, [r7, #24]
 800380c:	2200      	movs	r2, #0
 800380e:	801a      	strh	r2, [r3, #0]
 8003810:	e045      	b.n	800389e <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003818:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800381a:	785b      	ldrb	r3, [r3, #1]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d126      	bne.n	800386e <PCD_EP_ISR_Handler+0x59e>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	627b      	str	r3, [r7, #36]	@ 0x24
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800382e:	b29b      	uxth	r3, r3
 8003830:	461a      	mov	r2, r3
 8003832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003834:	4413      	add	r3, r2
 8003836:	627b      	str	r3, [r7, #36]	@ 0x24
 8003838:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800383a:	781b      	ldrb	r3, [r3, #0]
 800383c:	00da      	lsls	r2, r3, #3
 800383e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003840:	4413      	add	r3, r2
 8003842:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003846:	623b      	str	r3, [r7, #32]
 8003848:	6a3b      	ldr	r3, [r7, #32]
 800384a:	881b      	ldrh	r3, [r3, #0]
 800384c:	b29b      	uxth	r3, r3
 800384e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003852:	b29a      	uxth	r2, r3
 8003854:	6a3b      	ldr	r3, [r7, #32]
 8003856:	801a      	strh	r2, [r3, #0]
 8003858:	6a3b      	ldr	r3, [r7, #32]
 800385a:	881b      	ldrh	r3, [r3, #0]
 800385c:	b29b      	uxth	r3, r3
 800385e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003862:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003866:	b29a      	uxth	r2, r3
 8003868:	6a3b      	ldr	r3, [r7, #32]
 800386a:	801a      	strh	r2, [r3, #0]
 800386c:	e017      	b.n	800389e <PCD_EP_ISR_Handler+0x5ce>
 800386e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003870:	785b      	ldrb	r3, [r3, #1]
 8003872:	2b01      	cmp	r3, #1
 8003874:	d113      	bne.n	800389e <PCD_EP_ISR_Handler+0x5ce>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800387e:	b29b      	uxth	r3, r3
 8003880:	461a      	mov	r2, r3
 8003882:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003884:	4413      	add	r3, r2
 8003886:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003888:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800388a:	781b      	ldrb	r3, [r3, #0]
 800388c:	00da      	lsls	r2, r3, #3
 800388e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003890:	4413      	add	r3, r2
 8003892:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003896:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003898:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800389a:	2200      	movs	r2, #0
 800389c:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800389e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038a0:	781b      	ldrb	r3, [r3, #0]
 80038a2:	4619      	mov	r1, r3
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	f009 fe9c 	bl	800d5e2 <HAL_PCD_DataInStageCallback>
 80038aa:	e04a      	b.n	8003942 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80038ac:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80038ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d13f      	bne.n	8003936 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80038be:	b29b      	uxth	r3, r3
 80038c0:	461a      	mov	r2, r3
 80038c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038c4:	781b      	ldrb	r3, [r3, #0]
 80038c6:	00db      	lsls	r3, r3, #3
 80038c8:	4413      	add	r3, r2
 80038ca:	687a      	ldr	r2, [r7, #4]
 80038cc:	6812      	ldr	r2, [r2, #0]
 80038ce:	4413      	add	r3, r2
 80038d0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80038d4:	881b      	ldrh	r3, [r3, #0]
 80038d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80038da:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 80038dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038de:	699a      	ldr	r2, [r3, #24]
 80038e0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80038e2:	429a      	cmp	r2, r3
 80038e4:	d906      	bls.n	80038f4 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 80038e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038e8:	699a      	ldr	r2, [r3, #24]
 80038ea:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80038ec:	1ad2      	subs	r2, r2, r3
 80038ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038f0:	619a      	str	r2, [r3, #24]
 80038f2:	e002      	b.n	80038fa <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 80038f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038f6:	2200      	movs	r2, #0
 80038f8:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80038fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038fc:	699b      	ldr	r3, [r3, #24]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d106      	bne.n	8003910 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003902:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003904:	781b      	ldrb	r3, [r3, #0]
 8003906:	4619      	mov	r1, r3
 8003908:	6878      	ldr	r0, [r7, #4]
 800390a:	f009 fe6a 	bl	800d5e2 <HAL_PCD_DataInStageCallback>
 800390e:	e018      	b.n	8003942 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8003910:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003912:	695a      	ldr	r2, [r3, #20]
 8003914:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003916:	441a      	add	r2, r3
 8003918:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800391a:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800391c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800391e:	69da      	ldr	r2, [r3, #28]
 8003920:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003922:	441a      	add	r2, r3
 8003924:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003926:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800392e:	4618      	mov	r0, r3
 8003930:	f003 feed 	bl	800770e <USB_EPStartXfer>
 8003934:	e005      	b.n	8003942 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003936:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003938:	461a      	mov	r2, r3
 800393a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800393c:	6878      	ldr	r0, [r7, #4]
 800393e:	f000 f917 	bl	8003b70 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800394a:	b29b      	uxth	r3, r3
 800394c:	b21b      	sxth	r3, r3
 800394e:	2b00      	cmp	r3, #0
 8003950:	f6ff acc3 	blt.w	80032da <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8003954:	2300      	movs	r3, #0
}
 8003956:	4618      	mov	r0, r3
 8003958:	3748      	adds	r7, #72	@ 0x48
 800395a:	46bd      	mov	sp, r7
 800395c:	bd80      	pop	{r7, pc}

0800395e <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800395e:	b580      	push	{r7, lr}
 8003960:	b088      	sub	sp, #32
 8003962:	af00      	add	r7, sp, #0
 8003964:	60f8      	str	r0, [r7, #12]
 8003966:	60b9      	str	r1, [r7, #8]
 8003968:	4613      	mov	r3, r2
 800396a:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800396c:	88fb      	ldrh	r3, [r7, #6]
 800396e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d07c      	beq.n	8003a70 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800397e:	b29b      	uxth	r3, r3
 8003980:	461a      	mov	r2, r3
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	781b      	ldrb	r3, [r3, #0]
 8003986:	00db      	lsls	r3, r3, #3
 8003988:	4413      	add	r3, r2
 800398a:	68fa      	ldr	r2, [r7, #12]
 800398c:	6812      	ldr	r2, [r2, #0]
 800398e:	4413      	add	r3, r2
 8003990:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003994:	881b      	ldrh	r3, [r3, #0]
 8003996:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800399a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	699a      	ldr	r2, [r3, #24]
 80039a0:	8b7b      	ldrh	r3, [r7, #26]
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d306      	bcc.n	80039b4 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	699a      	ldr	r2, [r3, #24]
 80039aa:	8b7b      	ldrh	r3, [r7, #26]
 80039ac:	1ad2      	subs	r2, r2, r3
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	619a      	str	r2, [r3, #24]
 80039b2:	e002      	b.n	80039ba <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	2200      	movs	r2, #0
 80039b8:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	699b      	ldr	r3, [r3, #24]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d123      	bne.n	8003a0a <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	461a      	mov	r2, r3
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	781b      	ldrb	r3, [r3, #0]
 80039cc:	009b      	lsls	r3, r3, #2
 80039ce:	4413      	add	r3, r2
 80039d0:	881b      	ldrh	r3, [r3, #0]
 80039d2:	b29b      	uxth	r3, r3
 80039d4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80039d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80039dc:	833b      	strh	r3, [r7, #24]
 80039de:	8b3b      	ldrh	r3, [r7, #24]
 80039e0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80039e4:	833b      	strh	r3, [r7, #24]
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	461a      	mov	r2, r3
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	781b      	ldrb	r3, [r3, #0]
 80039f0:	009b      	lsls	r3, r3, #2
 80039f2:	441a      	add	r2, r3
 80039f4:	8b3b      	ldrh	r3, [r7, #24]
 80039f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80039fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80039fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a06:	b29b      	uxth	r3, r3
 8003a08:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003a0a:	88fb      	ldrh	r3, [r7, #6]
 8003a0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d01f      	beq.n	8003a54 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	461a      	mov	r2, r3
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	781b      	ldrb	r3, [r3, #0]
 8003a1e:	009b      	lsls	r3, r3, #2
 8003a20:	4413      	add	r3, r2
 8003a22:	881b      	ldrh	r3, [r3, #0]
 8003a24:	b29b      	uxth	r3, r3
 8003a26:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003a2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a2e:	82fb      	strh	r3, [r7, #22]
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	461a      	mov	r2, r3
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	781b      	ldrb	r3, [r3, #0]
 8003a3a:	009b      	lsls	r3, r3, #2
 8003a3c:	441a      	add	r2, r3
 8003a3e:	8afb      	ldrh	r3, [r7, #22]
 8003a40:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003a44:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003a48:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a4c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003a50:	b29b      	uxth	r3, r3
 8003a52:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003a54:	8b7b      	ldrh	r3, [r7, #26]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	f000 8085 	beq.w	8003b66 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	6818      	ldr	r0, [r3, #0]
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	6959      	ldr	r1, [r3, #20]
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	891a      	ldrh	r2, [r3, #8]
 8003a68:	8b7b      	ldrh	r3, [r7, #26]
 8003a6a:	f004 fd98 	bl	800859e <USB_ReadPMA>
 8003a6e:	e07a      	b.n	8003b66 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	461a      	mov	r2, r3
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	781b      	ldrb	r3, [r3, #0]
 8003a80:	00db      	lsls	r3, r3, #3
 8003a82:	4413      	add	r3, r2
 8003a84:	68fa      	ldr	r2, [r7, #12]
 8003a86:	6812      	ldr	r2, [r2, #0]
 8003a88:	4413      	add	r3, r2
 8003a8a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003a8e:	881b      	ldrh	r3, [r3, #0]
 8003a90:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003a94:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	699a      	ldr	r2, [r3, #24]
 8003a9a:	8b7b      	ldrh	r3, [r7, #26]
 8003a9c:	429a      	cmp	r2, r3
 8003a9e:	d306      	bcc.n	8003aae <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	699a      	ldr	r2, [r3, #24]
 8003aa4:	8b7b      	ldrh	r3, [r7, #26]
 8003aa6:	1ad2      	subs	r2, r2, r3
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	619a      	str	r2, [r3, #24]
 8003aac:	e002      	b.n	8003ab4 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	699b      	ldr	r3, [r3, #24]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d123      	bne.n	8003b04 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	461a      	mov	r2, r3
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	781b      	ldrb	r3, [r3, #0]
 8003ac6:	009b      	lsls	r3, r3, #2
 8003ac8:	4413      	add	r3, r2
 8003aca:	881b      	ldrh	r3, [r3, #0]
 8003acc:	b29b      	uxth	r3, r3
 8003ace:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003ad2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ad6:	83fb      	strh	r3, [r7, #30]
 8003ad8:	8bfb      	ldrh	r3, [r7, #30]
 8003ada:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003ade:	83fb      	strh	r3, [r7, #30]
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	68bb      	ldr	r3, [r7, #8]
 8003ae8:	781b      	ldrb	r3, [r3, #0]
 8003aea:	009b      	lsls	r3, r3, #2
 8003aec:	441a      	add	r2, r3
 8003aee:	8bfb      	ldrh	r3, [r7, #30]
 8003af0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003af4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003af8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003afc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b00:	b29b      	uxth	r3, r3
 8003b02:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003b04:	88fb      	ldrh	r3, [r7, #6]
 8003b06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d11f      	bne.n	8003b4e <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	461a      	mov	r2, r3
 8003b14:	68bb      	ldr	r3, [r7, #8]
 8003b16:	781b      	ldrb	r3, [r3, #0]
 8003b18:	009b      	lsls	r3, r3, #2
 8003b1a:	4413      	add	r3, r2
 8003b1c:	881b      	ldrh	r3, [r3, #0]
 8003b1e:	b29b      	uxth	r3, r3
 8003b20:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003b24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b28:	83bb      	strh	r3, [r7, #28]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	461a      	mov	r2, r3
 8003b30:	68bb      	ldr	r3, [r7, #8]
 8003b32:	781b      	ldrb	r3, [r3, #0]
 8003b34:	009b      	lsls	r3, r3, #2
 8003b36:	441a      	add	r2, r3
 8003b38:	8bbb      	ldrh	r3, [r7, #28]
 8003b3a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003b3e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003b42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b46:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003b4a:	b29b      	uxth	r3, r3
 8003b4c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003b4e:	8b7b      	ldrh	r3, [r7, #26]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d008      	beq.n	8003b66 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	6818      	ldr	r0, [r3, #0]
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	6959      	ldr	r1, [r3, #20]
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	895a      	ldrh	r2, [r3, #10]
 8003b60:	8b7b      	ldrh	r3, [r7, #26]
 8003b62:	f004 fd1c 	bl	800859e <USB_ReadPMA>
    }
  }

  return count;
 8003b66:	8b7b      	ldrh	r3, [r7, #26]
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3720      	adds	r7, #32
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}

08003b70 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b0a6      	sub	sp, #152	@ 0x98
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	60f8      	str	r0, [r7, #12]
 8003b78:	60b9      	str	r1, [r7, #8]
 8003b7a:	4613      	mov	r3, r2
 8003b7c:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003b7e:	88fb      	ldrh	r3, [r7, #6]
 8003b80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	f000 81f7 	beq.w	8003f78 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003b92:	b29b      	uxth	r3, r3
 8003b94:	461a      	mov	r2, r3
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	781b      	ldrb	r3, [r3, #0]
 8003b9a:	00db      	lsls	r3, r3, #3
 8003b9c:	4413      	add	r3, r2
 8003b9e:	68fa      	ldr	r2, [r7, #12]
 8003ba0:	6812      	ldr	r2, [r2, #0]
 8003ba2:	4413      	add	r3, r2
 8003ba4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003ba8:	881b      	ldrh	r3, [r3, #0]
 8003baa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003bae:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	699a      	ldr	r2, [r3, #24]
 8003bb6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003bba:	429a      	cmp	r2, r3
 8003bbc:	d907      	bls.n	8003bce <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	699a      	ldr	r2, [r3, #24]
 8003bc2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003bc6:	1ad2      	subs	r2, r2, r3
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	619a      	str	r2, [r3, #24]
 8003bcc:	e002      	b.n	8003bd4 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	699b      	ldr	r3, [r3, #24]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	f040 80e1 	bne.w	8003da0 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	785b      	ldrb	r3, [r3, #1]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d126      	bne.n	8003c34 <HAL_PCD_EP_DB_Transmit+0xc4>
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	633b      	str	r3, [r7, #48]	@ 0x30
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003bf4:	b29b      	uxth	r3, r3
 8003bf6:	461a      	mov	r2, r3
 8003bf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bfa:	4413      	add	r3, r2
 8003bfc:	633b      	str	r3, [r7, #48]	@ 0x30
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	781b      	ldrb	r3, [r3, #0]
 8003c02:	00da      	lsls	r2, r3, #3
 8003c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c06:	4413      	add	r3, r2
 8003c08:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c10:	881b      	ldrh	r3, [r3, #0]
 8003c12:	b29b      	uxth	r3, r3
 8003c14:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003c18:	b29a      	uxth	r2, r3
 8003c1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c1c:	801a      	strh	r2, [r3, #0]
 8003c1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c20:	881b      	ldrh	r3, [r3, #0]
 8003c22:	b29b      	uxth	r3, r3
 8003c24:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003c28:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c2c:	b29a      	uxth	r2, r3
 8003c2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c30:	801a      	strh	r2, [r3, #0]
 8003c32:	e01a      	b.n	8003c6a <HAL_PCD_EP_DB_Transmit+0xfa>
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	785b      	ldrb	r3, [r3, #1]
 8003c38:	2b01      	cmp	r3, #1
 8003c3a:	d116      	bne.n	8003c6a <HAL_PCD_EP_DB_Transmit+0xfa>
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003c4a:	b29b      	uxth	r3, r3
 8003c4c:	461a      	mov	r2, r3
 8003c4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c50:	4413      	add	r3, r2
 8003c52:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	781b      	ldrb	r3, [r3, #0]
 8003c58:	00da      	lsls	r2, r3, #3
 8003c5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c5c:	4413      	add	r3, r2
 8003c5e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003c62:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c66:	2200      	movs	r2, #0
 8003c68:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	785b      	ldrb	r3, [r3, #1]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d126      	bne.n	8003cc6 <HAL_PCD_EP_DB_Transmit+0x156>
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	623b      	str	r3, [r7, #32]
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003c86:	b29b      	uxth	r3, r3
 8003c88:	461a      	mov	r2, r3
 8003c8a:	6a3b      	ldr	r3, [r7, #32]
 8003c8c:	4413      	add	r3, r2
 8003c8e:	623b      	str	r3, [r7, #32]
 8003c90:	68bb      	ldr	r3, [r7, #8]
 8003c92:	781b      	ldrb	r3, [r3, #0]
 8003c94:	00da      	lsls	r2, r3, #3
 8003c96:	6a3b      	ldr	r3, [r7, #32]
 8003c98:	4413      	add	r3, r2
 8003c9a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003c9e:	61fb      	str	r3, [r7, #28]
 8003ca0:	69fb      	ldr	r3, [r7, #28]
 8003ca2:	881b      	ldrh	r3, [r3, #0]
 8003ca4:	b29b      	uxth	r3, r3
 8003ca6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003caa:	b29a      	uxth	r2, r3
 8003cac:	69fb      	ldr	r3, [r7, #28]
 8003cae:	801a      	strh	r2, [r3, #0]
 8003cb0:	69fb      	ldr	r3, [r7, #28]
 8003cb2:	881b      	ldrh	r3, [r3, #0]
 8003cb4:	b29b      	uxth	r3, r3
 8003cb6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003cba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003cbe:	b29a      	uxth	r2, r3
 8003cc0:	69fb      	ldr	r3, [r7, #28]
 8003cc2:	801a      	strh	r2, [r3, #0]
 8003cc4:	e017      	b.n	8003cf6 <HAL_PCD_EP_DB_Transmit+0x186>
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	785b      	ldrb	r3, [r3, #1]
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d113      	bne.n	8003cf6 <HAL_PCD_EP_DB_Transmit+0x186>
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003cd6:	b29b      	uxth	r3, r3
 8003cd8:	461a      	mov	r2, r3
 8003cda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cdc:	4413      	add	r3, r2
 8003cde:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	781b      	ldrb	r3, [r3, #0]
 8003ce4:	00da      	lsls	r2, r3, #3
 8003ce6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ce8:	4413      	add	r3, r2
 8003cea:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003cee:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	78db      	ldrb	r3, [r3, #3]
 8003cfa:	2b02      	cmp	r3, #2
 8003cfc:	d123      	bne.n	8003d46 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	461a      	mov	r2, r3
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	781b      	ldrb	r3, [r3, #0]
 8003d08:	009b      	lsls	r3, r3, #2
 8003d0a:	4413      	add	r3, r2
 8003d0c:	881b      	ldrh	r3, [r3, #0]
 8003d0e:	b29b      	uxth	r3, r3
 8003d10:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d14:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d18:	837b      	strh	r3, [r7, #26]
 8003d1a:	8b7b      	ldrh	r3, [r7, #26]
 8003d1c:	f083 0320 	eor.w	r3, r3, #32
 8003d20:	837b      	strh	r3, [r7, #26]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	461a      	mov	r2, r3
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	781b      	ldrb	r3, [r3, #0]
 8003d2c:	009b      	lsls	r3, r3, #2
 8003d2e:	441a      	add	r2, r3
 8003d30:	8b7b      	ldrh	r3, [r7, #26]
 8003d32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003d36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003d3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003d3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d42:	b29b      	uxth	r3, r3
 8003d44:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	781b      	ldrb	r3, [r3, #0]
 8003d4a:	4619      	mov	r1, r3
 8003d4c:	68f8      	ldr	r0, [r7, #12]
 8003d4e:	f009 fc48 	bl	800d5e2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003d52:	88fb      	ldrh	r3, [r7, #6]
 8003d54:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d01f      	beq.n	8003d9c <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	461a      	mov	r2, r3
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	781b      	ldrb	r3, [r3, #0]
 8003d66:	009b      	lsls	r3, r3, #2
 8003d68:	4413      	add	r3, r2
 8003d6a:	881b      	ldrh	r3, [r3, #0]
 8003d6c:	b29b      	uxth	r3, r3
 8003d6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d76:	833b      	strh	r3, [r7, #24]
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	461a      	mov	r2, r3
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	781b      	ldrb	r3, [r3, #0]
 8003d82:	009b      	lsls	r3, r3, #2
 8003d84:	441a      	add	r2, r3
 8003d86:	8b3b      	ldrh	r3, [r7, #24]
 8003d88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003d8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003d90:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003d94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d98:	b29b      	uxth	r3, r3
 8003d9a:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	e31f      	b.n	80043e0 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003da0:	88fb      	ldrh	r3, [r7, #6]
 8003da2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d021      	beq.n	8003dee <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	461a      	mov	r2, r3
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	781b      	ldrb	r3, [r3, #0]
 8003db4:	009b      	lsls	r3, r3, #2
 8003db6:	4413      	add	r3, r2
 8003db8:	881b      	ldrh	r3, [r3, #0]
 8003dba:	b29b      	uxth	r3, r3
 8003dbc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003dc0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003dc4:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	461a      	mov	r2, r3
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	781b      	ldrb	r3, [r3, #0]
 8003dd2:	009b      	lsls	r3, r3, #2
 8003dd4:	441a      	add	r2, r3
 8003dd6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003dda:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003dde:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003de2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003de6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003dea:	b29b      	uxth	r3, r3
 8003dec:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	f040 82ca 	bne.w	800438e <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	695a      	ldr	r2, [r3, #20]
 8003dfe:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003e02:	441a      	add	r2, r3
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	69da      	ldr	r2, [r3, #28]
 8003e0c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003e10:	441a      	add	r2, r3
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003e16:	68bb      	ldr	r3, [r7, #8]
 8003e18:	6a1a      	ldr	r2, [r3, #32]
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	691b      	ldr	r3, [r3, #16]
 8003e1e:	429a      	cmp	r2, r3
 8003e20:	d309      	bcc.n	8003e36 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	691b      	ldr	r3, [r3, #16]
 8003e26:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	6a1a      	ldr	r2, [r3, #32]
 8003e2c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003e2e:	1ad2      	subs	r2, r2, r3
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	621a      	str	r2, [r3, #32]
 8003e34:	e015      	b.n	8003e62 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	6a1b      	ldr	r3, [r3, #32]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d107      	bne.n	8003e4e <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8003e3e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003e42:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	2200      	movs	r2, #0
 8003e48:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003e4c:	e009      	b.n	8003e62 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	2200      	movs	r2, #0
 8003e52:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8003e56:	68bb      	ldr	r3, [r7, #8]
 8003e58:	6a1b      	ldr	r3, [r3, #32]
 8003e5a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	785b      	ldrb	r3, [r3, #1]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d15f      	bne.n	8003f2a <HAL_PCD_EP_DB_Transmit+0x3ba>
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	643b      	str	r3, [r7, #64]	@ 0x40
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003e78:	b29b      	uxth	r3, r3
 8003e7a:	461a      	mov	r2, r3
 8003e7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e7e:	4413      	add	r3, r2
 8003e80:	643b      	str	r3, [r7, #64]	@ 0x40
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	781b      	ldrb	r3, [r3, #0]
 8003e86:	00da      	lsls	r2, r3, #3
 8003e88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e8a:	4413      	add	r3, r2
 8003e8c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003e90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003e92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e94:	881b      	ldrh	r3, [r3, #0]
 8003e96:	b29b      	uxth	r3, r3
 8003e98:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e9c:	b29a      	uxth	r2, r3
 8003e9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ea0:	801a      	strh	r2, [r3, #0]
 8003ea2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d10a      	bne.n	8003ebe <HAL_PCD_EP_DB_Transmit+0x34e>
 8003ea8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003eaa:	881b      	ldrh	r3, [r3, #0]
 8003eac:	b29b      	uxth	r3, r3
 8003eae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003eb2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003eb6:	b29a      	uxth	r2, r3
 8003eb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003eba:	801a      	strh	r2, [r3, #0]
 8003ebc:	e051      	b.n	8003f62 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003ebe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ec0:	2b3e      	cmp	r3, #62	@ 0x3e
 8003ec2:	d816      	bhi.n	8003ef2 <HAL_PCD_EP_DB_Transmit+0x382>
 8003ec4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ec6:	085b      	lsrs	r3, r3, #1
 8003ec8:	653b      	str	r3, [r7, #80]	@ 0x50
 8003eca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ecc:	f003 0301 	and.w	r3, r3, #1
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d002      	beq.n	8003eda <HAL_PCD_EP_DB_Transmit+0x36a>
 8003ed4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ed6:	3301      	adds	r3, #1
 8003ed8:	653b      	str	r3, [r7, #80]	@ 0x50
 8003eda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003edc:	881b      	ldrh	r3, [r3, #0]
 8003ede:	b29a      	uxth	r2, r3
 8003ee0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ee2:	b29b      	uxth	r3, r3
 8003ee4:	029b      	lsls	r3, r3, #10
 8003ee6:	b29b      	uxth	r3, r3
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	b29a      	uxth	r2, r3
 8003eec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003eee:	801a      	strh	r2, [r3, #0]
 8003ef0:	e037      	b.n	8003f62 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003ef2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ef4:	095b      	lsrs	r3, r3, #5
 8003ef6:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ef8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003efa:	f003 031f 	and.w	r3, r3, #31
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d102      	bne.n	8003f08 <HAL_PCD_EP_DB_Transmit+0x398>
 8003f02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003f04:	3b01      	subs	r3, #1
 8003f06:	653b      	str	r3, [r7, #80]	@ 0x50
 8003f08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f0a:	881b      	ldrh	r3, [r3, #0]
 8003f0c:	b29a      	uxth	r2, r3
 8003f0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003f10:	b29b      	uxth	r3, r3
 8003f12:	029b      	lsls	r3, r3, #10
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	4313      	orrs	r3, r2
 8003f18:	b29b      	uxth	r3, r3
 8003f1a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003f1e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003f22:	b29a      	uxth	r2, r3
 8003f24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f26:	801a      	strh	r2, [r3, #0]
 8003f28:	e01b      	b.n	8003f62 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	785b      	ldrb	r3, [r3, #1]
 8003f2e:	2b01      	cmp	r3, #1
 8003f30:	d117      	bne.n	8003f62 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003f40:	b29b      	uxth	r3, r3
 8003f42:	461a      	mov	r2, r3
 8003f44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003f46:	4413      	add	r3, r2
 8003f48:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	781b      	ldrb	r3, [r3, #0]
 8003f4e:	00da      	lsls	r2, r3, #3
 8003f50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003f52:	4413      	add	r3, r2
 8003f54:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003f58:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f5a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f5c:	b29a      	uxth	r2, r3
 8003f5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f60:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	6818      	ldr	r0, [r3, #0]
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	6959      	ldr	r1, [r3, #20]
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	891a      	ldrh	r2, [r3, #8]
 8003f6e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f70:	b29b      	uxth	r3, r3
 8003f72:	f004 fad1 	bl	8008518 <USB_WritePMA>
 8003f76:	e20a      	b.n	800438e <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003f80:	b29b      	uxth	r3, r3
 8003f82:	461a      	mov	r2, r3
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	781b      	ldrb	r3, [r3, #0]
 8003f88:	00db      	lsls	r3, r3, #3
 8003f8a:	4413      	add	r3, r2
 8003f8c:	68fa      	ldr	r2, [r7, #12]
 8003f8e:	6812      	ldr	r2, [r2, #0]
 8003f90:	4413      	add	r3, r2
 8003f92:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003f96:	881b      	ldrh	r3, [r3, #0]
 8003f98:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f9c:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	699a      	ldr	r2, [r3, #24]
 8003fa4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003fa8:	429a      	cmp	r2, r3
 8003faa:	d307      	bcc.n	8003fbc <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	699a      	ldr	r2, [r3, #24]
 8003fb0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003fb4:	1ad2      	subs	r2, r2, r3
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	619a      	str	r2, [r3, #24]
 8003fba:	e002      	b.n	8003fc2 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	699b      	ldr	r3, [r3, #24]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	f040 80f6 	bne.w	80041b8 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	785b      	ldrb	r3, [r3, #1]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d126      	bne.n	8004022 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	677b      	str	r3, [r7, #116]	@ 0x74
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003fe2:	b29b      	uxth	r3, r3
 8003fe4:	461a      	mov	r2, r3
 8003fe6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003fe8:	4413      	add	r3, r2
 8003fea:	677b      	str	r3, [r7, #116]	@ 0x74
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	781b      	ldrb	r3, [r3, #0]
 8003ff0:	00da      	lsls	r2, r3, #3
 8003ff2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003ff4:	4413      	add	r3, r2
 8003ff6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003ffa:	673b      	str	r3, [r7, #112]	@ 0x70
 8003ffc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003ffe:	881b      	ldrh	r3, [r3, #0]
 8004000:	b29b      	uxth	r3, r3
 8004002:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004006:	b29a      	uxth	r2, r3
 8004008:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800400a:	801a      	strh	r2, [r3, #0]
 800400c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800400e:	881b      	ldrh	r3, [r3, #0]
 8004010:	b29b      	uxth	r3, r3
 8004012:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004016:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800401a:	b29a      	uxth	r2, r3
 800401c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800401e:	801a      	strh	r2, [r3, #0]
 8004020:	e01a      	b.n	8004058 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8004022:	68bb      	ldr	r3, [r7, #8]
 8004024:	785b      	ldrb	r3, [r3, #1]
 8004026:	2b01      	cmp	r3, #1
 8004028:	d116      	bne.n	8004058 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004038:	b29b      	uxth	r3, r3
 800403a:	461a      	mov	r2, r3
 800403c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800403e:	4413      	add	r3, r2
 8004040:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	781b      	ldrb	r3, [r3, #0]
 8004046:	00da      	lsls	r2, r3, #3
 8004048:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800404a:	4413      	add	r3, r2
 800404c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004050:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004052:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004054:	2200      	movs	r2, #0
 8004056:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	785b      	ldrb	r3, [r3, #1]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d12f      	bne.n	80040c8 <HAL_PCD_EP_DB_Transmit+0x558>
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004078:	b29b      	uxth	r3, r3
 800407a:	461a      	mov	r2, r3
 800407c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004080:	4413      	add	r3, r2
 8004082:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	781b      	ldrb	r3, [r3, #0]
 800408a:	00da      	lsls	r2, r3, #3
 800408c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004090:	4413      	add	r3, r2
 8004092:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004096:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800409a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800409e:	881b      	ldrh	r3, [r3, #0]
 80040a0:	b29b      	uxth	r3, r3
 80040a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80040a6:	b29a      	uxth	r2, r3
 80040a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80040ac:	801a      	strh	r2, [r3, #0]
 80040ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80040b2:	881b      	ldrh	r3, [r3, #0]
 80040b4:	b29b      	uxth	r3, r3
 80040b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80040ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80040be:	b29a      	uxth	r2, r3
 80040c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80040c4:	801a      	strh	r2, [r3, #0]
 80040c6:	e01c      	b.n	8004102 <HAL_PCD_EP_DB_Transmit+0x592>
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	785b      	ldrb	r3, [r3, #1]
 80040cc:	2b01      	cmp	r3, #1
 80040ce:	d118      	bne.n	8004102 <HAL_PCD_EP_DB_Transmit+0x592>
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80040d8:	b29b      	uxth	r3, r3
 80040da:	461a      	mov	r2, r3
 80040dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80040e0:	4413      	add	r3, r2
 80040e2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	781b      	ldrb	r3, [r3, #0]
 80040ea:	00da      	lsls	r2, r3, #3
 80040ec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80040f0:	4413      	add	r3, r2
 80040f2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80040f6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80040fa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80040fe:	2200      	movs	r2, #0
 8004100:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8004102:	68bb      	ldr	r3, [r7, #8]
 8004104:	78db      	ldrb	r3, [r3, #3]
 8004106:	2b02      	cmp	r3, #2
 8004108:	d127      	bne.n	800415a <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	461a      	mov	r2, r3
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	781b      	ldrb	r3, [r3, #0]
 8004114:	009b      	lsls	r3, r3, #2
 8004116:	4413      	add	r3, r2
 8004118:	881b      	ldrh	r3, [r3, #0]
 800411a:	b29b      	uxth	r3, r3
 800411c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004120:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004124:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8004128:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800412c:	f083 0320 	eor.w	r3, r3, #32
 8004130:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	461a      	mov	r2, r3
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	781b      	ldrb	r3, [r3, #0]
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	441a      	add	r2, r3
 8004142:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8004146:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800414a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800414e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004152:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004156:	b29b      	uxth	r3, r3
 8004158:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	781b      	ldrb	r3, [r3, #0]
 800415e:	4619      	mov	r1, r3
 8004160:	68f8      	ldr	r0, [r7, #12]
 8004162:	f009 fa3e 	bl	800d5e2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004166:	88fb      	ldrh	r3, [r7, #6]
 8004168:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800416c:	2b00      	cmp	r3, #0
 800416e:	d121      	bne.n	80041b4 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	461a      	mov	r2, r3
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	781b      	ldrb	r3, [r3, #0]
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	4413      	add	r3, r2
 800417e:	881b      	ldrh	r3, [r3, #0]
 8004180:	b29b      	uxth	r3, r3
 8004182:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004186:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800418a:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	461a      	mov	r2, r3
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	781b      	ldrb	r3, [r3, #0]
 8004198:	009b      	lsls	r3, r3, #2
 800419a:	441a      	add	r2, r3
 800419c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80041a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80041a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80041a8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80041ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80041b0:	b29b      	uxth	r3, r3
 80041b2:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80041b4:	2300      	movs	r3, #0
 80041b6:	e113      	b.n	80043e0 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80041b8:	88fb      	ldrh	r3, [r7, #6]
 80041ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d121      	bne.n	8004206 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	461a      	mov	r2, r3
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	781b      	ldrb	r3, [r3, #0]
 80041cc:	009b      	lsls	r3, r3, #2
 80041ce:	4413      	add	r3, r2
 80041d0:	881b      	ldrh	r3, [r3, #0]
 80041d2:	b29b      	uxth	r3, r3
 80041d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80041d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041dc:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	461a      	mov	r2, r3
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	781b      	ldrb	r3, [r3, #0]
 80041ea:	009b      	lsls	r3, r3, #2
 80041ec:	441a      	add	r2, r3
 80041ee:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80041f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80041f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80041fa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80041fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004202:	b29b      	uxth	r3, r3
 8004204:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800420c:	2b01      	cmp	r3, #1
 800420e:	f040 80be 	bne.w	800438e <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	695a      	ldr	r2, [r3, #20]
 8004216:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800421a:	441a      	add	r2, r3
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	69da      	ldr	r2, [r3, #28]
 8004224:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004228:	441a      	add	r2, r3
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	6a1a      	ldr	r2, [r3, #32]
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	691b      	ldr	r3, [r3, #16]
 8004236:	429a      	cmp	r2, r3
 8004238:	d309      	bcc.n	800424e <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	691b      	ldr	r3, [r3, #16]
 800423e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	6a1a      	ldr	r2, [r3, #32]
 8004244:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004246:	1ad2      	subs	r2, r2, r3
 8004248:	68bb      	ldr	r3, [r7, #8]
 800424a:	621a      	str	r2, [r3, #32]
 800424c:	e015      	b.n	800427a <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	6a1b      	ldr	r3, [r3, #32]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d107      	bne.n	8004266 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8004256:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800425a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	2200      	movs	r2, #0
 8004260:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004264:	e009      	b.n	800427a <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	6a1b      	ldr	r3, [r3, #32]
 800426a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	2200      	movs	r2, #0
 8004270:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	2200      	movs	r2, #0
 8004276:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	785b      	ldrb	r3, [r3, #1]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d15f      	bne.n	8004348 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004296:	b29b      	uxth	r3, r3
 8004298:	461a      	mov	r2, r3
 800429a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800429c:	4413      	add	r3, r2
 800429e:	66bb      	str	r3, [r7, #104]	@ 0x68
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	781b      	ldrb	r3, [r3, #0]
 80042a4:	00da      	lsls	r2, r3, #3
 80042a6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80042a8:	4413      	add	r3, r2
 80042aa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80042ae:	667b      	str	r3, [r7, #100]	@ 0x64
 80042b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80042b2:	881b      	ldrh	r3, [r3, #0]
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80042ba:	b29a      	uxth	r2, r3
 80042bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80042be:	801a      	strh	r2, [r3, #0]
 80042c0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d10a      	bne.n	80042dc <HAL_PCD_EP_DB_Transmit+0x76c>
 80042c6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80042c8:	881b      	ldrh	r3, [r3, #0]
 80042ca:	b29b      	uxth	r3, r3
 80042cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80042d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80042d4:	b29a      	uxth	r2, r3
 80042d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80042d8:	801a      	strh	r2, [r3, #0]
 80042da:	e04e      	b.n	800437a <HAL_PCD_EP_DB_Transmit+0x80a>
 80042dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80042de:	2b3e      	cmp	r3, #62	@ 0x3e
 80042e0:	d816      	bhi.n	8004310 <HAL_PCD_EP_DB_Transmit+0x7a0>
 80042e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80042e4:	085b      	lsrs	r3, r3, #1
 80042e6:	663b      	str	r3, [r7, #96]	@ 0x60
 80042e8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80042ea:	f003 0301 	and.w	r3, r3, #1
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d002      	beq.n	80042f8 <HAL_PCD_EP_DB_Transmit+0x788>
 80042f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80042f4:	3301      	adds	r3, #1
 80042f6:	663b      	str	r3, [r7, #96]	@ 0x60
 80042f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80042fa:	881b      	ldrh	r3, [r3, #0]
 80042fc:	b29a      	uxth	r2, r3
 80042fe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004300:	b29b      	uxth	r3, r3
 8004302:	029b      	lsls	r3, r3, #10
 8004304:	b29b      	uxth	r3, r3
 8004306:	4313      	orrs	r3, r2
 8004308:	b29a      	uxth	r2, r3
 800430a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800430c:	801a      	strh	r2, [r3, #0]
 800430e:	e034      	b.n	800437a <HAL_PCD_EP_DB_Transmit+0x80a>
 8004310:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004312:	095b      	lsrs	r3, r3, #5
 8004314:	663b      	str	r3, [r7, #96]	@ 0x60
 8004316:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004318:	f003 031f 	and.w	r3, r3, #31
 800431c:	2b00      	cmp	r3, #0
 800431e:	d102      	bne.n	8004326 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8004320:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004322:	3b01      	subs	r3, #1
 8004324:	663b      	str	r3, [r7, #96]	@ 0x60
 8004326:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004328:	881b      	ldrh	r3, [r3, #0]
 800432a:	b29a      	uxth	r2, r3
 800432c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800432e:	b29b      	uxth	r3, r3
 8004330:	029b      	lsls	r3, r3, #10
 8004332:	b29b      	uxth	r3, r3
 8004334:	4313      	orrs	r3, r2
 8004336:	b29b      	uxth	r3, r3
 8004338:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800433c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004340:	b29a      	uxth	r2, r3
 8004342:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004344:	801a      	strh	r2, [r3, #0]
 8004346:	e018      	b.n	800437a <HAL_PCD_EP_DB_Transmit+0x80a>
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	785b      	ldrb	r3, [r3, #1]
 800434c:	2b01      	cmp	r3, #1
 800434e:	d114      	bne.n	800437a <HAL_PCD_EP_DB_Transmit+0x80a>
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004358:	b29b      	uxth	r3, r3
 800435a:	461a      	mov	r2, r3
 800435c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800435e:	4413      	add	r3, r2
 8004360:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	781b      	ldrb	r3, [r3, #0]
 8004366:	00da      	lsls	r2, r3, #3
 8004368:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800436a:	4413      	add	r3, r2
 800436c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004370:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004372:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004374:	b29a      	uxth	r2, r3
 8004376:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004378:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	6818      	ldr	r0, [r3, #0]
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	6959      	ldr	r1, [r3, #20]
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	895a      	ldrh	r2, [r3, #10]
 8004386:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004388:	b29b      	uxth	r3, r3
 800438a:	f004 f8c5 	bl	8008518 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	461a      	mov	r2, r3
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	781b      	ldrb	r3, [r3, #0]
 8004398:	009b      	lsls	r3, r3, #2
 800439a:	4413      	add	r3, r2
 800439c:	881b      	ldrh	r3, [r3, #0]
 800439e:	b29b      	uxth	r3, r3
 80043a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80043a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80043a8:	82fb      	strh	r3, [r7, #22]
 80043aa:	8afb      	ldrh	r3, [r7, #22]
 80043ac:	f083 0310 	eor.w	r3, r3, #16
 80043b0:	82fb      	strh	r3, [r7, #22]
 80043b2:	8afb      	ldrh	r3, [r7, #22]
 80043b4:	f083 0320 	eor.w	r3, r3, #32
 80043b8:	82fb      	strh	r3, [r7, #22]
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	461a      	mov	r2, r3
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	781b      	ldrb	r3, [r3, #0]
 80043c4:	009b      	lsls	r3, r3, #2
 80043c6:	441a      	add	r2, r3
 80043c8:	8afb      	ldrh	r3, [r7, #22]
 80043ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80043ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80043d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80043d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043da:	b29b      	uxth	r3, r3
 80043dc:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80043de:	2300      	movs	r3, #0
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	3798      	adds	r7, #152	@ 0x98
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}

080043e8 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80043e8:	b480      	push	{r7}
 80043ea:	b087      	sub	sp, #28
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	60f8      	str	r0, [r7, #12]
 80043f0:	607b      	str	r3, [r7, #4]
 80043f2:	460b      	mov	r3, r1
 80043f4:	817b      	strh	r3, [r7, #10]
 80043f6:	4613      	mov	r3, r2
 80043f8:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80043fa:	897b      	ldrh	r3, [r7, #10]
 80043fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004400:	b29b      	uxth	r3, r3
 8004402:	2b00      	cmp	r3, #0
 8004404:	d00b      	beq.n	800441e <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004406:	897b      	ldrh	r3, [r7, #10]
 8004408:	f003 0207 	and.w	r2, r3, #7
 800440c:	4613      	mov	r3, r2
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	4413      	add	r3, r2
 8004412:	00db      	lsls	r3, r3, #3
 8004414:	3310      	adds	r3, #16
 8004416:	68fa      	ldr	r2, [r7, #12]
 8004418:	4413      	add	r3, r2
 800441a:	617b      	str	r3, [r7, #20]
 800441c:	e009      	b.n	8004432 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800441e:	897a      	ldrh	r2, [r7, #10]
 8004420:	4613      	mov	r3, r2
 8004422:	009b      	lsls	r3, r3, #2
 8004424:	4413      	add	r3, r2
 8004426:	00db      	lsls	r3, r3, #3
 8004428:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800442c:	68fa      	ldr	r2, [r7, #12]
 800442e:	4413      	add	r3, r2
 8004430:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004432:	893b      	ldrh	r3, [r7, #8]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d107      	bne.n	8004448 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	2200      	movs	r2, #0
 800443c:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	b29a      	uxth	r2, r3
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	80da      	strh	r2, [r3, #6]
 8004446:	e00b      	b.n	8004460 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004448:	697b      	ldr	r3, [r7, #20]
 800444a:	2201      	movs	r2, #1
 800444c:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	b29a      	uxth	r2, r3
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	0c1b      	lsrs	r3, r3, #16
 800445a:	b29a      	uxth	r2, r3
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004460:	2300      	movs	r3, #0
}
 8004462:	4618      	mov	r0, r3
 8004464:	371c      	adds	r7, #28
 8004466:	46bd      	mov	sp, r7
 8004468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446c:	4770      	bx	lr

0800446e <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800446e:	b480      	push	{r7}
 8004470:	b085      	sub	sp, #20
 8004472:	af00      	add	r7, sp, #0
 8004474:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2201      	movs	r2, #1
 8004480:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
  hpcd->LPM_State = LPM_L0;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2200      	movs	r2, #0
 8004488:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8004492:	b29b      	uxth	r3, r3
 8004494:	f043 0301 	orr.w	r3, r3, #1
 8004498:	b29a      	uxth	r2, r3
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80044a6:	b29b      	uxth	r3, r3
 80044a8:	f043 0302 	orr.w	r3, r3, #2
 80044ac:	b29a      	uxth	r2, r3
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80044b4:	2300      	movs	r3, #0
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3714      	adds	r7, #20
 80044ba:	46bd      	mov	sp, r7
 80044bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c0:	4770      	bx	lr
	...

080044c4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80044c4:	b480      	push	{r7}
 80044c6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80044c8:	4b04      	ldr	r3, [pc, #16]	@ (80044dc <HAL_PWREx_GetVoltageRange+0x18>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	46bd      	mov	sp, r7
 80044d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d8:	4770      	bx	lr
 80044da:	bf00      	nop
 80044dc:	40007000 	.word	0x40007000

080044e0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b085      	sub	sp, #20
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044ee:	d130      	bne.n	8004552 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80044f0:	4b23      	ldr	r3, [pc, #140]	@ (8004580 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80044f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044fc:	d038      	beq.n	8004570 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80044fe:	4b20      	ldr	r3, [pc, #128]	@ (8004580 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004506:	4a1e      	ldr	r2, [pc, #120]	@ (8004580 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004508:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800450c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800450e:	4b1d      	ldr	r3, [pc, #116]	@ (8004584 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	2232      	movs	r2, #50	@ 0x32
 8004514:	fb02 f303 	mul.w	r3, r2, r3
 8004518:	4a1b      	ldr	r2, [pc, #108]	@ (8004588 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800451a:	fba2 2303 	umull	r2, r3, r2, r3
 800451e:	0c9b      	lsrs	r3, r3, #18
 8004520:	3301      	adds	r3, #1
 8004522:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004524:	e002      	b.n	800452c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	3b01      	subs	r3, #1
 800452a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800452c:	4b14      	ldr	r3, [pc, #80]	@ (8004580 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800452e:	695b      	ldr	r3, [r3, #20]
 8004530:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004534:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004538:	d102      	bne.n	8004540 <HAL_PWREx_ControlVoltageScaling+0x60>
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d1f2      	bne.n	8004526 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004540:	4b0f      	ldr	r3, [pc, #60]	@ (8004580 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004542:	695b      	ldr	r3, [r3, #20]
 8004544:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004548:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800454c:	d110      	bne.n	8004570 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800454e:	2303      	movs	r3, #3
 8004550:	e00f      	b.n	8004572 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004552:	4b0b      	ldr	r3, [pc, #44]	@ (8004580 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800455a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800455e:	d007      	beq.n	8004570 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004560:	4b07      	ldr	r3, [pc, #28]	@ (8004580 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004568:	4a05      	ldr	r2, [pc, #20]	@ (8004580 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800456a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800456e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004570:	2300      	movs	r3, #0
}
 8004572:	4618      	mov	r0, r3
 8004574:	3714      	adds	r7, #20
 8004576:	46bd      	mov	sp, r7
 8004578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457c:	4770      	bx	lr
 800457e:	bf00      	nop
 8004580:	40007000 	.word	0x40007000
 8004584:	20000000 	.word	0x20000000
 8004588:	431bde83 	.word	0x431bde83

0800458c <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800458c:	b480      	push	{r7}
 800458e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8004590:	4b05      	ldr	r3, [pc, #20]	@ (80045a8 <HAL_PWREx_EnableVddUSB+0x1c>)
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	4a04      	ldr	r2, [pc, #16]	@ (80045a8 <HAL_PWREx_EnableVddUSB+0x1c>)
 8004596:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800459a:	6053      	str	r3, [r2, #4]
}
 800459c:	bf00      	nop
 800459e:	46bd      	mov	sp, r7
 80045a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a4:	4770      	bx	lr
 80045a6:	bf00      	nop
 80045a8:	40007000 	.word	0x40007000

080045ac <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b088      	sub	sp, #32
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d102      	bne.n	80045c0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	f000 bc02 	b.w	8004dc4 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80045c0:	4b96      	ldr	r3, [pc, #600]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	f003 030c 	and.w	r3, r3, #12
 80045c8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80045ca:	4b94      	ldr	r3, [pc, #592]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 80045cc:	68db      	ldr	r3, [r3, #12]
 80045ce:	f003 0303 	and.w	r3, r3, #3
 80045d2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f003 0310 	and.w	r3, r3, #16
 80045dc:	2b00      	cmp	r3, #0
 80045de:	f000 80e4 	beq.w	80047aa <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80045e2:	69bb      	ldr	r3, [r7, #24]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d007      	beq.n	80045f8 <HAL_RCC_OscConfig+0x4c>
 80045e8:	69bb      	ldr	r3, [r7, #24]
 80045ea:	2b0c      	cmp	r3, #12
 80045ec:	f040 808b 	bne.w	8004706 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	2b01      	cmp	r3, #1
 80045f4:	f040 8087 	bne.w	8004706 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80045f8:	4b88      	ldr	r3, [pc, #544]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f003 0302 	and.w	r3, r3, #2
 8004600:	2b00      	cmp	r3, #0
 8004602:	d005      	beq.n	8004610 <HAL_RCC_OscConfig+0x64>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	699b      	ldr	r3, [r3, #24]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d101      	bne.n	8004610 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800460c:	2301      	movs	r3, #1
 800460e:	e3d9      	b.n	8004dc4 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6a1a      	ldr	r2, [r3, #32]
 8004614:	4b81      	ldr	r3, [pc, #516]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f003 0308 	and.w	r3, r3, #8
 800461c:	2b00      	cmp	r3, #0
 800461e:	d004      	beq.n	800462a <HAL_RCC_OscConfig+0x7e>
 8004620:	4b7e      	ldr	r3, [pc, #504]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004628:	e005      	b.n	8004636 <HAL_RCC_OscConfig+0x8a>
 800462a:	4b7c      	ldr	r3, [pc, #496]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 800462c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004630:	091b      	lsrs	r3, r3, #4
 8004632:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004636:	4293      	cmp	r3, r2
 8004638:	d223      	bcs.n	8004682 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6a1b      	ldr	r3, [r3, #32]
 800463e:	4618      	mov	r0, r3
 8004640:	f000 fdbe 	bl	80051c0 <RCC_SetFlashLatencyFromMSIRange>
 8004644:	4603      	mov	r3, r0
 8004646:	2b00      	cmp	r3, #0
 8004648:	d001      	beq.n	800464e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800464a:	2301      	movs	r3, #1
 800464c:	e3ba      	b.n	8004dc4 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800464e:	4b73      	ldr	r3, [pc, #460]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a72      	ldr	r2, [pc, #456]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 8004654:	f043 0308 	orr.w	r3, r3, #8
 8004658:	6013      	str	r3, [r2, #0]
 800465a:	4b70      	ldr	r3, [pc, #448]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6a1b      	ldr	r3, [r3, #32]
 8004666:	496d      	ldr	r1, [pc, #436]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 8004668:	4313      	orrs	r3, r2
 800466a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800466c:	4b6b      	ldr	r3, [pc, #428]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	69db      	ldr	r3, [r3, #28]
 8004678:	021b      	lsls	r3, r3, #8
 800467a:	4968      	ldr	r1, [pc, #416]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 800467c:	4313      	orrs	r3, r2
 800467e:	604b      	str	r3, [r1, #4]
 8004680:	e025      	b.n	80046ce <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004682:	4b66      	ldr	r3, [pc, #408]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a65      	ldr	r2, [pc, #404]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 8004688:	f043 0308 	orr.w	r3, r3, #8
 800468c:	6013      	str	r3, [r2, #0]
 800468e:	4b63      	ldr	r3, [pc, #396]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6a1b      	ldr	r3, [r3, #32]
 800469a:	4960      	ldr	r1, [pc, #384]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 800469c:	4313      	orrs	r3, r2
 800469e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80046a0:	4b5e      	ldr	r3, [pc, #376]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	69db      	ldr	r3, [r3, #28]
 80046ac:	021b      	lsls	r3, r3, #8
 80046ae:	495b      	ldr	r1, [pc, #364]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 80046b0:	4313      	orrs	r3, r2
 80046b2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80046b4:	69bb      	ldr	r3, [r7, #24]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d109      	bne.n	80046ce <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6a1b      	ldr	r3, [r3, #32]
 80046be:	4618      	mov	r0, r3
 80046c0:	f000 fd7e 	bl	80051c0 <RCC_SetFlashLatencyFromMSIRange>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d001      	beq.n	80046ce <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	e37a      	b.n	8004dc4 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80046ce:	f000 fc81 	bl	8004fd4 <HAL_RCC_GetSysClockFreq>
 80046d2:	4602      	mov	r2, r0
 80046d4:	4b51      	ldr	r3, [pc, #324]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	091b      	lsrs	r3, r3, #4
 80046da:	f003 030f 	and.w	r3, r3, #15
 80046de:	4950      	ldr	r1, [pc, #320]	@ (8004820 <HAL_RCC_OscConfig+0x274>)
 80046e0:	5ccb      	ldrb	r3, [r1, r3]
 80046e2:	f003 031f 	and.w	r3, r3, #31
 80046e6:	fa22 f303 	lsr.w	r3, r2, r3
 80046ea:	4a4e      	ldr	r2, [pc, #312]	@ (8004824 <HAL_RCC_OscConfig+0x278>)
 80046ec:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80046ee:	4b4e      	ldr	r3, [pc, #312]	@ (8004828 <HAL_RCC_OscConfig+0x27c>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4618      	mov	r0, r3
 80046f4:	f7fc fc72 	bl	8000fdc <HAL_InitTick>
 80046f8:	4603      	mov	r3, r0
 80046fa:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80046fc:	7bfb      	ldrb	r3, [r7, #15]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d052      	beq.n	80047a8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004702:	7bfb      	ldrb	r3, [r7, #15]
 8004704:	e35e      	b.n	8004dc4 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	699b      	ldr	r3, [r3, #24]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d032      	beq.n	8004774 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800470e:	4b43      	ldr	r3, [pc, #268]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a42      	ldr	r2, [pc, #264]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 8004714:	f043 0301 	orr.w	r3, r3, #1
 8004718:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800471a:	f7fc fd8d 	bl	8001238 <HAL_GetTick>
 800471e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004720:	e008      	b.n	8004734 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004722:	f7fc fd89 	bl	8001238 <HAL_GetTick>
 8004726:	4602      	mov	r2, r0
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	1ad3      	subs	r3, r2, r3
 800472c:	2b02      	cmp	r3, #2
 800472e:	d901      	bls.n	8004734 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004730:	2303      	movs	r3, #3
 8004732:	e347      	b.n	8004dc4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004734:	4b39      	ldr	r3, [pc, #228]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f003 0302 	and.w	r3, r3, #2
 800473c:	2b00      	cmp	r3, #0
 800473e:	d0f0      	beq.n	8004722 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004740:	4b36      	ldr	r3, [pc, #216]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4a35      	ldr	r2, [pc, #212]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 8004746:	f043 0308 	orr.w	r3, r3, #8
 800474a:	6013      	str	r3, [r2, #0]
 800474c:	4b33      	ldr	r3, [pc, #204]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6a1b      	ldr	r3, [r3, #32]
 8004758:	4930      	ldr	r1, [pc, #192]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 800475a:	4313      	orrs	r3, r2
 800475c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800475e:	4b2f      	ldr	r3, [pc, #188]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	69db      	ldr	r3, [r3, #28]
 800476a:	021b      	lsls	r3, r3, #8
 800476c:	492b      	ldr	r1, [pc, #172]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 800476e:	4313      	orrs	r3, r2
 8004770:	604b      	str	r3, [r1, #4]
 8004772:	e01a      	b.n	80047aa <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004774:	4b29      	ldr	r3, [pc, #164]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a28      	ldr	r2, [pc, #160]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 800477a:	f023 0301 	bic.w	r3, r3, #1
 800477e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004780:	f7fc fd5a 	bl	8001238 <HAL_GetTick>
 8004784:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004786:	e008      	b.n	800479a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004788:	f7fc fd56 	bl	8001238 <HAL_GetTick>
 800478c:	4602      	mov	r2, r0
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	1ad3      	subs	r3, r2, r3
 8004792:	2b02      	cmp	r3, #2
 8004794:	d901      	bls.n	800479a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004796:	2303      	movs	r3, #3
 8004798:	e314      	b.n	8004dc4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800479a:	4b20      	ldr	r3, [pc, #128]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f003 0302 	and.w	r3, r3, #2
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d1f0      	bne.n	8004788 <HAL_RCC_OscConfig+0x1dc>
 80047a6:	e000      	b.n	80047aa <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80047a8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 0301 	and.w	r3, r3, #1
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d073      	beq.n	800489e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80047b6:	69bb      	ldr	r3, [r7, #24]
 80047b8:	2b08      	cmp	r3, #8
 80047ba:	d005      	beq.n	80047c8 <HAL_RCC_OscConfig+0x21c>
 80047bc:	69bb      	ldr	r3, [r7, #24]
 80047be:	2b0c      	cmp	r3, #12
 80047c0:	d10e      	bne.n	80047e0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	2b03      	cmp	r3, #3
 80047c6:	d10b      	bne.n	80047e0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047c8:	4b14      	ldr	r3, [pc, #80]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d063      	beq.n	800489c <HAL_RCC_OscConfig+0x2f0>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d15f      	bne.n	800489c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80047dc:	2301      	movs	r3, #1
 80047de:	e2f1      	b.n	8004dc4 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047e8:	d106      	bne.n	80047f8 <HAL_RCC_OscConfig+0x24c>
 80047ea:	4b0c      	ldr	r3, [pc, #48]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a0b      	ldr	r2, [pc, #44]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 80047f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047f4:	6013      	str	r3, [r2, #0]
 80047f6:	e025      	b.n	8004844 <HAL_RCC_OscConfig+0x298>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004800:	d114      	bne.n	800482c <HAL_RCC_OscConfig+0x280>
 8004802:	4b06      	ldr	r3, [pc, #24]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a05      	ldr	r2, [pc, #20]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 8004808:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800480c:	6013      	str	r3, [r2, #0]
 800480e:	4b03      	ldr	r3, [pc, #12]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4a02      	ldr	r2, [pc, #8]	@ (800481c <HAL_RCC_OscConfig+0x270>)
 8004814:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004818:	6013      	str	r3, [r2, #0]
 800481a:	e013      	b.n	8004844 <HAL_RCC_OscConfig+0x298>
 800481c:	40021000 	.word	0x40021000
 8004820:	0800df30 	.word	0x0800df30
 8004824:	20000000 	.word	0x20000000
 8004828:	20000004 	.word	0x20000004
 800482c:	4ba0      	ldr	r3, [pc, #640]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a9f      	ldr	r2, [pc, #636]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 8004832:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004836:	6013      	str	r3, [r2, #0]
 8004838:	4b9d      	ldr	r3, [pc, #628]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a9c      	ldr	r2, [pc, #624]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 800483e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004842:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d013      	beq.n	8004874 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800484c:	f7fc fcf4 	bl	8001238 <HAL_GetTick>
 8004850:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004852:	e008      	b.n	8004866 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004854:	f7fc fcf0 	bl	8001238 <HAL_GetTick>
 8004858:	4602      	mov	r2, r0
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	1ad3      	subs	r3, r2, r3
 800485e:	2b64      	cmp	r3, #100	@ 0x64
 8004860:	d901      	bls.n	8004866 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004862:	2303      	movs	r3, #3
 8004864:	e2ae      	b.n	8004dc4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004866:	4b92      	ldr	r3, [pc, #584]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800486e:	2b00      	cmp	r3, #0
 8004870:	d0f0      	beq.n	8004854 <HAL_RCC_OscConfig+0x2a8>
 8004872:	e014      	b.n	800489e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004874:	f7fc fce0 	bl	8001238 <HAL_GetTick>
 8004878:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800487a:	e008      	b.n	800488e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800487c:	f7fc fcdc 	bl	8001238 <HAL_GetTick>
 8004880:	4602      	mov	r2, r0
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	1ad3      	subs	r3, r2, r3
 8004886:	2b64      	cmp	r3, #100	@ 0x64
 8004888:	d901      	bls.n	800488e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800488a:	2303      	movs	r3, #3
 800488c:	e29a      	b.n	8004dc4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800488e:	4b88      	ldr	r3, [pc, #544]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004896:	2b00      	cmp	r3, #0
 8004898:	d1f0      	bne.n	800487c <HAL_RCC_OscConfig+0x2d0>
 800489a:	e000      	b.n	800489e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800489c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f003 0302 	and.w	r3, r3, #2
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d060      	beq.n	800496c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	2b04      	cmp	r3, #4
 80048ae:	d005      	beq.n	80048bc <HAL_RCC_OscConfig+0x310>
 80048b0:	69bb      	ldr	r3, [r7, #24]
 80048b2:	2b0c      	cmp	r3, #12
 80048b4:	d119      	bne.n	80048ea <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80048b6:	697b      	ldr	r3, [r7, #20]
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d116      	bne.n	80048ea <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80048bc:	4b7c      	ldr	r3, [pc, #496]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d005      	beq.n	80048d4 <HAL_RCC_OscConfig+0x328>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	68db      	ldr	r3, [r3, #12]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d101      	bne.n	80048d4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	e277      	b.n	8004dc4 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048d4:	4b76      	ldr	r3, [pc, #472]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	691b      	ldr	r3, [r3, #16]
 80048e0:	061b      	lsls	r3, r3, #24
 80048e2:	4973      	ldr	r1, [pc, #460]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 80048e4:	4313      	orrs	r3, r2
 80048e6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80048e8:	e040      	b.n	800496c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	68db      	ldr	r3, [r3, #12]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d023      	beq.n	800493a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048f2:	4b6f      	ldr	r3, [pc, #444]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a6e      	ldr	r2, [pc, #440]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 80048f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048fe:	f7fc fc9b 	bl	8001238 <HAL_GetTick>
 8004902:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004904:	e008      	b.n	8004918 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004906:	f7fc fc97 	bl	8001238 <HAL_GetTick>
 800490a:	4602      	mov	r2, r0
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	1ad3      	subs	r3, r2, r3
 8004910:	2b02      	cmp	r3, #2
 8004912:	d901      	bls.n	8004918 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004914:	2303      	movs	r3, #3
 8004916:	e255      	b.n	8004dc4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004918:	4b65      	ldr	r3, [pc, #404]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004920:	2b00      	cmp	r3, #0
 8004922:	d0f0      	beq.n	8004906 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004924:	4b62      	ldr	r3, [pc, #392]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	691b      	ldr	r3, [r3, #16]
 8004930:	061b      	lsls	r3, r3, #24
 8004932:	495f      	ldr	r1, [pc, #380]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 8004934:	4313      	orrs	r3, r2
 8004936:	604b      	str	r3, [r1, #4]
 8004938:	e018      	b.n	800496c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800493a:	4b5d      	ldr	r3, [pc, #372]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a5c      	ldr	r2, [pc, #368]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 8004940:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004944:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004946:	f7fc fc77 	bl	8001238 <HAL_GetTick>
 800494a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800494c:	e008      	b.n	8004960 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800494e:	f7fc fc73 	bl	8001238 <HAL_GetTick>
 8004952:	4602      	mov	r2, r0
 8004954:	693b      	ldr	r3, [r7, #16]
 8004956:	1ad3      	subs	r3, r2, r3
 8004958:	2b02      	cmp	r3, #2
 800495a:	d901      	bls.n	8004960 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800495c:	2303      	movs	r3, #3
 800495e:	e231      	b.n	8004dc4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004960:	4b53      	ldr	r3, [pc, #332]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004968:	2b00      	cmp	r3, #0
 800496a:	d1f0      	bne.n	800494e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f003 0308 	and.w	r3, r3, #8
 8004974:	2b00      	cmp	r3, #0
 8004976:	d03c      	beq.n	80049f2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	695b      	ldr	r3, [r3, #20]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d01c      	beq.n	80049ba <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004980:	4b4b      	ldr	r3, [pc, #300]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 8004982:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004986:	4a4a      	ldr	r2, [pc, #296]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 8004988:	f043 0301 	orr.w	r3, r3, #1
 800498c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004990:	f7fc fc52 	bl	8001238 <HAL_GetTick>
 8004994:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004996:	e008      	b.n	80049aa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004998:	f7fc fc4e 	bl	8001238 <HAL_GetTick>
 800499c:	4602      	mov	r2, r0
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	1ad3      	subs	r3, r2, r3
 80049a2:	2b02      	cmp	r3, #2
 80049a4:	d901      	bls.n	80049aa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80049a6:	2303      	movs	r3, #3
 80049a8:	e20c      	b.n	8004dc4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80049aa:	4b41      	ldr	r3, [pc, #260]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 80049ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049b0:	f003 0302 	and.w	r3, r3, #2
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d0ef      	beq.n	8004998 <HAL_RCC_OscConfig+0x3ec>
 80049b8:	e01b      	b.n	80049f2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049ba:	4b3d      	ldr	r3, [pc, #244]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 80049bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049c0:	4a3b      	ldr	r2, [pc, #236]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 80049c2:	f023 0301 	bic.w	r3, r3, #1
 80049c6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049ca:	f7fc fc35 	bl	8001238 <HAL_GetTick>
 80049ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80049d0:	e008      	b.n	80049e4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049d2:	f7fc fc31 	bl	8001238 <HAL_GetTick>
 80049d6:	4602      	mov	r2, r0
 80049d8:	693b      	ldr	r3, [r7, #16]
 80049da:	1ad3      	subs	r3, r2, r3
 80049dc:	2b02      	cmp	r3, #2
 80049de:	d901      	bls.n	80049e4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80049e0:	2303      	movs	r3, #3
 80049e2:	e1ef      	b.n	8004dc4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80049e4:	4b32      	ldr	r3, [pc, #200]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 80049e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049ea:	f003 0302 	and.w	r3, r3, #2
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d1ef      	bne.n	80049d2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 0304 	and.w	r3, r3, #4
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	f000 80a6 	beq.w	8004b4c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a00:	2300      	movs	r3, #0
 8004a02:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004a04:	4b2a      	ldr	r3, [pc, #168]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 8004a06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d10d      	bne.n	8004a2c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a10:	4b27      	ldr	r3, [pc, #156]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 8004a12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a14:	4a26      	ldr	r2, [pc, #152]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 8004a16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a1c:	4b24      	ldr	r3, [pc, #144]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 8004a1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a24:	60bb      	str	r3, [r7, #8]
 8004a26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a2c:	4b21      	ldr	r3, [pc, #132]	@ (8004ab4 <HAL_RCC_OscConfig+0x508>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d118      	bne.n	8004a6a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a38:	4b1e      	ldr	r3, [pc, #120]	@ (8004ab4 <HAL_RCC_OscConfig+0x508>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a1d      	ldr	r2, [pc, #116]	@ (8004ab4 <HAL_RCC_OscConfig+0x508>)
 8004a3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a42:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a44:	f7fc fbf8 	bl	8001238 <HAL_GetTick>
 8004a48:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a4a:	e008      	b.n	8004a5e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a4c:	f7fc fbf4 	bl	8001238 <HAL_GetTick>
 8004a50:	4602      	mov	r2, r0
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	1ad3      	subs	r3, r2, r3
 8004a56:	2b02      	cmp	r3, #2
 8004a58:	d901      	bls.n	8004a5e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004a5a:	2303      	movs	r3, #3
 8004a5c:	e1b2      	b.n	8004dc4 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a5e:	4b15      	ldr	r3, [pc, #84]	@ (8004ab4 <HAL_RCC_OscConfig+0x508>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d0f0      	beq.n	8004a4c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	689b      	ldr	r3, [r3, #8]
 8004a6e:	2b01      	cmp	r3, #1
 8004a70:	d108      	bne.n	8004a84 <HAL_RCC_OscConfig+0x4d8>
 8004a72:	4b0f      	ldr	r3, [pc, #60]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 8004a74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a78:	4a0d      	ldr	r2, [pc, #52]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 8004a7a:	f043 0301 	orr.w	r3, r3, #1
 8004a7e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a82:	e029      	b.n	8004ad8 <HAL_RCC_OscConfig+0x52c>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	2b05      	cmp	r3, #5
 8004a8a:	d115      	bne.n	8004ab8 <HAL_RCC_OscConfig+0x50c>
 8004a8c:	4b08      	ldr	r3, [pc, #32]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 8004a8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a92:	4a07      	ldr	r2, [pc, #28]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 8004a94:	f043 0304 	orr.w	r3, r3, #4
 8004a98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a9c:	4b04      	ldr	r3, [pc, #16]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 8004a9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004aa2:	4a03      	ldr	r2, [pc, #12]	@ (8004ab0 <HAL_RCC_OscConfig+0x504>)
 8004aa4:	f043 0301 	orr.w	r3, r3, #1
 8004aa8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004aac:	e014      	b.n	8004ad8 <HAL_RCC_OscConfig+0x52c>
 8004aae:	bf00      	nop
 8004ab0:	40021000 	.word	0x40021000
 8004ab4:	40007000 	.word	0x40007000
 8004ab8:	4b9a      	ldr	r3, [pc, #616]	@ (8004d24 <HAL_RCC_OscConfig+0x778>)
 8004aba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004abe:	4a99      	ldr	r2, [pc, #612]	@ (8004d24 <HAL_RCC_OscConfig+0x778>)
 8004ac0:	f023 0301 	bic.w	r3, r3, #1
 8004ac4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ac8:	4b96      	ldr	r3, [pc, #600]	@ (8004d24 <HAL_RCC_OscConfig+0x778>)
 8004aca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ace:	4a95      	ldr	r2, [pc, #596]	@ (8004d24 <HAL_RCC_OscConfig+0x778>)
 8004ad0:	f023 0304 	bic.w	r3, r3, #4
 8004ad4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d016      	beq.n	8004b0e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ae0:	f7fc fbaa 	bl	8001238 <HAL_GetTick>
 8004ae4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ae6:	e00a      	b.n	8004afe <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ae8:	f7fc fba6 	bl	8001238 <HAL_GetTick>
 8004aec:	4602      	mov	r2, r0
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	1ad3      	subs	r3, r2, r3
 8004af2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d901      	bls.n	8004afe <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004afa:	2303      	movs	r3, #3
 8004afc:	e162      	b.n	8004dc4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004afe:	4b89      	ldr	r3, [pc, #548]	@ (8004d24 <HAL_RCC_OscConfig+0x778>)
 8004b00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b04:	f003 0302 	and.w	r3, r3, #2
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d0ed      	beq.n	8004ae8 <HAL_RCC_OscConfig+0x53c>
 8004b0c:	e015      	b.n	8004b3a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b0e:	f7fc fb93 	bl	8001238 <HAL_GetTick>
 8004b12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b14:	e00a      	b.n	8004b2c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b16:	f7fc fb8f 	bl	8001238 <HAL_GetTick>
 8004b1a:	4602      	mov	r2, r0
 8004b1c:	693b      	ldr	r3, [r7, #16]
 8004b1e:	1ad3      	subs	r3, r2, r3
 8004b20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d901      	bls.n	8004b2c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004b28:	2303      	movs	r3, #3
 8004b2a:	e14b      	b.n	8004dc4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b2c:	4b7d      	ldr	r3, [pc, #500]	@ (8004d24 <HAL_RCC_OscConfig+0x778>)
 8004b2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b32:	f003 0302 	and.w	r3, r3, #2
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d1ed      	bne.n	8004b16 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b3a:	7ffb      	ldrb	r3, [r7, #31]
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d105      	bne.n	8004b4c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b40:	4b78      	ldr	r3, [pc, #480]	@ (8004d24 <HAL_RCC_OscConfig+0x778>)
 8004b42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b44:	4a77      	ldr	r2, [pc, #476]	@ (8004d24 <HAL_RCC_OscConfig+0x778>)
 8004b46:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b4a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f003 0320 	and.w	r3, r3, #32
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d03c      	beq.n	8004bd2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d01c      	beq.n	8004b9a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004b60:	4b70      	ldr	r3, [pc, #448]	@ (8004d24 <HAL_RCC_OscConfig+0x778>)
 8004b62:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b66:	4a6f      	ldr	r2, [pc, #444]	@ (8004d24 <HAL_RCC_OscConfig+0x778>)
 8004b68:	f043 0301 	orr.w	r3, r3, #1
 8004b6c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b70:	f7fc fb62 	bl	8001238 <HAL_GetTick>
 8004b74:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004b76:	e008      	b.n	8004b8a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004b78:	f7fc fb5e 	bl	8001238 <HAL_GetTick>
 8004b7c:	4602      	mov	r2, r0
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	1ad3      	subs	r3, r2, r3
 8004b82:	2b02      	cmp	r3, #2
 8004b84:	d901      	bls.n	8004b8a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004b86:	2303      	movs	r3, #3
 8004b88:	e11c      	b.n	8004dc4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004b8a:	4b66      	ldr	r3, [pc, #408]	@ (8004d24 <HAL_RCC_OscConfig+0x778>)
 8004b8c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b90:	f003 0302 	and.w	r3, r3, #2
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d0ef      	beq.n	8004b78 <HAL_RCC_OscConfig+0x5cc>
 8004b98:	e01b      	b.n	8004bd2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004b9a:	4b62      	ldr	r3, [pc, #392]	@ (8004d24 <HAL_RCC_OscConfig+0x778>)
 8004b9c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004ba0:	4a60      	ldr	r2, [pc, #384]	@ (8004d24 <HAL_RCC_OscConfig+0x778>)
 8004ba2:	f023 0301 	bic.w	r3, r3, #1
 8004ba6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004baa:	f7fc fb45 	bl	8001238 <HAL_GetTick>
 8004bae:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004bb0:	e008      	b.n	8004bc4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004bb2:	f7fc fb41 	bl	8001238 <HAL_GetTick>
 8004bb6:	4602      	mov	r2, r0
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	1ad3      	subs	r3, r2, r3
 8004bbc:	2b02      	cmp	r3, #2
 8004bbe:	d901      	bls.n	8004bc4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004bc0:	2303      	movs	r3, #3
 8004bc2:	e0ff      	b.n	8004dc4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004bc4:	4b57      	ldr	r3, [pc, #348]	@ (8004d24 <HAL_RCC_OscConfig+0x778>)
 8004bc6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004bca:	f003 0302 	and.w	r3, r3, #2
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d1ef      	bne.n	8004bb2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	f000 80f3 	beq.w	8004dc2 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004be0:	2b02      	cmp	r3, #2
 8004be2:	f040 80c9 	bne.w	8004d78 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004be6:	4b4f      	ldr	r3, [pc, #316]	@ (8004d24 <HAL_RCC_OscConfig+0x778>)
 8004be8:	68db      	ldr	r3, [r3, #12]
 8004bea:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	f003 0203 	and.w	r2, r3, #3
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	d12c      	bne.n	8004c54 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c04:	3b01      	subs	r3, #1
 8004c06:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c08:	429a      	cmp	r2, r3
 8004c0a:	d123      	bne.n	8004c54 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c16:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	d11b      	bne.n	8004c54 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c26:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004c28:	429a      	cmp	r2, r3
 8004c2a:	d113      	bne.n	8004c54 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c36:	085b      	lsrs	r3, r3, #1
 8004c38:	3b01      	subs	r3, #1
 8004c3a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004c3c:	429a      	cmp	r2, r3
 8004c3e:	d109      	bne.n	8004c54 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c4a:	085b      	lsrs	r3, r3, #1
 8004c4c:	3b01      	subs	r3, #1
 8004c4e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004c50:	429a      	cmp	r2, r3
 8004c52:	d06b      	beq.n	8004d2c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004c54:	69bb      	ldr	r3, [r7, #24]
 8004c56:	2b0c      	cmp	r3, #12
 8004c58:	d062      	beq.n	8004d20 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004c5a:	4b32      	ldr	r3, [pc, #200]	@ (8004d24 <HAL_RCC_OscConfig+0x778>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d001      	beq.n	8004c6a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8004c66:	2301      	movs	r3, #1
 8004c68:	e0ac      	b.n	8004dc4 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004c6a:	4b2e      	ldr	r3, [pc, #184]	@ (8004d24 <HAL_RCC_OscConfig+0x778>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a2d      	ldr	r2, [pc, #180]	@ (8004d24 <HAL_RCC_OscConfig+0x778>)
 8004c70:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c74:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004c76:	f7fc fadf 	bl	8001238 <HAL_GetTick>
 8004c7a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c7c:	e008      	b.n	8004c90 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c7e:	f7fc fadb 	bl	8001238 <HAL_GetTick>
 8004c82:	4602      	mov	r2, r0
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	1ad3      	subs	r3, r2, r3
 8004c88:	2b02      	cmp	r3, #2
 8004c8a:	d901      	bls.n	8004c90 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8004c8c:	2303      	movs	r3, #3
 8004c8e:	e099      	b.n	8004dc4 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c90:	4b24      	ldr	r3, [pc, #144]	@ (8004d24 <HAL_RCC_OscConfig+0x778>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d1f0      	bne.n	8004c7e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c9c:	4b21      	ldr	r3, [pc, #132]	@ (8004d24 <HAL_RCC_OscConfig+0x778>)
 8004c9e:	68da      	ldr	r2, [r3, #12]
 8004ca0:	4b21      	ldr	r3, [pc, #132]	@ (8004d28 <HAL_RCC_OscConfig+0x77c>)
 8004ca2:	4013      	ands	r3, r2
 8004ca4:	687a      	ldr	r2, [r7, #4]
 8004ca6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004ca8:	687a      	ldr	r2, [r7, #4]
 8004caa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004cac:	3a01      	subs	r2, #1
 8004cae:	0112      	lsls	r2, r2, #4
 8004cb0:	4311      	orrs	r1, r2
 8004cb2:	687a      	ldr	r2, [r7, #4]
 8004cb4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004cb6:	0212      	lsls	r2, r2, #8
 8004cb8:	4311      	orrs	r1, r2
 8004cba:	687a      	ldr	r2, [r7, #4]
 8004cbc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004cbe:	0852      	lsrs	r2, r2, #1
 8004cc0:	3a01      	subs	r2, #1
 8004cc2:	0552      	lsls	r2, r2, #21
 8004cc4:	4311      	orrs	r1, r2
 8004cc6:	687a      	ldr	r2, [r7, #4]
 8004cc8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004cca:	0852      	lsrs	r2, r2, #1
 8004ccc:	3a01      	subs	r2, #1
 8004cce:	0652      	lsls	r2, r2, #25
 8004cd0:	4311      	orrs	r1, r2
 8004cd2:	687a      	ldr	r2, [r7, #4]
 8004cd4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004cd6:	06d2      	lsls	r2, r2, #27
 8004cd8:	430a      	orrs	r2, r1
 8004cda:	4912      	ldr	r1, [pc, #72]	@ (8004d24 <HAL_RCC_OscConfig+0x778>)
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004ce0:	4b10      	ldr	r3, [pc, #64]	@ (8004d24 <HAL_RCC_OscConfig+0x778>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a0f      	ldr	r2, [pc, #60]	@ (8004d24 <HAL_RCC_OscConfig+0x778>)
 8004ce6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004cea:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004cec:	4b0d      	ldr	r3, [pc, #52]	@ (8004d24 <HAL_RCC_OscConfig+0x778>)
 8004cee:	68db      	ldr	r3, [r3, #12]
 8004cf0:	4a0c      	ldr	r2, [pc, #48]	@ (8004d24 <HAL_RCC_OscConfig+0x778>)
 8004cf2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004cf6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004cf8:	f7fc fa9e 	bl	8001238 <HAL_GetTick>
 8004cfc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004cfe:	e008      	b.n	8004d12 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d00:	f7fc fa9a 	bl	8001238 <HAL_GetTick>
 8004d04:	4602      	mov	r2, r0
 8004d06:	693b      	ldr	r3, [r7, #16]
 8004d08:	1ad3      	subs	r3, r2, r3
 8004d0a:	2b02      	cmp	r3, #2
 8004d0c:	d901      	bls.n	8004d12 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8004d0e:	2303      	movs	r3, #3
 8004d10:	e058      	b.n	8004dc4 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d12:	4b04      	ldr	r3, [pc, #16]	@ (8004d24 <HAL_RCC_OscConfig+0x778>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d0f0      	beq.n	8004d00 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004d1e:	e050      	b.n	8004dc2 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004d20:	2301      	movs	r3, #1
 8004d22:	e04f      	b.n	8004dc4 <HAL_RCC_OscConfig+0x818>
 8004d24:	40021000 	.word	0x40021000
 8004d28:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d2c:	4b27      	ldr	r3, [pc, #156]	@ (8004dcc <HAL_RCC_OscConfig+0x820>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d144      	bne.n	8004dc2 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004d38:	4b24      	ldr	r3, [pc, #144]	@ (8004dcc <HAL_RCC_OscConfig+0x820>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a23      	ldr	r2, [pc, #140]	@ (8004dcc <HAL_RCC_OscConfig+0x820>)
 8004d3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004d42:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004d44:	4b21      	ldr	r3, [pc, #132]	@ (8004dcc <HAL_RCC_OscConfig+0x820>)
 8004d46:	68db      	ldr	r3, [r3, #12]
 8004d48:	4a20      	ldr	r2, [pc, #128]	@ (8004dcc <HAL_RCC_OscConfig+0x820>)
 8004d4a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004d4e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004d50:	f7fc fa72 	bl	8001238 <HAL_GetTick>
 8004d54:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d56:	e008      	b.n	8004d6a <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d58:	f7fc fa6e 	bl	8001238 <HAL_GetTick>
 8004d5c:	4602      	mov	r2, r0
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	1ad3      	subs	r3, r2, r3
 8004d62:	2b02      	cmp	r3, #2
 8004d64:	d901      	bls.n	8004d6a <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8004d66:	2303      	movs	r3, #3
 8004d68:	e02c      	b.n	8004dc4 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d6a:	4b18      	ldr	r3, [pc, #96]	@ (8004dcc <HAL_RCC_OscConfig+0x820>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d0f0      	beq.n	8004d58 <HAL_RCC_OscConfig+0x7ac>
 8004d76:	e024      	b.n	8004dc2 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004d78:	69bb      	ldr	r3, [r7, #24]
 8004d7a:	2b0c      	cmp	r3, #12
 8004d7c:	d01f      	beq.n	8004dbe <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d7e:	4b13      	ldr	r3, [pc, #76]	@ (8004dcc <HAL_RCC_OscConfig+0x820>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a12      	ldr	r2, [pc, #72]	@ (8004dcc <HAL_RCC_OscConfig+0x820>)
 8004d84:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d8a:	f7fc fa55 	bl	8001238 <HAL_GetTick>
 8004d8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d90:	e008      	b.n	8004da4 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d92:	f7fc fa51 	bl	8001238 <HAL_GetTick>
 8004d96:	4602      	mov	r2, r0
 8004d98:	693b      	ldr	r3, [r7, #16]
 8004d9a:	1ad3      	subs	r3, r2, r3
 8004d9c:	2b02      	cmp	r3, #2
 8004d9e:	d901      	bls.n	8004da4 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8004da0:	2303      	movs	r3, #3
 8004da2:	e00f      	b.n	8004dc4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004da4:	4b09      	ldr	r3, [pc, #36]	@ (8004dcc <HAL_RCC_OscConfig+0x820>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d1f0      	bne.n	8004d92 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8004db0:	4b06      	ldr	r3, [pc, #24]	@ (8004dcc <HAL_RCC_OscConfig+0x820>)
 8004db2:	68da      	ldr	r2, [r3, #12]
 8004db4:	4905      	ldr	r1, [pc, #20]	@ (8004dcc <HAL_RCC_OscConfig+0x820>)
 8004db6:	4b06      	ldr	r3, [pc, #24]	@ (8004dd0 <HAL_RCC_OscConfig+0x824>)
 8004db8:	4013      	ands	r3, r2
 8004dba:	60cb      	str	r3, [r1, #12]
 8004dbc:	e001      	b.n	8004dc2 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	e000      	b.n	8004dc4 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8004dc2:	2300      	movs	r3, #0
}
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	3720      	adds	r7, #32
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bd80      	pop	{r7, pc}
 8004dcc:	40021000 	.word	0x40021000
 8004dd0:	feeefffc 	.word	0xfeeefffc

08004dd4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b084      	sub	sp, #16
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
 8004ddc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d101      	bne.n	8004de8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004de4:	2301      	movs	r3, #1
 8004de6:	e0e7      	b.n	8004fb8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004de8:	4b75      	ldr	r3, [pc, #468]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1ec>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f003 0307 	and.w	r3, r3, #7
 8004df0:	683a      	ldr	r2, [r7, #0]
 8004df2:	429a      	cmp	r2, r3
 8004df4:	d910      	bls.n	8004e18 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004df6:	4b72      	ldr	r3, [pc, #456]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1ec>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f023 0207 	bic.w	r2, r3, #7
 8004dfe:	4970      	ldr	r1, [pc, #448]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1ec>)
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	4313      	orrs	r3, r2
 8004e04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e06:	4b6e      	ldr	r3, [pc, #440]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1ec>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f003 0307 	and.w	r3, r3, #7
 8004e0e:	683a      	ldr	r2, [r7, #0]
 8004e10:	429a      	cmp	r2, r3
 8004e12:	d001      	beq.n	8004e18 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004e14:	2301      	movs	r3, #1
 8004e16:	e0cf      	b.n	8004fb8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 0302 	and.w	r3, r3, #2
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d010      	beq.n	8004e46 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	689a      	ldr	r2, [r3, #8]
 8004e28:	4b66      	ldr	r3, [pc, #408]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8004e2a:	689b      	ldr	r3, [r3, #8]
 8004e2c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d908      	bls.n	8004e46 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e34:	4b63      	ldr	r3, [pc, #396]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	689b      	ldr	r3, [r3, #8]
 8004e40:	4960      	ldr	r1, [pc, #384]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8004e42:	4313      	orrs	r3, r2
 8004e44:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f003 0301 	and.w	r3, r3, #1
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d04c      	beq.n	8004eec <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	2b03      	cmp	r3, #3
 8004e58:	d107      	bne.n	8004e6a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e5a:	4b5a      	ldr	r3, [pc, #360]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d121      	bne.n	8004eaa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004e66:	2301      	movs	r3, #1
 8004e68:	e0a6      	b.n	8004fb8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	2b02      	cmp	r3, #2
 8004e70:	d107      	bne.n	8004e82 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e72:	4b54      	ldr	r3, [pc, #336]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d115      	bne.n	8004eaa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	e09a      	b.n	8004fb8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d107      	bne.n	8004e9a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004e8a:	4b4e      	ldr	r3, [pc, #312]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f003 0302 	and.w	r3, r3, #2
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d109      	bne.n	8004eaa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004e96:	2301      	movs	r3, #1
 8004e98:	e08e      	b.n	8004fb8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e9a:	4b4a      	ldr	r3, [pc, #296]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d101      	bne.n	8004eaa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	e086      	b.n	8004fb8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004eaa:	4b46      	ldr	r3, [pc, #280]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8004eac:	689b      	ldr	r3, [r3, #8]
 8004eae:	f023 0203 	bic.w	r2, r3, #3
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	4943      	ldr	r1, [pc, #268]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ebc:	f7fc f9bc 	bl	8001238 <HAL_GetTick>
 8004ec0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ec2:	e00a      	b.n	8004eda <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ec4:	f7fc f9b8 	bl	8001238 <HAL_GetTick>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	1ad3      	subs	r3, r2, r3
 8004ece:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d901      	bls.n	8004eda <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004ed6:	2303      	movs	r3, #3
 8004ed8:	e06e      	b.n	8004fb8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004eda:	4b3a      	ldr	r3, [pc, #232]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8004edc:	689b      	ldr	r3, [r3, #8]
 8004ede:	f003 020c 	and.w	r2, r3, #12
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	009b      	lsls	r3, r3, #2
 8004ee8:	429a      	cmp	r2, r3
 8004eea:	d1eb      	bne.n	8004ec4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f003 0302 	and.w	r3, r3, #2
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d010      	beq.n	8004f1a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	689a      	ldr	r2, [r3, #8]
 8004efc:	4b31      	ldr	r3, [pc, #196]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8004efe:	689b      	ldr	r3, [r3, #8]
 8004f00:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d208      	bcs.n	8004f1a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f08:	4b2e      	ldr	r3, [pc, #184]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8004f0a:	689b      	ldr	r3, [r3, #8]
 8004f0c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	492b      	ldr	r1, [pc, #172]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8004f16:	4313      	orrs	r3, r2
 8004f18:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004f1a:	4b29      	ldr	r3, [pc, #164]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1ec>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 0307 	and.w	r3, r3, #7
 8004f22:	683a      	ldr	r2, [r7, #0]
 8004f24:	429a      	cmp	r2, r3
 8004f26:	d210      	bcs.n	8004f4a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f28:	4b25      	ldr	r3, [pc, #148]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1ec>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f023 0207 	bic.w	r2, r3, #7
 8004f30:	4923      	ldr	r1, [pc, #140]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1ec>)
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	4313      	orrs	r3, r2
 8004f36:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f38:	4b21      	ldr	r3, [pc, #132]	@ (8004fc0 <HAL_RCC_ClockConfig+0x1ec>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f003 0307 	and.w	r3, r3, #7
 8004f40:	683a      	ldr	r2, [r7, #0]
 8004f42:	429a      	cmp	r2, r3
 8004f44:	d001      	beq.n	8004f4a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004f46:	2301      	movs	r3, #1
 8004f48:	e036      	b.n	8004fb8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f003 0304 	and.w	r3, r3, #4
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d008      	beq.n	8004f68 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f56:	4b1b      	ldr	r3, [pc, #108]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8004f58:	689b      	ldr	r3, [r3, #8]
 8004f5a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	68db      	ldr	r3, [r3, #12]
 8004f62:	4918      	ldr	r1, [pc, #96]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8004f64:	4313      	orrs	r3, r2
 8004f66:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f003 0308 	and.w	r3, r3, #8
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d009      	beq.n	8004f88 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f74:	4b13      	ldr	r3, [pc, #76]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	691b      	ldr	r3, [r3, #16]
 8004f80:	00db      	lsls	r3, r3, #3
 8004f82:	4910      	ldr	r1, [pc, #64]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8004f84:	4313      	orrs	r3, r2
 8004f86:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004f88:	f000 f824 	bl	8004fd4 <HAL_RCC_GetSysClockFreq>
 8004f8c:	4602      	mov	r2, r0
 8004f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8004fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8004f90:	689b      	ldr	r3, [r3, #8]
 8004f92:	091b      	lsrs	r3, r3, #4
 8004f94:	f003 030f 	and.w	r3, r3, #15
 8004f98:	490b      	ldr	r1, [pc, #44]	@ (8004fc8 <HAL_RCC_ClockConfig+0x1f4>)
 8004f9a:	5ccb      	ldrb	r3, [r1, r3]
 8004f9c:	f003 031f 	and.w	r3, r3, #31
 8004fa0:	fa22 f303 	lsr.w	r3, r2, r3
 8004fa4:	4a09      	ldr	r2, [pc, #36]	@ (8004fcc <HAL_RCC_ClockConfig+0x1f8>)
 8004fa6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004fa8:	4b09      	ldr	r3, [pc, #36]	@ (8004fd0 <HAL_RCC_ClockConfig+0x1fc>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4618      	mov	r0, r3
 8004fae:	f7fc f815 	bl	8000fdc <HAL_InitTick>
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	72fb      	strb	r3, [r7, #11]

  return status;
 8004fb6:	7afb      	ldrb	r3, [r7, #11]
}
 8004fb8:	4618      	mov	r0, r3
 8004fba:	3710      	adds	r7, #16
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	bd80      	pop	{r7, pc}
 8004fc0:	40022000 	.word	0x40022000
 8004fc4:	40021000 	.word	0x40021000
 8004fc8:	0800df30 	.word	0x0800df30
 8004fcc:	20000000 	.word	0x20000000
 8004fd0:	20000004 	.word	0x20000004

08004fd4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b089      	sub	sp, #36	@ 0x24
 8004fd8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	61fb      	str	r3, [r7, #28]
 8004fde:	2300      	movs	r3, #0
 8004fe0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004fe2:	4b3e      	ldr	r3, [pc, #248]	@ (80050dc <HAL_RCC_GetSysClockFreq+0x108>)
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	f003 030c 	and.w	r3, r3, #12
 8004fea:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004fec:	4b3b      	ldr	r3, [pc, #236]	@ (80050dc <HAL_RCC_GetSysClockFreq+0x108>)
 8004fee:	68db      	ldr	r3, [r3, #12]
 8004ff0:	f003 0303 	and.w	r3, r3, #3
 8004ff4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d005      	beq.n	8005008 <HAL_RCC_GetSysClockFreq+0x34>
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	2b0c      	cmp	r3, #12
 8005000:	d121      	bne.n	8005046 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2b01      	cmp	r3, #1
 8005006:	d11e      	bne.n	8005046 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005008:	4b34      	ldr	r3, [pc, #208]	@ (80050dc <HAL_RCC_GetSysClockFreq+0x108>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f003 0308 	and.w	r3, r3, #8
 8005010:	2b00      	cmp	r3, #0
 8005012:	d107      	bne.n	8005024 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005014:	4b31      	ldr	r3, [pc, #196]	@ (80050dc <HAL_RCC_GetSysClockFreq+0x108>)
 8005016:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800501a:	0a1b      	lsrs	r3, r3, #8
 800501c:	f003 030f 	and.w	r3, r3, #15
 8005020:	61fb      	str	r3, [r7, #28]
 8005022:	e005      	b.n	8005030 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005024:	4b2d      	ldr	r3, [pc, #180]	@ (80050dc <HAL_RCC_GetSysClockFreq+0x108>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	091b      	lsrs	r3, r3, #4
 800502a:	f003 030f 	and.w	r3, r3, #15
 800502e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005030:	4a2b      	ldr	r2, [pc, #172]	@ (80050e0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005032:	69fb      	ldr	r3, [r7, #28]
 8005034:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005038:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d10d      	bne.n	800505c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005040:	69fb      	ldr	r3, [r7, #28]
 8005042:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005044:	e00a      	b.n	800505c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	2b04      	cmp	r3, #4
 800504a:	d102      	bne.n	8005052 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800504c:	4b25      	ldr	r3, [pc, #148]	@ (80050e4 <HAL_RCC_GetSysClockFreq+0x110>)
 800504e:	61bb      	str	r3, [r7, #24]
 8005050:	e004      	b.n	800505c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005052:	693b      	ldr	r3, [r7, #16]
 8005054:	2b08      	cmp	r3, #8
 8005056:	d101      	bne.n	800505c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005058:	4b23      	ldr	r3, [pc, #140]	@ (80050e8 <HAL_RCC_GetSysClockFreq+0x114>)
 800505a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	2b0c      	cmp	r3, #12
 8005060:	d134      	bne.n	80050cc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005062:	4b1e      	ldr	r3, [pc, #120]	@ (80050dc <HAL_RCC_GetSysClockFreq+0x108>)
 8005064:	68db      	ldr	r3, [r3, #12]
 8005066:	f003 0303 	and.w	r3, r3, #3
 800506a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	2b02      	cmp	r3, #2
 8005070:	d003      	beq.n	800507a <HAL_RCC_GetSysClockFreq+0xa6>
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	2b03      	cmp	r3, #3
 8005076:	d003      	beq.n	8005080 <HAL_RCC_GetSysClockFreq+0xac>
 8005078:	e005      	b.n	8005086 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800507a:	4b1a      	ldr	r3, [pc, #104]	@ (80050e4 <HAL_RCC_GetSysClockFreq+0x110>)
 800507c:	617b      	str	r3, [r7, #20]
      break;
 800507e:	e005      	b.n	800508c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005080:	4b19      	ldr	r3, [pc, #100]	@ (80050e8 <HAL_RCC_GetSysClockFreq+0x114>)
 8005082:	617b      	str	r3, [r7, #20]
      break;
 8005084:	e002      	b.n	800508c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005086:	69fb      	ldr	r3, [r7, #28]
 8005088:	617b      	str	r3, [r7, #20]
      break;
 800508a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800508c:	4b13      	ldr	r3, [pc, #76]	@ (80050dc <HAL_RCC_GetSysClockFreq+0x108>)
 800508e:	68db      	ldr	r3, [r3, #12]
 8005090:	091b      	lsrs	r3, r3, #4
 8005092:	f003 0307 	and.w	r3, r3, #7
 8005096:	3301      	adds	r3, #1
 8005098:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800509a:	4b10      	ldr	r3, [pc, #64]	@ (80050dc <HAL_RCC_GetSysClockFreq+0x108>)
 800509c:	68db      	ldr	r3, [r3, #12]
 800509e:	0a1b      	lsrs	r3, r3, #8
 80050a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80050a4:	697a      	ldr	r2, [r7, #20]
 80050a6:	fb03 f202 	mul.w	r2, r3, r2
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80050b0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80050b2:	4b0a      	ldr	r3, [pc, #40]	@ (80050dc <HAL_RCC_GetSysClockFreq+0x108>)
 80050b4:	68db      	ldr	r3, [r3, #12]
 80050b6:	0e5b      	lsrs	r3, r3, #25
 80050b8:	f003 0303 	and.w	r3, r3, #3
 80050bc:	3301      	adds	r3, #1
 80050be:	005b      	lsls	r3, r3, #1
 80050c0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80050c2:	697a      	ldr	r2, [r7, #20]
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80050ca:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80050cc:	69bb      	ldr	r3, [r7, #24]
}
 80050ce:	4618      	mov	r0, r3
 80050d0:	3724      	adds	r7, #36	@ 0x24
 80050d2:	46bd      	mov	sp, r7
 80050d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d8:	4770      	bx	lr
 80050da:	bf00      	nop
 80050dc:	40021000 	.word	0x40021000
 80050e0:	0800df48 	.word	0x0800df48
 80050e4:	00f42400 	.word	0x00f42400
 80050e8:	007a1200 	.word	0x007a1200

080050ec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050ec:	b480      	push	{r7}
 80050ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050f0:	4b03      	ldr	r3, [pc, #12]	@ (8005100 <HAL_RCC_GetHCLKFreq+0x14>)
 80050f2:	681b      	ldr	r3, [r3, #0]
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	46bd      	mov	sp, r7
 80050f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fc:	4770      	bx	lr
 80050fe:	bf00      	nop
 8005100:	20000000 	.word	0x20000000

08005104 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005108:	f7ff fff0 	bl	80050ec <HAL_RCC_GetHCLKFreq>
 800510c:	4602      	mov	r2, r0
 800510e:	4b06      	ldr	r3, [pc, #24]	@ (8005128 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005110:	689b      	ldr	r3, [r3, #8]
 8005112:	0a1b      	lsrs	r3, r3, #8
 8005114:	f003 0307 	and.w	r3, r3, #7
 8005118:	4904      	ldr	r1, [pc, #16]	@ (800512c <HAL_RCC_GetPCLK1Freq+0x28>)
 800511a:	5ccb      	ldrb	r3, [r1, r3]
 800511c:	f003 031f 	and.w	r3, r3, #31
 8005120:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005124:	4618      	mov	r0, r3
 8005126:	bd80      	pop	{r7, pc}
 8005128:	40021000 	.word	0x40021000
 800512c:	0800df40 	.word	0x0800df40

08005130 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005134:	f7ff ffda 	bl	80050ec <HAL_RCC_GetHCLKFreq>
 8005138:	4602      	mov	r2, r0
 800513a:	4b06      	ldr	r3, [pc, #24]	@ (8005154 <HAL_RCC_GetPCLK2Freq+0x24>)
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	0adb      	lsrs	r3, r3, #11
 8005140:	f003 0307 	and.w	r3, r3, #7
 8005144:	4904      	ldr	r1, [pc, #16]	@ (8005158 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005146:	5ccb      	ldrb	r3, [r1, r3]
 8005148:	f003 031f 	and.w	r3, r3, #31
 800514c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005150:	4618      	mov	r0, r3
 8005152:	bd80      	pop	{r7, pc}
 8005154:	40021000 	.word	0x40021000
 8005158:	0800df40 	.word	0x0800df40

0800515c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800515c:	b480      	push	{r7}
 800515e:	b083      	sub	sp, #12
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
 8005164:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	220f      	movs	r2, #15
 800516a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800516c:	4b12      	ldr	r3, [pc, #72]	@ (80051b8 <HAL_RCC_GetClockConfig+0x5c>)
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	f003 0203 	and.w	r2, r3, #3
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005178:	4b0f      	ldr	r3, [pc, #60]	@ (80051b8 <HAL_RCC_GetClockConfig+0x5c>)
 800517a:	689b      	ldr	r3, [r3, #8]
 800517c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005184:	4b0c      	ldr	r3, [pc, #48]	@ (80051b8 <HAL_RCC_GetClockConfig+0x5c>)
 8005186:	689b      	ldr	r3, [r3, #8]
 8005188:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005190:	4b09      	ldr	r3, [pc, #36]	@ (80051b8 <HAL_RCC_GetClockConfig+0x5c>)
 8005192:	689b      	ldr	r3, [r3, #8]
 8005194:	08db      	lsrs	r3, r3, #3
 8005196:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800519e:	4b07      	ldr	r3, [pc, #28]	@ (80051bc <HAL_RCC_GetClockConfig+0x60>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 0207 	and.w	r2, r3, #7
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	601a      	str	r2, [r3, #0]
}
 80051aa:	bf00      	nop
 80051ac:	370c      	adds	r7, #12
 80051ae:	46bd      	mov	sp, r7
 80051b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b4:	4770      	bx	lr
 80051b6:	bf00      	nop
 80051b8:	40021000 	.word	0x40021000
 80051bc:	40022000 	.word	0x40022000

080051c0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b086      	sub	sp, #24
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80051c8:	2300      	movs	r3, #0
 80051ca:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80051cc:	4b2a      	ldr	r3, [pc, #168]	@ (8005278 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80051ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d003      	beq.n	80051e0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80051d8:	f7ff f974 	bl	80044c4 <HAL_PWREx_GetVoltageRange>
 80051dc:	6178      	str	r0, [r7, #20]
 80051de:	e014      	b.n	800520a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80051e0:	4b25      	ldr	r3, [pc, #148]	@ (8005278 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80051e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051e4:	4a24      	ldr	r2, [pc, #144]	@ (8005278 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80051e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80051ec:	4b22      	ldr	r3, [pc, #136]	@ (8005278 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80051ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051f4:	60fb      	str	r3, [r7, #12]
 80051f6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80051f8:	f7ff f964 	bl	80044c4 <HAL_PWREx_GetVoltageRange>
 80051fc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80051fe:	4b1e      	ldr	r3, [pc, #120]	@ (8005278 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005200:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005202:	4a1d      	ldr	r2, [pc, #116]	@ (8005278 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005204:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005208:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005210:	d10b      	bne.n	800522a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2b80      	cmp	r3, #128	@ 0x80
 8005216:	d919      	bls.n	800524c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2ba0      	cmp	r3, #160	@ 0xa0
 800521c:	d902      	bls.n	8005224 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800521e:	2302      	movs	r3, #2
 8005220:	613b      	str	r3, [r7, #16]
 8005222:	e013      	b.n	800524c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005224:	2301      	movs	r3, #1
 8005226:	613b      	str	r3, [r7, #16]
 8005228:	e010      	b.n	800524c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2b80      	cmp	r3, #128	@ 0x80
 800522e:	d902      	bls.n	8005236 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005230:	2303      	movs	r3, #3
 8005232:	613b      	str	r3, [r7, #16]
 8005234:	e00a      	b.n	800524c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2b80      	cmp	r3, #128	@ 0x80
 800523a:	d102      	bne.n	8005242 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800523c:	2302      	movs	r3, #2
 800523e:	613b      	str	r3, [r7, #16]
 8005240:	e004      	b.n	800524c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2b70      	cmp	r3, #112	@ 0x70
 8005246:	d101      	bne.n	800524c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005248:	2301      	movs	r3, #1
 800524a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800524c:	4b0b      	ldr	r3, [pc, #44]	@ (800527c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f023 0207 	bic.w	r2, r3, #7
 8005254:	4909      	ldr	r1, [pc, #36]	@ (800527c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005256:	693b      	ldr	r3, [r7, #16]
 8005258:	4313      	orrs	r3, r2
 800525a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800525c:	4b07      	ldr	r3, [pc, #28]	@ (800527c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f003 0307 	and.w	r3, r3, #7
 8005264:	693a      	ldr	r2, [r7, #16]
 8005266:	429a      	cmp	r2, r3
 8005268:	d001      	beq.n	800526e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800526a:	2301      	movs	r3, #1
 800526c:	e000      	b.n	8005270 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800526e:	2300      	movs	r3, #0
}
 8005270:	4618      	mov	r0, r3
 8005272:	3718      	adds	r7, #24
 8005274:	46bd      	mov	sp, r7
 8005276:	bd80      	pop	{r7, pc}
 8005278:	40021000 	.word	0x40021000
 800527c:	40022000 	.word	0x40022000

08005280 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b086      	sub	sp, #24
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005288:	2300      	movs	r3, #0
 800528a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800528c:	2300      	movs	r3, #0
 800528e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005298:	2b00      	cmp	r3, #0
 800529a:	d031      	beq.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052a0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80052a4:	d01a      	beq.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80052a6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80052aa:	d814      	bhi.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d009      	beq.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80052b0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80052b4:	d10f      	bne.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80052b6:	4b5d      	ldr	r3, [pc, #372]	@ (800542c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80052b8:	68db      	ldr	r3, [r3, #12]
 80052ba:	4a5c      	ldr	r2, [pc, #368]	@ (800542c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80052bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052c0:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80052c2:	e00c      	b.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	3304      	adds	r3, #4
 80052c8:	2100      	movs	r1, #0
 80052ca:	4618      	mov	r0, r3
 80052cc:	f000 f9ce 	bl	800566c <RCCEx_PLLSAI1_Config>
 80052d0:	4603      	mov	r3, r0
 80052d2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80052d4:	e003      	b.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	74fb      	strb	r3, [r7, #19]
      break;
 80052da:	e000      	b.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80052dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80052de:	7cfb      	ldrb	r3, [r7, #19]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d10b      	bne.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80052e4:	4b51      	ldr	r3, [pc, #324]	@ (800542c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80052e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052ea:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052f2:	494e      	ldr	r1, [pc, #312]	@ (800542c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80052f4:	4313      	orrs	r3, r2
 80052f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80052fa:	e001      	b.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052fc:	7cfb      	ldrb	r3, [r7, #19]
 80052fe:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005308:	2b00      	cmp	r3, #0
 800530a:	f000 809e 	beq.w	800544a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800530e:	2300      	movs	r3, #0
 8005310:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005312:	4b46      	ldr	r3, [pc, #280]	@ (800542c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005314:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005316:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800531a:	2b00      	cmp	r3, #0
 800531c:	d101      	bne.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800531e:	2301      	movs	r3, #1
 8005320:	e000      	b.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8005322:	2300      	movs	r3, #0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d00d      	beq.n	8005344 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005328:	4b40      	ldr	r3, [pc, #256]	@ (800542c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800532a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800532c:	4a3f      	ldr	r2, [pc, #252]	@ (800542c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800532e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005332:	6593      	str	r3, [r2, #88]	@ 0x58
 8005334:	4b3d      	ldr	r3, [pc, #244]	@ (800542c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005336:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005338:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800533c:	60bb      	str	r3, [r7, #8]
 800533e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005340:	2301      	movs	r3, #1
 8005342:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005344:	4b3a      	ldr	r3, [pc, #232]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	4a39      	ldr	r2, [pc, #228]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800534a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800534e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005350:	f7fb ff72 	bl	8001238 <HAL_GetTick>
 8005354:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005356:	e009      	b.n	800536c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005358:	f7fb ff6e 	bl	8001238 <HAL_GetTick>
 800535c:	4602      	mov	r2, r0
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	1ad3      	subs	r3, r2, r3
 8005362:	2b02      	cmp	r3, #2
 8005364:	d902      	bls.n	800536c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8005366:	2303      	movs	r3, #3
 8005368:	74fb      	strb	r3, [r7, #19]
        break;
 800536a:	e005      	b.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800536c:	4b30      	ldr	r3, [pc, #192]	@ (8005430 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005374:	2b00      	cmp	r3, #0
 8005376:	d0ef      	beq.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8005378:	7cfb      	ldrb	r3, [r7, #19]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d15a      	bne.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800537e:	4b2b      	ldr	r3, [pc, #172]	@ (800542c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005380:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005384:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005388:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d01e      	beq.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005394:	697a      	ldr	r2, [r7, #20]
 8005396:	429a      	cmp	r2, r3
 8005398:	d019      	beq.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800539a:	4b24      	ldr	r3, [pc, #144]	@ (800542c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800539c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053a4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80053a6:	4b21      	ldr	r3, [pc, #132]	@ (800542c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80053a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053ac:	4a1f      	ldr	r2, [pc, #124]	@ (800542c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80053ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80053b6:	4b1d      	ldr	r3, [pc, #116]	@ (800542c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80053b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053bc:	4a1b      	ldr	r2, [pc, #108]	@ (800542c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80053be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80053c6:	4a19      	ldr	r2, [pc, #100]	@ (800542c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	f003 0301 	and.w	r3, r3, #1
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d016      	beq.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053d8:	f7fb ff2e 	bl	8001238 <HAL_GetTick>
 80053dc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80053de:	e00b      	b.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053e0:	f7fb ff2a 	bl	8001238 <HAL_GetTick>
 80053e4:	4602      	mov	r2, r0
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	1ad3      	subs	r3, r2, r3
 80053ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d902      	bls.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80053f2:	2303      	movs	r3, #3
 80053f4:	74fb      	strb	r3, [r7, #19]
            break;
 80053f6:	e006      	b.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80053f8:	4b0c      	ldr	r3, [pc, #48]	@ (800542c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80053fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053fe:	f003 0302 	and.w	r3, r3, #2
 8005402:	2b00      	cmp	r3, #0
 8005404:	d0ec      	beq.n	80053e0 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8005406:	7cfb      	ldrb	r3, [r7, #19]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d10b      	bne.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800540c:	4b07      	ldr	r3, [pc, #28]	@ (800542c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800540e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005412:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800541a:	4904      	ldr	r1, [pc, #16]	@ (800542c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800541c:	4313      	orrs	r3, r2
 800541e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005422:	e009      	b.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005424:	7cfb      	ldrb	r3, [r7, #19]
 8005426:	74bb      	strb	r3, [r7, #18]
 8005428:	e006      	b.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800542a:	bf00      	nop
 800542c:	40021000 	.word	0x40021000
 8005430:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005434:	7cfb      	ldrb	r3, [r7, #19]
 8005436:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005438:	7c7b      	ldrb	r3, [r7, #17]
 800543a:	2b01      	cmp	r3, #1
 800543c:	d105      	bne.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800543e:	4b8a      	ldr	r3, [pc, #552]	@ (8005668 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005440:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005442:	4a89      	ldr	r2, [pc, #548]	@ (8005668 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005444:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005448:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f003 0301 	and.w	r3, r3, #1
 8005452:	2b00      	cmp	r3, #0
 8005454:	d00a      	beq.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005456:	4b84      	ldr	r3, [pc, #528]	@ (8005668 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005458:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800545c:	f023 0203 	bic.w	r2, r3, #3
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6a1b      	ldr	r3, [r3, #32]
 8005464:	4980      	ldr	r1, [pc, #512]	@ (8005668 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005466:	4313      	orrs	r3, r2
 8005468:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f003 0302 	and.w	r3, r3, #2
 8005474:	2b00      	cmp	r3, #0
 8005476:	d00a      	beq.n	800548e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005478:	4b7b      	ldr	r3, [pc, #492]	@ (8005668 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800547a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800547e:	f023 020c 	bic.w	r2, r3, #12
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005486:	4978      	ldr	r1, [pc, #480]	@ (8005668 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005488:	4313      	orrs	r3, r2
 800548a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f003 0320 	and.w	r3, r3, #32
 8005496:	2b00      	cmp	r3, #0
 8005498:	d00a      	beq.n	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800549a:	4b73      	ldr	r3, [pc, #460]	@ (8005668 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800549c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054a0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054a8:	496f      	ldr	r1, [pc, #444]	@ (8005668 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80054aa:	4313      	orrs	r3, r2
 80054ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d00a      	beq.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80054bc:	4b6a      	ldr	r3, [pc, #424]	@ (8005668 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80054be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054c2:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054ca:	4967      	ldr	r1, [pc, #412]	@ (8005668 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80054cc:	4313      	orrs	r3, r2
 80054ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d00a      	beq.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80054de:	4b62      	ldr	r3, [pc, #392]	@ (8005668 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80054e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054e4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054ec:	495e      	ldr	r1, [pc, #376]	@ (8005668 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80054ee:	4313      	orrs	r3, r2
 80054f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d00a      	beq.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005500:	4b59      	ldr	r3, [pc, #356]	@ (8005668 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005502:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005506:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800550e:	4956      	ldr	r1, [pc, #344]	@ (8005668 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005510:	4313      	orrs	r3, r2
 8005512:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800551e:	2b00      	cmp	r3, #0
 8005520:	d00a      	beq.n	8005538 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005522:	4b51      	ldr	r3, [pc, #324]	@ (8005668 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005524:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005528:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005530:	494d      	ldr	r1, [pc, #308]	@ (8005668 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005532:	4313      	orrs	r3, r2
 8005534:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005540:	2b00      	cmp	r3, #0
 8005542:	d028      	beq.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005544:	4b48      	ldr	r3, [pc, #288]	@ (8005668 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005546:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800554a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005552:	4945      	ldr	r1, [pc, #276]	@ (8005668 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005554:	4313      	orrs	r3, r2
 8005556:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800555e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005562:	d106      	bne.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005564:	4b40      	ldr	r3, [pc, #256]	@ (8005668 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005566:	68db      	ldr	r3, [r3, #12]
 8005568:	4a3f      	ldr	r2, [pc, #252]	@ (8005668 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800556a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800556e:	60d3      	str	r3, [r2, #12]
 8005570:	e011      	b.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005576:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800557a:	d10c      	bne.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	3304      	adds	r3, #4
 8005580:	2101      	movs	r1, #1
 8005582:	4618      	mov	r0, r3
 8005584:	f000 f872 	bl	800566c <RCCEx_PLLSAI1_Config>
 8005588:	4603      	mov	r3, r0
 800558a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800558c:	7cfb      	ldrb	r3, [r7, #19]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d001      	beq.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8005592:	7cfb      	ldrb	r3, [r7, #19]
 8005594:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d028      	beq.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80055a2:	4b31      	ldr	r3, [pc, #196]	@ (8005668 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80055a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055a8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055b0:	492d      	ldr	r1, [pc, #180]	@ (8005668 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80055b2:	4313      	orrs	r3, r2
 80055b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80055c0:	d106      	bne.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055c2:	4b29      	ldr	r3, [pc, #164]	@ (8005668 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80055c4:	68db      	ldr	r3, [r3, #12]
 80055c6:	4a28      	ldr	r2, [pc, #160]	@ (8005668 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80055c8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80055cc:	60d3      	str	r3, [r2, #12]
 80055ce:	e011      	b.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055d4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80055d8:	d10c      	bne.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	3304      	adds	r3, #4
 80055de:	2101      	movs	r1, #1
 80055e0:	4618      	mov	r0, r3
 80055e2:	f000 f843 	bl	800566c <RCCEx_PLLSAI1_Config>
 80055e6:	4603      	mov	r3, r0
 80055e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80055ea:	7cfb      	ldrb	r3, [r7, #19]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d001      	beq.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 80055f0:	7cfb      	ldrb	r3, [r7, #19]
 80055f2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d01c      	beq.n	800563a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005600:	4b19      	ldr	r3, [pc, #100]	@ (8005668 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005602:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005606:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800560e:	4916      	ldr	r1, [pc, #88]	@ (8005668 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005610:	4313      	orrs	r3, r2
 8005612:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800561a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800561e:	d10c      	bne.n	800563a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	3304      	adds	r3, #4
 8005624:	2102      	movs	r1, #2
 8005626:	4618      	mov	r0, r3
 8005628:	f000 f820 	bl	800566c <RCCEx_PLLSAI1_Config>
 800562c:	4603      	mov	r3, r0
 800562e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005630:	7cfb      	ldrb	r3, [r7, #19]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d001      	beq.n	800563a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8005636:	7cfb      	ldrb	r3, [r7, #19]
 8005638:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005642:	2b00      	cmp	r3, #0
 8005644:	d00a      	beq.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005646:	4b08      	ldr	r3, [pc, #32]	@ (8005668 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005648:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800564c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005654:	4904      	ldr	r1, [pc, #16]	@ (8005668 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005656:	4313      	orrs	r3, r2
 8005658:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800565c:	7cbb      	ldrb	r3, [r7, #18]
}
 800565e:	4618      	mov	r0, r3
 8005660:	3718      	adds	r7, #24
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}
 8005666:	bf00      	nop
 8005668:	40021000 	.word	0x40021000

0800566c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b084      	sub	sp, #16
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
 8005674:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005676:	2300      	movs	r3, #0
 8005678:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800567a:	4b74      	ldr	r3, [pc, #464]	@ (800584c <RCCEx_PLLSAI1_Config+0x1e0>)
 800567c:	68db      	ldr	r3, [r3, #12]
 800567e:	f003 0303 	and.w	r3, r3, #3
 8005682:	2b00      	cmp	r3, #0
 8005684:	d018      	beq.n	80056b8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005686:	4b71      	ldr	r3, [pc, #452]	@ (800584c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005688:	68db      	ldr	r3, [r3, #12]
 800568a:	f003 0203 	and.w	r2, r3, #3
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	429a      	cmp	r2, r3
 8005694:	d10d      	bne.n	80056b2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
       ||
 800569a:	2b00      	cmp	r3, #0
 800569c:	d009      	beq.n	80056b2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800569e:	4b6b      	ldr	r3, [pc, #428]	@ (800584c <RCCEx_PLLSAI1_Config+0x1e0>)
 80056a0:	68db      	ldr	r3, [r3, #12]
 80056a2:	091b      	lsrs	r3, r3, #4
 80056a4:	f003 0307 	and.w	r3, r3, #7
 80056a8:	1c5a      	adds	r2, r3, #1
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	685b      	ldr	r3, [r3, #4]
       ||
 80056ae:	429a      	cmp	r2, r3
 80056b0:	d047      	beq.n	8005742 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	73fb      	strb	r3, [r7, #15]
 80056b6:	e044      	b.n	8005742 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	2b03      	cmp	r3, #3
 80056be:	d018      	beq.n	80056f2 <RCCEx_PLLSAI1_Config+0x86>
 80056c0:	2b03      	cmp	r3, #3
 80056c2:	d825      	bhi.n	8005710 <RCCEx_PLLSAI1_Config+0xa4>
 80056c4:	2b01      	cmp	r3, #1
 80056c6:	d002      	beq.n	80056ce <RCCEx_PLLSAI1_Config+0x62>
 80056c8:	2b02      	cmp	r3, #2
 80056ca:	d009      	beq.n	80056e0 <RCCEx_PLLSAI1_Config+0x74>
 80056cc:	e020      	b.n	8005710 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80056ce:	4b5f      	ldr	r3, [pc, #380]	@ (800584c <RCCEx_PLLSAI1_Config+0x1e0>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f003 0302 	and.w	r3, r3, #2
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d11d      	bne.n	8005716 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80056de:	e01a      	b.n	8005716 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80056e0:	4b5a      	ldr	r3, [pc, #360]	@ (800584c <RCCEx_PLLSAI1_Config+0x1e0>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d116      	bne.n	800571a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80056ec:	2301      	movs	r3, #1
 80056ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80056f0:	e013      	b.n	800571a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80056f2:	4b56      	ldr	r3, [pc, #344]	@ (800584c <RCCEx_PLLSAI1_Config+0x1e0>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d10f      	bne.n	800571e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80056fe:	4b53      	ldr	r3, [pc, #332]	@ (800584c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005706:	2b00      	cmp	r3, #0
 8005708:	d109      	bne.n	800571e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800570a:	2301      	movs	r3, #1
 800570c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800570e:	e006      	b.n	800571e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005710:	2301      	movs	r3, #1
 8005712:	73fb      	strb	r3, [r7, #15]
      break;
 8005714:	e004      	b.n	8005720 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005716:	bf00      	nop
 8005718:	e002      	b.n	8005720 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800571a:	bf00      	nop
 800571c:	e000      	b.n	8005720 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800571e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005720:	7bfb      	ldrb	r3, [r7, #15]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d10d      	bne.n	8005742 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005726:	4b49      	ldr	r3, [pc, #292]	@ (800584c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005728:	68db      	ldr	r3, [r3, #12]
 800572a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6819      	ldr	r1, [r3, #0]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	3b01      	subs	r3, #1
 8005738:	011b      	lsls	r3, r3, #4
 800573a:	430b      	orrs	r3, r1
 800573c:	4943      	ldr	r1, [pc, #268]	@ (800584c <RCCEx_PLLSAI1_Config+0x1e0>)
 800573e:	4313      	orrs	r3, r2
 8005740:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005742:	7bfb      	ldrb	r3, [r7, #15]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d17c      	bne.n	8005842 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005748:	4b40      	ldr	r3, [pc, #256]	@ (800584c <RCCEx_PLLSAI1_Config+0x1e0>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	4a3f      	ldr	r2, [pc, #252]	@ (800584c <RCCEx_PLLSAI1_Config+0x1e0>)
 800574e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005752:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005754:	f7fb fd70 	bl	8001238 <HAL_GetTick>
 8005758:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800575a:	e009      	b.n	8005770 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800575c:	f7fb fd6c 	bl	8001238 <HAL_GetTick>
 8005760:	4602      	mov	r2, r0
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	1ad3      	subs	r3, r2, r3
 8005766:	2b02      	cmp	r3, #2
 8005768:	d902      	bls.n	8005770 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800576a:	2303      	movs	r3, #3
 800576c:	73fb      	strb	r3, [r7, #15]
        break;
 800576e:	e005      	b.n	800577c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005770:	4b36      	ldr	r3, [pc, #216]	@ (800584c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005778:	2b00      	cmp	r3, #0
 800577a:	d1ef      	bne.n	800575c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800577c:	7bfb      	ldrb	r3, [r7, #15]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d15f      	bne.n	8005842 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d110      	bne.n	80057aa <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005788:	4b30      	ldr	r3, [pc, #192]	@ (800584c <RCCEx_PLLSAI1_Config+0x1e0>)
 800578a:	691b      	ldr	r3, [r3, #16]
 800578c:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8005790:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005794:	687a      	ldr	r2, [r7, #4]
 8005796:	6892      	ldr	r2, [r2, #8]
 8005798:	0211      	lsls	r1, r2, #8
 800579a:	687a      	ldr	r2, [r7, #4]
 800579c:	68d2      	ldr	r2, [r2, #12]
 800579e:	06d2      	lsls	r2, r2, #27
 80057a0:	430a      	orrs	r2, r1
 80057a2:	492a      	ldr	r1, [pc, #168]	@ (800584c <RCCEx_PLLSAI1_Config+0x1e0>)
 80057a4:	4313      	orrs	r3, r2
 80057a6:	610b      	str	r3, [r1, #16]
 80057a8:	e027      	b.n	80057fa <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	d112      	bne.n	80057d6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80057b0:	4b26      	ldr	r3, [pc, #152]	@ (800584c <RCCEx_PLLSAI1_Config+0x1e0>)
 80057b2:	691b      	ldr	r3, [r3, #16]
 80057b4:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80057b8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80057bc:	687a      	ldr	r2, [r7, #4]
 80057be:	6892      	ldr	r2, [r2, #8]
 80057c0:	0211      	lsls	r1, r2, #8
 80057c2:	687a      	ldr	r2, [r7, #4]
 80057c4:	6912      	ldr	r2, [r2, #16]
 80057c6:	0852      	lsrs	r2, r2, #1
 80057c8:	3a01      	subs	r2, #1
 80057ca:	0552      	lsls	r2, r2, #21
 80057cc:	430a      	orrs	r2, r1
 80057ce:	491f      	ldr	r1, [pc, #124]	@ (800584c <RCCEx_PLLSAI1_Config+0x1e0>)
 80057d0:	4313      	orrs	r3, r2
 80057d2:	610b      	str	r3, [r1, #16]
 80057d4:	e011      	b.n	80057fa <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80057d6:	4b1d      	ldr	r3, [pc, #116]	@ (800584c <RCCEx_PLLSAI1_Config+0x1e0>)
 80057d8:	691b      	ldr	r3, [r3, #16]
 80057da:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80057de:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80057e2:	687a      	ldr	r2, [r7, #4]
 80057e4:	6892      	ldr	r2, [r2, #8]
 80057e6:	0211      	lsls	r1, r2, #8
 80057e8:	687a      	ldr	r2, [r7, #4]
 80057ea:	6952      	ldr	r2, [r2, #20]
 80057ec:	0852      	lsrs	r2, r2, #1
 80057ee:	3a01      	subs	r2, #1
 80057f0:	0652      	lsls	r2, r2, #25
 80057f2:	430a      	orrs	r2, r1
 80057f4:	4915      	ldr	r1, [pc, #84]	@ (800584c <RCCEx_PLLSAI1_Config+0x1e0>)
 80057f6:	4313      	orrs	r3, r2
 80057f8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80057fa:	4b14      	ldr	r3, [pc, #80]	@ (800584c <RCCEx_PLLSAI1_Config+0x1e0>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4a13      	ldr	r2, [pc, #76]	@ (800584c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005800:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005804:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005806:	f7fb fd17 	bl	8001238 <HAL_GetTick>
 800580a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800580c:	e009      	b.n	8005822 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800580e:	f7fb fd13 	bl	8001238 <HAL_GetTick>
 8005812:	4602      	mov	r2, r0
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	1ad3      	subs	r3, r2, r3
 8005818:	2b02      	cmp	r3, #2
 800581a:	d902      	bls.n	8005822 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800581c:	2303      	movs	r3, #3
 800581e:	73fb      	strb	r3, [r7, #15]
          break;
 8005820:	e005      	b.n	800582e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005822:	4b0a      	ldr	r3, [pc, #40]	@ (800584c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800582a:	2b00      	cmp	r3, #0
 800582c:	d0ef      	beq.n	800580e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800582e:	7bfb      	ldrb	r3, [r7, #15]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d106      	bne.n	8005842 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005834:	4b05      	ldr	r3, [pc, #20]	@ (800584c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005836:	691a      	ldr	r2, [r3, #16]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	699b      	ldr	r3, [r3, #24]
 800583c:	4903      	ldr	r1, [pc, #12]	@ (800584c <RCCEx_PLLSAI1_Config+0x1e0>)
 800583e:	4313      	orrs	r3, r2
 8005840:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005842:	7bfb      	ldrb	r3, [r7, #15]
}
 8005844:	4618      	mov	r0, r3
 8005846:	3710      	adds	r7, #16
 8005848:	46bd      	mov	sp, r7
 800584a:	bd80      	pop	{r7, pc}
 800584c:	40021000 	.word	0x40021000

08005850 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b084      	sub	sp, #16
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d101      	bne.n	8005862 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	e095      	b.n	800598e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005866:	2b00      	cmp	r3, #0
 8005868:	d108      	bne.n	800587c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005872:	d009      	beq.n	8005888 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2200      	movs	r2, #0
 8005878:	61da      	str	r2, [r3, #28]
 800587a:	e005      	b.n	8005888 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2200      	movs	r2, #0
 8005880:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2200      	movs	r2, #0
 8005886:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2200      	movs	r2, #0
 800588c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005894:	b2db      	uxtb	r3, r3
 8005896:	2b00      	cmp	r3, #0
 8005898:	d106      	bne.n	80058a8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2200      	movs	r2, #0
 800589e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80058a2:	6878      	ldr	r0, [r7, #4]
 80058a4:	f7fb fade 	bl	8000e64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2202      	movs	r2, #2
 80058ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	681a      	ldr	r2, [r3, #0]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058be:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	68db      	ldr	r3, [r3, #12]
 80058c4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80058c8:	d902      	bls.n	80058d0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80058ca:	2300      	movs	r3, #0
 80058cc:	60fb      	str	r3, [r7, #12]
 80058ce:	e002      	b.n	80058d6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80058d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80058d4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	68db      	ldr	r3, [r3, #12]
 80058da:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80058de:	d007      	beq.n	80058f0 <HAL_SPI_Init+0xa0>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	68db      	ldr	r3, [r3, #12]
 80058e4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80058e8:	d002      	beq.n	80058f0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2200      	movs	r2, #0
 80058ee:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	689b      	ldr	r3, [r3, #8]
 80058fc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005900:	431a      	orrs	r2, r3
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	691b      	ldr	r3, [r3, #16]
 8005906:	f003 0302 	and.w	r3, r3, #2
 800590a:	431a      	orrs	r2, r3
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	695b      	ldr	r3, [r3, #20]
 8005910:	f003 0301 	and.w	r3, r3, #1
 8005914:	431a      	orrs	r2, r3
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	699b      	ldr	r3, [r3, #24]
 800591a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800591e:	431a      	orrs	r2, r3
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	69db      	ldr	r3, [r3, #28]
 8005924:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005928:	431a      	orrs	r2, r3
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6a1b      	ldr	r3, [r3, #32]
 800592e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005932:	ea42 0103 	orr.w	r1, r2, r3
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800593a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	430a      	orrs	r2, r1
 8005944:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	699b      	ldr	r3, [r3, #24]
 800594a:	0c1b      	lsrs	r3, r3, #16
 800594c:	f003 0204 	and.w	r2, r3, #4
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005954:	f003 0310 	and.w	r3, r3, #16
 8005958:	431a      	orrs	r2, r3
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800595e:	f003 0308 	and.w	r3, r3, #8
 8005962:	431a      	orrs	r2, r3
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	68db      	ldr	r3, [r3, #12]
 8005968:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800596c:	ea42 0103 	orr.w	r1, r2, r3
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	430a      	orrs	r2, r1
 800597c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2200      	movs	r2, #0
 8005982:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2201      	movs	r2, #1
 8005988:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800598c:	2300      	movs	r3, #0
}
 800598e:	4618      	mov	r0, r3
 8005990:	3710      	adds	r7, #16
 8005992:	46bd      	mov	sp, r7
 8005994:	bd80      	pop	{r7, pc}

08005996 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005996:	b580      	push	{r7, lr}
 8005998:	b082      	sub	sp, #8
 800599a:	af00      	add	r7, sp, #0
 800599c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d101      	bne.n	80059a8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80059a4:	2301      	movs	r3, #1
 80059a6:	e049      	b.n	8005a3c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059ae:	b2db      	uxtb	r3, r3
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d106      	bne.n	80059c2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2200      	movs	r2, #0
 80059b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80059bc:	6878      	ldr	r0, [r7, #4]
 80059be:	f7fb faed 	bl	8000f9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2202      	movs	r2, #2
 80059c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681a      	ldr	r2, [r3, #0]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	3304      	adds	r3, #4
 80059d2:	4619      	mov	r1, r3
 80059d4:	4610      	mov	r0, r2
 80059d6:	f000 f9b9 	bl	8005d4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2201      	movs	r2, #1
 80059de:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2201      	movs	r2, #1
 80059e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2201      	movs	r2, #1
 80059ee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2201      	movs	r2, #1
 80059f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2201      	movs	r2, #1
 80059fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2201      	movs	r2, #1
 8005a06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2201      	movs	r2, #1
 8005a0e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2201      	movs	r2, #1
 8005a16:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2201      	movs	r2, #1
 8005a26:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2201      	movs	r2, #1
 8005a2e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2201      	movs	r2, #1
 8005a36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005a3a:	2300      	movs	r3, #0
}
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	3708      	adds	r7, #8
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bd80      	pop	{r7, pc}

08005a44 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b085      	sub	sp, #20
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a52:	b2db      	uxtb	r3, r3
 8005a54:	2b01      	cmp	r3, #1
 8005a56:	d001      	beq.n	8005a5c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	e03b      	b.n	8005ad4 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2202      	movs	r2, #2
 8005a60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	68da      	ldr	r2, [r3, #12]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f042 0201 	orr.w	r2, r2, #1
 8005a72:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4a19      	ldr	r2, [pc, #100]	@ (8005ae0 <HAL_TIM_Base_Start_IT+0x9c>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d009      	beq.n	8005a92 <HAL_TIM_Base_Start_IT+0x4e>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a86:	d004      	beq.n	8005a92 <HAL_TIM_Base_Start_IT+0x4e>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4a15      	ldr	r2, [pc, #84]	@ (8005ae4 <HAL_TIM_Base_Start_IT+0xa0>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d115      	bne.n	8005abe <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	689a      	ldr	r2, [r3, #8]
 8005a98:	4b13      	ldr	r3, [pc, #76]	@ (8005ae8 <HAL_TIM_Base_Start_IT+0xa4>)
 8005a9a:	4013      	ands	r3, r2
 8005a9c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	2b06      	cmp	r3, #6
 8005aa2:	d015      	beq.n	8005ad0 <HAL_TIM_Base_Start_IT+0x8c>
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005aaa:	d011      	beq.n	8005ad0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f042 0201 	orr.w	r2, r2, #1
 8005aba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005abc:	e008      	b.n	8005ad0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	681a      	ldr	r2, [r3, #0]
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f042 0201 	orr.w	r2, r2, #1
 8005acc:	601a      	str	r2, [r3, #0]
 8005ace:	e000      	b.n	8005ad2 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ad0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005ad2:	2300      	movs	r3, #0
}
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	3714      	adds	r7, #20
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ade:	4770      	bx	lr
 8005ae0:	40012c00 	.word	0x40012c00
 8005ae4:	40014000 	.word	0x40014000
 8005ae8:	00010007 	.word	0x00010007

08005aec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b084      	sub	sp, #16
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	68db      	ldr	r3, [r3, #12]
 8005afa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	691b      	ldr	r3, [r3, #16]
 8005b02:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005b04:	68bb      	ldr	r3, [r7, #8]
 8005b06:	f003 0302 	and.w	r3, r3, #2
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d020      	beq.n	8005b50 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	f003 0302 	and.w	r3, r3, #2
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d01b      	beq.n	8005b50 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f06f 0202 	mvn.w	r2, #2
 8005b20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2201      	movs	r2, #1
 8005b26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	699b      	ldr	r3, [r3, #24]
 8005b2e:	f003 0303 	and.w	r3, r3, #3
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d003      	beq.n	8005b3e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	f000 f8e9 	bl	8005d0e <HAL_TIM_IC_CaptureCallback>
 8005b3c:	e005      	b.n	8005b4a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	f000 f8db 	bl	8005cfa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b44:	6878      	ldr	r0, [r7, #4]
 8005b46:	f000 f8ec 	bl	8005d22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	f003 0304 	and.w	r3, r3, #4
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d020      	beq.n	8005b9c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	f003 0304 	and.w	r3, r3, #4
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d01b      	beq.n	8005b9c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f06f 0204 	mvn.w	r2, #4
 8005b6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2202      	movs	r2, #2
 8005b72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	699b      	ldr	r3, [r3, #24]
 8005b7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d003      	beq.n	8005b8a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b82:	6878      	ldr	r0, [r7, #4]
 8005b84:	f000 f8c3 	bl	8005d0e <HAL_TIM_IC_CaptureCallback>
 8005b88:	e005      	b.n	8005b96 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b8a:	6878      	ldr	r0, [r7, #4]
 8005b8c:	f000 f8b5 	bl	8005cfa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b90:	6878      	ldr	r0, [r7, #4]
 8005b92:	f000 f8c6 	bl	8005d22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2200      	movs	r2, #0
 8005b9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	f003 0308 	and.w	r3, r3, #8
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d020      	beq.n	8005be8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	f003 0308 	and.w	r3, r3, #8
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d01b      	beq.n	8005be8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f06f 0208 	mvn.w	r2, #8
 8005bb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2204      	movs	r2, #4
 8005bbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	69db      	ldr	r3, [r3, #28]
 8005bc6:	f003 0303 	and.w	r3, r3, #3
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d003      	beq.n	8005bd6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005bce:	6878      	ldr	r0, [r7, #4]
 8005bd0:	f000 f89d 	bl	8005d0e <HAL_TIM_IC_CaptureCallback>
 8005bd4:	e005      	b.n	8005be2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bd6:	6878      	ldr	r0, [r7, #4]
 8005bd8:	f000 f88f 	bl	8005cfa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bdc:	6878      	ldr	r0, [r7, #4]
 8005bde:	f000 f8a0 	bl	8005d22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2200      	movs	r2, #0
 8005be6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	f003 0310 	and.w	r3, r3, #16
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d020      	beq.n	8005c34 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	f003 0310 	and.w	r3, r3, #16
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d01b      	beq.n	8005c34 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f06f 0210 	mvn.w	r2, #16
 8005c04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2208      	movs	r2, #8
 8005c0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	69db      	ldr	r3, [r3, #28]
 8005c12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d003      	beq.n	8005c22 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c1a:	6878      	ldr	r0, [r7, #4]
 8005c1c:	f000 f877 	bl	8005d0e <HAL_TIM_IC_CaptureCallback>
 8005c20:	e005      	b.n	8005c2e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f000 f869 	bl	8005cfa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c28:	6878      	ldr	r0, [r7, #4]
 8005c2a:	f000 f87a 	bl	8005d22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2200      	movs	r2, #0
 8005c32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	f003 0301 	and.w	r3, r3, #1
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d00c      	beq.n	8005c58 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	f003 0301 	and.w	r3, r3, #1
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d007      	beq.n	8005c58 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f06f 0201 	mvn.w	r2, #1
 8005c50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	f7fa ff56 	bl	8000b04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d104      	bne.n	8005c6c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d00c      	beq.n	8005c86 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d007      	beq.n	8005c86 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005c7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005c80:	6878      	ldr	r0, [r7, #4]
 8005c82:	f000 f943 	bl	8005f0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d00c      	beq.n	8005caa <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d007      	beq.n	8005caa <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005ca2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005ca4:	6878      	ldr	r0, [r7, #4]
 8005ca6:	f000 f93b 	bl	8005f20 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d00c      	beq.n	8005cce <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d007      	beq.n	8005cce <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005cc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005cc8:	6878      	ldr	r0, [r7, #4]
 8005cca:	f000 f834 	bl	8005d36 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	f003 0320 	and.w	r3, r3, #32
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d00c      	beq.n	8005cf2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	f003 0320 	and.w	r3, r3, #32
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d007      	beq.n	8005cf2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f06f 0220 	mvn.w	r2, #32
 8005cea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005cec:	6878      	ldr	r0, [r7, #4]
 8005cee:	f000 f903 	bl	8005ef8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005cf2:	bf00      	nop
 8005cf4:	3710      	adds	r7, #16
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bd80      	pop	{r7, pc}

08005cfa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005cfa:	b480      	push	{r7}
 8005cfc:	b083      	sub	sp, #12
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005d02:	bf00      	nop
 8005d04:	370c      	adds	r7, #12
 8005d06:	46bd      	mov	sp, r7
 8005d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0c:	4770      	bx	lr

08005d0e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005d0e:	b480      	push	{r7}
 8005d10:	b083      	sub	sp, #12
 8005d12:	af00      	add	r7, sp, #0
 8005d14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005d16:	bf00      	nop
 8005d18:	370c      	adds	r7, #12
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d20:	4770      	bx	lr

08005d22 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005d22:	b480      	push	{r7}
 8005d24:	b083      	sub	sp, #12
 8005d26:	af00      	add	r7, sp, #0
 8005d28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005d2a:	bf00      	nop
 8005d2c:	370c      	adds	r7, #12
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d34:	4770      	bx	lr

08005d36 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005d36:	b480      	push	{r7}
 8005d38:	b083      	sub	sp, #12
 8005d3a:	af00      	add	r7, sp, #0
 8005d3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005d3e:	bf00      	nop
 8005d40:	370c      	adds	r7, #12
 8005d42:	46bd      	mov	sp, r7
 8005d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d48:	4770      	bx	lr
	...

08005d4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b085      	sub	sp, #20
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
 8005d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	4a30      	ldr	r2, [pc, #192]	@ (8005e20 <TIM_Base_SetConfig+0xd4>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d003      	beq.n	8005d6c <TIM_Base_SetConfig+0x20>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d6a:	d108      	bne.n	8005d7e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	68fa      	ldr	r2, [r7, #12]
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	4a27      	ldr	r2, [pc, #156]	@ (8005e20 <TIM_Base_SetConfig+0xd4>)
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d00b      	beq.n	8005d9e <TIM_Base_SetConfig+0x52>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d8c:	d007      	beq.n	8005d9e <TIM_Base_SetConfig+0x52>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	4a24      	ldr	r2, [pc, #144]	@ (8005e24 <TIM_Base_SetConfig+0xd8>)
 8005d92:	4293      	cmp	r3, r2
 8005d94:	d003      	beq.n	8005d9e <TIM_Base_SetConfig+0x52>
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	4a23      	ldr	r2, [pc, #140]	@ (8005e28 <TIM_Base_SetConfig+0xdc>)
 8005d9a:	4293      	cmp	r3, r2
 8005d9c:	d108      	bne.n	8005db0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005da4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	68db      	ldr	r3, [r3, #12]
 8005daa:	68fa      	ldr	r2, [r7, #12]
 8005dac:	4313      	orrs	r3, r2
 8005dae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	695b      	ldr	r3, [r3, #20]
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	68fa      	ldr	r2, [r7, #12]
 8005dc2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	689a      	ldr	r2, [r3, #8]
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	681a      	ldr	r2, [r3, #0]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	4a12      	ldr	r2, [pc, #72]	@ (8005e20 <TIM_Base_SetConfig+0xd4>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d007      	beq.n	8005dec <TIM_Base_SetConfig+0xa0>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	4a11      	ldr	r2, [pc, #68]	@ (8005e24 <TIM_Base_SetConfig+0xd8>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d003      	beq.n	8005dec <TIM_Base_SetConfig+0xa0>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	4a10      	ldr	r2, [pc, #64]	@ (8005e28 <TIM_Base_SetConfig+0xdc>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d103      	bne.n	8005df4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	691a      	ldr	r2, [r3, #16]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2201      	movs	r2, #1
 8005df8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	691b      	ldr	r3, [r3, #16]
 8005dfe:	f003 0301 	and.w	r3, r3, #1
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	d105      	bne.n	8005e12 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	691b      	ldr	r3, [r3, #16]
 8005e0a:	f023 0201 	bic.w	r2, r3, #1
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	611a      	str	r2, [r3, #16]
  }
}
 8005e12:	bf00      	nop
 8005e14:	3714      	adds	r7, #20
 8005e16:	46bd      	mov	sp, r7
 8005e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1c:	4770      	bx	lr
 8005e1e:	bf00      	nop
 8005e20:	40012c00 	.word	0x40012c00
 8005e24:	40014000 	.word	0x40014000
 8005e28:	40014400 	.word	0x40014400

08005e2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b085      	sub	sp, #20
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
 8005e34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e3c:	2b01      	cmp	r3, #1
 8005e3e:	d101      	bne.n	8005e44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005e40:	2302      	movs	r3, #2
 8005e42:	e04f      	b.n	8005ee4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2201      	movs	r2, #1
 8005e48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2202      	movs	r2, #2
 8005e50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	685b      	ldr	r3, [r3, #4]
 8005e5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	689b      	ldr	r3, [r3, #8]
 8005e62:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	4a21      	ldr	r2, [pc, #132]	@ (8005ef0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d108      	bne.n	8005e80 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005e74:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	68fa      	ldr	r2, [r7, #12]
 8005e7c:	4313      	orrs	r3, r2
 8005e7e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e86:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	68fa      	ldr	r2, [r7, #12]
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	68fa      	ldr	r2, [r7, #12]
 8005e98:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4a14      	ldr	r2, [pc, #80]	@ (8005ef0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d009      	beq.n	8005eb8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005eac:	d004      	beq.n	8005eb8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	4a10      	ldr	r2, [pc, #64]	@ (8005ef4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d10c      	bne.n	8005ed2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ebe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	689b      	ldr	r3, [r3, #8]
 8005ec4:	68ba      	ldr	r2, [r7, #8]
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	68ba      	ldr	r2, [r7, #8]
 8005ed0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2200      	movs	r2, #0
 8005ede:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005ee2:	2300      	movs	r3, #0
}
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	3714      	adds	r7, #20
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eee:	4770      	bx	lr
 8005ef0:	40012c00 	.word	0x40012c00
 8005ef4:	40014000 	.word	0x40014000

08005ef8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ef8:	b480      	push	{r7}
 8005efa:	b083      	sub	sp, #12
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f00:	bf00      	nop
 8005f02:	370c      	adds	r7, #12
 8005f04:	46bd      	mov	sp, r7
 8005f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0a:	4770      	bx	lr

08005f0c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	b083      	sub	sp, #12
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f14:	bf00      	nop
 8005f16:	370c      	adds	r7, #12
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1e:	4770      	bx	lr

08005f20 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005f20:	b480      	push	{r7}
 8005f22:	b083      	sub	sp, #12
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005f28:	bf00      	nop
 8005f2a:	370c      	adds	r7, #12
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f32:	4770      	bx	lr

08005f34 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b082      	sub	sp, #8
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d101      	bne.n	8005f46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f42:	2301      	movs	r3, #1
 8005f44:	e040      	b.n	8005fc8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d106      	bne.n	8005f5c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2200      	movs	r2, #0
 8005f52:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	f7fa ff00 	bl	8000d5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2224      	movs	r2, #36	@ 0x24
 8005f60:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	681a      	ldr	r2, [r3, #0]
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f022 0201 	bic.w	r2, r2, #1
 8005f70:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d002      	beq.n	8005f80 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005f7a:	6878      	ldr	r0, [r7, #4]
 8005f7c:	f000 fa54 	bl	8006428 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005f80:	6878      	ldr	r0, [r7, #4]
 8005f82:	f000 f825 	bl	8005fd0 <UART_SetConfig>
 8005f86:	4603      	mov	r3, r0
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	d101      	bne.n	8005f90 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	e01b      	b.n	8005fc8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	685a      	ldr	r2, [r3, #4]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005f9e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	689a      	ldr	r2, [r3, #8]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005fae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f042 0201 	orr.w	r2, r2, #1
 8005fbe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	f000 fad3 	bl	800656c <UART_CheckIdleState>
 8005fc6:	4603      	mov	r3, r0
}
 8005fc8:	4618      	mov	r0, r3
 8005fca:	3708      	adds	r7, #8
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bd80      	pop	{r7, pc}

08005fd0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005fd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005fd4:	b08a      	sub	sp, #40	@ 0x28
 8005fd6:	af00      	add	r7, sp, #0
 8005fd8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005fda:	2300      	movs	r3, #0
 8005fdc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	689a      	ldr	r2, [r3, #8]
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	691b      	ldr	r3, [r3, #16]
 8005fe8:	431a      	orrs	r2, r3
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	695b      	ldr	r3, [r3, #20]
 8005fee:	431a      	orrs	r2, r3
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	69db      	ldr	r3, [r3, #28]
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	681a      	ldr	r2, [r3, #0]
 8005ffe:	4bb4      	ldr	r3, [pc, #720]	@ (80062d0 <UART_SetConfig+0x300>)
 8006000:	4013      	ands	r3, r2
 8006002:	68fa      	ldr	r2, [r7, #12]
 8006004:	6812      	ldr	r2, [r2, #0]
 8006006:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006008:	430b      	orrs	r3, r1
 800600a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	68da      	ldr	r2, [r3, #12]
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	430a      	orrs	r2, r1
 8006020:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	699b      	ldr	r3, [r3, #24]
 8006026:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4aa9      	ldr	r2, [pc, #676]	@ (80062d4 <UART_SetConfig+0x304>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d004      	beq.n	800603c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	6a1b      	ldr	r3, [r3, #32]
 8006036:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006038:	4313      	orrs	r3, r2
 800603a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	689b      	ldr	r3, [r3, #8]
 8006042:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800604c:	430a      	orrs	r2, r1
 800604e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4aa0      	ldr	r2, [pc, #640]	@ (80062d8 <UART_SetConfig+0x308>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d126      	bne.n	80060a8 <UART_SetConfig+0xd8>
 800605a:	4ba0      	ldr	r3, [pc, #640]	@ (80062dc <UART_SetConfig+0x30c>)
 800605c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006060:	f003 0303 	and.w	r3, r3, #3
 8006064:	2b03      	cmp	r3, #3
 8006066:	d81b      	bhi.n	80060a0 <UART_SetConfig+0xd0>
 8006068:	a201      	add	r2, pc, #4	@ (adr r2, 8006070 <UART_SetConfig+0xa0>)
 800606a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800606e:	bf00      	nop
 8006070:	08006081 	.word	0x08006081
 8006074:	08006091 	.word	0x08006091
 8006078:	08006089 	.word	0x08006089
 800607c:	08006099 	.word	0x08006099
 8006080:	2301      	movs	r3, #1
 8006082:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006086:	e080      	b.n	800618a <UART_SetConfig+0x1ba>
 8006088:	2302      	movs	r3, #2
 800608a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800608e:	e07c      	b.n	800618a <UART_SetConfig+0x1ba>
 8006090:	2304      	movs	r3, #4
 8006092:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006096:	e078      	b.n	800618a <UART_SetConfig+0x1ba>
 8006098:	2308      	movs	r3, #8
 800609a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800609e:	e074      	b.n	800618a <UART_SetConfig+0x1ba>
 80060a0:	2310      	movs	r3, #16
 80060a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060a6:	e070      	b.n	800618a <UART_SetConfig+0x1ba>
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a8c      	ldr	r2, [pc, #560]	@ (80062e0 <UART_SetConfig+0x310>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d138      	bne.n	8006124 <UART_SetConfig+0x154>
 80060b2:	4b8a      	ldr	r3, [pc, #552]	@ (80062dc <UART_SetConfig+0x30c>)
 80060b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060b8:	f003 030c 	and.w	r3, r3, #12
 80060bc:	2b0c      	cmp	r3, #12
 80060be:	d82d      	bhi.n	800611c <UART_SetConfig+0x14c>
 80060c0:	a201      	add	r2, pc, #4	@ (adr r2, 80060c8 <UART_SetConfig+0xf8>)
 80060c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060c6:	bf00      	nop
 80060c8:	080060fd 	.word	0x080060fd
 80060cc:	0800611d 	.word	0x0800611d
 80060d0:	0800611d 	.word	0x0800611d
 80060d4:	0800611d 	.word	0x0800611d
 80060d8:	0800610d 	.word	0x0800610d
 80060dc:	0800611d 	.word	0x0800611d
 80060e0:	0800611d 	.word	0x0800611d
 80060e4:	0800611d 	.word	0x0800611d
 80060e8:	08006105 	.word	0x08006105
 80060ec:	0800611d 	.word	0x0800611d
 80060f0:	0800611d 	.word	0x0800611d
 80060f4:	0800611d 	.word	0x0800611d
 80060f8:	08006115 	.word	0x08006115
 80060fc:	2300      	movs	r3, #0
 80060fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006102:	e042      	b.n	800618a <UART_SetConfig+0x1ba>
 8006104:	2302      	movs	r3, #2
 8006106:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800610a:	e03e      	b.n	800618a <UART_SetConfig+0x1ba>
 800610c:	2304      	movs	r3, #4
 800610e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006112:	e03a      	b.n	800618a <UART_SetConfig+0x1ba>
 8006114:	2308      	movs	r3, #8
 8006116:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800611a:	e036      	b.n	800618a <UART_SetConfig+0x1ba>
 800611c:	2310      	movs	r3, #16
 800611e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006122:	e032      	b.n	800618a <UART_SetConfig+0x1ba>
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4a6a      	ldr	r2, [pc, #424]	@ (80062d4 <UART_SetConfig+0x304>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d12a      	bne.n	8006184 <UART_SetConfig+0x1b4>
 800612e:	4b6b      	ldr	r3, [pc, #428]	@ (80062dc <UART_SetConfig+0x30c>)
 8006130:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006134:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006138:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800613c:	d01a      	beq.n	8006174 <UART_SetConfig+0x1a4>
 800613e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006142:	d81b      	bhi.n	800617c <UART_SetConfig+0x1ac>
 8006144:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006148:	d00c      	beq.n	8006164 <UART_SetConfig+0x194>
 800614a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800614e:	d815      	bhi.n	800617c <UART_SetConfig+0x1ac>
 8006150:	2b00      	cmp	r3, #0
 8006152:	d003      	beq.n	800615c <UART_SetConfig+0x18c>
 8006154:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006158:	d008      	beq.n	800616c <UART_SetConfig+0x19c>
 800615a:	e00f      	b.n	800617c <UART_SetConfig+0x1ac>
 800615c:	2300      	movs	r3, #0
 800615e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006162:	e012      	b.n	800618a <UART_SetConfig+0x1ba>
 8006164:	2302      	movs	r3, #2
 8006166:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800616a:	e00e      	b.n	800618a <UART_SetConfig+0x1ba>
 800616c:	2304      	movs	r3, #4
 800616e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006172:	e00a      	b.n	800618a <UART_SetConfig+0x1ba>
 8006174:	2308      	movs	r3, #8
 8006176:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800617a:	e006      	b.n	800618a <UART_SetConfig+0x1ba>
 800617c:	2310      	movs	r3, #16
 800617e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006182:	e002      	b.n	800618a <UART_SetConfig+0x1ba>
 8006184:	2310      	movs	r3, #16
 8006186:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a51      	ldr	r2, [pc, #324]	@ (80062d4 <UART_SetConfig+0x304>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d17a      	bne.n	800628a <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006194:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006198:	2b08      	cmp	r3, #8
 800619a:	d824      	bhi.n	80061e6 <UART_SetConfig+0x216>
 800619c:	a201      	add	r2, pc, #4	@ (adr r2, 80061a4 <UART_SetConfig+0x1d4>)
 800619e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061a2:	bf00      	nop
 80061a4:	080061c9 	.word	0x080061c9
 80061a8:	080061e7 	.word	0x080061e7
 80061ac:	080061d1 	.word	0x080061d1
 80061b0:	080061e7 	.word	0x080061e7
 80061b4:	080061d7 	.word	0x080061d7
 80061b8:	080061e7 	.word	0x080061e7
 80061bc:	080061e7 	.word	0x080061e7
 80061c0:	080061e7 	.word	0x080061e7
 80061c4:	080061df 	.word	0x080061df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80061c8:	f7fe ff9c 	bl	8005104 <HAL_RCC_GetPCLK1Freq>
 80061cc:	61f8      	str	r0, [r7, #28]
        break;
 80061ce:	e010      	b.n	80061f2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80061d0:	4b44      	ldr	r3, [pc, #272]	@ (80062e4 <UART_SetConfig+0x314>)
 80061d2:	61fb      	str	r3, [r7, #28]
        break;
 80061d4:	e00d      	b.n	80061f2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80061d6:	f7fe fefd 	bl	8004fd4 <HAL_RCC_GetSysClockFreq>
 80061da:	61f8      	str	r0, [r7, #28]
        break;
 80061dc:	e009      	b.n	80061f2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80061de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80061e2:	61fb      	str	r3, [r7, #28]
        break;
 80061e4:	e005      	b.n	80061f2 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 80061e6:	2300      	movs	r3, #0
 80061e8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80061ea:	2301      	movs	r3, #1
 80061ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80061f0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80061f2:	69fb      	ldr	r3, [r7, #28]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	f000 8107 	beq.w	8006408 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	685a      	ldr	r2, [r3, #4]
 80061fe:	4613      	mov	r3, r2
 8006200:	005b      	lsls	r3, r3, #1
 8006202:	4413      	add	r3, r2
 8006204:	69fa      	ldr	r2, [r7, #28]
 8006206:	429a      	cmp	r2, r3
 8006208:	d305      	bcc.n	8006216 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	685b      	ldr	r3, [r3, #4]
 800620e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006210:	69fa      	ldr	r2, [r7, #28]
 8006212:	429a      	cmp	r2, r3
 8006214:	d903      	bls.n	800621e <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8006216:	2301      	movs	r3, #1
 8006218:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800621c:	e0f4      	b.n	8006408 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800621e:	69fb      	ldr	r3, [r7, #28]
 8006220:	2200      	movs	r2, #0
 8006222:	461c      	mov	r4, r3
 8006224:	4615      	mov	r5, r2
 8006226:	f04f 0200 	mov.w	r2, #0
 800622a:	f04f 0300 	mov.w	r3, #0
 800622e:	022b      	lsls	r3, r5, #8
 8006230:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006234:	0222      	lsls	r2, r4, #8
 8006236:	68f9      	ldr	r1, [r7, #12]
 8006238:	6849      	ldr	r1, [r1, #4]
 800623a:	0849      	lsrs	r1, r1, #1
 800623c:	2000      	movs	r0, #0
 800623e:	4688      	mov	r8, r1
 8006240:	4681      	mov	r9, r0
 8006242:	eb12 0a08 	adds.w	sl, r2, r8
 8006246:	eb43 0b09 	adc.w	fp, r3, r9
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	2200      	movs	r2, #0
 8006250:	603b      	str	r3, [r7, #0]
 8006252:	607a      	str	r2, [r7, #4]
 8006254:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006258:	4650      	mov	r0, sl
 800625a:	4659      	mov	r1, fp
 800625c:	f7f9 ffb8 	bl	80001d0 <__aeabi_uldivmod>
 8006260:	4602      	mov	r2, r0
 8006262:	460b      	mov	r3, r1
 8006264:	4613      	mov	r3, r2
 8006266:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006268:	69bb      	ldr	r3, [r7, #24]
 800626a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800626e:	d308      	bcc.n	8006282 <UART_SetConfig+0x2b2>
 8006270:	69bb      	ldr	r3, [r7, #24]
 8006272:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006276:	d204      	bcs.n	8006282 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	69ba      	ldr	r2, [r7, #24]
 800627e:	60da      	str	r2, [r3, #12]
 8006280:	e0c2      	b.n	8006408 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8006282:	2301      	movs	r3, #1
 8006284:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006288:	e0be      	b.n	8006408 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	69db      	ldr	r3, [r3, #28]
 800628e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006292:	d16a      	bne.n	800636a <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8006294:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006298:	2b08      	cmp	r3, #8
 800629a:	d834      	bhi.n	8006306 <UART_SetConfig+0x336>
 800629c:	a201      	add	r2, pc, #4	@ (adr r2, 80062a4 <UART_SetConfig+0x2d4>)
 800629e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062a2:	bf00      	nop
 80062a4:	080062c9 	.word	0x080062c9
 80062a8:	080062e9 	.word	0x080062e9
 80062ac:	080062f1 	.word	0x080062f1
 80062b0:	08006307 	.word	0x08006307
 80062b4:	080062f7 	.word	0x080062f7
 80062b8:	08006307 	.word	0x08006307
 80062bc:	08006307 	.word	0x08006307
 80062c0:	08006307 	.word	0x08006307
 80062c4:	080062ff 	.word	0x080062ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062c8:	f7fe ff1c 	bl	8005104 <HAL_RCC_GetPCLK1Freq>
 80062cc:	61f8      	str	r0, [r7, #28]
        break;
 80062ce:	e020      	b.n	8006312 <UART_SetConfig+0x342>
 80062d0:	efff69f3 	.word	0xefff69f3
 80062d4:	40008000 	.word	0x40008000
 80062d8:	40013800 	.word	0x40013800
 80062dc:	40021000 	.word	0x40021000
 80062e0:	40004400 	.word	0x40004400
 80062e4:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80062e8:	f7fe ff22 	bl	8005130 <HAL_RCC_GetPCLK2Freq>
 80062ec:	61f8      	str	r0, [r7, #28]
        break;
 80062ee:	e010      	b.n	8006312 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80062f0:	4b4c      	ldr	r3, [pc, #304]	@ (8006424 <UART_SetConfig+0x454>)
 80062f2:	61fb      	str	r3, [r7, #28]
        break;
 80062f4:	e00d      	b.n	8006312 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80062f6:	f7fe fe6d 	bl	8004fd4 <HAL_RCC_GetSysClockFreq>
 80062fa:	61f8      	str	r0, [r7, #28]
        break;
 80062fc:	e009      	b.n	8006312 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80062fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006302:	61fb      	str	r3, [r7, #28]
        break;
 8006304:	e005      	b.n	8006312 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8006306:	2300      	movs	r3, #0
 8006308:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800630a:	2301      	movs	r3, #1
 800630c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006310:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006312:	69fb      	ldr	r3, [r7, #28]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d077      	beq.n	8006408 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006318:	69fb      	ldr	r3, [r7, #28]
 800631a:	005a      	lsls	r2, r3, #1
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	685b      	ldr	r3, [r3, #4]
 8006320:	085b      	lsrs	r3, r3, #1
 8006322:	441a      	add	r2, r3
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	685b      	ldr	r3, [r3, #4]
 8006328:	fbb2 f3f3 	udiv	r3, r2, r3
 800632c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800632e:	69bb      	ldr	r3, [r7, #24]
 8006330:	2b0f      	cmp	r3, #15
 8006332:	d916      	bls.n	8006362 <UART_SetConfig+0x392>
 8006334:	69bb      	ldr	r3, [r7, #24]
 8006336:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800633a:	d212      	bcs.n	8006362 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800633c:	69bb      	ldr	r3, [r7, #24]
 800633e:	b29b      	uxth	r3, r3
 8006340:	f023 030f 	bic.w	r3, r3, #15
 8006344:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006346:	69bb      	ldr	r3, [r7, #24]
 8006348:	085b      	lsrs	r3, r3, #1
 800634a:	b29b      	uxth	r3, r3
 800634c:	f003 0307 	and.w	r3, r3, #7
 8006350:	b29a      	uxth	r2, r3
 8006352:	8afb      	ldrh	r3, [r7, #22]
 8006354:	4313      	orrs	r3, r2
 8006356:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	8afa      	ldrh	r2, [r7, #22]
 800635e:	60da      	str	r2, [r3, #12]
 8006360:	e052      	b.n	8006408 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8006362:	2301      	movs	r3, #1
 8006364:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006368:	e04e      	b.n	8006408 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 800636a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800636e:	2b08      	cmp	r3, #8
 8006370:	d827      	bhi.n	80063c2 <UART_SetConfig+0x3f2>
 8006372:	a201      	add	r2, pc, #4	@ (adr r2, 8006378 <UART_SetConfig+0x3a8>)
 8006374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006378:	0800639d 	.word	0x0800639d
 800637c:	080063a5 	.word	0x080063a5
 8006380:	080063ad 	.word	0x080063ad
 8006384:	080063c3 	.word	0x080063c3
 8006388:	080063b3 	.word	0x080063b3
 800638c:	080063c3 	.word	0x080063c3
 8006390:	080063c3 	.word	0x080063c3
 8006394:	080063c3 	.word	0x080063c3
 8006398:	080063bb 	.word	0x080063bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800639c:	f7fe feb2 	bl	8005104 <HAL_RCC_GetPCLK1Freq>
 80063a0:	61f8      	str	r0, [r7, #28]
        break;
 80063a2:	e014      	b.n	80063ce <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80063a4:	f7fe fec4 	bl	8005130 <HAL_RCC_GetPCLK2Freq>
 80063a8:	61f8      	str	r0, [r7, #28]
        break;
 80063aa:	e010      	b.n	80063ce <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80063ac:	4b1d      	ldr	r3, [pc, #116]	@ (8006424 <UART_SetConfig+0x454>)
 80063ae:	61fb      	str	r3, [r7, #28]
        break;
 80063b0:	e00d      	b.n	80063ce <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063b2:	f7fe fe0f 	bl	8004fd4 <HAL_RCC_GetSysClockFreq>
 80063b6:	61f8      	str	r0, [r7, #28]
        break;
 80063b8:	e009      	b.n	80063ce <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80063ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80063be:	61fb      	str	r3, [r7, #28]
        break;
 80063c0:	e005      	b.n	80063ce <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 80063c2:	2300      	movs	r3, #0
 80063c4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80063c6:	2301      	movs	r3, #1
 80063c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80063cc:	bf00      	nop
    }

    if (pclk != 0U)
 80063ce:	69fb      	ldr	r3, [r7, #28]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d019      	beq.n	8006408 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	685b      	ldr	r3, [r3, #4]
 80063d8:	085a      	lsrs	r2, r3, #1
 80063da:	69fb      	ldr	r3, [r7, #28]
 80063dc:	441a      	add	r2, r3
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	685b      	ldr	r3, [r3, #4]
 80063e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80063e6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80063e8:	69bb      	ldr	r3, [r7, #24]
 80063ea:	2b0f      	cmp	r3, #15
 80063ec:	d909      	bls.n	8006402 <UART_SetConfig+0x432>
 80063ee:	69bb      	ldr	r3, [r7, #24]
 80063f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80063f4:	d205      	bcs.n	8006402 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80063f6:	69bb      	ldr	r3, [r7, #24]
 80063f8:	b29a      	uxth	r2, r3
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	60da      	str	r2, [r3, #12]
 8006400:	e002      	b.n	8006408 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8006402:	2301      	movs	r3, #1
 8006404:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2200      	movs	r2, #0
 800640c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	2200      	movs	r2, #0
 8006412:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006414:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8006418:	4618      	mov	r0, r3
 800641a:	3728      	adds	r7, #40	@ 0x28
 800641c:	46bd      	mov	sp, r7
 800641e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006422:	bf00      	nop
 8006424:	00f42400 	.word	0x00f42400

08006428 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006428:	b480      	push	{r7}
 800642a:	b083      	sub	sp, #12
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006434:	f003 0308 	and.w	r3, r3, #8
 8006438:	2b00      	cmp	r3, #0
 800643a:	d00a      	beq.n	8006452 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	685b      	ldr	r3, [r3, #4]
 8006442:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	430a      	orrs	r2, r1
 8006450:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006456:	f003 0301 	and.w	r3, r3, #1
 800645a:	2b00      	cmp	r3, #0
 800645c:	d00a      	beq.n	8006474 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	430a      	orrs	r2, r1
 8006472:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006478:	f003 0302 	and.w	r3, r3, #2
 800647c:	2b00      	cmp	r3, #0
 800647e:	d00a      	beq.n	8006496 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	685b      	ldr	r3, [r3, #4]
 8006486:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	430a      	orrs	r2, r1
 8006494:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800649a:	f003 0304 	and.w	r3, r3, #4
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d00a      	beq.n	80064b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	685b      	ldr	r3, [r3, #4]
 80064a8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	430a      	orrs	r2, r1
 80064b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064bc:	f003 0310 	and.w	r3, r3, #16
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d00a      	beq.n	80064da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	689b      	ldr	r3, [r3, #8]
 80064ca:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	430a      	orrs	r2, r1
 80064d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064de:	f003 0320 	and.w	r3, r3, #32
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d00a      	beq.n	80064fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	689b      	ldr	r3, [r3, #8]
 80064ec:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	430a      	orrs	r2, r1
 80064fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006500:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006504:	2b00      	cmp	r3, #0
 8006506:	d01a      	beq.n	800653e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	430a      	orrs	r2, r1
 800651c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006522:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006526:	d10a      	bne.n	800653e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	685b      	ldr	r3, [r3, #4]
 800652e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	430a      	orrs	r2, r1
 800653c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006542:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006546:	2b00      	cmp	r3, #0
 8006548:	d00a      	beq.n	8006560 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	685b      	ldr	r3, [r3, #4]
 8006550:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	430a      	orrs	r2, r1
 800655e:	605a      	str	r2, [r3, #4]
  }
}
 8006560:	bf00      	nop
 8006562:	370c      	adds	r7, #12
 8006564:	46bd      	mov	sp, r7
 8006566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656a:	4770      	bx	lr

0800656c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800656c:	b580      	push	{r7, lr}
 800656e:	b098      	sub	sp, #96	@ 0x60
 8006570:	af02      	add	r7, sp, #8
 8006572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2200      	movs	r2, #0
 8006578:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800657c:	f7fa fe5c 	bl	8001238 <HAL_GetTick>
 8006580:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f003 0308 	and.w	r3, r3, #8
 800658c:	2b08      	cmp	r3, #8
 800658e:	d12e      	bne.n	80065ee <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006590:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006594:	9300      	str	r3, [sp, #0]
 8006596:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006598:	2200      	movs	r2, #0
 800659a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f000 f88c 	bl	80066bc <UART_WaitOnFlagUntilTimeout>
 80065a4:	4603      	mov	r3, r0
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d021      	beq.n	80065ee <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065b2:	e853 3f00 	ldrex	r3, [r3]
 80065b6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80065b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80065be:	653b      	str	r3, [r7, #80]	@ 0x50
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	461a      	mov	r2, r3
 80065c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80065c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80065ca:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80065ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80065d0:	e841 2300 	strex	r3, r2, [r1]
 80065d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80065d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d1e6      	bne.n	80065aa <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2220      	movs	r2, #32
 80065e0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2200      	movs	r2, #0
 80065e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80065ea:	2303      	movs	r3, #3
 80065ec:	e062      	b.n	80066b4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f003 0304 	and.w	r3, r3, #4
 80065f8:	2b04      	cmp	r3, #4
 80065fa:	d149      	bne.n	8006690 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80065fc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006600:	9300      	str	r3, [sp, #0]
 8006602:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006604:	2200      	movs	r2, #0
 8006606:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800660a:	6878      	ldr	r0, [r7, #4]
 800660c:	f000 f856 	bl	80066bc <UART_WaitOnFlagUntilTimeout>
 8006610:	4603      	mov	r3, r0
 8006612:	2b00      	cmp	r3, #0
 8006614:	d03c      	beq.n	8006690 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800661c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800661e:	e853 3f00 	ldrex	r3, [r3]
 8006622:	623b      	str	r3, [r7, #32]
   return(result);
 8006624:	6a3b      	ldr	r3, [r7, #32]
 8006626:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800662a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	461a      	mov	r2, r3
 8006632:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006634:	633b      	str	r3, [r7, #48]	@ 0x30
 8006636:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006638:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800663a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800663c:	e841 2300 	strex	r3, r2, [r1]
 8006640:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006644:	2b00      	cmp	r3, #0
 8006646:	d1e6      	bne.n	8006616 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	3308      	adds	r3, #8
 800664e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006650:	693b      	ldr	r3, [r7, #16]
 8006652:	e853 3f00 	ldrex	r3, [r3]
 8006656:	60fb      	str	r3, [r7, #12]
   return(result);
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	f023 0301 	bic.w	r3, r3, #1
 800665e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	3308      	adds	r3, #8
 8006666:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006668:	61fa      	str	r2, [r7, #28]
 800666a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800666c:	69b9      	ldr	r1, [r7, #24]
 800666e:	69fa      	ldr	r2, [r7, #28]
 8006670:	e841 2300 	strex	r3, r2, [r1]
 8006674:	617b      	str	r3, [r7, #20]
   return(result);
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d1e5      	bne.n	8006648 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2220      	movs	r2, #32
 8006680:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2200      	movs	r2, #0
 8006688:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800668c:	2303      	movs	r3, #3
 800668e:	e011      	b.n	80066b4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2220      	movs	r2, #32
 8006694:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2220      	movs	r2, #32
 800669a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2200      	movs	r2, #0
 80066a2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2200      	movs	r2, #0
 80066a8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2200      	movs	r2, #0
 80066ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80066b2:	2300      	movs	r3, #0
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	3758      	adds	r7, #88	@ 0x58
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}

080066bc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b084      	sub	sp, #16
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	60f8      	str	r0, [r7, #12]
 80066c4:	60b9      	str	r1, [r7, #8]
 80066c6:	603b      	str	r3, [r7, #0]
 80066c8:	4613      	mov	r3, r2
 80066ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066cc:	e04f      	b.n	800676e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066ce:	69bb      	ldr	r3, [r7, #24]
 80066d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066d4:	d04b      	beq.n	800676e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066d6:	f7fa fdaf 	bl	8001238 <HAL_GetTick>
 80066da:	4602      	mov	r2, r0
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	1ad3      	subs	r3, r2, r3
 80066e0:	69ba      	ldr	r2, [r7, #24]
 80066e2:	429a      	cmp	r2, r3
 80066e4:	d302      	bcc.n	80066ec <UART_WaitOnFlagUntilTimeout+0x30>
 80066e6:	69bb      	ldr	r3, [r7, #24]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d101      	bne.n	80066f0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80066ec:	2303      	movs	r3, #3
 80066ee:	e04e      	b.n	800678e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f003 0304 	and.w	r3, r3, #4
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d037      	beq.n	800676e <UART_WaitOnFlagUntilTimeout+0xb2>
 80066fe:	68bb      	ldr	r3, [r7, #8]
 8006700:	2b80      	cmp	r3, #128	@ 0x80
 8006702:	d034      	beq.n	800676e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	2b40      	cmp	r3, #64	@ 0x40
 8006708:	d031      	beq.n	800676e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	69db      	ldr	r3, [r3, #28]
 8006710:	f003 0308 	and.w	r3, r3, #8
 8006714:	2b08      	cmp	r3, #8
 8006716:	d110      	bne.n	800673a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	2208      	movs	r2, #8
 800671e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006720:	68f8      	ldr	r0, [r7, #12]
 8006722:	f000 f838 	bl	8006796 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	2208      	movs	r2, #8
 800672a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	2200      	movs	r2, #0
 8006732:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006736:	2301      	movs	r3, #1
 8006738:	e029      	b.n	800678e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	69db      	ldr	r3, [r3, #28]
 8006740:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006744:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006748:	d111      	bne.n	800676e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006752:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006754:	68f8      	ldr	r0, [r7, #12]
 8006756:	f000 f81e 	bl	8006796 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	2220      	movs	r2, #32
 800675e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	2200      	movs	r2, #0
 8006766:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800676a:	2303      	movs	r3, #3
 800676c:	e00f      	b.n	800678e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	69da      	ldr	r2, [r3, #28]
 8006774:	68bb      	ldr	r3, [r7, #8]
 8006776:	4013      	ands	r3, r2
 8006778:	68ba      	ldr	r2, [r7, #8]
 800677a:	429a      	cmp	r2, r3
 800677c:	bf0c      	ite	eq
 800677e:	2301      	moveq	r3, #1
 8006780:	2300      	movne	r3, #0
 8006782:	b2db      	uxtb	r3, r3
 8006784:	461a      	mov	r2, r3
 8006786:	79fb      	ldrb	r3, [r7, #7]
 8006788:	429a      	cmp	r2, r3
 800678a:	d0a0      	beq.n	80066ce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800678c:	2300      	movs	r3, #0
}
 800678e:	4618      	mov	r0, r3
 8006790:	3710      	adds	r7, #16
 8006792:	46bd      	mov	sp, r7
 8006794:	bd80      	pop	{r7, pc}

08006796 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006796:	b480      	push	{r7}
 8006798:	b095      	sub	sp, #84	@ 0x54
 800679a:	af00      	add	r7, sp, #0
 800679c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067a6:	e853 3f00 	ldrex	r3, [r3]
 80067aa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80067ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80067b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	461a      	mov	r2, r3
 80067ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067bc:	643b      	str	r3, [r7, #64]	@ 0x40
 80067be:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067c0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80067c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80067c4:	e841 2300 	strex	r3, r2, [r1]
 80067c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80067ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d1e6      	bne.n	800679e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	3308      	adds	r3, #8
 80067d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067d8:	6a3b      	ldr	r3, [r7, #32]
 80067da:	e853 3f00 	ldrex	r3, [r3]
 80067de:	61fb      	str	r3, [r7, #28]
   return(result);
 80067e0:	69fb      	ldr	r3, [r7, #28]
 80067e2:	f023 0301 	bic.w	r3, r3, #1
 80067e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	3308      	adds	r3, #8
 80067ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80067f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80067f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80067f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80067f8:	e841 2300 	strex	r3, r2, [r1]
 80067fc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80067fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006800:	2b00      	cmp	r3, #0
 8006802:	d1e5      	bne.n	80067d0 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006808:	2b01      	cmp	r3, #1
 800680a:	d118      	bne.n	800683e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	e853 3f00 	ldrex	r3, [r3]
 8006818:	60bb      	str	r3, [r7, #8]
   return(result);
 800681a:	68bb      	ldr	r3, [r7, #8]
 800681c:	f023 0310 	bic.w	r3, r3, #16
 8006820:	647b      	str	r3, [r7, #68]	@ 0x44
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	461a      	mov	r2, r3
 8006828:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800682a:	61bb      	str	r3, [r7, #24]
 800682c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800682e:	6979      	ldr	r1, [r7, #20]
 8006830:	69ba      	ldr	r2, [r7, #24]
 8006832:	e841 2300 	strex	r3, r2, [r1]
 8006836:	613b      	str	r3, [r7, #16]
   return(result);
 8006838:	693b      	ldr	r3, [r7, #16]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d1e6      	bne.n	800680c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2220      	movs	r2, #32
 8006842:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2200      	movs	r2, #0
 800684a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2200      	movs	r2, #0
 8006850:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006852:	bf00      	nop
 8006854:	3754      	adds	r7, #84	@ 0x54
 8006856:	46bd      	mov	sp, r7
 8006858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685c:	4770      	bx	lr

0800685e <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800685e:	b480      	push	{r7}
 8006860:	b085      	sub	sp, #20
 8006862:	af00      	add	r7, sp, #0
 8006864:	60f8      	str	r0, [r7, #12]
 8006866:	4638      	mov	r0, r7
 8006868:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800686c:	2300      	movs	r3, #0
}
 800686e:	4618      	mov	r0, r3
 8006870:	3714      	adds	r7, #20
 8006872:	46bd      	mov	sp, r7
 8006874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006878:	4770      	bx	lr

0800687a <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800687a:	b480      	push	{r7}
 800687c:	b085      	sub	sp, #20
 800687e:	af00      	add	r7, sp, #0
 8006880:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2200      	movs	r2, #0
 8006886:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800688a:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800688e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	b29a      	uxth	r2, r3
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800689a:	2300      	movs	r3, #0
}
 800689c:	4618      	mov	r0, r3
 800689e:	3714      	adds	r7, #20
 80068a0:	46bd      	mov	sp, r7
 80068a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a6:	4770      	bx	lr

080068a8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80068a8:	b480      	push	{r7}
 80068aa:	b085      	sub	sp, #20
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80068b0:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80068b4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80068bc:	b29a      	uxth	r2, r3
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	b29b      	uxth	r3, r3
 80068c2:	43db      	mvns	r3, r3
 80068c4:	b29b      	uxth	r3, r3
 80068c6:	4013      	ands	r3, r2
 80068c8:	b29a      	uxth	r2, r3
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80068d0:	2300      	movs	r3, #0
}
 80068d2:	4618      	mov	r0, r3
 80068d4:	3714      	adds	r7, #20
 80068d6:	46bd      	mov	sp, r7
 80068d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068dc:	4770      	bx	lr

080068de <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 80068de:	b480      	push	{r7}
 80068e0:	b083      	sub	sp, #12
 80068e2:	af00      	add	r7, sp, #0
 80068e4:	6078      	str	r0, [r7, #4]
 80068e6:	460b      	mov	r3, r1
 80068e8:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80068ea:	2300      	movs	r3, #0
}
 80068ec:	4618      	mov	r0, r3
 80068ee:	370c      	adds	r7, #12
 80068f0:	46bd      	mov	sp, r7
 80068f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f6:	4770      	bx	lr

080068f8 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80068f8:	b480      	push	{r7}
 80068fa:	b085      	sub	sp, #20
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	60f8      	str	r0, [r7, #12]
 8006900:	4638      	mov	r0, r7
 8006902:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	2201      	movs	r2, #1
 800690a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	2200      	movs	r2, #0
 8006912:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	2200      	movs	r2, #0
 800691a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	2200      	movs	r2, #0
 8006922:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8006926:	2300      	movs	r3, #0
}
 8006928:	4618      	mov	r0, r3
 800692a:	3714      	adds	r7, #20
 800692c:	46bd      	mov	sp, r7
 800692e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006932:	4770      	bx	lr

08006934 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_TypeDef const *USBx, uint32_t num)
{
 8006934:	b480      	push	{r7}
 8006936:	b083      	sub	sp, #12
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
 800693c:	6039      	str	r1, [r7, #0]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800693e:	2300      	movs	r3, #0
}
 8006940:	4618      	mov	r0, r3
 8006942:	370c      	adds	r7, #12
 8006944:	46bd      	mov	sp, r7
 8006946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694a:	4770      	bx	lr

0800694c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_TypeDef const *USBx)
{
 800694c:	b480      	push	{r7}
 800694e:	b083      	sub	sp, #12
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006954:	2300      	movs	r3, #0
}
 8006956:	4618      	mov	r0, r3
 8006958:	370c      	adds	r7, #12
 800695a:	46bd      	mov	sp, r7
 800695c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006960:	4770      	bx	lr
	...

08006964 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006964:	b480      	push	{r7}
 8006966:	b0a7      	sub	sp, #156	@ 0x9c
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
 800696c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800696e:	2300      	movs	r3, #0
 8006970:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006974:	687a      	ldr	r2, [r7, #4]
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	781b      	ldrb	r3, [r3, #0]
 800697a:	009b      	lsls	r3, r3, #2
 800697c:	4413      	add	r3, r2
 800697e:	881b      	ldrh	r3, [r3, #0]
 8006980:	b29b      	uxth	r3, r3
 8006982:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8006986:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800698a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	78db      	ldrb	r3, [r3, #3]
 8006992:	2b03      	cmp	r3, #3
 8006994:	d81f      	bhi.n	80069d6 <USB_ActivateEndpoint+0x72>
 8006996:	a201      	add	r2, pc, #4	@ (adr r2, 800699c <USB_ActivateEndpoint+0x38>)
 8006998:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800699c:	080069ad 	.word	0x080069ad
 80069a0:	080069c9 	.word	0x080069c9
 80069a4:	080069df 	.word	0x080069df
 80069a8:	080069bb 	.word	0x080069bb
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80069ac:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80069b0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80069b4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80069b8:	e012      	b.n	80069e0 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80069ba:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80069be:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 80069c2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80069c6:	e00b      	b.n	80069e0 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80069c8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80069cc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80069d0:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80069d4:	e004      	b.n	80069e0 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80069d6:	2301      	movs	r3, #1
 80069d8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 80069dc:	e000      	b.n	80069e0 <USB_ActivateEndpoint+0x7c>
      break;
 80069de:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80069e0:	687a      	ldr	r2, [r7, #4]
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	781b      	ldrb	r3, [r3, #0]
 80069e6:	009b      	lsls	r3, r3, #2
 80069e8:	441a      	add	r2, r3
 80069ea:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80069ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80069f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80069f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80069fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069fe:	b29b      	uxth	r3, r3
 8006a00:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8006a02:	687a      	ldr	r2, [r7, #4]
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	781b      	ldrb	r3, [r3, #0]
 8006a08:	009b      	lsls	r3, r3, #2
 8006a0a:	4413      	add	r3, r2
 8006a0c:	881b      	ldrh	r3, [r3, #0]
 8006a0e:	b29b      	uxth	r3, r3
 8006a10:	b21b      	sxth	r3, r3
 8006a12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a1a:	b21a      	sxth	r2, r3
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	781b      	ldrb	r3, [r3, #0]
 8006a20:	b21b      	sxth	r3, r3
 8006a22:	4313      	orrs	r3, r2
 8006a24:	b21b      	sxth	r3, r3
 8006a26:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8006a2a:	687a      	ldr	r2, [r7, #4]
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	781b      	ldrb	r3, [r3, #0]
 8006a30:	009b      	lsls	r3, r3, #2
 8006a32:	441a      	add	r2, r3
 8006a34:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8006a38:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a3c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a40:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a48:	b29b      	uxth	r3, r3
 8006a4a:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	7b1b      	ldrb	r3, [r3, #12]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	f040 8180 	bne.w	8006d56 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	785b      	ldrb	r3, [r3, #1]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	f000 8084 	beq.w	8006b68 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	61bb      	str	r3, [r7, #24]
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a6a:	b29b      	uxth	r3, r3
 8006a6c:	461a      	mov	r2, r3
 8006a6e:	69bb      	ldr	r3, [r7, #24]
 8006a70:	4413      	add	r3, r2
 8006a72:	61bb      	str	r3, [r7, #24]
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	781b      	ldrb	r3, [r3, #0]
 8006a78:	00da      	lsls	r2, r3, #3
 8006a7a:	69bb      	ldr	r3, [r7, #24]
 8006a7c:	4413      	add	r3, r2
 8006a7e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006a82:	617b      	str	r3, [r7, #20]
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	88db      	ldrh	r3, [r3, #6]
 8006a88:	085b      	lsrs	r3, r3, #1
 8006a8a:	b29b      	uxth	r3, r3
 8006a8c:	005b      	lsls	r3, r3, #1
 8006a8e:	b29a      	uxth	r2, r3
 8006a90:	697b      	ldr	r3, [r7, #20]
 8006a92:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006a94:	687a      	ldr	r2, [r7, #4]
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	781b      	ldrb	r3, [r3, #0]
 8006a9a:	009b      	lsls	r3, r3, #2
 8006a9c:	4413      	add	r3, r2
 8006a9e:	881b      	ldrh	r3, [r3, #0]
 8006aa0:	827b      	strh	r3, [r7, #18]
 8006aa2:	8a7b      	ldrh	r3, [r7, #18]
 8006aa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d01b      	beq.n	8006ae4 <USB_ActivateEndpoint+0x180>
 8006aac:	687a      	ldr	r2, [r7, #4]
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	781b      	ldrb	r3, [r3, #0]
 8006ab2:	009b      	lsls	r3, r3, #2
 8006ab4:	4413      	add	r3, r2
 8006ab6:	881b      	ldrh	r3, [r3, #0]
 8006ab8:	b29b      	uxth	r3, r3
 8006aba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006abe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ac2:	823b      	strh	r3, [r7, #16]
 8006ac4:	687a      	ldr	r2, [r7, #4]
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	781b      	ldrb	r3, [r3, #0]
 8006aca:	009b      	lsls	r3, r3, #2
 8006acc:	441a      	add	r2, r3
 8006ace:	8a3b      	ldrh	r3, [r7, #16]
 8006ad0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ad4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ad8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006adc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006ae0:	b29b      	uxth	r3, r3
 8006ae2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	78db      	ldrb	r3, [r3, #3]
 8006ae8:	2b01      	cmp	r3, #1
 8006aea:	d020      	beq.n	8006b2e <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006aec:	687a      	ldr	r2, [r7, #4]
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	781b      	ldrb	r3, [r3, #0]
 8006af2:	009b      	lsls	r3, r3, #2
 8006af4:	4413      	add	r3, r2
 8006af6:	881b      	ldrh	r3, [r3, #0]
 8006af8:	b29b      	uxth	r3, r3
 8006afa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006afe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b02:	81bb      	strh	r3, [r7, #12]
 8006b04:	89bb      	ldrh	r3, [r7, #12]
 8006b06:	f083 0320 	eor.w	r3, r3, #32
 8006b0a:	81bb      	strh	r3, [r7, #12]
 8006b0c:	687a      	ldr	r2, [r7, #4]
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	781b      	ldrb	r3, [r3, #0]
 8006b12:	009b      	lsls	r3, r3, #2
 8006b14:	441a      	add	r2, r3
 8006b16:	89bb      	ldrh	r3, [r7, #12]
 8006b18:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b1c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b28:	b29b      	uxth	r3, r3
 8006b2a:	8013      	strh	r3, [r2, #0]
 8006b2c:	e3f9      	b.n	8007322 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006b2e:	687a      	ldr	r2, [r7, #4]
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	781b      	ldrb	r3, [r3, #0]
 8006b34:	009b      	lsls	r3, r3, #2
 8006b36:	4413      	add	r3, r2
 8006b38:	881b      	ldrh	r3, [r3, #0]
 8006b3a:	b29b      	uxth	r3, r3
 8006b3c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b44:	81fb      	strh	r3, [r7, #14]
 8006b46:	687a      	ldr	r2, [r7, #4]
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	781b      	ldrb	r3, [r3, #0]
 8006b4c:	009b      	lsls	r3, r3, #2
 8006b4e:	441a      	add	r2, r3
 8006b50:	89fb      	ldrh	r3, [r7, #14]
 8006b52:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b56:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b5a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b62:	b29b      	uxth	r3, r3
 8006b64:	8013      	strh	r3, [r2, #0]
 8006b66:	e3dc      	b.n	8007322 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	633b      	str	r3, [r7, #48]	@ 0x30
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006b72:	b29b      	uxth	r3, r3
 8006b74:	461a      	mov	r2, r3
 8006b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b78:	4413      	add	r3, r2
 8006b7a:	633b      	str	r3, [r7, #48]	@ 0x30
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	781b      	ldrb	r3, [r3, #0]
 8006b80:	00da      	lsls	r2, r3, #3
 8006b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b84:	4413      	add	r3, r2
 8006b86:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006b8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	88db      	ldrh	r3, [r3, #6]
 8006b90:	085b      	lsrs	r3, r3, #1
 8006b92:	b29b      	uxth	r3, r3
 8006b94:	005b      	lsls	r3, r3, #1
 8006b96:	b29a      	uxth	r2, r3
 8006b98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b9a:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006ba6:	b29b      	uxth	r3, r3
 8006ba8:	461a      	mov	r2, r3
 8006baa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bac:	4413      	add	r3, r2
 8006bae:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	781b      	ldrb	r3, [r3, #0]
 8006bb4:	00da      	lsls	r2, r3, #3
 8006bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bb8:	4413      	add	r3, r2
 8006bba:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006bbe:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bc2:	881b      	ldrh	r3, [r3, #0]
 8006bc4:	b29b      	uxth	r3, r3
 8006bc6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006bca:	b29a      	uxth	r2, r3
 8006bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bce:	801a      	strh	r2, [r3, #0]
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	691b      	ldr	r3, [r3, #16]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d10a      	bne.n	8006bee <USB_ActivateEndpoint+0x28a>
 8006bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bda:	881b      	ldrh	r3, [r3, #0]
 8006bdc:	b29b      	uxth	r3, r3
 8006bde:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006be2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006be6:	b29a      	uxth	r2, r3
 8006be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bea:	801a      	strh	r2, [r3, #0]
 8006bec:	e041      	b.n	8006c72 <USB_ActivateEndpoint+0x30e>
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	691b      	ldr	r3, [r3, #16]
 8006bf2:	2b3e      	cmp	r3, #62	@ 0x3e
 8006bf4:	d81c      	bhi.n	8006c30 <USB_ActivateEndpoint+0x2cc>
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	691b      	ldr	r3, [r3, #16]
 8006bfa:	085b      	lsrs	r3, r3, #1
 8006bfc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	691b      	ldr	r3, [r3, #16]
 8006c04:	f003 0301 	and.w	r3, r3, #1
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d004      	beq.n	8006c16 <USB_ActivateEndpoint+0x2b2>
 8006c0c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006c10:	3301      	adds	r3, #1
 8006c12:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c18:	881b      	ldrh	r3, [r3, #0]
 8006c1a:	b29a      	uxth	r2, r3
 8006c1c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006c20:	b29b      	uxth	r3, r3
 8006c22:	029b      	lsls	r3, r3, #10
 8006c24:	b29b      	uxth	r3, r3
 8006c26:	4313      	orrs	r3, r2
 8006c28:	b29a      	uxth	r2, r3
 8006c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c2c:	801a      	strh	r2, [r3, #0]
 8006c2e:	e020      	b.n	8006c72 <USB_ActivateEndpoint+0x30e>
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	691b      	ldr	r3, [r3, #16]
 8006c34:	095b      	lsrs	r3, r3, #5
 8006c36:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	691b      	ldr	r3, [r3, #16]
 8006c3e:	f003 031f 	and.w	r3, r3, #31
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d104      	bne.n	8006c50 <USB_ActivateEndpoint+0x2ec>
 8006c46:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006c4a:	3b01      	subs	r3, #1
 8006c4c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c52:	881b      	ldrh	r3, [r3, #0]
 8006c54:	b29a      	uxth	r2, r3
 8006c56:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006c5a:	b29b      	uxth	r3, r3
 8006c5c:	029b      	lsls	r3, r3, #10
 8006c5e:	b29b      	uxth	r3, r3
 8006c60:	4313      	orrs	r3, r2
 8006c62:	b29b      	uxth	r3, r3
 8006c64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c6c:	b29a      	uxth	r2, r3
 8006c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c70:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006c72:	687a      	ldr	r2, [r7, #4]
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	781b      	ldrb	r3, [r3, #0]
 8006c78:	009b      	lsls	r3, r3, #2
 8006c7a:	4413      	add	r3, r2
 8006c7c:	881b      	ldrh	r3, [r3, #0]
 8006c7e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8006c80:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006c82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d01b      	beq.n	8006cc2 <USB_ActivateEndpoint+0x35e>
 8006c8a:	687a      	ldr	r2, [r7, #4]
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	781b      	ldrb	r3, [r3, #0]
 8006c90:	009b      	lsls	r3, r3, #2
 8006c92:	4413      	add	r3, r2
 8006c94:	881b      	ldrh	r3, [r3, #0]
 8006c96:	b29b      	uxth	r3, r3
 8006c98:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ca0:	843b      	strh	r3, [r7, #32]
 8006ca2:	687a      	ldr	r2, [r7, #4]
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	781b      	ldrb	r3, [r3, #0]
 8006ca8:	009b      	lsls	r3, r3, #2
 8006caa:	441a      	add	r2, r3
 8006cac:	8c3b      	ldrh	r3, [r7, #32]
 8006cae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006cb2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006cb6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006cba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006cbe:	b29b      	uxth	r3, r3
 8006cc0:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	781b      	ldrb	r3, [r3, #0]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d124      	bne.n	8006d14 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006cca:	687a      	ldr	r2, [r7, #4]
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	781b      	ldrb	r3, [r3, #0]
 8006cd0:	009b      	lsls	r3, r3, #2
 8006cd2:	4413      	add	r3, r2
 8006cd4:	881b      	ldrh	r3, [r3, #0]
 8006cd6:	b29b      	uxth	r3, r3
 8006cd8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006cdc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ce0:	83bb      	strh	r3, [r7, #28]
 8006ce2:	8bbb      	ldrh	r3, [r7, #28]
 8006ce4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006ce8:	83bb      	strh	r3, [r7, #28]
 8006cea:	8bbb      	ldrh	r3, [r7, #28]
 8006cec:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006cf0:	83bb      	strh	r3, [r7, #28]
 8006cf2:	687a      	ldr	r2, [r7, #4]
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	781b      	ldrb	r3, [r3, #0]
 8006cf8:	009b      	lsls	r3, r3, #2
 8006cfa:	441a      	add	r2, r3
 8006cfc:	8bbb      	ldrh	r3, [r7, #28]
 8006cfe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d02:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d0e:	b29b      	uxth	r3, r3
 8006d10:	8013      	strh	r3, [r2, #0]
 8006d12:	e306      	b.n	8007322 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8006d14:	687a      	ldr	r2, [r7, #4]
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	781b      	ldrb	r3, [r3, #0]
 8006d1a:	009b      	lsls	r3, r3, #2
 8006d1c:	4413      	add	r3, r2
 8006d1e:	881b      	ldrh	r3, [r3, #0]
 8006d20:	b29b      	uxth	r3, r3
 8006d22:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006d26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d2a:	83fb      	strh	r3, [r7, #30]
 8006d2c:	8bfb      	ldrh	r3, [r7, #30]
 8006d2e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006d32:	83fb      	strh	r3, [r7, #30]
 8006d34:	687a      	ldr	r2, [r7, #4]
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	781b      	ldrb	r3, [r3, #0]
 8006d3a:	009b      	lsls	r3, r3, #2
 8006d3c:	441a      	add	r2, r3
 8006d3e:	8bfb      	ldrh	r3, [r7, #30]
 8006d40:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d44:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d48:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d50:	b29b      	uxth	r3, r3
 8006d52:	8013      	strh	r3, [r2, #0]
 8006d54:	e2e5      	b.n	8007322 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	78db      	ldrb	r3, [r3, #3]
 8006d5a:	2b02      	cmp	r3, #2
 8006d5c:	d11e      	bne.n	8006d9c <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006d5e:	687a      	ldr	r2, [r7, #4]
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	781b      	ldrb	r3, [r3, #0]
 8006d64:	009b      	lsls	r3, r3, #2
 8006d66:	4413      	add	r3, r2
 8006d68:	881b      	ldrh	r3, [r3, #0]
 8006d6a:	b29b      	uxth	r3, r3
 8006d6c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d70:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d74:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8006d78:	687a      	ldr	r2, [r7, #4]
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	781b      	ldrb	r3, [r3, #0]
 8006d7e:	009b      	lsls	r3, r3, #2
 8006d80:	441a      	add	r2, r3
 8006d82:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8006d86:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d8a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d8e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006d92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d96:	b29b      	uxth	r3, r3
 8006d98:	8013      	strh	r3, [r2, #0]
 8006d9a:	e01d      	b.n	8006dd8 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8006d9c:	687a      	ldr	r2, [r7, #4]
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	781b      	ldrb	r3, [r3, #0]
 8006da2:	009b      	lsls	r3, r3, #2
 8006da4:	4413      	add	r3, r2
 8006da6:	881b      	ldrh	r3, [r3, #0]
 8006da8:	b29b      	uxth	r3, r3
 8006daa:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8006dae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006db2:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8006db6:	687a      	ldr	r2, [r7, #4]
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	781b      	ldrb	r3, [r3, #0]
 8006dbc:	009b      	lsls	r3, r3, #2
 8006dbe:	441a      	add	r2, r3
 8006dc0:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8006dc4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006dc8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006dcc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006dd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006dd4:	b29b      	uxth	r3, r3
 8006dd6:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006de2:	b29b      	uxth	r3, r3
 8006de4:	461a      	mov	r2, r3
 8006de6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006de8:	4413      	add	r3, r2
 8006dea:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	781b      	ldrb	r3, [r3, #0]
 8006df0:	00da      	lsls	r2, r3, #3
 8006df2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006df4:	4413      	add	r3, r2
 8006df6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006dfa:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	891b      	ldrh	r3, [r3, #8]
 8006e00:	085b      	lsrs	r3, r3, #1
 8006e02:	b29b      	uxth	r3, r3
 8006e04:	005b      	lsls	r3, r3, #1
 8006e06:	b29a      	uxth	r2, r3
 8006e08:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006e0a:	801a      	strh	r2, [r3, #0]
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	677b      	str	r3, [r7, #116]	@ 0x74
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e16:	b29b      	uxth	r3, r3
 8006e18:	461a      	mov	r2, r3
 8006e1a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006e1c:	4413      	add	r3, r2
 8006e1e:	677b      	str	r3, [r7, #116]	@ 0x74
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	781b      	ldrb	r3, [r3, #0]
 8006e24:	00da      	lsls	r2, r3, #3
 8006e26:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006e28:	4413      	add	r3, r2
 8006e2a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006e2e:	673b      	str	r3, [r7, #112]	@ 0x70
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	895b      	ldrh	r3, [r3, #10]
 8006e34:	085b      	lsrs	r3, r3, #1
 8006e36:	b29b      	uxth	r3, r3
 8006e38:	005b      	lsls	r3, r3, #1
 8006e3a:	b29a      	uxth	r2, r3
 8006e3c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006e3e:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	785b      	ldrb	r3, [r3, #1]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	f040 81af 	bne.w	80071a8 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006e4a:	687a      	ldr	r2, [r7, #4]
 8006e4c:	683b      	ldr	r3, [r7, #0]
 8006e4e:	781b      	ldrb	r3, [r3, #0]
 8006e50:	009b      	lsls	r3, r3, #2
 8006e52:	4413      	add	r3, r2
 8006e54:	881b      	ldrh	r3, [r3, #0]
 8006e56:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8006e5a:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8006e5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d01d      	beq.n	8006ea2 <USB_ActivateEndpoint+0x53e>
 8006e66:	687a      	ldr	r2, [r7, #4]
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	781b      	ldrb	r3, [r3, #0]
 8006e6c:	009b      	lsls	r3, r3, #2
 8006e6e:	4413      	add	r3, r2
 8006e70:	881b      	ldrh	r3, [r3, #0]
 8006e72:	b29b      	uxth	r3, r3
 8006e74:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e7c:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8006e80:	687a      	ldr	r2, [r7, #4]
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	781b      	ldrb	r3, [r3, #0]
 8006e86:	009b      	lsls	r3, r3, #2
 8006e88:	441a      	add	r2, r3
 8006e8a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8006e8e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e92:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e96:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006e9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e9e:	b29b      	uxth	r3, r3
 8006ea0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006ea2:	687a      	ldr	r2, [r7, #4]
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	781b      	ldrb	r3, [r3, #0]
 8006ea8:	009b      	lsls	r3, r3, #2
 8006eaa:	4413      	add	r3, r2
 8006eac:	881b      	ldrh	r3, [r3, #0]
 8006eae:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8006eb2:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8006eb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d01d      	beq.n	8006efa <USB_ActivateEndpoint+0x596>
 8006ebe:	687a      	ldr	r2, [r7, #4]
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	781b      	ldrb	r3, [r3, #0]
 8006ec4:	009b      	lsls	r3, r3, #2
 8006ec6:	4413      	add	r3, r2
 8006ec8:	881b      	ldrh	r3, [r3, #0]
 8006eca:	b29b      	uxth	r3, r3
 8006ecc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ed0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ed4:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8006ed8:	687a      	ldr	r2, [r7, #4]
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	781b      	ldrb	r3, [r3, #0]
 8006ede:	009b      	lsls	r3, r3, #2
 8006ee0:	441a      	add	r2, r3
 8006ee2:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8006ee6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006eea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006eee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ef2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006ef6:	b29b      	uxth	r3, r3
 8006ef8:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	785b      	ldrb	r3, [r3, #1]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d16b      	bne.n	8006fda <USB_ActivateEndpoint+0x676>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f0c:	b29b      	uxth	r3, r3
 8006f0e:	461a      	mov	r2, r3
 8006f10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f12:	4413      	add	r3, r2
 8006f14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	781b      	ldrb	r3, [r3, #0]
 8006f1a:	00da      	lsls	r2, r3, #3
 8006f1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f1e:	4413      	add	r3, r2
 8006f20:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006f24:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006f26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006f28:	881b      	ldrh	r3, [r3, #0]
 8006f2a:	b29b      	uxth	r3, r3
 8006f2c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f30:	b29a      	uxth	r2, r3
 8006f32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006f34:	801a      	strh	r2, [r3, #0]
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	691b      	ldr	r3, [r3, #16]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d10a      	bne.n	8006f54 <USB_ActivateEndpoint+0x5f0>
 8006f3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006f40:	881b      	ldrh	r3, [r3, #0]
 8006f42:	b29b      	uxth	r3, r3
 8006f44:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f48:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f4c:	b29a      	uxth	r2, r3
 8006f4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006f50:	801a      	strh	r2, [r3, #0]
 8006f52:	e05d      	b.n	8007010 <USB_ActivateEndpoint+0x6ac>
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	691b      	ldr	r3, [r3, #16]
 8006f58:	2b3e      	cmp	r3, #62	@ 0x3e
 8006f5a:	d81c      	bhi.n	8006f96 <USB_ActivateEndpoint+0x632>
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	691b      	ldr	r3, [r3, #16]
 8006f60:	085b      	lsrs	r3, r3, #1
 8006f62:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	691b      	ldr	r3, [r3, #16]
 8006f6a:	f003 0301 	and.w	r3, r3, #1
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d004      	beq.n	8006f7c <USB_ActivateEndpoint+0x618>
 8006f72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006f76:	3301      	adds	r3, #1
 8006f78:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006f7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006f7e:	881b      	ldrh	r3, [r3, #0]
 8006f80:	b29a      	uxth	r2, r3
 8006f82:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006f86:	b29b      	uxth	r3, r3
 8006f88:	029b      	lsls	r3, r3, #10
 8006f8a:	b29b      	uxth	r3, r3
 8006f8c:	4313      	orrs	r3, r2
 8006f8e:	b29a      	uxth	r2, r3
 8006f90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006f92:	801a      	strh	r2, [r3, #0]
 8006f94:	e03c      	b.n	8007010 <USB_ActivateEndpoint+0x6ac>
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	691b      	ldr	r3, [r3, #16]
 8006f9a:	095b      	lsrs	r3, r3, #5
 8006f9c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	691b      	ldr	r3, [r3, #16]
 8006fa4:	f003 031f 	and.w	r3, r3, #31
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d104      	bne.n	8006fb6 <USB_ActivateEndpoint+0x652>
 8006fac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006fb0:	3b01      	subs	r3, #1
 8006fb2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006fb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006fb8:	881b      	ldrh	r3, [r3, #0]
 8006fba:	b29a      	uxth	r2, r3
 8006fbc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006fc0:	b29b      	uxth	r3, r3
 8006fc2:	029b      	lsls	r3, r3, #10
 8006fc4:	b29b      	uxth	r3, r3
 8006fc6:	4313      	orrs	r3, r2
 8006fc8:	b29b      	uxth	r3, r3
 8006fca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006fce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006fd2:	b29a      	uxth	r2, r3
 8006fd4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006fd6:	801a      	strh	r2, [r3, #0]
 8006fd8:	e01a      	b.n	8007010 <USB_ActivateEndpoint+0x6ac>
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	785b      	ldrb	r3, [r3, #1]
 8006fde:	2b01      	cmp	r3, #1
 8006fe0:	d116      	bne.n	8007010 <USB_ActivateEndpoint+0x6ac>
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	657b      	str	r3, [r7, #84]	@ 0x54
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006fec:	b29b      	uxth	r3, r3
 8006fee:	461a      	mov	r2, r3
 8006ff0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006ff2:	4413      	add	r3, r2
 8006ff4:	657b      	str	r3, [r7, #84]	@ 0x54
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	781b      	ldrb	r3, [r3, #0]
 8006ffa:	00da      	lsls	r2, r3, #3
 8006ffc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006ffe:	4413      	add	r3, r2
 8007000:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007004:	653b      	str	r3, [r7, #80]	@ 0x50
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	691b      	ldr	r3, [r3, #16]
 800700a:	b29a      	uxth	r2, r3
 800700c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800700e:	801a      	strh	r2, [r3, #0]
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	647b      	str	r3, [r7, #68]	@ 0x44
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	785b      	ldrb	r3, [r3, #1]
 8007018:	2b00      	cmp	r3, #0
 800701a:	d16b      	bne.n	80070f4 <USB_ActivateEndpoint+0x790>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007026:	b29b      	uxth	r3, r3
 8007028:	461a      	mov	r2, r3
 800702a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800702c:	4413      	add	r3, r2
 800702e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	781b      	ldrb	r3, [r3, #0]
 8007034:	00da      	lsls	r2, r3, #3
 8007036:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007038:	4413      	add	r3, r2
 800703a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800703e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007042:	881b      	ldrh	r3, [r3, #0]
 8007044:	b29b      	uxth	r3, r3
 8007046:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800704a:	b29a      	uxth	r2, r3
 800704c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800704e:	801a      	strh	r2, [r3, #0]
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	691b      	ldr	r3, [r3, #16]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d10a      	bne.n	800706e <USB_ActivateEndpoint+0x70a>
 8007058:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800705a:	881b      	ldrh	r3, [r3, #0]
 800705c:	b29b      	uxth	r3, r3
 800705e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007062:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007066:	b29a      	uxth	r2, r3
 8007068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800706a:	801a      	strh	r2, [r3, #0]
 800706c:	e05b      	b.n	8007126 <USB_ActivateEndpoint+0x7c2>
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	691b      	ldr	r3, [r3, #16]
 8007072:	2b3e      	cmp	r3, #62	@ 0x3e
 8007074:	d81c      	bhi.n	80070b0 <USB_ActivateEndpoint+0x74c>
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	691b      	ldr	r3, [r3, #16]
 800707a:	085b      	lsrs	r3, r3, #1
 800707c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	691b      	ldr	r3, [r3, #16]
 8007084:	f003 0301 	and.w	r3, r3, #1
 8007088:	2b00      	cmp	r3, #0
 800708a:	d004      	beq.n	8007096 <USB_ActivateEndpoint+0x732>
 800708c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007090:	3301      	adds	r3, #1
 8007092:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007098:	881b      	ldrh	r3, [r3, #0]
 800709a:	b29a      	uxth	r2, r3
 800709c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80070a0:	b29b      	uxth	r3, r3
 80070a2:	029b      	lsls	r3, r3, #10
 80070a4:	b29b      	uxth	r3, r3
 80070a6:	4313      	orrs	r3, r2
 80070a8:	b29a      	uxth	r2, r3
 80070aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070ac:	801a      	strh	r2, [r3, #0]
 80070ae:	e03a      	b.n	8007126 <USB_ActivateEndpoint+0x7c2>
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	691b      	ldr	r3, [r3, #16]
 80070b4:	095b      	lsrs	r3, r3, #5
 80070b6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	691b      	ldr	r3, [r3, #16]
 80070be:	f003 031f 	and.w	r3, r3, #31
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d104      	bne.n	80070d0 <USB_ActivateEndpoint+0x76c>
 80070c6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80070ca:	3b01      	subs	r3, #1
 80070cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80070d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070d2:	881b      	ldrh	r3, [r3, #0]
 80070d4:	b29a      	uxth	r2, r3
 80070d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80070da:	b29b      	uxth	r3, r3
 80070dc:	029b      	lsls	r3, r3, #10
 80070de:	b29b      	uxth	r3, r3
 80070e0:	4313      	orrs	r3, r2
 80070e2:	b29b      	uxth	r3, r3
 80070e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80070e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80070ec:	b29a      	uxth	r2, r3
 80070ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070f0:	801a      	strh	r2, [r3, #0]
 80070f2:	e018      	b.n	8007126 <USB_ActivateEndpoint+0x7c2>
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	785b      	ldrb	r3, [r3, #1]
 80070f8:	2b01      	cmp	r3, #1
 80070fa:	d114      	bne.n	8007126 <USB_ActivateEndpoint+0x7c2>
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007102:	b29b      	uxth	r3, r3
 8007104:	461a      	mov	r2, r3
 8007106:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007108:	4413      	add	r3, r2
 800710a:	647b      	str	r3, [r7, #68]	@ 0x44
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	781b      	ldrb	r3, [r3, #0]
 8007110:	00da      	lsls	r2, r3, #3
 8007112:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007114:	4413      	add	r3, r2
 8007116:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800711a:	643b      	str	r3, [r7, #64]	@ 0x40
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	691b      	ldr	r3, [r3, #16]
 8007120:	b29a      	uxth	r2, r3
 8007122:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007124:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007126:	687a      	ldr	r2, [r7, #4]
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	781b      	ldrb	r3, [r3, #0]
 800712c:	009b      	lsls	r3, r3, #2
 800712e:	4413      	add	r3, r2
 8007130:	881b      	ldrh	r3, [r3, #0]
 8007132:	b29b      	uxth	r3, r3
 8007134:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007138:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800713c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800713e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007140:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007144:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8007146:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007148:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800714c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800714e:	687a      	ldr	r2, [r7, #4]
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	781b      	ldrb	r3, [r3, #0]
 8007154:	009b      	lsls	r3, r3, #2
 8007156:	441a      	add	r2, r3
 8007158:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800715a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800715e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007162:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007166:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800716a:	b29b      	uxth	r3, r3
 800716c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800716e:	687a      	ldr	r2, [r7, #4]
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	781b      	ldrb	r3, [r3, #0]
 8007174:	009b      	lsls	r3, r3, #2
 8007176:	4413      	add	r3, r2
 8007178:	881b      	ldrh	r3, [r3, #0]
 800717a:	b29b      	uxth	r3, r3
 800717c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007180:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007184:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8007186:	687a      	ldr	r2, [r7, #4]
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	781b      	ldrb	r3, [r3, #0]
 800718c:	009b      	lsls	r3, r3, #2
 800718e:	441a      	add	r2, r3
 8007190:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8007192:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007196:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800719a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800719e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80071a2:	b29b      	uxth	r3, r3
 80071a4:	8013      	strh	r3, [r2, #0]
 80071a6:	e0bc      	b.n	8007322 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80071a8:	687a      	ldr	r2, [r7, #4]
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	781b      	ldrb	r3, [r3, #0]
 80071ae:	009b      	lsls	r3, r3, #2
 80071b0:	4413      	add	r3, r2
 80071b2:	881b      	ldrh	r3, [r3, #0]
 80071b4:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 80071b8:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80071bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d01d      	beq.n	8007200 <USB_ActivateEndpoint+0x89c>
 80071c4:	687a      	ldr	r2, [r7, #4]
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	781b      	ldrb	r3, [r3, #0]
 80071ca:	009b      	lsls	r3, r3, #2
 80071cc:	4413      	add	r3, r2
 80071ce:	881b      	ldrh	r3, [r3, #0]
 80071d0:	b29b      	uxth	r3, r3
 80071d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80071d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071da:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 80071de:	687a      	ldr	r2, [r7, #4]
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	781b      	ldrb	r3, [r3, #0]
 80071e4:	009b      	lsls	r3, r3, #2
 80071e6:	441a      	add	r2, r3
 80071e8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80071ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80071f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80071f4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80071f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80071fc:	b29b      	uxth	r3, r3
 80071fe:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007200:	687a      	ldr	r2, [r7, #4]
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	781b      	ldrb	r3, [r3, #0]
 8007206:	009b      	lsls	r3, r3, #2
 8007208:	4413      	add	r3, r2
 800720a:	881b      	ldrh	r3, [r3, #0]
 800720c:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8007210:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8007214:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007218:	2b00      	cmp	r3, #0
 800721a:	d01d      	beq.n	8007258 <USB_ActivateEndpoint+0x8f4>
 800721c:	687a      	ldr	r2, [r7, #4]
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	781b      	ldrb	r3, [r3, #0]
 8007222:	009b      	lsls	r3, r3, #2
 8007224:	4413      	add	r3, r2
 8007226:	881b      	ldrh	r3, [r3, #0]
 8007228:	b29b      	uxth	r3, r3
 800722a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800722e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007232:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8007236:	687a      	ldr	r2, [r7, #4]
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	781b      	ldrb	r3, [r3, #0]
 800723c:	009b      	lsls	r3, r3, #2
 800723e:	441a      	add	r2, r3
 8007240:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8007244:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007248:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800724c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007250:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007254:	b29b      	uxth	r3, r3
 8007256:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	78db      	ldrb	r3, [r3, #3]
 800725c:	2b01      	cmp	r3, #1
 800725e:	d024      	beq.n	80072aa <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007260:	687a      	ldr	r2, [r7, #4]
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	781b      	ldrb	r3, [r3, #0]
 8007266:	009b      	lsls	r3, r3, #2
 8007268:	4413      	add	r3, r2
 800726a:	881b      	ldrh	r3, [r3, #0]
 800726c:	b29b      	uxth	r3, r3
 800726e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007272:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007276:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800727a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800727e:	f083 0320 	eor.w	r3, r3, #32
 8007282:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8007286:	687a      	ldr	r2, [r7, #4]
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	781b      	ldrb	r3, [r3, #0]
 800728c:	009b      	lsls	r3, r3, #2
 800728e:	441a      	add	r2, r3
 8007290:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8007294:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007298:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800729c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80072a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072a4:	b29b      	uxth	r3, r3
 80072a6:	8013      	strh	r3, [r2, #0]
 80072a8:	e01d      	b.n	80072e6 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80072aa:	687a      	ldr	r2, [r7, #4]
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	781b      	ldrb	r3, [r3, #0]
 80072b0:	009b      	lsls	r3, r3, #2
 80072b2:	4413      	add	r3, r2
 80072b4:	881b      	ldrh	r3, [r3, #0]
 80072b6:	b29b      	uxth	r3, r3
 80072b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80072bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80072c0:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 80072c4:	687a      	ldr	r2, [r7, #4]
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	781b      	ldrb	r3, [r3, #0]
 80072ca:	009b      	lsls	r3, r3, #2
 80072cc:	441a      	add	r2, r3
 80072ce:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80072d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80072d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80072da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80072de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072e2:	b29b      	uxth	r3, r3
 80072e4:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80072e6:	687a      	ldr	r2, [r7, #4]
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	781b      	ldrb	r3, [r3, #0]
 80072ec:	009b      	lsls	r3, r3, #2
 80072ee:	4413      	add	r3, r2
 80072f0:	881b      	ldrh	r3, [r3, #0]
 80072f2:	b29b      	uxth	r3, r3
 80072f4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80072f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072fc:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8007300:	687a      	ldr	r2, [r7, #4]
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	781b      	ldrb	r3, [r3, #0]
 8007306:	009b      	lsls	r3, r3, #2
 8007308:	441a      	add	r2, r3
 800730a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800730e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007312:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007316:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800731a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800731e:	b29b      	uxth	r3, r3
 8007320:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8007322:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8007326:	4618      	mov	r0, r3
 8007328:	379c      	adds	r7, #156	@ 0x9c
 800732a:	46bd      	mov	sp, r7
 800732c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007330:	4770      	bx	lr
 8007332:	bf00      	nop

08007334 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007334:	b480      	push	{r7}
 8007336:	b08d      	sub	sp, #52	@ 0x34
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
 800733c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	7b1b      	ldrb	r3, [r3, #12]
 8007342:	2b00      	cmp	r3, #0
 8007344:	f040 808e 	bne.w	8007464 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	785b      	ldrb	r3, [r3, #1]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d044      	beq.n	80073da <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007350:	687a      	ldr	r2, [r7, #4]
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	781b      	ldrb	r3, [r3, #0]
 8007356:	009b      	lsls	r3, r3, #2
 8007358:	4413      	add	r3, r2
 800735a:	881b      	ldrh	r3, [r3, #0]
 800735c:	81bb      	strh	r3, [r7, #12]
 800735e:	89bb      	ldrh	r3, [r7, #12]
 8007360:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007364:	2b00      	cmp	r3, #0
 8007366:	d01b      	beq.n	80073a0 <USB_DeactivateEndpoint+0x6c>
 8007368:	687a      	ldr	r2, [r7, #4]
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	781b      	ldrb	r3, [r3, #0]
 800736e:	009b      	lsls	r3, r3, #2
 8007370:	4413      	add	r3, r2
 8007372:	881b      	ldrh	r3, [r3, #0]
 8007374:	b29b      	uxth	r3, r3
 8007376:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800737a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800737e:	817b      	strh	r3, [r7, #10]
 8007380:	687a      	ldr	r2, [r7, #4]
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	781b      	ldrb	r3, [r3, #0]
 8007386:	009b      	lsls	r3, r3, #2
 8007388:	441a      	add	r2, r3
 800738a:	897b      	ldrh	r3, [r7, #10]
 800738c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007390:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007394:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007398:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800739c:	b29b      	uxth	r3, r3
 800739e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80073a0:	687a      	ldr	r2, [r7, #4]
 80073a2:	683b      	ldr	r3, [r7, #0]
 80073a4:	781b      	ldrb	r3, [r3, #0]
 80073a6:	009b      	lsls	r3, r3, #2
 80073a8:	4413      	add	r3, r2
 80073aa:	881b      	ldrh	r3, [r3, #0]
 80073ac:	b29b      	uxth	r3, r3
 80073ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80073b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80073b6:	813b      	strh	r3, [r7, #8]
 80073b8:	687a      	ldr	r2, [r7, #4]
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	781b      	ldrb	r3, [r3, #0]
 80073be:	009b      	lsls	r3, r3, #2
 80073c0:	441a      	add	r2, r3
 80073c2:	893b      	ldrh	r3, [r7, #8]
 80073c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80073c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80073cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80073d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073d4:	b29b      	uxth	r3, r3
 80073d6:	8013      	strh	r3, [r2, #0]
 80073d8:	e192      	b.n	8007700 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80073da:	687a      	ldr	r2, [r7, #4]
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	781b      	ldrb	r3, [r3, #0]
 80073e0:	009b      	lsls	r3, r3, #2
 80073e2:	4413      	add	r3, r2
 80073e4:	881b      	ldrh	r3, [r3, #0]
 80073e6:	827b      	strh	r3, [r7, #18]
 80073e8:	8a7b      	ldrh	r3, [r7, #18]
 80073ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d01b      	beq.n	800742a <USB_DeactivateEndpoint+0xf6>
 80073f2:	687a      	ldr	r2, [r7, #4]
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	781b      	ldrb	r3, [r3, #0]
 80073f8:	009b      	lsls	r3, r3, #2
 80073fa:	4413      	add	r3, r2
 80073fc:	881b      	ldrh	r3, [r3, #0]
 80073fe:	b29b      	uxth	r3, r3
 8007400:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007404:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007408:	823b      	strh	r3, [r7, #16]
 800740a:	687a      	ldr	r2, [r7, #4]
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	781b      	ldrb	r3, [r3, #0]
 8007410:	009b      	lsls	r3, r3, #2
 8007412:	441a      	add	r2, r3
 8007414:	8a3b      	ldrh	r3, [r7, #16]
 8007416:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800741a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800741e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007422:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007426:	b29b      	uxth	r3, r3
 8007428:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800742a:	687a      	ldr	r2, [r7, #4]
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	781b      	ldrb	r3, [r3, #0]
 8007430:	009b      	lsls	r3, r3, #2
 8007432:	4413      	add	r3, r2
 8007434:	881b      	ldrh	r3, [r3, #0]
 8007436:	b29b      	uxth	r3, r3
 8007438:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800743c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007440:	81fb      	strh	r3, [r7, #14]
 8007442:	687a      	ldr	r2, [r7, #4]
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	781b      	ldrb	r3, [r3, #0]
 8007448:	009b      	lsls	r3, r3, #2
 800744a:	441a      	add	r2, r3
 800744c:	89fb      	ldrh	r3, [r7, #14]
 800744e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007452:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007456:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800745a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800745e:	b29b      	uxth	r3, r3
 8007460:	8013      	strh	r3, [r2, #0]
 8007462:	e14d      	b.n	8007700 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	785b      	ldrb	r3, [r3, #1]
 8007468:	2b00      	cmp	r3, #0
 800746a:	f040 80a5 	bne.w	80075b8 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800746e:	687a      	ldr	r2, [r7, #4]
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	781b      	ldrb	r3, [r3, #0]
 8007474:	009b      	lsls	r3, r3, #2
 8007476:	4413      	add	r3, r2
 8007478:	881b      	ldrh	r3, [r3, #0]
 800747a:	843b      	strh	r3, [r7, #32]
 800747c:	8c3b      	ldrh	r3, [r7, #32]
 800747e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007482:	2b00      	cmp	r3, #0
 8007484:	d01b      	beq.n	80074be <USB_DeactivateEndpoint+0x18a>
 8007486:	687a      	ldr	r2, [r7, #4]
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	781b      	ldrb	r3, [r3, #0]
 800748c:	009b      	lsls	r3, r3, #2
 800748e:	4413      	add	r3, r2
 8007490:	881b      	ldrh	r3, [r3, #0]
 8007492:	b29b      	uxth	r3, r3
 8007494:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007498:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800749c:	83fb      	strh	r3, [r7, #30]
 800749e:	687a      	ldr	r2, [r7, #4]
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	781b      	ldrb	r3, [r3, #0]
 80074a4:	009b      	lsls	r3, r3, #2
 80074a6:	441a      	add	r2, r3
 80074a8:	8bfb      	ldrh	r3, [r7, #30]
 80074aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80074ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80074b2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80074b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074ba:	b29b      	uxth	r3, r3
 80074bc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80074be:	687a      	ldr	r2, [r7, #4]
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	781b      	ldrb	r3, [r3, #0]
 80074c4:	009b      	lsls	r3, r3, #2
 80074c6:	4413      	add	r3, r2
 80074c8:	881b      	ldrh	r3, [r3, #0]
 80074ca:	83bb      	strh	r3, [r7, #28]
 80074cc:	8bbb      	ldrh	r3, [r7, #28]
 80074ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d01b      	beq.n	800750e <USB_DeactivateEndpoint+0x1da>
 80074d6:	687a      	ldr	r2, [r7, #4]
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	781b      	ldrb	r3, [r3, #0]
 80074dc:	009b      	lsls	r3, r3, #2
 80074de:	4413      	add	r3, r2
 80074e0:	881b      	ldrh	r3, [r3, #0]
 80074e2:	b29b      	uxth	r3, r3
 80074e4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80074e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074ec:	837b      	strh	r3, [r7, #26]
 80074ee:	687a      	ldr	r2, [r7, #4]
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	781b      	ldrb	r3, [r3, #0]
 80074f4:	009b      	lsls	r3, r3, #2
 80074f6:	441a      	add	r2, r3
 80074f8:	8b7b      	ldrh	r3, [r7, #26]
 80074fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80074fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007502:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007506:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800750a:	b29b      	uxth	r3, r3
 800750c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800750e:	687a      	ldr	r2, [r7, #4]
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	781b      	ldrb	r3, [r3, #0]
 8007514:	009b      	lsls	r3, r3, #2
 8007516:	4413      	add	r3, r2
 8007518:	881b      	ldrh	r3, [r3, #0]
 800751a:	b29b      	uxth	r3, r3
 800751c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007520:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007524:	833b      	strh	r3, [r7, #24]
 8007526:	687a      	ldr	r2, [r7, #4]
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	781b      	ldrb	r3, [r3, #0]
 800752c:	009b      	lsls	r3, r3, #2
 800752e:	441a      	add	r2, r3
 8007530:	8b3b      	ldrh	r3, [r7, #24]
 8007532:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007536:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800753a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800753e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007542:	b29b      	uxth	r3, r3
 8007544:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007546:	687a      	ldr	r2, [r7, #4]
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	781b      	ldrb	r3, [r3, #0]
 800754c:	009b      	lsls	r3, r3, #2
 800754e:	4413      	add	r3, r2
 8007550:	881b      	ldrh	r3, [r3, #0]
 8007552:	b29b      	uxth	r3, r3
 8007554:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007558:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800755c:	82fb      	strh	r3, [r7, #22]
 800755e:	687a      	ldr	r2, [r7, #4]
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	781b      	ldrb	r3, [r3, #0]
 8007564:	009b      	lsls	r3, r3, #2
 8007566:	441a      	add	r2, r3
 8007568:	8afb      	ldrh	r3, [r7, #22]
 800756a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800756e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007572:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007576:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800757a:	b29b      	uxth	r3, r3
 800757c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800757e:	687a      	ldr	r2, [r7, #4]
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	781b      	ldrb	r3, [r3, #0]
 8007584:	009b      	lsls	r3, r3, #2
 8007586:	4413      	add	r3, r2
 8007588:	881b      	ldrh	r3, [r3, #0]
 800758a:	b29b      	uxth	r3, r3
 800758c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007590:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007594:	82bb      	strh	r3, [r7, #20]
 8007596:	687a      	ldr	r2, [r7, #4]
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	781b      	ldrb	r3, [r3, #0]
 800759c:	009b      	lsls	r3, r3, #2
 800759e:	441a      	add	r2, r3
 80075a0:	8abb      	ldrh	r3, [r7, #20]
 80075a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80075a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80075aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80075ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80075b2:	b29b      	uxth	r3, r3
 80075b4:	8013      	strh	r3, [r2, #0]
 80075b6:	e0a3      	b.n	8007700 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80075b8:	687a      	ldr	r2, [r7, #4]
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	781b      	ldrb	r3, [r3, #0]
 80075be:	009b      	lsls	r3, r3, #2
 80075c0:	4413      	add	r3, r2
 80075c2:	881b      	ldrh	r3, [r3, #0]
 80075c4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80075c6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80075c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d01b      	beq.n	8007608 <USB_DeactivateEndpoint+0x2d4>
 80075d0:	687a      	ldr	r2, [r7, #4]
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	781b      	ldrb	r3, [r3, #0]
 80075d6:	009b      	lsls	r3, r3, #2
 80075d8:	4413      	add	r3, r2
 80075da:	881b      	ldrh	r3, [r3, #0]
 80075dc:	b29b      	uxth	r3, r3
 80075de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80075e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075e6:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80075e8:	687a      	ldr	r2, [r7, #4]
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	781b      	ldrb	r3, [r3, #0]
 80075ee:	009b      	lsls	r3, r3, #2
 80075f0:	441a      	add	r2, r3
 80075f2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80075f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80075f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80075fc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007600:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007604:	b29b      	uxth	r3, r3
 8007606:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007608:	687a      	ldr	r2, [r7, #4]
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	781b      	ldrb	r3, [r3, #0]
 800760e:	009b      	lsls	r3, r3, #2
 8007610:	4413      	add	r3, r2
 8007612:	881b      	ldrh	r3, [r3, #0]
 8007614:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8007616:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8007618:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800761c:	2b00      	cmp	r3, #0
 800761e:	d01b      	beq.n	8007658 <USB_DeactivateEndpoint+0x324>
 8007620:	687a      	ldr	r2, [r7, #4]
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	781b      	ldrb	r3, [r3, #0]
 8007626:	009b      	lsls	r3, r3, #2
 8007628:	4413      	add	r3, r2
 800762a:	881b      	ldrh	r3, [r3, #0]
 800762c:	b29b      	uxth	r3, r3
 800762e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007632:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007636:	853b      	strh	r3, [r7, #40]	@ 0x28
 8007638:	687a      	ldr	r2, [r7, #4]
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	781b      	ldrb	r3, [r3, #0]
 800763e:	009b      	lsls	r3, r3, #2
 8007640:	441a      	add	r2, r3
 8007642:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007644:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007648:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800764c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007650:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007654:	b29b      	uxth	r3, r3
 8007656:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8007658:	687a      	ldr	r2, [r7, #4]
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	781b      	ldrb	r3, [r3, #0]
 800765e:	009b      	lsls	r3, r3, #2
 8007660:	4413      	add	r3, r2
 8007662:	881b      	ldrh	r3, [r3, #0]
 8007664:	b29b      	uxth	r3, r3
 8007666:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800766a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800766e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8007670:	687a      	ldr	r2, [r7, #4]
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	781b      	ldrb	r3, [r3, #0]
 8007676:	009b      	lsls	r3, r3, #2
 8007678:	441a      	add	r2, r3
 800767a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800767c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007680:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007684:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007688:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800768c:	b29b      	uxth	r3, r3
 800768e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007690:	687a      	ldr	r2, [r7, #4]
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	781b      	ldrb	r3, [r3, #0]
 8007696:	009b      	lsls	r3, r3, #2
 8007698:	4413      	add	r3, r2
 800769a:	881b      	ldrh	r3, [r3, #0]
 800769c:	b29b      	uxth	r3, r3
 800769e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80076a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076a6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80076a8:	687a      	ldr	r2, [r7, #4]
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	781b      	ldrb	r3, [r3, #0]
 80076ae:	009b      	lsls	r3, r3, #2
 80076b0:	441a      	add	r2, r3
 80076b2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80076b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80076b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80076bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80076c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076c4:	b29b      	uxth	r3, r3
 80076c6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80076c8:	687a      	ldr	r2, [r7, #4]
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	781b      	ldrb	r3, [r3, #0]
 80076ce:	009b      	lsls	r3, r3, #2
 80076d0:	4413      	add	r3, r2
 80076d2:	881b      	ldrh	r3, [r3, #0]
 80076d4:	b29b      	uxth	r3, r3
 80076d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80076da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076de:	847b      	strh	r3, [r7, #34]	@ 0x22
 80076e0:	687a      	ldr	r2, [r7, #4]
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	781b      	ldrb	r3, [r3, #0]
 80076e6:	009b      	lsls	r3, r3, #2
 80076e8:	441a      	add	r2, r3
 80076ea:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80076ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80076f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80076f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80076f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076fc:	b29b      	uxth	r3, r3
 80076fe:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8007700:	2300      	movs	r3, #0
}
 8007702:	4618      	mov	r0, r3
 8007704:	3734      	adds	r7, #52	@ 0x34
 8007706:	46bd      	mov	sp, r7
 8007708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770c:	4770      	bx	lr

0800770e <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800770e:	b580      	push	{r7, lr}
 8007710:	b0ac      	sub	sp, #176	@ 0xb0
 8007712:	af00      	add	r7, sp, #0
 8007714:	6078      	str	r0, [r7, #4]
 8007716:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	785b      	ldrb	r3, [r3, #1]
 800771c:	2b01      	cmp	r3, #1
 800771e:	f040 84ca 	bne.w	80080b6 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	699a      	ldr	r2, [r3, #24]
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	691b      	ldr	r3, [r3, #16]
 800772a:	429a      	cmp	r2, r3
 800772c:	d904      	bls.n	8007738 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	691b      	ldr	r3, [r3, #16]
 8007732:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007736:	e003      	b.n	8007740 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	699b      	ldr	r3, [r3, #24]
 800773c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	7b1b      	ldrb	r3, [r3, #12]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d122      	bne.n	800778e <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	6959      	ldr	r1, [r3, #20]
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	88da      	ldrh	r2, [r3, #6]
 8007750:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007754:	b29b      	uxth	r3, r3
 8007756:	6878      	ldr	r0, [r7, #4]
 8007758:	f000 fede 	bl	8008518 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	613b      	str	r3, [r7, #16]
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007766:	b29b      	uxth	r3, r3
 8007768:	461a      	mov	r2, r3
 800776a:	693b      	ldr	r3, [r7, #16]
 800776c:	4413      	add	r3, r2
 800776e:	613b      	str	r3, [r7, #16]
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	781b      	ldrb	r3, [r3, #0]
 8007774:	00da      	lsls	r2, r3, #3
 8007776:	693b      	ldr	r3, [r7, #16]
 8007778:	4413      	add	r3, r2
 800777a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800777e:	60fb      	str	r3, [r7, #12]
 8007780:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007784:	b29a      	uxth	r2, r3
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	801a      	strh	r2, [r3, #0]
 800778a:	f000 bc6f 	b.w	800806c <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	78db      	ldrb	r3, [r3, #3]
 8007792:	2b02      	cmp	r3, #2
 8007794:	f040 831e 	bne.w	8007dd4 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	6a1a      	ldr	r2, [r3, #32]
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	691b      	ldr	r3, [r3, #16]
 80077a0:	429a      	cmp	r2, r3
 80077a2:	f240 82cf 	bls.w	8007d44 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80077a6:	687a      	ldr	r2, [r7, #4]
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	781b      	ldrb	r3, [r3, #0]
 80077ac:	009b      	lsls	r3, r3, #2
 80077ae:	4413      	add	r3, r2
 80077b0:	881b      	ldrh	r3, [r3, #0]
 80077b2:	b29b      	uxth	r3, r3
 80077b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80077b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077bc:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80077c0:	687a      	ldr	r2, [r7, #4]
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	781b      	ldrb	r3, [r3, #0]
 80077c6:	009b      	lsls	r3, r3, #2
 80077c8:	441a      	add	r2, r3
 80077ca:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80077ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80077d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80077d6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80077da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077de:	b29b      	uxth	r3, r3
 80077e0:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	6a1a      	ldr	r2, [r3, #32]
 80077e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80077ea:	1ad2      	subs	r2, r2, r3
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80077f0:	687a      	ldr	r2, [r7, #4]
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	781b      	ldrb	r3, [r3, #0]
 80077f6:	009b      	lsls	r3, r3, #2
 80077f8:	4413      	add	r3, r2
 80077fa:	881b      	ldrh	r3, [r3, #0]
 80077fc:	b29b      	uxth	r3, r3
 80077fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007802:	2b00      	cmp	r3, #0
 8007804:	f000 814f 	beq.w	8007aa6 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	633b      	str	r3, [r7, #48]	@ 0x30
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	785b      	ldrb	r3, [r3, #1]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d16b      	bne.n	80078ec <USB_EPStartXfer+0x1de>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800781e:	b29b      	uxth	r3, r3
 8007820:	461a      	mov	r2, r3
 8007822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007824:	4413      	add	r3, r2
 8007826:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	781b      	ldrb	r3, [r3, #0]
 800782c:	00da      	lsls	r2, r3, #3
 800782e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007830:	4413      	add	r3, r2
 8007832:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007836:	627b      	str	r3, [r7, #36]	@ 0x24
 8007838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800783a:	881b      	ldrh	r3, [r3, #0]
 800783c:	b29b      	uxth	r3, r3
 800783e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007842:	b29a      	uxth	r2, r3
 8007844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007846:	801a      	strh	r2, [r3, #0]
 8007848:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800784c:	2b00      	cmp	r3, #0
 800784e:	d10a      	bne.n	8007866 <USB_EPStartXfer+0x158>
 8007850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007852:	881b      	ldrh	r3, [r3, #0]
 8007854:	b29b      	uxth	r3, r3
 8007856:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800785a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800785e:	b29a      	uxth	r2, r3
 8007860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007862:	801a      	strh	r2, [r3, #0]
 8007864:	e05b      	b.n	800791e <USB_EPStartXfer+0x210>
 8007866:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800786a:	2b3e      	cmp	r3, #62	@ 0x3e
 800786c:	d81c      	bhi.n	80078a8 <USB_EPStartXfer+0x19a>
 800786e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007872:	085b      	lsrs	r3, r3, #1
 8007874:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007878:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800787c:	f003 0301 	and.w	r3, r3, #1
 8007880:	2b00      	cmp	r3, #0
 8007882:	d004      	beq.n	800788e <USB_EPStartXfer+0x180>
 8007884:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007888:	3301      	adds	r3, #1
 800788a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800788e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007890:	881b      	ldrh	r3, [r3, #0]
 8007892:	b29a      	uxth	r2, r3
 8007894:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007898:	b29b      	uxth	r3, r3
 800789a:	029b      	lsls	r3, r3, #10
 800789c:	b29b      	uxth	r3, r3
 800789e:	4313      	orrs	r3, r2
 80078a0:	b29a      	uxth	r2, r3
 80078a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078a4:	801a      	strh	r2, [r3, #0]
 80078a6:	e03a      	b.n	800791e <USB_EPStartXfer+0x210>
 80078a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80078ac:	095b      	lsrs	r3, r3, #5
 80078ae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80078b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80078b6:	f003 031f 	and.w	r3, r3, #31
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d104      	bne.n	80078c8 <USB_EPStartXfer+0x1ba>
 80078be:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80078c2:	3b01      	subs	r3, #1
 80078c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80078c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078ca:	881b      	ldrh	r3, [r3, #0]
 80078cc:	b29a      	uxth	r2, r3
 80078ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80078d2:	b29b      	uxth	r3, r3
 80078d4:	029b      	lsls	r3, r3, #10
 80078d6:	b29b      	uxth	r3, r3
 80078d8:	4313      	orrs	r3, r2
 80078da:	b29b      	uxth	r3, r3
 80078dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80078e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80078e4:	b29a      	uxth	r2, r3
 80078e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078e8:	801a      	strh	r2, [r3, #0]
 80078ea:	e018      	b.n	800791e <USB_EPStartXfer+0x210>
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	785b      	ldrb	r3, [r3, #1]
 80078f0:	2b01      	cmp	r3, #1
 80078f2:	d114      	bne.n	800791e <USB_EPStartXfer+0x210>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80078fa:	b29b      	uxth	r3, r3
 80078fc:	461a      	mov	r2, r3
 80078fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007900:	4413      	add	r3, r2
 8007902:	633b      	str	r3, [r7, #48]	@ 0x30
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	781b      	ldrb	r3, [r3, #0]
 8007908:	00da      	lsls	r2, r3, #3
 800790a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800790c:	4413      	add	r3, r2
 800790e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007912:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007914:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007918:	b29a      	uxth	r2, r3
 800791a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800791c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	895b      	ldrh	r3, [r3, #10]
 8007922:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	6959      	ldr	r1, [r3, #20]
 800792a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800792e:	b29b      	uxth	r3, r3
 8007930:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007934:	6878      	ldr	r0, [r7, #4]
 8007936:	f000 fdef 	bl	8008518 <USB_WritePMA>
            ep->xfer_buff += len;
 800793a:	683b      	ldr	r3, [r7, #0]
 800793c:	695a      	ldr	r2, [r3, #20]
 800793e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007942:	441a      	add	r2, r3
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007948:	683b      	ldr	r3, [r7, #0]
 800794a:	6a1a      	ldr	r2, [r3, #32]
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	691b      	ldr	r3, [r3, #16]
 8007950:	429a      	cmp	r2, r3
 8007952:	d907      	bls.n	8007964 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	6a1a      	ldr	r2, [r3, #32]
 8007958:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800795c:	1ad2      	subs	r2, r2, r3
 800795e:	683b      	ldr	r3, [r7, #0]
 8007960:	621a      	str	r2, [r3, #32]
 8007962:	e006      	b.n	8007972 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	6a1b      	ldr	r3, [r3, #32]
 8007968:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	2200      	movs	r2, #0
 8007970:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	785b      	ldrb	r3, [r3, #1]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d16b      	bne.n	8007a52 <USB_EPStartXfer+0x344>
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	61bb      	str	r3, [r7, #24]
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007984:	b29b      	uxth	r3, r3
 8007986:	461a      	mov	r2, r3
 8007988:	69bb      	ldr	r3, [r7, #24]
 800798a:	4413      	add	r3, r2
 800798c:	61bb      	str	r3, [r7, #24]
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	781b      	ldrb	r3, [r3, #0]
 8007992:	00da      	lsls	r2, r3, #3
 8007994:	69bb      	ldr	r3, [r7, #24]
 8007996:	4413      	add	r3, r2
 8007998:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800799c:	617b      	str	r3, [r7, #20]
 800799e:	697b      	ldr	r3, [r7, #20]
 80079a0:	881b      	ldrh	r3, [r3, #0]
 80079a2:	b29b      	uxth	r3, r3
 80079a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80079a8:	b29a      	uxth	r2, r3
 80079aa:	697b      	ldr	r3, [r7, #20]
 80079ac:	801a      	strh	r2, [r3, #0]
 80079ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d10a      	bne.n	80079cc <USB_EPStartXfer+0x2be>
 80079b6:	697b      	ldr	r3, [r7, #20]
 80079b8:	881b      	ldrh	r3, [r3, #0]
 80079ba:	b29b      	uxth	r3, r3
 80079bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80079c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80079c4:	b29a      	uxth	r2, r3
 80079c6:	697b      	ldr	r3, [r7, #20]
 80079c8:	801a      	strh	r2, [r3, #0]
 80079ca:	e05d      	b.n	8007a88 <USB_EPStartXfer+0x37a>
 80079cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079d0:	2b3e      	cmp	r3, #62	@ 0x3e
 80079d2:	d81c      	bhi.n	8007a0e <USB_EPStartXfer+0x300>
 80079d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079d8:	085b      	lsrs	r3, r3, #1
 80079da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80079de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079e2:	f003 0301 	and.w	r3, r3, #1
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d004      	beq.n	80079f4 <USB_EPStartXfer+0x2e6>
 80079ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80079ee:	3301      	adds	r3, #1
 80079f0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80079f4:	697b      	ldr	r3, [r7, #20]
 80079f6:	881b      	ldrh	r3, [r3, #0]
 80079f8:	b29a      	uxth	r2, r3
 80079fa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80079fe:	b29b      	uxth	r3, r3
 8007a00:	029b      	lsls	r3, r3, #10
 8007a02:	b29b      	uxth	r3, r3
 8007a04:	4313      	orrs	r3, r2
 8007a06:	b29a      	uxth	r2, r3
 8007a08:	697b      	ldr	r3, [r7, #20]
 8007a0a:	801a      	strh	r2, [r3, #0]
 8007a0c:	e03c      	b.n	8007a88 <USB_EPStartXfer+0x37a>
 8007a0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a12:	095b      	lsrs	r3, r3, #5
 8007a14:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007a18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a1c:	f003 031f 	and.w	r3, r3, #31
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d104      	bne.n	8007a2e <USB_EPStartXfer+0x320>
 8007a24:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007a28:	3b01      	subs	r3, #1
 8007a2a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007a2e:	697b      	ldr	r3, [r7, #20]
 8007a30:	881b      	ldrh	r3, [r3, #0]
 8007a32:	b29a      	uxth	r2, r3
 8007a34:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007a38:	b29b      	uxth	r3, r3
 8007a3a:	029b      	lsls	r3, r3, #10
 8007a3c:	b29b      	uxth	r3, r3
 8007a3e:	4313      	orrs	r3, r2
 8007a40:	b29b      	uxth	r3, r3
 8007a42:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a46:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a4a:	b29a      	uxth	r2, r3
 8007a4c:	697b      	ldr	r3, [r7, #20]
 8007a4e:	801a      	strh	r2, [r3, #0]
 8007a50:	e01a      	b.n	8007a88 <USB_EPStartXfer+0x37a>
 8007a52:	683b      	ldr	r3, [r7, #0]
 8007a54:	785b      	ldrb	r3, [r3, #1]
 8007a56:	2b01      	cmp	r3, #1
 8007a58:	d116      	bne.n	8007a88 <USB_EPStartXfer+0x37a>
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	623b      	str	r3, [r7, #32]
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007a64:	b29b      	uxth	r3, r3
 8007a66:	461a      	mov	r2, r3
 8007a68:	6a3b      	ldr	r3, [r7, #32]
 8007a6a:	4413      	add	r3, r2
 8007a6c:	623b      	str	r3, [r7, #32]
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	781b      	ldrb	r3, [r3, #0]
 8007a72:	00da      	lsls	r2, r3, #3
 8007a74:	6a3b      	ldr	r3, [r7, #32]
 8007a76:	4413      	add	r3, r2
 8007a78:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007a7c:	61fb      	str	r3, [r7, #28]
 8007a7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a82:	b29a      	uxth	r2, r3
 8007a84:	69fb      	ldr	r3, [r7, #28]
 8007a86:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	891b      	ldrh	r3, [r3, #8]
 8007a8c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	6959      	ldr	r1, [r3, #20]
 8007a94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a98:	b29b      	uxth	r3, r3
 8007a9a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007a9e:	6878      	ldr	r0, [r7, #4]
 8007aa0:	f000 fd3a 	bl	8008518 <USB_WritePMA>
 8007aa4:	e2e2      	b.n	800806c <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	785b      	ldrb	r3, [r3, #1]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d16b      	bne.n	8007b86 <USB_EPStartXfer+0x478>
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007ab8:	b29b      	uxth	r3, r3
 8007aba:	461a      	mov	r2, r3
 8007abc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007abe:	4413      	add	r3, r2
 8007ac0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	781b      	ldrb	r3, [r3, #0]
 8007ac6:	00da      	lsls	r2, r3, #3
 8007ac8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007aca:	4413      	add	r3, r2
 8007acc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007ad0:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ad2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007ad4:	881b      	ldrh	r3, [r3, #0]
 8007ad6:	b29b      	uxth	r3, r3
 8007ad8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007adc:	b29a      	uxth	r2, r3
 8007ade:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007ae0:	801a      	strh	r2, [r3, #0]
 8007ae2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d10a      	bne.n	8007b00 <USB_EPStartXfer+0x3f2>
 8007aea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007aec:	881b      	ldrh	r3, [r3, #0]
 8007aee:	b29b      	uxth	r3, r3
 8007af0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007af4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007af8:	b29a      	uxth	r2, r3
 8007afa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007afc:	801a      	strh	r2, [r3, #0]
 8007afe:	e05d      	b.n	8007bbc <USB_EPStartXfer+0x4ae>
 8007b00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b04:	2b3e      	cmp	r3, #62	@ 0x3e
 8007b06:	d81c      	bhi.n	8007b42 <USB_EPStartXfer+0x434>
 8007b08:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b0c:	085b      	lsrs	r3, r3, #1
 8007b0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007b12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b16:	f003 0301 	and.w	r3, r3, #1
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d004      	beq.n	8007b28 <USB_EPStartXfer+0x41a>
 8007b1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007b22:	3301      	adds	r3, #1
 8007b24:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007b28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b2a:	881b      	ldrh	r3, [r3, #0]
 8007b2c:	b29a      	uxth	r2, r3
 8007b2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007b32:	b29b      	uxth	r3, r3
 8007b34:	029b      	lsls	r3, r3, #10
 8007b36:	b29b      	uxth	r3, r3
 8007b38:	4313      	orrs	r3, r2
 8007b3a:	b29a      	uxth	r2, r3
 8007b3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b3e:	801a      	strh	r2, [r3, #0]
 8007b40:	e03c      	b.n	8007bbc <USB_EPStartXfer+0x4ae>
 8007b42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b46:	095b      	lsrs	r3, r3, #5
 8007b48:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007b4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b50:	f003 031f 	and.w	r3, r3, #31
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d104      	bne.n	8007b62 <USB_EPStartXfer+0x454>
 8007b58:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007b5c:	3b01      	subs	r3, #1
 8007b5e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007b62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b64:	881b      	ldrh	r3, [r3, #0]
 8007b66:	b29a      	uxth	r2, r3
 8007b68:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007b6c:	b29b      	uxth	r3, r3
 8007b6e:	029b      	lsls	r3, r3, #10
 8007b70:	b29b      	uxth	r3, r3
 8007b72:	4313      	orrs	r3, r2
 8007b74:	b29b      	uxth	r3, r3
 8007b76:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b7a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b7e:	b29a      	uxth	r2, r3
 8007b80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b82:	801a      	strh	r2, [r3, #0]
 8007b84:	e01a      	b.n	8007bbc <USB_EPStartXfer+0x4ae>
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	785b      	ldrb	r3, [r3, #1]
 8007b8a:	2b01      	cmp	r3, #1
 8007b8c:	d116      	bne.n	8007bbc <USB_EPStartXfer+0x4ae>
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	653b      	str	r3, [r7, #80]	@ 0x50
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b98:	b29b      	uxth	r3, r3
 8007b9a:	461a      	mov	r2, r3
 8007b9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007b9e:	4413      	add	r3, r2
 8007ba0:	653b      	str	r3, [r7, #80]	@ 0x50
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	781b      	ldrb	r3, [r3, #0]
 8007ba6:	00da      	lsls	r2, r3, #3
 8007ba8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007baa:	4413      	add	r3, r2
 8007bac:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007bb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007bb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007bb6:	b29a      	uxth	r2, r3
 8007bb8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007bba:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	891b      	ldrh	r3, [r3, #8]
 8007bc0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007bc4:	683b      	ldr	r3, [r7, #0]
 8007bc6:	6959      	ldr	r1, [r3, #20]
 8007bc8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007bcc:	b29b      	uxth	r3, r3
 8007bce:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007bd2:	6878      	ldr	r0, [r7, #4]
 8007bd4:	f000 fca0 	bl	8008518 <USB_WritePMA>
            ep->xfer_buff += len;
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	695a      	ldr	r2, [r3, #20]
 8007bdc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007be0:	441a      	add	r2, r3
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	6a1a      	ldr	r2, [r3, #32]
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	691b      	ldr	r3, [r3, #16]
 8007bee:	429a      	cmp	r2, r3
 8007bf0:	d907      	bls.n	8007c02 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	6a1a      	ldr	r2, [r3, #32]
 8007bf6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007bfa:	1ad2      	subs	r2, r2, r3
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	621a      	str	r2, [r3, #32]
 8007c00:	e006      	b.n	8007c10 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	6a1b      	ldr	r3, [r3, #32]
 8007c06:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	643b      	str	r3, [r7, #64]	@ 0x40
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	785b      	ldrb	r3, [r3, #1]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d16b      	bne.n	8007cf4 <USB_EPStartXfer+0x5e6>
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007c26:	b29b      	uxth	r3, r3
 8007c28:	461a      	mov	r2, r3
 8007c2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c2c:	4413      	add	r3, r2
 8007c2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	781b      	ldrb	r3, [r3, #0]
 8007c34:	00da      	lsls	r2, r3, #3
 8007c36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c38:	4413      	add	r3, r2
 8007c3a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007c3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c42:	881b      	ldrh	r3, [r3, #0]
 8007c44:	b29b      	uxth	r3, r3
 8007c46:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007c4a:	b29a      	uxth	r2, r3
 8007c4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c4e:	801a      	strh	r2, [r3, #0]
 8007c50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d10a      	bne.n	8007c6e <USB_EPStartXfer+0x560>
 8007c58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c5a:	881b      	ldrh	r3, [r3, #0]
 8007c5c:	b29b      	uxth	r3, r3
 8007c5e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c62:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c66:	b29a      	uxth	r2, r3
 8007c68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c6a:	801a      	strh	r2, [r3, #0]
 8007c6c:	e05b      	b.n	8007d26 <USB_EPStartXfer+0x618>
 8007c6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c72:	2b3e      	cmp	r3, #62	@ 0x3e
 8007c74:	d81c      	bhi.n	8007cb0 <USB_EPStartXfer+0x5a2>
 8007c76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c7a:	085b      	lsrs	r3, r3, #1
 8007c7c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007c80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c84:	f003 0301 	and.w	r3, r3, #1
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d004      	beq.n	8007c96 <USB_EPStartXfer+0x588>
 8007c8c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007c90:	3301      	adds	r3, #1
 8007c92:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007c96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c98:	881b      	ldrh	r3, [r3, #0]
 8007c9a:	b29a      	uxth	r2, r3
 8007c9c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007ca0:	b29b      	uxth	r3, r3
 8007ca2:	029b      	lsls	r3, r3, #10
 8007ca4:	b29b      	uxth	r3, r3
 8007ca6:	4313      	orrs	r3, r2
 8007ca8:	b29a      	uxth	r2, r3
 8007caa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cac:	801a      	strh	r2, [r3, #0]
 8007cae:	e03a      	b.n	8007d26 <USB_EPStartXfer+0x618>
 8007cb0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007cb4:	095b      	lsrs	r3, r3, #5
 8007cb6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007cba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007cbe:	f003 031f 	and.w	r3, r3, #31
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d104      	bne.n	8007cd0 <USB_EPStartXfer+0x5c2>
 8007cc6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007cca:	3b01      	subs	r3, #1
 8007ccc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007cd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cd2:	881b      	ldrh	r3, [r3, #0]
 8007cd4:	b29a      	uxth	r2, r3
 8007cd6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007cda:	b29b      	uxth	r3, r3
 8007cdc:	029b      	lsls	r3, r3, #10
 8007cde:	b29b      	uxth	r3, r3
 8007ce0:	4313      	orrs	r3, r2
 8007ce2:	b29b      	uxth	r3, r3
 8007ce4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ce8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007cec:	b29a      	uxth	r2, r3
 8007cee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cf0:	801a      	strh	r2, [r3, #0]
 8007cf2:	e018      	b.n	8007d26 <USB_EPStartXfer+0x618>
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	785b      	ldrb	r3, [r3, #1]
 8007cf8:	2b01      	cmp	r3, #1
 8007cfa:	d114      	bne.n	8007d26 <USB_EPStartXfer+0x618>
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007d02:	b29b      	uxth	r3, r3
 8007d04:	461a      	mov	r2, r3
 8007d06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d08:	4413      	add	r3, r2
 8007d0a:	643b      	str	r3, [r7, #64]	@ 0x40
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	781b      	ldrb	r3, [r3, #0]
 8007d10:	00da      	lsls	r2, r3, #3
 8007d12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d14:	4413      	add	r3, r2
 8007d16:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007d1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007d1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d20:	b29a      	uxth	r2, r3
 8007d22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d24:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	895b      	ldrh	r3, [r3, #10]
 8007d2a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007d2e:	683b      	ldr	r3, [r7, #0]
 8007d30:	6959      	ldr	r1, [r3, #20]
 8007d32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d36:	b29b      	uxth	r3, r3
 8007d38:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007d3c:	6878      	ldr	r0, [r7, #4]
 8007d3e:	f000 fbeb 	bl	8008518 <USB_WritePMA>
 8007d42:	e193      	b.n	800806c <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	6a1b      	ldr	r3, [r3, #32]
 8007d48:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8007d4c:	687a      	ldr	r2, [r7, #4]
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	781b      	ldrb	r3, [r3, #0]
 8007d52:	009b      	lsls	r3, r3, #2
 8007d54:	4413      	add	r3, r2
 8007d56:	881b      	ldrh	r3, [r3, #0]
 8007d58:	b29b      	uxth	r3, r3
 8007d5a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8007d5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d62:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8007d66:	687a      	ldr	r2, [r7, #4]
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	781b      	ldrb	r3, [r3, #0]
 8007d6c:	009b      	lsls	r3, r3, #2
 8007d6e:	441a      	add	r2, r3
 8007d70:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8007d74:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007d78:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007d7c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007d80:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d84:	b29b      	uxth	r3, r3
 8007d86:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007d92:	b29b      	uxth	r3, r3
 8007d94:	461a      	mov	r2, r3
 8007d96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007d98:	4413      	add	r3, r2
 8007d9a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007d9c:	683b      	ldr	r3, [r7, #0]
 8007d9e:	781b      	ldrb	r3, [r3, #0]
 8007da0:	00da      	lsls	r2, r3, #3
 8007da2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007da4:	4413      	add	r3, r2
 8007da6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007daa:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007dac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007db0:	b29a      	uxth	r2, r3
 8007db2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007db4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007db6:	683b      	ldr	r3, [r7, #0]
 8007db8:	891b      	ldrh	r3, [r3, #8]
 8007dba:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	6959      	ldr	r1, [r3, #20]
 8007dc2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007dc6:	b29b      	uxth	r3, r3
 8007dc8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007dcc:	6878      	ldr	r0, [r7, #4]
 8007dce:	f000 fba3 	bl	8008518 <USB_WritePMA>
 8007dd2:	e14b      	b.n	800806c <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	6a1a      	ldr	r2, [r3, #32]
 8007dd8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ddc:	1ad2      	subs	r2, r2, r3
 8007dde:	683b      	ldr	r3, [r7, #0]
 8007de0:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007de2:	687a      	ldr	r2, [r7, #4]
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	781b      	ldrb	r3, [r3, #0]
 8007de8:	009b      	lsls	r3, r3, #2
 8007dea:	4413      	add	r3, r2
 8007dec:	881b      	ldrh	r3, [r3, #0]
 8007dee:	b29b      	uxth	r3, r3
 8007df0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	f000 809a 	beq.w	8007f2e <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	673b      	str	r3, [r7, #112]	@ 0x70
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	785b      	ldrb	r3, [r3, #1]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d16b      	bne.n	8007ede <USB_EPStartXfer+0x7d0>
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e10:	b29b      	uxth	r3, r3
 8007e12:	461a      	mov	r2, r3
 8007e14:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007e16:	4413      	add	r3, r2
 8007e18:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	781b      	ldrb	r3, [r3, #0]
 8007e1e:	00da      	lsls	r2, r3, #3
 8007e20:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007e22:	4413      	add	r3, r2
 8007e24:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007e28:	667b      	str	r3, [r7, #100]	@ 0x64
 8007e2a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007e2c:	881b      	ldrh	r3, [r3, #0]
 8007e2e:	b29b      	uxth	r3, r3
 8007e30:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007e34:	b29a      	uxth	r2, r3
 8007e36:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007e38:	801a      	strh	r2, [r3, #0]
 8007e3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d10a      	bne.n	8007e58 <USB_EPStartXfer+0x74a>
 8007e42:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007e44:	881b      	ldrh	r3, [r3, #0]
 8007e46:	b29b      	uxth	r3, r3
 8007e48:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e4c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e50:	b29a      	uxth	r2, r3
 8007e52:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007e54:	801a      	strh	r2, [r3, #0]
 8007e56:	e05b      	b.n	8007f10 <USB_EPStartXfer+0x802>
 8007e58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e5c:	2b3e      	cmp	r3, #62	@ 0x3e
 8007e5e:	d81c      	bhi.n	8007e9a <USB_EPStartXfer+0x78c>
 8007e60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e64:	085b      	lsrs	r3, r3, #1
 8007e66:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007e6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e6e:	f003 0301 	and.w	r3, r3, #1
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d004      	beq.n	8007e80 <USB_EPStartXfer+0x772>
 8007e76:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007e7a:	3301      	adds	r3, #1
 8007e7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007e80:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007e82:	881b      	ldrh	r3, [r3, #0]
 8007e84:	b29a      	uxth	r2, r3
 8007e86:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007e8a:	b29b      	uxth	r3, r3
 8007e8c:	029b      	lsls	r3, r3, #10
 8007e8e:	b29b      	uxth	r3, r3
 8007e90:	4313      	orrs	r3, r2
 8007e92:	b29a      	uxth	r2, r3
 8007e94:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007e96:	801a      	strh	r2, [r3, #0]
 8007e98:	e03a      	b.n	8007f10 <USB_EPStartXfer+0x802>
 8007e9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e9e:	095b      	lsrs	r3, r3, #5
 8007ea0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007ea4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ea8:	f003 031f 	and.w	r3, r3, #31
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d104      	bne.n	8007eba <USB_EPStartXfer+0x7ac>
 8007eb0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007eb4:	3b01      	subs	r3, #1
 8007eb6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007eba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007ebc:	881b      	ldrh	r3, [r3, #0]
 8007ebe:	b29a      	uxth	r2, r3
 8007ec0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007ec4:	b29b      	uxth	r3, r3
 8007ec6:	029b      	lsls	r3, r3, #10
 8007ec8:	b29b      	uxth	r3, r3
 8007eca:	4313      	orrs	r3, r2
 8007ecc:	b29b      	uxth	r3, r3
 8007ece:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ed2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ed6:	b29a      	uxth	r2, r3
 8007ed8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007eda:	801a      	strh	r2, [r3, #0]
 8007edc:	e018      	b.n	8007f10 <USB_EPStartXfer+0x802>
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	785b      	ldrb	r3, [r3, #1]
 8007ee2:	2b01      	cmp	r3, #1
 8007ee4:	d114      	bne.n	8007f10 <USB_EPStartXfer+0x802>
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007eec:	b29b      	uxth	r3, r3
 8007eee:	461a      	mov	r2, r3
 8007ef0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007ef2:	4413      	add	r3, r2
 8007ef4:	673b      	str	r3, [r7, #112]	@ 0x70
 8007ef6:	683b      	ldr	r3, [r7, #0]
 8007ef8:	781b      	ldrb	r3, [r3, #0]
 8007efa:	00da      	lsls	r2, r3, #3
 8007efc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007efe:	4413      	add	r3, r2
 8007f00:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007f04:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007f06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f0a:	b29a      	uxth	r2, r3
 8007f0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f0e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	895b      	ldrh	r3, [r3, #10]
 8007f14:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	6959      	ldr	r1, [r3, #20]
 8007f1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f20:	b29b      	uxth	r3, r3
 8007f22:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007f26:	6878      	ldr	r0, [r7, #4]
 8007f28:	f000 faf6 	bl	8008518 <USB_WritePMA>
 8007f2c:	e09e      	b.n	800806c <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	785b      	ldrb	r3, [r3, #1]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d16b      	bne.n	800800e <USB_EPStartXfer+0x900>
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f40:	b29b      	uxth	r3, r3
 8007f42:	461a      	mov	r2, r3
 8007f44:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007f46:	4413      	add	r3, r2
 8007f48:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	781b      	ldrb	r3, [r3, #0]
 8007f4e:	00da      	lsls	r2, r3, #3
 8007f50:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007f52:	4413      	add	r3, r2
 8007f54:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007f58:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007f5a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007f5c:	881b      	ldrh	r3, [r3, #0]
 8007f5e:	b29b      	uxth	r3, r3
 8007f60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f64:	b29a      	uxth	r2, r3
 8007f66:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007f68:	801a      	strh	r2, [r3, #0]
 8007f6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d10a      	bne.n	8007f88 <USB_EPStartXfer+0x87a>
 8007f72:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007f74:	881b      	ldrh	r3, [r3, #0]
 8007f76:	b29b      	uxth	r3, r3
 8007f78:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f7c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f80:	b29a      	uxth	r2, r3
 8007f82:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007f84:	801a      	strh	r2, [r3, #0]
 8007f86:	e063      	b.n	8008050 <USB_EPStartXfer+0x942>
 8007f88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f8c:	2b3e      	cmp	r3, #62	@ 0x3e
 8007f8e:	d81c      	bhi.n	8007fca <USB_EPStartXfer+0x8bc>
 8007f90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f94:	085b      	lsrs	r3, r3, #1
 8007f96:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007f9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f9e:	f003 0301 	and.w	r3, r3, #1
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d004      	beq.n	8007fb0 <USB_EPStartXfer+0x8a2>
 8007fa6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007faa:	3301      	adds	r3, #1
 8007fac:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007fb0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007fb2:	881b      	ldrh	r3, [r3, #0]
 8007fb4:	b29a      	uxth	r2, r3
 8007fb6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007fba:	b29b      	uxth	r3, r3
 8007fbc:	029b      	lsls	r3, r3, #10
 8007fbe:	b29b      	uxth	r3, r3
 8007fc0:	4313      	orrs	r3, r2
 8007fc2:	b29a      	uxth	r2, r3
 8007fc4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007fc6:	801a      	strh	r2, [r3, #0]
 8007fc8:	e042      	b.n	8008050 <USB_EPStartXfer+0x942>
 8007fca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007fce:	095b      	lsrs	r3, r3, #5
 8007fd0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007fd4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007fd8:	f003 031f 	and.w	r3, r3, #31
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d104      	bne.n	8007fea <USB_EPStartXfer+0x8dc>
 8007fe0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007fe4:	3b01      	subs	r3, #1
 8007fe6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007fea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007fec:	881b      	ldrh	r3, [r3, #0]
 8007fee:	b29a      	uxth	r2, r3
 8007ff0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007ff4:	b29b      	uxth	r3, r3
 8007ff6:	029b      	lsls	r3, r3, #10
 8007ff8:	b29b      	uxth	r3, r3
 8007ffa:	4313      	orrs	r3, r2
 8007ffc:	b29b      	uxth	r3, r3
 8007ffe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008002:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008006:	b29a      	uxth	r2, r3
 8008008:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800800a:	801a      	strh	r2, [r3, #0]
 800800c:	e020      	b.n	8008050 <USB_EPStartXfer+0x942>
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	785b      	ldrb	r3, [r3, #1]
 8008012:	2b01      	cmp	r3, #1
 8008014:	d11c      	bne.n	8008050 <USB_EPStartXfer+0x942>
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008022:	b29b      	uxth	r3, r3
 8008024:	461a      	mov	r2, r3
 8008026:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800802a:	4413      	add	r3, r2
 800802c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008030:	683b      	ldr	r3, [r7, #0]
 8008032:	781b      	ldrb	r3, [r3, #0]
 8008034:	00da      	lsls	r2, r3, #3
 8008036:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800803a:	4413      	add	r3, r2
 800803c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008040:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008044:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008048:	b29a      	uxth	r2, r3
 800804a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800804e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008050:	683b      	ldr	r3, [r7, #0]
 8008052:	891b      	ldrh	r3, [r3, #8]
 8008054:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	6959      	ldr	r1, [r3, #20]
 800805c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008060:	b29b      	uxth	r3, r3
 8008062:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008066:	6878      	ldr	r0, [r7, #4]
 8008068:	f000 fa56 	bl	8008518 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800806c:	687a      	ldr	r2, [r7, #4]
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	781b      	ldrb	r3, [r3, #0]
 8008072:	009b      	lsls	r3, r3, #2
 8008074:	4413      	add	r3, r2
 8008076:	881b      	ldrh	r3, [r3, #0]
 8008078:	b29b      	uxth	r3, r3
 800807a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800807e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008082:	817b      	strh	r3, [r7, #10]
 8008084:	897b      	ldrh	r3, [r7, #10]
 8008086:	f083 0310 	eor.w	r3, r3, #16
 800808a:	817b      	strh	r3, [r7, #10]
 800808c:	897b      	ldrh	r3, [r7, #10]
 800808e:	f083 0320 	eor.w	r3, r3, #32
 8008092:	817b      	strh	r3, [r7, #10]
 8008094:	687a      	ldr	r2, [r7, #4]
 8008096:	683b      	ldr	r3, [r7, #0]
 8008098:	781b      	ldrb	r3, [r3, #0]
 800809a:	009b      	lsls	r3, r3, #2
 800809c:	441a      	add	r2, r3
 800809e:	897b      	ldrh	r3, [r7, #10]
 80080a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80080a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80080a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80080ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080b0:	b29b      	uxth	r3, r3
 80080b2:	8013      	strh	r3, [r2, #0]
 80080b4:	e0d5      	b.n	8008262 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	7b1b      	ldrb	r3, [r3, #12]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d156      	bne.n	800816c <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 80080be:	683b      	ldr	r3, [r7, #0]
 80080c0:	699b      	ldr	r3, [r3, #24]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d122      	bne.n	800810c <USB_EPStartXfer+0x9fe>
 80080c6:	683b      	ldr	r3, [r7, #0]
 80080c8:	78db      	ldrb	r3, [r3, #3]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d11e      	bne.n	800810c <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 80080ce:	687a      	ldr	r2, [r7, #4]
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	781b      	ldrb	r3, [r3, #0]
 80080d4:	009b      	lsls	r3, r3, #2
 80080d6:	4413      	add	r3, r2
 80080d8:	881b      	ldrh	r3, [r3, #0]
 80080da:	b29b      	uxth	r3, r3
 80080dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80080e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080e4:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 80080e8:	687a      	ldr	r2, [r7, #4]
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	781b      	ldrb	r3, [r3, #0]
 80080ee:	009b      	lsls	r3, r3, #2
 80080f0:	441a      	add	r2, r3
 80080f2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80080f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80080fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80080fe:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8008102:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008106:	b29b      	uxth	r3, r3
 8008108:	8013      	strh	r3, [r2, #0]
 800810a:	e01d      	b.n	8008148 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800810c:	687a      	ldr	r2, [r7, #4]
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	781b      	ldrb	r3, [r3, #0]
 8008112:	009b      	lsls	r3, r3, #2
 8008114:	4413      	add	r3, r2
 8008116:	881b      	ldrh	r3, [r3, #0]
 8008118:	b29b      	uxth	r3, r3
 800811a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800811e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008122:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8008126:	687a      	ldr	r2, [r7, #4]
 8008128:	683b      	ldr	r3, [r7, #0]
 800812a:	781b      	ldrb	r3, [r3, #0]
 800812c:	009b      	lsls	r3, r3, #2
 800812e:	441a      	add	r2, r3
 8008130:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8008134:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008138:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800813c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008140:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008144:	b29b      	uxth	r3, r3
 8008146:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8008148:	683b      	ldr	r3, [r7, #0]
 800814a:	699a      	ldr	r2, [r3, #24]
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	691b      	ldr	r3, [r3, #16]
 8008150:	429a      	cmp	r2, r3
 8008152:	d907      	bls.n	8008164 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8008154:	683b      	ldr	r3, [r7, #0]
 8008156:	699a      	ldr	r2, [r3, #24]
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	691b      	ldr	r3, [r3, #16]
 800815c:	1ad2      	subs	r2, r2, r3
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	619a      	str	r2, [r3, #24]
 8008162:	e054      	b.n	800820e <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8008164:	683b      	ldr	r3, [r7, #0]
 8008166:	2200      	movs	r2, #0
 8008168:	619a      	str	r2, [r3, #24]
 800816a:	e050      	b.n	800820e <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800816c:	683b      	ldr	r3, [r7, #0]
 800816e:	78db      	ldrb	r3, [r3, #3]
 8008170:	2b02      	cmp	r3, #2
 8008172:	d142      	bne.n	80081fa <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8008174:	683b      	ldr	r3, [r7, #0]
 8008176:	69db      	ldr	r3, [r3, #28]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d048      	beq.n	800820e <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800817c:	687a      	ldr	r2, [r7, #4]
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	781b      	ldrb	r3, [r3, #0]
 8008182:	009b      	lsls	r3, r3, #2
 8008184:	4413      	add	r3, r2
 8008186:	881b      	ldrh	r3, [r3, #0]
 8008188:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800818c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8008190:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008194:	2b00      	cmp	r3, #0
 8008196:	d005      	beq.n	80081a4 <USB_EPStartXfer+0xa96>
 8008198:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800819c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d10b      	bne.n	80081bc <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80081a4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80081a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d12e      	bne.n	800820e <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80081b0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80081b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d128      	bne.n	800820e <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80081bc:	687a      	ldr	r2, [r7, #4]
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	781b      	ldrb	r3, [r3, #0]
 80081c2:	009b      	lsls	r3, r3, #2
 80081c4:	4413      	add	r3, r2
 80081c6:	881b      	ldrh	r3, [r3, #0]
 80081c8:	b29b      	uxth	r3, r3
 80081ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80081ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081d2:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 80081d6:	687a      	ldr	r2, [r7, #4]
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	781b      	ldrb	r3, [r3, #0]
 80081dc:	009b      	lsls	r3, r3, #2
 80081de:	441a      	add	r2, r3
 80081e0:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 80081e4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80081e8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80081ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80081f0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80081f4:	b29b      	uxth	r3, r3
 80081f6:	8013      	strh	r3, [r2, #0]
 80081f8:	e009      	b.n	800820e <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	78db      	ldrb	r3, [r3, #3]
 80081fe:	2b01      	cmp	r3, #1
 8008200:	d103      	bne.n	800820a <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	2200      	movs	r2, #0
 8008206:	619a      	str	r2, [r3, #24]
 8008208:	e001      	b.n	800820e <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800820a:	2301      	movs	r3, #1
 800820c:	e02a      	b.n	8008264 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800820e:	687a      	ldr	r2, [r7, #4]
 8008210:	683b      	ldr	r3, [r7, #0]
 8008212:	781b      	ldrb	r3, [r3, #0]
 8008214:	009b      	lsls	r3, r3, #2
 8008216:	4413      	add	r3, r2
 8008218:	881b      	ldrh	r3, [r3, #0]
 800821a:	b29b      	uxth	r3, r3
 800821c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008220:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008224:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008228:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800822c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008230:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008234:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008238:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800823c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008240:	687a      	ldr	r2, [r7, #4]
 8008242:	683b      	ldr	r3, [r7, #0]
 8008244:	781b      	ldrb	r3, [r3, #0]
 8008246:	009b      	lsls	r3, r3, #2
 8008248:	441a      	add	r2, r3
 800824a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800824e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008252:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008256:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800825a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800825e:	b29b      	uxth	r3, r3
 8008260:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008262:	2300      	movs	r3, #0
}
 8008264:	4618      	mov	r0, r3
 8008266:	37b0      	adds	r7, #176	@ 0xb0
 8008268:	46bd      	mov	sp, r7
 800826a:	bd80      	pop	{r7, pc}

0800826c <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800826c:	b480      	push	{r7}
 800826e:	b085      	sub	sp, #20
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
 8008274:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	785b      	ldrb	r3, [r3, #1]
 800827a:	2b00      	cmp	r3, #0
 800827c:	d020      	beq.n	80082c0 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800827e:	687a      	ldr	r2, [r7, #4]
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	781b      	ldrb	r3, [r3, #0]
 8008284:	009b      	lsls	r3, r3, #2
 8008286:	4413      	add	r3, r2
 8008288:	881b      	ldrh	r3, [r3, #0]
 800828a:	b29b      	uxth	r3, r3
 800828c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008290:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008294:	81bb      	strh	r3, [r7, #12]
 8008296:	89bb      	ldrh	r3, [r7, #12]
 8008298:	f083 0310 	eor.w	r3, r3, #16
 800829c:	81bb      	strh	r3, [r7, #12]
 800829e:	687a      	ldr	r2, [r7, #4]
 80082a0:	683b      	ldr	r3, [r7, #0]
 80082a2:	781b      	ldrb	r3, [r3, #0]
 80082a4:	009b      	lsls	r3, r3, #2
 80082a6:	441a      	add	r2, r3
 80082a8:	89bb      	ldrh	r3, [r7, #12]
 80082aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80082ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80082b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80082b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082ba:	b29b      	uxth	r3, r3
 80082bc:	8013      	strh	r3, [r2, #0]
 80082be:	e01f      	b.n	8008300 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80082c0:	687a      	ldr	r2, [r7, #4]
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	781b      	ldrb	r3, [r3, #0]
 80082c6:	009b      	lsls	r3, r3, #2
 80082c8:	4413      	add	r3, r2
 80082ca:	881b      	ldrh	r3, [r3, #0]
 80082cc:	b29b      	uxth	r3, r3
 80082ce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80082d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082d6:	81fb      	strh	r3, [r7, #14]
 80082d8:	89fb      	ldrh	r3, [r7, #14]
 80082da:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80082de:	81fb      	strh	r3, [r7, #14]
 80082e0:	687a      	ldr	r2, [r7, #4]
 80082e2:	683b      	ldr	r3, [r7, #0]
 80082e4:	781b      	ldrb	r3, [r3, #0]
 80082e6:	009b      	lsls	r3, r3, #2
 80082e8:	441a      	add	r2, r3
 80082ea:	89fb      	ldrh	r3, [r7, #14]
 80082ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80082f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80082f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80082f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082fc:	b29b      	uxth	r3, r3
 80082fe:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008300:	2300      	movs	r3, #0
}
 8008302:	4618      	mov	r0, r3
 8008304:	3714      	adds	r7, #20
 8008306:	46bd      	mov	sp, r7
 8008308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830c:	4770      	bx	lr

0800830e <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800830e:	b480      	push	{r7}
 8008310:	b087      	sub	sp, #28
 8008312:	af00      	add	r7, sp, #0
 8008314:	6078      	str	r0, [r7, #4]
 8008316:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	785b      	ldrb	r3, [r3, #1]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d04c      	beq.n	80083ba <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008320:	687a      	ldr	r2, [r7, #4]
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	781b      	ldrb	r3, [r3, #0]
 8008326:	009b      	lsls	r3, r3, #2
 8008328:	4413      	add	r3, r2
 800832a:	881b      	ldrh	r3, [r3, #0]
 800832c:	823b      	strh	r3, [r7, #16]
 800832e:	8a3b      	ldrh	r3, [r7, #16]
 8008330:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008334:	2b00      	cmp	r3, #0
 8008336:	d01b      	beq.n	8008370 <USB_EPClearStall+0x62>
 8008338:	687a      	ldr	r2, [r7, #4]
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	781b      	ldrb	r3, [r3, #0]
 800833e:	009b      	lsls	r3, r3, #2
 8008340:	4413      	add	r3, r2
 8008342:	881b      	ldrh	r3, [r3, #0]
 8008344:	b29b      	uxth	r3, r3
 8008346:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800834a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800834e:	81fb      	strh	r3, [r7, #14]
 8008350:	687a      	ldr	r2, [r7, #4]
 8008352:	683b      	ldr	r3, [r7, #0]
 8008354:	781b      	ldrb	r3, [r3, #0]
 8008356:	009b      	lsls	r3, r3, #2
 8008358:	441a      	add	r2, r3
 800835a:	89fb      	ldrh	r3, [r7, #14]
 800835c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008360:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008364:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008368:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800836c:	b29b      	uxth	r3, r3
 800836e:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	78db      	ldrb	r3, [r3, #3]
 8008374:	2b01      	cmp	r3, #1
 8008376:	d06c      	beq.n	8008452 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008378:	687a      	ldr	r2, [r7, #4]
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	781b      	ldrb	r3, [r3, #0]
 800837e:	009b      	lsls	r3, r3, #2
 8008380:	4413      	add	r3, r2
 8008382:	881b      	ldrh	r3, [r3, #0]
 8008384:	b29b      	uxth	r3, r3
 8008386:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800838a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800838e:	81bb      	strh	r3, [r7, #12]
 8008390:	89bb      	ldrh	r3, [r7, #12]
 8008392:	f083 0320 	eor.w	r3, r3, #32
 8008396:	81bb      	strh	r3, [r7, #12]
 8008398:	687a      	ldr	r2, [r7, #4]
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	781b      	ldrb	r3, [r3, #0]
 800839e:	009b      	lsls	r3, r3, #2
 80083a0:	441a      	add	r2, r3
 80083a2:	89bb      	ldrh	r3, [r7, #12]
 80083a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80083b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083b4:	b29b      	uxth	r3, r3
 80083b6:	8013      	strh	r3, [r2, #0]
 80083b8:	e04b      	b.n	8008452 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80083ba:	687a      	ldr	r2, [r7, #4]
 80083bc:	683b      	ldr	r3, [r7, #0]
 80083be:	781b      	ldrb	r3, [r3, #0]
 80083c0:	009b      	lsls	r3, r3, #2
 80083c2:	4413      	add	r3, r2
 80083c4:	881b      	ldrh	r3, [r3, #0]
 80083c6:	82fb      	strh	r3, [r7, #22]
 80083c8:	8afb      	ldrh	r3, [r7, #22]
 80083ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d01b      	beq.n	800840a <USB_EPClearStall+0xfc>
 80083d2:	687a      	ldr	r2, [r7, #4]
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	781b      	ldrb	r3, [r3, #0]
 80083d8:	009b      	lsls	r3, r3, #2
 80083da:	4413      	add	r3, r2
 80083dc:	881b      	ldrh	r3, [r3, #0]
 80083de:	b29b      	uxth	r3, r3
 80083e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083e8:	82bb      	strh	r3, [r7, #20]
 80083ea:	687a      	ldr	r2, [r7, #4]
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	781b      	ldrb	r3, [r3, #0]
 80083f0:	009b      	lsls	r3, r3, #2
 80083f2:	441a      	add	r2, r3
 80083f4:	8abb      	ldrh	r3, [r7, #20]
 80083f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008402:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008406:	b29b      	uxth	r3, r3
 8008408:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800840a:	687a      	ldr	r2, [r7, #4]
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	781b      	ldrb	r3, [r3, #0]
 8008410:	009b      	lsls	r3, r3, #2
 8008412:	4413      	add	r3, r2
 8008414:	881b      	ldrh	r3, [r3, #0]
 8008416:	b29b      	uxth	r3, r3
 8008418:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800841c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008420:	827b      	strh	r3, [r7, #18]
 8008422:	8a7b      	ldrh	r3, [r7, #18]
 8008424:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008428:	827b      	strh	r3, [r7, #18]
 800842a:	8a7b      	ldrh	r3, [r7, #18]
 800842c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008430:	827b      	strh	r3, [r7, #18]
 8008432:	687a      	ldr	r2, [r7, #4]
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	781b      	ldrb	r3, [r3, #0]
 8008438:	009b      	lsls	r3, r3, #2
 800843a:	441a      	add	r2, r3
 800843c:	8a7b      	ldrh	r3, [r7, #18]
 800843e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008442:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008446:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800844a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800844e:	b29b      	uxth	r3, r3
 8008450:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008452:	2300      	movs	r3, #0
}
 8008454:	4618      	mov	r0, r3
 8008456:	371c      	adds	r7, #28
 8008458:	46bd      	mov	sp, r7
 800845a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845e:	4770      	bx	lr

08008460 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8008460:	b480      	push	{r7}
 8008462:	b083      	sub	sp, #12
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
 8008468:	460b      	mov	r3, r1
 800846a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800846c:	78fb      	ldrb	r3, [r7, #3]
 800846e:	2b00      	cmp	r3, #0
 8008470:	d103      	bne.n	800847a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2280      	movs	r2, #128	@ 0x80
 8008476:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800847a:	2300      	movs	r3, #0
}
 800847c:	4618      	mov	r0, r3
 800847e:	370c      	adds	r7, #12
 8008480:	46bd      	mov	sp, r7
 8008482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008486:	4770      	bx	lr

08008488 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8008488:	b480      	push	{r7}
 800848a:	b083      	sub	sp, #12
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008496:	b29b      	uxth	r3, r3
 8008498:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800849c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80084a0:	b29a      	uxth	r2, r3
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80084a8:	2300      	movs	r3, #0
}
 80084aa:	4618      	mov	r0, r3
 80084ac:	370c      	adds	r7, #12
 80084ae:	46bd      	mov	sp, r7
 80084b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b4:	4770      	bx	lr

080084b6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 80084b6:	b480      	push	{r7}
 80084b8:	b083      	sub	sp, #12
 80084ba:	af00      	add	r7, sp, #0
 80084bc:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= (uint16_t)(~(USB_BCDR_DPPU));
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80084c4:	b29b      	uxth	r3, r3
 80084c6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80084ca:	b29a      	uxth	r2, r3
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80084d2:	2300      	movs	r3, #0
}
 80084d4:	4618      	mov	r0, r3
 80084d6:	370c      	adds	r7, #12
 80084d8:	46bd      	mov	sp, r7
 80084da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084de:	4770      	bx	lr

080084e0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80084e0:	b480      	push	{r7}
 80084e2:	b085      	sub	sp, #20
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80084ee:	b29b      	uxth	r3, r3
 80084f0:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80084f2:	68fb      	ldr	r3, [r7, #12]
}
 80084f4:	4618      	mov	r0, r3
 80084f6:	3714      	adds	r7, #20
 80084f8:	46bd      	mov	sp, r7
 80084fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fe:	4770      	bx	lr

08008500 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8008500:	b480      	push	{r7}
 8008502:	b083      	sub	sp, #12
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
 8008508:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800850a:	2300      	movs	r3, #0
}
 800850c:	4618      	mov	r0, r3
 800850e:	370c      	adds	r7, #12
 8008510:	46bd      	mov	sp, r7
 8008512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008516:	4770      	bx	lr

08008518 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008518:	b480      	push	{r7}
 800851a:	b08b      	sub	sp, #44	@ 0x2c
 800851c:	af00      	add	r7, sp, #0
 800851e:	60f8      	str	r0, [r7, #12]
 8008520:	60b9      	str	r1, [r7, #8]
 8008522:	4611      	mov	r1, r2
 8008524:	461a      	mov	r2, r3
 8008526:	460b      	mov	r3, r1
 8008528:	80fb      	strh	r3, [r7, #6]
 800852a:	4613      	mov	r3, r2
 800852c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800852e:	88bb      	ldrh	r3, [r7, #4]
 8008530:	3301      	adds	r3, #1
 8008532:	085b      	lsrs	r3, r3, #1
 8008534:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800853a:	68bb      	ldr	r3, [r7, #8]
 800853c:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800853e:	88fa      	ldrh	r2, [r7, #6]
 8008540:	697b      	ldr	r3, [r7, #20]
 8008542:	4413      	add	r3, r2
 8008544:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008548:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800854a:	69bb      	ldr	r3, [r7, #24]
 800854c:	627b      	str	r3, [r7, #36]	@ 0x24
 800854e:	e01c      	b.n	800858a <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8008550:	69fb      	ldr	r3, [r7, #28]
 8008552:	781b      	ldrb	r3, [r3, #0]
 8008554:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8008556:	69fb      	ldr	r3, [r7, #28]
 8008558:	3301      	adds	r3, #1
 800855a:	781b      	ldrb	r3, [r3, #0]
 800855c:	b21b      	sxth	r3, r3
 800855e:	021b      	lsls	r3, r3, #8
 8008560:	b21a      	sxth	r2, r3
 8008562:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008566:	4313      	orrs	r3, r2
 8008568:	b21b      	sxth	r3, r3
 800856a:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800856c:	6a3b      	ldr	r3, [r7, #32]
 800856e:	8a7a      	ldrh	r2, [r7, #18]
 8008570:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8008572:	6a3b      	ldr	r3, [r7, #32]
 8008574:	3302      	adds	r3, #2
 8008576:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8008578:	69fb      	ldr	r3, [r7, #28]
 800857a:	3301      	adds	r3, #1
 800857c:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800857e:	69fb      	ldr	r3, [r7, #28]
 8008580:	3301      	adds	r3, #1
 8008582:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8008584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008586:	3b01      	subs	r3, #1
 8008588:	627b      	str	r3, [r7, #36]	@ 0x24
 800858a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800858c:	2b00      	cmp	r3, #0
 800858e:	d1df      	bne.n	8008550 <USB_WritePMA+0x38>
  }
}
 8008590:	bf00      	nop
 8008592:	bf00      	nop
 8008594:	372c      	adds	r7, #44	@ 0x2c
 8008596:	46bd      	mov	sp, r7
 8008598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859c:	4770      	bx	lr

0800859e <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800859e:	b480      	push	{r7}
 80085a0:	b08b      	sub	sp, #44	@ 0x2c
 80085a2:	af00      	add	r7, sp, #0
 80085a4:	60f8      	str	r0, [r7, #12]
 80085a6:	60b9      	str	r1, [r7, #8]
 80085a8:	4611      	mov	r1, r2
 80085aa:	461a      	mov	r2, r3
 80085ac:	460b      	mov	r3, r1
 80085ae:	80fb      	strh	r3, [r7, #6]
 80085b0:	4613      	mov	r3, r2
 80085b2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80085b4:	88bb      	ldrh	r3, [r7, #4]
 80085b6:	085b      	lsrs	r3, r3, #1
 80085b8:	b29b      	uxth	r3, r3
 80085ba:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80085c0:	68bb      	ldr	r3, [r7, #8]
 80085c2:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80085c4:	88fa      	ldrh	r2, [r7, #6]
 80085c6:	697b      	ldr	r3, [r7, #20]
 80085c8:	4413      	add	r3, r2
 80085ca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80085ce:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80085d0:	69bb      	ldr	r3, [r7, #24]
 80085d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80085d4:	e018      	b.n	8008608 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80085d6:	6a3b      	ldr	r3, [r7, #32]
 80085d8:	881b      	ldrh	r3, [r3, #0]
 80085da:	b29b      	uxth	r3, r3
 80085dc:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80085de:	6a3b      	ldr	r3, [r7, #32]
 80085e0:	3302      	adds	r3, #2
 80085e2:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80085e4:	693b      	ldr	r3, [r7, #16]
 80085e6:	b2da      	uxtb	r2, r3
 80085e8:	69fb      	ldr	r3, [r7, #28]
 80085ea:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80085ec:	69fb      	ldr	r3, [r7, #28]
 80085ee:	3301      	adds	r3, #1
 80085f0:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80085f2:	693b      	ldr	r3, [r7, #16]
 80085f4:	0a1b      	lsrs	r3, r3, #8
 80085f6:	b2da      	uxtb	r2, r3
 80085f8:	69fb      	ldr	r3, [r7, #28]
 80085fa:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80085fc:	69fb      	ldr	r3, [r7, #28]
 80085fe:	3301      	adds	r3, #1
 8008600:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8008602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008604:	3b01      	subs	r3, #1
 8008606:	627b      	str	r3, [r7, #36]	@ 0x24
 8008608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800860a:	2b00      	cmp	r3, #0
 800860c:	d1e3      	bne.n	80085d6 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800860e:	88bb      	ldrh	r3, [r7, #4]
 8008610:	f003 0301 	and.w	r3, r3, #1
 8008614:	b29b      	uxth	r3, r3
 8008616:	2b00      	cmp	r3, #0
 8008618:	d007      	beq.n	800862a <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800861a:	6a3b      	ldr	r3, [r7, #32]
 800861c:	881b      	ldrh	r3, [r3, #0]
 800861e:	b29b      	uxth	r3, r3
 8008620:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008622:	693b      	ldr	r3, [r7, #16]
 8008624:	b2da      	uxtb	r2, r3
 8008626:	69fb      	ldr	r3, [r7, #28]
 8008628:	701a      	strb	r2, [r3, #0]
  }
}
 800862a:	bf00      	nop
 800862c:	372c      	adds	r7, #44	@ 0x2c
 800862e:	46bd      	mov	sp, r7
 8008630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008634:	4770      	bx	lr
	...

08008638 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800863c:	4904      	ldr	r1, [pc, #16]	@ (8008650 <MX_FATFS_Init+0x18>)
 800863e:	4805      	ldr	r0, [pc, #20]	@ (8008654 <MX_FATFS_Init+0x1c>)
 8008640:	f003 fb10 	bl	800bc64 <FATFS_LinkDriver>
 8008644:	4603      	mov	r3, r0
 8008646:	461a      	mov	r2, r3
 8008648:	4b03      	ldr	r3, [pc, #12]	@ (8008658 <MX_FATFS_Init+0x20>)
 800864a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800864c:	bf00      	nop
 800864e:	bd80      	pop	{r7, pc}
 8008650:	200007a0 	.word	0x200007a0
 8008654:	2000000c 	.word	0x2000000c
 8008658:	2000079c 	.word	0x2000079c

0800865c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800865c:	b480      	push	{r7}
 800865e:	b083      	sub	sp, #12
 8008660:	af00      	add	r7, sp, #0
 8008662:	4603      	mov	r3, r0
 8008664:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8008666:	4b06      	ldr	r3, [pc, #24]	@ (8008680 <USER_initialize+0x24>)
 8008668:	2201      	movs	r2, #1
 800866a:	701a      	strb	r2, [r3, #0]
    return Stat;
 800866c:	4b04      	ldr	r3, [pc, #16]	@ (8008680 <USER_initialize+0x24>)
 800866e:	781b      	ldrb	r3, [r3, #0]
 8008670:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8008672:	4618      	mov	r0, r3
 8008674:	370c      	adds	r7, #12
 8008676:	46bd      	mov	sp, r7
 8008678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867c:	4770      	bx	lr
 800867e:	bf00      	nop
 8008680:	20000009 	.word	0x20000009

08008684 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8008684:	b480      	push	{r7}
 8008686:	b083      	sub	sp, #12
 8008688:	af00      	add	r7, sp, #0
 800868a:	4603      	mov	r3, r0
 800868c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800868e:	4b06      	ldr	r3, [pc, #24]	@ (80086a8 <USER_status+0x24>)
 8008690:	2201      	movs	r2, #1
 8008692:	701a      	strb	r2, [r3, #0]
    return Stat;
 8008694:	4b04      	ldr	r3, [pc, #16]	@ (80086a8 <USER_status+0x24>)
 8008696:	781b      	ldrb	r3, [r3, #0]
 8008698:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800869a:	4618      	mov	r0, r3
 800869c:	370c      	adds	r7, #12
 800869e:	46bd      	mov	sp, r7
 80086a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a4:	4770      	bx	lr
 80086a6:	bf00      	nop
 80086a8:	20000009 	.word	0x20000009

080086ac <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80086ac:	b480      	push	{r7}
 80086ae:	b085      	sub	sp, #20
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	60b9      	str	r1, [r7, #8]
 80086b4:	607a      	str	r2, [r7, #4]
 80086b6:	603b      	str	r3, [r7, #0]
 80086b8:	4603      	mov	r3, r0
 80086ba:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 80086bc:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 80086be:	4618      	mov	r0, r3
 80086c0:	3714      	adds	r7, #20
 80086c2:	46bd      	mov	sp, r7
 80086c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c8:	4770      	bx	lr

080086ca <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80086ca:	b480      	push	{r7}
 80086cc:	b085      	sub	sp, #20
 80086ce:	af00      	add	r7, sp, #0
 80086d0:	60b9      	str	r1, [r7, #8]
 80086d2:	607a      	str	r2, [r7, #4]
 80086d4:	603b      	str	r3, [r7, #0]
 80086d6:	4603      	mov	r3, r0
 80086d8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 80086da:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 80086dc:	4618      	mov	r0, r3
 80086de:	3714      	adds	r7, #20
 80086e0:	46bd      	mov	sp, r7
 80086e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e6:	4770      	bx	lr

080086e8 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80086e8:	b480      	push	{r7}
 80086ea:	b085      	sub	sp, #20
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	4603      	mov	r3, r0
 80086f0:	603a      	str	r2, [r7, #0]
 80086f2:	71fb      	strb	r3, [r7, #7]
 80086f4:	460b      	mov	r3, r1
 80086f6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 80086f8:	2301      	movs	r3, #1
 80086fa:	73fb      	strb	r3, [r7, #15]
    return res;
 80086fc:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 80086fe:	4618      	mov	r0, r3
 8008700:	3714      	adds	r7, #20
 8008702:	46bd      	mov	sp, r7
 8008704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008708:	4770      	bx	lr
	...

0800870c <USBD_MSC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b084      	sub	sp, #16
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
 8008714:	460b      	mov	r3, r1
 8008716:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_MSC_BOT_HandleTypeDef *hmsc;

  hmsc = (USBD_MSC_BOT_HandleTypeDef *)USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 8008718:	f44f 701d 	mov.w	r0, #628	@ 0x274
 800871c:	f005 fa9a 	bl	800dc54 <USBD_static_malloc>
 8008720:	60f8      	str	r0, [r7, #12]

  if (hmsc == NULL)
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d109      	bne.n	800873c <USBD_MSC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	32b0      	adds	r2, #176	@ 0xb0
 8008732:	2100      	movs	r1, #0
 8008734:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008738:	2302      	movs	r3, #2
 800873a:	e06e      	b.n	800881a <USBD_MSC_Init+0x10e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hmsc;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	32b0      	adds	r2, #176	@ 0xb0
 8008746:	68f9      	ldr	r1, [r7, #12]
 8008748:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	32b0      	adds	r2, #176	@ 0xb0
 8008756:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	7c1b      	ldrb	r3, [r3, #16]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d12b      	bne.n	80087c0 <USBD_MSC_Init+0xb4>
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 8008768:	4b2e      	ldr	r3, [pc, #184]	@ (8008824 <USBD_MSC_Init+0x118>)
 800876a:	7819      	ldrb	r1, [r3, #0]
 800876c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008770:	2202      	movs	r2, #2
 8008772:	6878      	ldr	r0, [r7, #4]
 8008774:	f005 f83c 	bl	800d7f0 <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 8008778:	4b2a      	ldr	r3, [pc, #168]	@ (8008824 <USBD_MSC_Init+0x118>)
 800877a:	781b      	ldrb	r3, [r3, #0]
 800877c:	f003 020f 	and.w	r2, r3, #15
 8008780:	6879      	ldr	r1, [r7, #4]
 8008782:	4613      	mov	r3, r2
 8008784:	009b      	lsls	r3, r3, #2
 8008786:	4413      	add	r3, r2
 8008788:	009b      	lsls	r3, r3, #2
 800878a:	440b      	add	r3, r1
 800878c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008790:	2201      	movs	r2, #1
 8008792:	801a      	strh	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 8008794:	4b24      	ldr	r3, [pc, #144]	@ (8008828 <USBD_MSC_Init+0x11c>)
 8008796:	7819      	ldrb	r1, [r3, #0]
 8008798:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800879c:	2202      	movs	r2, #2
 800879e:	6878      	ldr	r0, [r7, #4]
 80087a0:	f005 f826 	bl	800d7f0 <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 80087a4:	4b20      	ldr	r3, [pc, #128]	@ (8008828 <USBD_MSC_Init+0x11c>)
 80087a6:	781b      	ldrb	r3, [r3, #0]
 80087a8:	f003 020f 	and.w	r2, r3, #15
 80087ac:	6879      	ldr	r1, [r7, #4]
 80087ae:	4613      	mov	r3, r2
 80087b0:	009b      	lsls	r3, r3, #2
 80087b2:	4413      	add	r3, r2
 80087b4:	009b      	lsls	r3, r3, #2
 80087b6:	440b      	add	r3, r1
 80087b8:	3324      	adds	r3, #36	@ 0x24
 80087ba:	2201      	movs	r2, #1
 80087bc:	801a      	strh	r2, [r3, #0]
 80087be:	e028      	b.n	8008812 <USBD_MSC_Init+0x106>
  }
  else
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 80087c0:	4b18      	ldr	r3, [pc, #96]	@ (8008824 <USBD_MSC_Init+0x118>)
 80087c2:	7819      	ldrb	r1, [r3, #0]
 80087c4:	2340      	movs	r3, #64	@ 0x40
 80087c6:	2202      	movs	r2, #2
 80087c8:	6878      	ldr	r0, [r7, #4]
 80087ca:	f005 f811 	bl	800d7f0 <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 80087ce:	4b15      	ldr	r3, [pc, #84]	@ (8008824 <USBD_MSC_Init+0x118>)
 80087d0:	781b      	ldrb	r3, [r3, #0]
 80087d2:	f003 020f 	and.w	r2, r3, #15
 80087d6:	6879      	ldr	r1, [r7, #4]
 80087d8:	4613      	mov	r3, r2
 80087da:	009b      	lsls	r3, r3, #2
 80087dc:	4413      	add	r3, r2
 80087de:	009b      	lsls	r3, r3, #2
 80087e0:	440b      	add	r3, r1
 80087e2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80087e6:	2201      	movs	r2, #1
 80087e8:	801a      	strh	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 80087ea:	4b0f      	ldr	r3, [pc, #60]	@ (8008828 <USBD_MSC_Init+0x11c>)
 80087ec:	7819      	ldrb	r1, [r3, #0]
 80087ee:	2340      	movs	r3, #64	@ 0x40
 80087f0:	2202      	movs	r2, #2
 80087f2:	6878      	ldr	r0, [r7, #4]
 80087f4:	f004 fffc 	bl	800d7f0 <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 80087f8:	4b0b      	ldr	r3, [pc, #44]	@ (8008828 <USBD_MSC_Init+0x11c>)
 80087fa:	781b      	ldrb	r3, [r3, #0]
 80087fc:	f003 020f 	and.w	r2, r3, #15
 8008800:	6879      	ldr	r1, [r7, #4]
 8008802:	4613      	mov	r3, r2
 8008804:	009b      	lsls	r3, r3, #2
 8008806:	4413      	add	r3, r2
 8008808:	009b      	lsls	r3, r3, #2
 800880a:	440b      	add	r3, r1
 800880c:	3324      	adds	r3, #36	@ 0x24
 800880e:	2201      	movs	r2, #1
 8008810:	801a      	strh	r2, [r3, #0]
  }

  /* Init the BOT  layer */
  MSC_BOT_Init(pdev);
 8008812:	6878      	ldr	r0, [r7, #4]
 8008814:	f000 fa2c 	bl	8008c70 <MSC_BOT_Init>

  return (uint8_t)USBD_OK;
 8008818:	2300      	movs	r3, #0
}
 800881a:	4618      	mov	r0, r3
 800881c:	3710      	adds	r7, #16
 800881e:	46bd      	mov	sp, r7
 8008820:	bd80      	pop	{r7, pc}
 8008822:	bf00      	nop
 8008824:	20000083 	.word	0x20000083
 8008828:	20000082 	.word	0x20000082

0800882c <USBD_MSC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800882c:	b580      	push	{r7, lr}
 800882e:	b082      	sub	sp, #8
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
 8008834:	460b      	mov	r3, r1
 8008836:	70fb      	strb	r3, [r7, #3]
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close MSC EPs */
  (void)USBD_LL_CloseEP(pdev, MSCOutEpAdd);
 8008838:	4b26      	ldr	r3, [pc, #152]	@ (80088d4 <USBD_MSC_DeInit+0xa8>)
 800883a:	781b      	ldrb	r3, [r3, #0]
 800883c:	4619      	mov	r1, r3
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	f005 f814 	bl	800d86c <USBD_LL_CloseEP>
  pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 0U;
 8008844:	4b23      	ldr	r3, [pc, #140]	@ (80088d4 <USBD_MSC_DeInit+0xa8>)
 8008846:	781b      	ldrb	r3, [r3, #0]
 8008848:	f003 020f 	and.w	r2, r3, #15
 800884c:	6879      	ldr	r1, [r7, #4]
 800884e:	4613      	mov	r3, r2
 8008850:	009b      	lsls	r3, r3, #2
 8008852:	4413      	add	r3, r2
 8008854:	009b      	lsls	r3, r3, #2
 8008856:	440b      	add	r3, r1
 8008858:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800885c:	2200      	movs	r2, #0
 800885e:	801a      	strh	r2, [r3, #0]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, MSCInEpAdd);
 8008860:	4b1d      	ldr	r3, [pc, #116]	@ (80088d8 <USBD_MSC_DeInit+0xac>)
 8008862:	781b      	ldrb	r3, [r3, #0]
 8008864:	4619      	mov	r1, r3
 8008866:	6878      	ldr	r0, [r7, #4]
 8008868:	f005 f800 	bl	800d86c <USBD_LL_CloseEP>
  pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 0U;
 800886c:	4b1a      	ldr	r3, [pc, #104]	@ (80088d8 <USBD_MSC_DeInit+0xac>)
 800886e:	781b      	ldrb	r3, [r3, #0]
 8008870:	f003 020f 	and.w	r2, r3, #15
 8008874:	6879      	ldr	r1, [r7, #4]
 8008876:	4613      	mov	r3, r2
 8008878:	009b      	lsls	r3, r3, #2
 800887a:	4413      	add	r3, r2
 800887c:	009b      	lsls	r3, r3, #2
 800887e:	440b      	add	r3, r1
 8008880:	3324      	adds	r3, #36	@ 0x24
 8008882:	2200      	movs	r2, #0
 8008884:	801a      	strh	r2, [r3, #0]

  /* Free MSC Class Resources */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	32b0      	adds	r2, #176	@ 0xb0
 8008890:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d018      	beq.n	80088ca <USBD_MSC_DeInit+0x9e>
  {
    /* De-Init the BOT layer */
    MSC_BOT_DeInit(pdev);
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	f000 fa67 	bl	8008d6c <MSC_BOT_DeInit>

    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	32b0      	adds	r2, #176	@ 0xb0
 80088a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088ac:	4618      	mov	r0, r3
 80088ae:	f005 f9df 	bl	800dc70 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId]  = NULL;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	32b0      	adds	r2, #176	@ 0xb0
 80088bc:	2100      	movs	r1, #0
 80088be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2200      	movs	r2, #0
 80088c6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80088ca:	2300      	movs	r3, #0
}
 80088cc:	4618      	mov	r0, r3
 80088ce:	3708      	adds	r7, #8
 80088d0:	46bd      	mov	sp, r7
 80088d2:	bd80      	pop	{r7, pc}
 80088d4:	20000083 	.word	0x20000083
 80088d8:	20000082 	.word	0x20000082

080088dc <USBD_MSC_Setup>:
  * @param  pdev: device instance
  * @param  req: USB request
  * @retval status
  */
uint8_t USBD_MSC_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80088dc:	b580      	push	{r7, lr}
 80088de:	b086      	sub	sp, #24
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
 80088e4:	6039      	str	r1, [r7, #0]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	32b0      	adds	r2, #176	@ 0xb0
 80088f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088f4:	613b      	str	r3, [r7, #16]
  USBD_StatusTypeDef ret = USBD_OK;
 80088f6:	2300      	movs	r3, #0
 80088f8:	75fb      	strb	r3, [r7, #23]
  uint16_t status_info = 0U;
 80088fa:	2300      	movs	r3, #0
 80088fc:	81fb      	strh	r3, [r7, #14]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 80088fe:	693b      	ldr	r3, [r7, #16]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d101      	bne.n	8008908 <USBD_MSC_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 8008904:	2303      	movs	r3, #3
 8008906:	e0e1      	b.n	8008acc <USBD_MSC_Setup+0x1f0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	781b      	ldrb	r3, [r3, #0]
 800890c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008910:	2b00      	cmp	r3, #0
 8008912:	d053      	beq.n	80089bc <USBD_MSC_Setup+0xe0>
 8008914:	2b20      	cmp	r3, #32
 8008916:	f040 80d1 	bne.w	8008abc <USBD_MSC_Setup+0x1e0>
  {
    /* Class request */
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	785b      	ldrb	r3, [r3, #1]
 800891e:	2bfe      	cmp	r3, #254	@ 0xfe
 8008920:	d002      	beq.n	8008928 <USBD_MSC_Setup+0x4c>
 8008922:	2bff      	cmp	r3, #255	@ 0xff
 8008924:	d02a      	beq.n	800897c <USBD_MSC_Setup+0xa0>
 8008926:	e041      	b.n	80089ac <USBD_MSC_Setup+0xd0>
      {
        case BOT_GET_MAX_LUN:
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	885b      	ldrh	r3, [r3, #2]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d11e      	bne.n	800896e <USBD_MSC_Setup+0x92>
 8008930:	683b      	ldr	r3, [r7, #0]
 8008932:	88db      	ldrh	r3, [r3, #6]
 8008934:	2b01      	cmp	r3, #1
 8008936:	d11a      	bne.n	800896e <USBD_MSC_Setup+0x92>
              ((req->bmRequest & 0x80U) == 0x80U))
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	781b      	ldrb	r3, [r3, #0]
 800893c:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800893e:	2b00      	cmp	r3, #0
 8008940:	da15      	bge.n	800896e <USBD_MSC_Setup+0x92>
          {
            hmsc->max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetMaxLun();
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008948:	687a      	ldr	r2, [r7, #4]
 800894a:	33b0      	adds	r3, #176	@ 0xb0
 800894c:	009b      	lsls	r3, r3, #2
 800894e:	4413      	add	r3, r2
 8008950:	685b      	ldr	r3, [r3, #4]
 8008952:	699b      	ldr	r3, [r3, #24]
 8008954:	4798      	blx	r3
 8008956:	4603      	mov	r3, r0
 8008958:	461a      	mov	r2, r3
 800895a:	693b      	ldr	r3, [r7, #16]
 800895c:	601a      	str	r2, [r3, #0]
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->max_lun, 1U);
 800895e:	693b      	ldr	r3, [r7, #16]
 8008960:	2201      	movs	r2, #1
 8008962:	4619      	mov	r1, r3
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	f003 f8cd 	bl	800bb04 <USBD_CtlSendData>
 800896a:	bf00      	nop
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800896c:	e025      	b.n	80089ba <USBD_MSC_Setup+0xde>
            USBD_CtlError(pdev, req);
 800896e:	6839      	ldr	r1, [r7, #0]
 8008970:	6878      	ldr	r0, [r7, #4]
 8008972:	f003 f84a 	bl	800ba0a <USBD_CtlError>
            ret = USBD_FAIL;
 8008976:	2303      	movs	r3, #3
 8008978:	75fb      	strb	r3, [r7, #23]
          break;
 800897a:	e01e      	b.n	80089ba <USBD_MSC_Setup+0xde>

        case BOT_RESET :
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 800897c:	683b      	ldr	r3, [r7, #0]
 800897e:	885b      	ldrh	r3, [r3, #2]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d10c      	bne.n	800899e <USBD_MSC_Setup+0xc2>
 8008984:	683b      	ldr	r3, [r7, #0]
 8008986:	88db      	ldrh	r3, [r3, #6]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d108      	bne.n	800899e <USBD_MSC_Setup+0xc2>
              ((req->bmRequest & 0x80U) != 0x80U))
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	781b      	ldrb	r3, [r3, #0]
 8008990:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 8008992:	2b00      	cmp	r3, #0
 8008994:	db03      	blt.n	800899e <USBD_MSC_Setup+0xc2>
          {
            MSC_BOT_Reset(pdev);
 8008996:	6878      	ldr	r0, [r7, #4]
 8008998:	f000 f9b4 	bl	8008d04 <MSC_BOT_Reset>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800899c:	e00d      	b.n	80089ba <USBD_MSC_Setup+0xde>
            USBD_CtlError(pdev, req);
 800899e:	6839      	ldr	r1, [r7, #0]
 80089a0:	6878      	ldr	r0, [r7, #4]
 80089a2:	f003 f832 	bl	800ba0a <USBD_CtlError>
            ret = USBD_FAIL;
 80089a6:	2303      	movs	r3, #3
 80089a8:	75fb      	strb	r3, [r7, #23]
          break;
 80089aa:	e006      	b.n	80089ba <USBD_MSC_Setup+0xde>

        default:
          USBD_CtlError(pdev, req);
 80089ac:	6839      	ldr	r1, [r7, #0]
 80089ae:	6878      	ldr	r0, [r7, #4]
 80089b0:	f003 f82b 	bl	800ba0a <USBD_CtlError>
          ret = USBD_FAIL;
 80089b4:	2303      	movs	r3, #3
 80089b6:	75fb      	strb	r3, [r7, #23]
          break;
 80089b8:	bf00      	nop
      }
      break;
 80089ba:	e086      	b.n	8008aca <USBD_MSC_Setup+0x1ee>
    /* Interface & Endpoint request */
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80089bc:	683b      	ldr	r3, [r7, #0]
 80089be:	785b      	ldrb	r3, [r3, #1]
 80089c0:	2b0b      	cmp	r3, #11
 80089c2:	d872      	bhi.n	8008aaa <USBD_MSC_Setup+0x1ce>
 80089c4:	a201      	add	r2, pc, #4	@ (adr r2, 80089cc <USBD_MSC_Setup+0xf0>)
 80089c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089ca:	bf00      	nop
 80089cc:	080089fd 	.word	0x080089fd
 80089d0:	08008a79 	.word	0x08008a79
 80089d4:	08008aab 	.word	0x08008aab
 80089d8:	08008aab 	.word	0x08008aab
 80089dc:	08008aab 	.word	0x08008aab
 80089e0:	08008aab 	.word	0x08008aab
 80089e4:	08008aab 	.word	0x08008aab
 80089e8:	08008aab 	.word	0x08008aab
 80089ec:	08008aab 	.word	0x08008aab
 80089f0:	08008aab 	.word	0x08008aab
 80089f4:	08008a27 	.word	0x08008a27
 80089f8:	08008a51 	.word	0x08008a51
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a02:	b2db      	uxtb	r3, r3
 8008a04:	2b03      	cmp	r3, #3
 8008a06:	d107      	bne.n	8008a18 <USBD_MSC_Setup+0x13c>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008a08:	f107 030e 	add.w	r3, r7, #14
 8008a0c:	2202      	movs	r2, #2
 8008a0e:	4619      	mov	r1, r3
 8008a10:	6878      	ldr	r0, [r7, #4]
 8008a12:	f003 f877 	bl	800bb04 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008a16:	e050      	b.n	8008aba <USBD_MSC_Setup+0x1de>
            USBD_CtlError(pdev, req);
 8008a18:	6839      	ldr	r1, [r7, #0]
 8008a1a:	6878      	ldr	r0, [r7, #4]
 8008a1c:	f002 fff5 	bl	800ba0a <USBD_CtlError>
            ret = USBD_FAIL;
 8008a20:	2303      	movs	r3, #3
 8008a22:	75fb      	strb	r3, [r7, #23]
          break;
 8008a24:	e049      	b.n	8008aba <USBD_MSC_Setup+0x1de>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a2c:	b2db      	uxtb	r3, r3
 8008a2e:	2b03      	cmp	r3, #3
 8008a30:	d107      	bne.n	8008a42 <USBD_MSC_Setup+0x166>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->interface, 1U);
 8008a32:	693b      	ldr	r3, [r7, #16]
 8008a34:	3304      	adds	r3, #4
 8008a36:	2201      	movs	r2, #1
 8008a38:	4619      	mov	r1, r3
 8008a3a:	6878      	ldr	r0, [r7, #4]
 8008a3c:	f003 f862 	bl	800bb04 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008a40:	e03b      	b.n	8008aba <USBD_MSC_Setup+0x1de>
            USBD_CtlError(pdev, req);
 8008a42:	6839      	ldr	r1, [r7, #0]
 8008a44:	6878      	ldr	r0, [r7, #4]
 8008a46:	f002 ffe0 	bl	800ba0a <USBD_CtlError>
            ret = USBD_FAIL;
 8008a4a:	2303      	movs	r3, #3
 8008a4c:	75fb      	strb	r3, [r7, #23]
          break;
 8008a4e:	e034      	b.n	8008aba <USBD_MSC_Setup+0x1de>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a56:	b2db      	uxtb	r3, r3
 8008a58:	2b03      	cmp	r3, #3
 8008a5a:	d106      	bne.n	8008a6a <USBD_MSC_Setup+0x18e>
          {
            hmsc->interface = (uint8_t)(req->wValue);
 8008a5c:	683b      	ldr	r3, [r7, #0]
 8008a5e:	885b      	ldrh	r3, [r3, #2]
 8008a60:	b2db      	uxtb	r3, r3
 8008a62:	461a      	mov	r2, r3
 8008a64:	693b      	ldr	r3, [r7, #16]
 8008a66:	605a      	str	r2, [r3, #4]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008a68:	e027      	b.n	8008aba <USBD_MSC_Setup+0x1de>
            USBD_CtlError(pdev, req);
 8008a6a:	6839      	ldr	r1, [r7, #0]
 8008a6c:	6878      	ldr	r0, [r7, #4]
 8008a6e:	f002 ffcc 	bl	800ba0a <USBD_CtlError>
            ret = USBD_FAIL;
 8008a72:	2303      	movs	r3, #3
 8008a74:	75fb      	strb	r3, [r7, #23]
          break;
 8008a76:	e020      	b.n	8008aba <USBD_MSC_Setup+0x1de>

        case USB_REQ_CLEAR_FEATURE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a7e:	b2db      	uxtb	r3, r3
 8008a80:	2b03      	cmp	r3, #3
 8008a82:	d119      	bne.n	8008ab8 <USBD_MSC_Setup+0x1dc>
          {
            if (req->wValue == USB_FEATURE_EP_HALT)
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	885b      	ldrh	r3, [r3, #2]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d115      	bne.n	8008ab8 <USBD_MSC_Setup+0x1dc>
            {
              /* Flush the FIFO */
              (void)USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	889b      	ldrh	r3, [r3, #4]
 8008a90:	b2db      	uxtb	r3, r3
 8008a92:	4619      	mov	r1, r3
 8008a94:	6878      	ldr	r0, [r7, #4]
 8008a96:	f004 ff1f 	bl	800d8d8 <USBD_LL_FlushEP>

              /* Handle BOT error */
              MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 8008a9a:	683b      	ldr	r3, [r7, #0]
 8008a9c:	889b      	ldrh	r3, [r3, #4]
 8008a9e:	b2db      	uxtb	r3, r3
 8008aa0:	4619      	mov	r1, r3
 8008aa2:	6878      	ldr	r0, [r7, #4]
 8008aa4:	f000 fb2e 	bl	8009104 <MSC_BOT_CplClrFeature>
            }
          }
          break;
 8008aa8:	e006      	b.n	8008ab8 <USBD_MSC_Setup+0x1dc>

        default:
          USBD_CtlError(pdev, req);
 8008aaa:	6839      	ldr	r1, [r7, #0]
 8008aac:	6878      	ldr	r0, [r7, #4]
 8008aae:	f002 ffac 	bl	800ba0a <USBD_CtlError>
          ret = USBD_FAIL;
 8008ab2:	2303      	movs	r3, #3
 8008ab4:	75fb      	strb	r3, [r7, #23]
          break;
 8008ab6:	e000      	b.n	8008aba <USBD_MSC_Setup+0x1de>
          break;
 8008ab8:	bf00      	nop
      }
      break;
 8008aba:	e006      	b.n	8008aca <USBD_MSC_Setup+0x1ee>

    default:
      USBD_CtlError(pdev, req);
 8008abc:	6839      	ldr	r1, [r7, #0]
 8008abe:	6878      	ldr	r0, [r7, #4]
 8008ac0:	f002 ffa3 	bl	800ba0a <USBD_CtlError>
      ret = USBD_FAIL;
 8008ac4:	2303      	movs	r3, #3
 8008ac6:	75fb      	strb	r3, [r7, #23]
      break;
 8008ac8:	bf00      	nop
  }

  return (uint8_t)ret;
 8008aca:	7dfb      	ldrb	r3, [r7, #23]
}
 8008acc:	4618      	mov	r0, r3
 8008ace:	3718      	adds	r7, #24
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	bd80      	pop	{r7, pc}

08008ad4 <USBD_MSC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b082      	sub	sp, #8
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
 8008adc:	460b      	mov	r3, r1
 8008ade:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataIn(pdev, epnum);
 8008ae0:	78fb      	ldrb	r3, [r7, #3]
 8008ae2:	4619      	mov	r1, r3
 8008ae4:	6878      	ldr	r0, [r7, #4]
 8008ae6:	f000 f959 	bl	8008d9c <MSC_BOT_DataIn>

  return (uint8_t)USBD_OK;
 8008aea:	2300      	movs	r3, #0
}
 8008aec:	4618      	mov	r0, r3
 8008aee:	3708      	adds	r7, #8
 8008af0:	46bd      	mov	sp, r7
 8008af2:	bd80      	pop	{r7, pc}

08008af4 <USBD_MSC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b082      	sub	sp, #8
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
 8008afc:	460b      	mov	r3, r1
 8008afe:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataOut(pdev, epnum);
 8008b00:	78fb      	ldrb	r3, [r7, #3]
 8008b02:	4619      	mov	r1, r3
 8008b04:	6878      	ldr	r0, [r7, #4]
 8008b06:	f000 f983 	bl	8008e10 <MSC_BOT_DataOut>

  return (uint8_t)USBD_OK;
 8008b0a:	2300      	movs	r3, #0
}
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	3708      	adds	r7, #8
 8008b10:	46bd      	mov	sp, r7
 8008b12:	bd80      	pop	{r7, pc}

08008b14 <USBD_MSC_GetHSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetHSCfgDesc(uint16_t *length)
{
 8008b14:	b580      	push	{r7, lr}
 8008b16:	b084      	sub	sp, #16
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 8008b1c:	2181      	movs	r1, #129	@ 0x81
 8008b1e:	4812      	ldr	r0, [pc, #72]	@ (8008b68 <USBD_MSC_GetHSCfgDesc+0x54>)
 8008b20:	f002 f912 	bl	800ad48 <USBD_GetEpDesc>
 8008b24:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 8008b26:	2101      	movs	r1, #1
 8008b28:	480f      	ldr	r0, [pc, #60]	@ (8008b68 <USBD_MSC_GetHSCfgDesc+0x54>)
 8008b2a:	f002 f90d 	bl	800ad48 <USBD_GetEpDesc>
 8008b2e:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d006      	beq.n	8008b44 <USBD_MSC_GetHSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	2200      	movs	r2, #0
 8008b3a:	711a      	strb	r2, [r3, #4]
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	f042 0202 	orr.w	r2, r2, #2
 8008b42:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 8008b44:	68bb      	ldr	r3, [r7, #8]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d006      	beq.n	8008b58 <USBD_MSC_GetHSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 8008b4a:	68bb      	ldr	r3, [r7, #8]
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	711a      	strb	r2, [r3, #4]
 8008b50:	2200      	movs	r2, #0
 8008b52:	f042 0202 	orr.w	r2, r2, #2
 8008b56:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	2220      	movs	r2, #32
 8008b5c:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 8008b5e:	4b02      	ldr	r3, [pc, #8]	@ (8008b68 <USBD_MSC_GetHSCfgDesc+0x54>)
}
 8008b60:	4618      	mov	r0, r3
 8008b62:	3710      	adds	r7, #16
 8008b64:	46bd      	mov	sp, r7
 8008b66:	bd80      	pop	{r7, pc}
 8008b68:	20000058 	.word	0x20000058

08008b6c <USBD_MSC_GetFSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetFSCfgDesc(uint16_t *length)
{
 8008b6c:	b580      	push	{r7, lr}
 8008b6e:	b084      	sub	sp, #16
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 8008b74:	2181      	movs	r1, #129	@ 0x81
 8008b76:	4812      	ldr	r0, [pc, #72]	@ (8008bc0 <USBD_MSC_GetFSCfgDesc+0x54>)
 8008b78:	f002 f8e6 	bl	800ad48 <USBD_GetEpDesc>
 8008b7c:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 8008b7e:	2101      	movs	r1, #1
 8008b80:	480f      	ldr	r0, [pc, #60]	@ (8008bc0 <USBD_MSC_GetFSCfgDesc+0x54>)
 8008b82:	f002 f8e1 	bl	800ad48 <USBD_GetEpDesc>
 8008b86:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d006      	beq.n	8008b9c <USBD_MSC_GetFSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	2200      	movs	r2, #0
 8008b92:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008b96:	711a      	strb	r2, [r3, #4]
 8008b98:	2200      	movs	r2, #0
 8008b9a:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 8008b9c:	68bb      	ldr	r3, [r7, #8]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d006      	beq.n	8008bb0 <USBD_MSC_GetFSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 8008ba2:	68bb      	ldr	r3, [r7, #8]
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008baa:	711a      	strb	r2, [r3, #4]
 8008bac:	2200      	movs	r2, #0
 8008bae:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	2220      	movs	r2, #32
 8008bb4:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 8008bb6:	4b02      	ldr	r3, [pc, #8]	@ (8008bc0 <USBD_MSC_GetFSCfgDesc+0x54>)
}
 8008bb8:	4618      	mov	r0, r3
 8008bba:	3710      	adds	r7, #16
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	bd80      	pop	{r7, pc}
 8008bc0:	20000058 	.word	0x20000058

08008bc4 <USBD_MSC_GetOtherSpeedCfgDesc>:
  *         return other speed configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	b084      	sub	sp, #16
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 8008bcc:	2181      	movs	r1, #129	@ 0x81
 8008bce:	4812      	ldr	r0, [pc, #72]	@ (8008c18 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 8008bd0:	f002 f8ba 	bl	800ad48 <USBD_GetEpDesc>
 8008bd4:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 8008bd6:	2101      	movs	r1, #1
 8008bd8:	480f      	ldr	r0, [pc, #60]	@ (8008c18 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 8008bda:	f002 f8b5 	bl	800ad48 <USBD_GetEpDesc>
 8008bde:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d006      	beq.n	8008bf4 <USBD_MSC_GetOtherSpeedCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	2200      	movs	r2, #0
 8008bea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008bee:	711a      	strb	r2, [r3, #4]
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 8008bf4:	68bb      	ldr	r3, [r7, #8]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d006      	beq.n	8008c08 <USBD_MSC_GetOtherSpeedCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 8008bfa:	68bb      	ldr	r3, [r7, #8]
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008c02:	711a      	strb	r2, [r3, #4]
 8008c04:	2200      	movs	r2, #0
 8008c06:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2220      	movs	r2, #32
 8008c0c:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 8008c0e:	4b02      	ldr	r3, [pc, #8]	@ (8008c18 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
}
 8008c10:	4618      	mov	r0, r3
 8008c12:	3710      	adds	r7, #16
 8008c14:	46bd      	mov	sp, r7
 8008c16:	bd80      	pop	{r7, pc}
 8008c18:	20000058 	.word	0x20000058

08008c1c <USBD_MSC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008c1c:	b480      	push	{r7}
 8008c1e:	b083      	sub	sp, #12
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_DeviceQualifierDesc);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	220a      	movs	r2, #10
 8008c28:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_DeviceQualifierDesc;
 8008c2a:	4b03      	ldr	r3, [pc, #12]	@ (8008c38 <USBD_MSC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008c2c:	4618      	mov	r0, r3
 8008c2e:	370c      	adds	r7, #12
 8008c30:	46bd      	mov	sp, r7
 8008c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c36:	4770      	bx	lr
 8008c38:	20000078 	.word	0x20000078

08008c3c <USBD_MSC_RegisterStorage>:
  * @brief  USBD_MSC_RegisterStorage
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev, USBD_StorageTypeDef *fops)
{
 8008c3c:	b480      	push	{r7}
 8008c3e:	b083      	sub	sp, #12
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
 8008c44:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d101      	bne.n	8008c50 <USBD_MSC_RegisterStorage+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008c4c:	2303      	movs	r3, #3
 8008c4e:	e009      	b.n	8008c64 <USBD_MSC_RegisterStorage+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008c56:	687a      	ldr	r2, [r7, #4]
 8008c58:	33b0      	adds	r3, #176	@ 0xb0
 8008c5a:	009b      	lsls	r3, r3, #2
 8008c5c:	4413      	add	r3, r2
 8008c5e:	683a      	ldr	r2, [r7, #0]
 8008c60:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008c62:	2300      	movs	r3, #0
}
 8008c64:	4618      	mov	r0, r3
 8008c66:	370c      	adds	r7, #12
 8008c68:	46bd      	mov	sp, r7
 8008c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6e:	4770      	bx	lr

08008c70 <MSC_BOT_Init>:
  *         Initialize the BOT Process
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_Init(USBD_HandleTypeDef *pdev)
{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b084      	sub	sp, #16
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	32b0      	adds	r2, #176	@ 0xb0
 8008c82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c86:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d032      	beq.n	8008cf4 <MSC_BOT_Init+0x84>
  {
    return;
  }

  hmsc->bot_state = USBD_BOT_IDLE;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	2200      	movs	r2, #0
 8008c92:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	2200      	movs	r2, #0
 8008c98:	725a      	strb	r2, [r3, #9]

  hmsc->scsi_sense_tail = 0U;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
  hmsc->scsi_sense_head = 0U;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	2200      	movs	r2, #0
 8008ca6:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
  hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	2200      	movs	r2, #0
 8008cae:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262

  ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Init(0U);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008cb8:	687a      	ldr	r2, [r7, #4]
 8008cba:	33b0      	adds	r3, #176	@ 0xb0
 8008cbc:	009b      	lsls	r3, r3, #2
 8008cbe:	4413      	add	r3, r2
 8008cc0:	685b      	ldr	r3, [r3, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	2000      	movs	r0, #0
 8008cc6:	4798      	blx	r3

  (void)USBD_LL_FlushEP(pdev, MSCOutEpAdd);
 8008cc8:	4b0c      	ldr	r3, [pc, #48]	@ (8008cfc <MSC_BOT_Init+0x8c>)
 8008cca:	781b      	ldrb	r3, [r3, #0]
 8008ccc:	4619      	mov	r1, r3
 8008cce:	6878      	ldr	r0, [r7, #4]
 8008cd0:	f004 fe02 	bl	800d8d8 <USBD_LL_FlushEP>
  (void)USBD_LL_FlushEP(pdev, MSCInEpAdd);
 8008cd4:	4b0a      	ldr	r3, [pc, #40]	@ (8008d00 <MSC_BOT_Init+0x90>)
 8008cd6:	781b      	ldrb	r3, [r3, #0]
 8008cd8:	4619      	mov	r1, r3
 8008cda:	6878      	ldr	r0, [r7, #4]
 8008cdc:	f004 fdfc 	bl	800d8d8 <USBD_LL_FlushEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 8008ce0:	4b06      	ldr	r3, [pc, #24]	@ (8008cfc <MSC_BOT_Init+0x8c>)
 8008ce2:	7819      	ldrb	r1, [r3, #0]
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 8008cea:	231f      	movs	r3, #31
 8008cec:	6878      	ldr	r0, [r7, #4]
 8008cee:	f004 ff2f 	bl	800db50 <USBD_LL_PrepareReceive>
 8008cf2:	e000      	b.n	8008cf6 <MSC_BOT_Init+0x86>
    return;
 8008cf4:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 8008cf6:	3710      	adds	r7, #16
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	bd80      	pop	{r7, pc}
 8008cfc:	20000083 	.word	0x20000083
 8008d00:	20000082 	.word	0x20000082

08008d04 <MSC_BOT_Reset>:
  *         Reset the BOT Machine
  * @param  pdev: device instance
  * @retval  None
  */
void MSC_BOT_Reset(USBD_HandleTypeDef *pdev)
{
 8008d04:	b580      	push	{r7, lr}
 8008d06:	b084      	sub	sp, #16
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	32b0      	adds	r2, #176	@ 0xb0
 8008d16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d1a:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d01b      	beq.n	8008d5a <MSC_BOT_Reset+0x56>
  {
    return;
  }

  hmsc->bot_state  = USBD_BOT_IDLE;
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	2200      	movs	r2, #0
 8008d26:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	2201      	movs	r2, #1
 8008d2c:	725a      	strb	r2, [r3, #9]

  (void)USBD_LL_ClearStallEP(pdev, MSCInEpAdd);
 8008d2e:	4b0d      	ldr	r3, [pc, #52]	@ (8008d64 <MSC_BOT_Reset+0x60>)
 8008d30:	781b      	ldrb	r3, [r3, #0]
 8008d32:	4619      	mov	r1, r3
 8008d34:	6878      	ldr	r0, [r7, #4]
 8008d36:	f004 fe3b 	bl	800d9b0 <USBD_LL_ClearStallEP>
  (void)USBD_LL_ClearStallEP(pdev, MSCOutEpAdd);
 8008d3a:	4b0b      	ldr	r3, [pc, #44]	@ (8008d68 <MSC_BOT_Reset+0x64>)
 8008d3c:	781b      	ldrb	r3, [r3, #0]
 8008d3e:	4619      	mov	r1, r3
 8008d40:	6878      	ldr	r0, [r7, #4]
 8008d42:	f004 fe35 	bl	800d9b0 <USBD_LL_ClearStallEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 8008d46:	4b08      	ldr	r3, [pc, #32]	@ (8008d68 <MSC_BOT_Reset+0x64>)
 8008d48:	7819      	ldrb	r1, [r3, #0]
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 8008d50:	231f      	movs	r3, #31
 8008d52:	6878      	ldr	r0, [r7, #4]
 8008d54:	f004 fefc 	bl	800db50 <USBD_LL_PrepareReceive>
 8008d58:	e000      	b.n	8008d5c <MSC_BOT_Reset+0x58>
    return;
 8008d5a:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 8008d5c:	3710      	adds	r7, #16
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	bd80      	pop	{r7, pc}
 8008d62:	bf00      	nop
 8008d64:	20000082 	.word	0x20000082
 8008d68:	20000083 	.word	0x20000083

08008d6c <MSC_BOT_DeInit>:
  *         DeInitialize the BOT Machine
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_DeInit(USBD_HandleTypeDef  *pdev)
{
 8008d6c:	b480      	push	{r7}
 8008d6e:	b085      	sub	sp, #20
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	32b0      	adds	r2, #176	@ 0xb0
 8008d7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d82:	60fb      	str	r3, [r7, #12]

  if (hmsc != NULL)
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d002      	beq.n	8008d90 <MSC_BOT_DeInit+0x24>
  {
    hmsc->bot_state = USBD_BOT_IDLE;
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	2200      	movs	r2, #0
 8008d8e:	721a      	strb	r2, [r3, #8]
  }
}
 8008d90:	bf00      	nop
 8008d92:	3714      	adds	r7, #20
 8008d94:	46bd      	mov	sp, r7
 8008d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9a:	4770      	bx	lr

08008d9c <MSC_BOT_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008d9c:	b580      	push	{r7, lr}
 8008d9e:	b084      	sub	sp, #16
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]
 8008da4:	460b      	mov	r3, r1
 8008da6:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	32b0      	adds	r2, #176	@ 0xb0
 8008db2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008db6:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d020      	beq.n	8008e00 <MSC_BOT_DataIn+0x64>
  {
    return;
  }

  switch (hmsc->bot_state)
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	7a1b      	ldrb	r3, [r3, #8]
 8008dc2:	2b02      	cmp	r3, #2
 8008dc4:	d005      	beq.n	8008dd2 <MSC_BOT_DataIn+0x36>
 8008dc6:	2b02      	cmp	r3, #2
 8008dc8:	db1c      	blt.n	8008e04 <MSC_BOT_DataIn+0x68>
 8008dca:	3b03      	subs	r3, #3
 8008dcc:	2b01      	cmp	r3, #1
 8008dce:	d819      	bhi.n	8008e04 <MSC_BOT_DataIn+0x68>
 8008dd0:	e011      	b.n	8008df6 <MSC_BOT_DataIn+0x5a>
  {
    case USBD_BOT_DATA_IN:
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 8008dde:	461a      	mov	r2, r3
 8008de0:	6878      	ldr	r0, [r7, #4]
 8008de2:	f000 f9c9 	bl	8009178 <SCSI_ProcessCmd>
 8008de6:	4603      	mov	r3, r0
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	da0d      	bge.n	8008e08 <MSC_BOT_DataIn+0x6c>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8008dec:	2101      	movs	r1, #1
 8008dee:	6878      	ldr	r0, [r7, #4]
 8008df0:	f000 f90c 	bl	800900c <MSC_BOT_SendCSW>
      }
      break;
 8008df4:	e008      	b.n	8008e08 <MSC_BOT_DataIn+0x6c>

    case USBD_BOT_SEND_DATA:
    case USBD_BOT_LAST_DATA_IN:
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8008df6:	2100      	movs	r1, #0
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	f000 f907 	bl	800900c <MSC_BOT_SendCSW>
      break;
 8008dfe:	e004      	b.n	8008e0a <MSC_BOT_DataIn+0x6e>
    return;
 8008e00:	bf00      	nop
 8008e02:	e002      	b.n	8008e0a <MSC_BOT_DataIn+0x6e>

    default:
      break;
 8008e04:	bf00      	nop
 8008e06:	e000      	b.n	8008e0a <MSC_BOT_DataIn+0x6e>
      break;
 8008e08:	bf00      	nop
  }
}
 8008e0a:	3710      	adds	r7, #16
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	bd80      	pop	{r7, pc}

08008e10 <MSC_BOT_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b084      	sub	sp, #16
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
 8008e18:	460b      	mov	r3, r1
 8008e1a:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	32b0      	adds	r2, #176	@ 0xb0
 8008e26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e2a:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d01c      	beq.n	8008e6c <MSC_BOT_DataOut+0x5c>
  {
    return;
  }

  switch (hmsc->bot_state)
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	7a1b      	ldrb	r3, [r3, #8]
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d002      	beq.n	8008e40 <MSC_BOT_DataOut+0x30>
 8008e3a:	2b01      	cmp	r3, #1
 8008e3c:	d004      	beq.n	8008e48 <MSC_BOT_DataOut+0x38>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
      }
      break;

    default:
      break;
 8008e3e:	e018      	b.n	8008e72 <MSC_BOT_DataOut+0x62>
      MSC_BOT_CBW_Decode(pdev);
 8008e40:	6878      	ldr	r0, [r7, #4]
 8008e42:	f000 f819 	bl	8008e78 <MSC_BOT_CBW_Decode>
      break;
 8008e46:	e014      	b.n	8008e72 <MSC_BOT_DataOut+0x62>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 8008e54:	461a      	mov	r2, r3
 8008e56:	6878      	ldr	r0, [r7, #4]
 8008e58:	f000 f98e 	bl	8009178 <SCSI_ProcessCmd>
 8008e5c:	4603      	mov	r3, r0
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	da06      	bge.n	8008e70 <MSC_BOT_DataOut+0x60>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8008e62:	2101      	movs	r1, #1
 8008e64:	6878      	ldr	r0, [r7, #4]
 8008e66:	f000 f8d1 	bl	800900c <MSC_BOT_SendCSW>
      break;
 8008e6a:	e001      	b.n	8008e70 <MSC_BOT_DataOut+0x60>
    return;
 8008e6c:	bf00      	nop
 8008e6e:	e000      	b.n	8008e72 <MSC_BOT_DataOut+0x62>
      break;
 8008e70:	bf00      	nop
  }
}
 8008e72:	3710      	adds	r7, #16
 8008e74:	46bd      	mov	sp, r7
 8008e76:	bd80      	pop	{r7, pc}

08008e78 <MSC_BOT_CBW_Decode>:
  *         Decode the CBW command and set the BOT state machine accordingly
  * @param  pdev: device instance
  * @retval None
  */
static void  MSC_BOT_CBW_Decode(USBD_HandleTypeDef *pdev)
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b084      	sub	sp, #16
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	32b0      	adds	r2, #176	@ 0xb0
 8008e8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e8e:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d079      	beq.n	8008f8a <MSC_BOT_CBW_Decode+0x112>
  {
    return;
  }

  hmsc->csw.dTag = hmsc->cbw.dTag;
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 8008eae:	4b3a      	ldr	r3, [pc, #232]	@ (8008f98 <MSC_BOT_CBW_Decode+0x120>)
 8008eb0:	781b      	ldrb	r3, [r3, #0]
 8008eb2:	4619      	mov	r1, r3
 8008eb4:	6878      	ldr	r0, [r7, #4]
 8008eb6:	f004 fe83 	bl	800dbc0 <USBD_LL_GetRxDataSize>
 8008eba:	4603      	mov	r3, r0
 8008ebc:	2b1f      	cmp	r3, #31
 8008ebe:	d114      	bne.n	8008eea <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 8008ec6:	4a35      	ldr	r2, [pc, #212]	@ (8008f9c <MSC_BOT_CBW_Decode+0x124>)
 8008ec8:	4293      	cmp	r3, r2
 8008eca:	d10e      	bne.n	8008eea <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	f893 321d 	ldrb.w	r3, [r3, #541]	@ 0x21d
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8008ed2:	2b01      	cmp	r3, #1
 8008ed4:	d809      	bhi.n	8008eea <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d004      	beq.n	8008eea <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.bCBLength > 16U))
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 8008ee6:	2b10      	cmp	r3, #16
 8008ee8:	d90e      	bls.n	8008f08 <MSC_BOT_CBW_Decode+0x90>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8008ef0:	2320      	movs	r3, #32
 8008ef2:	2205      	movs	r2, #5
 8008ef4:	6878      	ldr	r0, [r7, #4]
 8008ef6:	f000 fe54 	bl	8009ba2 <SCSI_SenseCode>

    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	2202      	movs	r2, #2
 8008efe:	725a      	strb	r2, [r3, #9]
    MSC_BOT_Abort(pdev);
 8008f00:	6878      	ldr	r0, [r7, #4]
 8008f02:	f000 f8bd 	bl	8009080 <MSC_BOT_Abort>
 8008f06:	e043      	b.n	8008f90 <MSC_BOT_CBW_Decode+0x118>
  }
  else
  {
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 8008f14:	461a      	mov	r2, r3
 8008f16:	6878      	ldr	r0, [r7, #4]
 8008f18:	f000 f92e 	bl	8009178 <SCSI_ProcessCmd>
 8008f1c:	4603      	mov	r3, r0
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	da0c      	bge.n	8008f3c <MSC_BOT_CBW_Decode+0xc4>
    {
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	7a1b      	ldrb	r3, [r3, #8]
 8008f26:	2b05      	cmp	r3, #5
 8008f28:	d104      	bne.n	8008f34 <MSC_BOT_CBW_Decode+0xbc>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8008f2a:	2101      	movs	r1, #1
 8008f2c:	6878      	ldr	r0, [r7, #4]
 8008f2e:	f000 f86d 	bl	800900c <MSC_BOT_SendCSW>
 8008f32:	e02d      	b.n	8008f90 <MSC_BOT_CBW_Decode+0x118>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 8008f34:	6878      	ldr	r0, [r7, #4]
 8008f36:	f000 f8a3 	bl	8009080 <MSC_BOT_Abort>
 8008f3a:	e029      	b.n	8008f90 <MSC_BOT_CBW_Decode+0x118>
      }
    }
    /* Burst xfer handled internally */
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	7a1b      	ldrb	r3, [r3, #8]
 8008f40:	2b02      	cmp	r3, #2
 8008f42:	d024      	beq.n	8008f8e <MSC_BOT_CBW_Decode+0x116>
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	7a1b      	ldrb	r3, [r3, #8]
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 8008f48:	2b01      	cmp	r3, #1
 8008f4a:	d020      	beq.n	8008f8e <MSC_BOT_CBW_Decode+0x116>
             (hmsc->bot_state != USBD_BOT_LAST_DATA_IN))
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	7a1b      	ldrb	r3, [r3, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 8008f50:	2b03      	cmp	r3, #3
 8008f52:	d01c      	beq.n	8008f8e <MSC_BOT_CBW_Decode+0x116>
    {
      if (hmsc->bot_data_length > 0U)
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	68db      	ldr	r3, [r3, #12]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d009      	beq.n	8008f70 <MSC_BOT_CBW_Decode+0xf8>
      {
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	f103 0110 	add.w	r1, r3, #16
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	68db      	ldr	r3, [r3, #12]
 8008f66:	461a      	mov	r2, r3
 8008f68:	6878      	ldr	r0, [r7, #4]
 8008f6a:	f000 f819 	bl	8008fa0 <MSC_BOT_SendData>
      if (hmsc->bot_data_length > 0U)
 8008f6e:	e00f      	b.n	8008f90 <MSC_BOT_CBW_Decode+0x118>
      }
      else if (hmsc->bot_data_length == 0U)
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	68db      	ldr	r3, [r3, #12]
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d104      	bne.n	8008f82 <MSC_BOT_CBW_Decode+0x10a>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8008f78:	2100      	movs	r1, #0
 8008f7a:	6878      	ldr	r0, [r7, #4]
 8008f7c:	f000 f846 	bl	800900c <MSC_BOT_SendCSW>
      if (hmsc->bot_data_length > 0U)
 8008f80:	e006      	b.n	8008f90 <MSC_BOT_CBW_Decode+0x118>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 8008f82:	6878      	ldr	r0, [r7, #4]
 8008f84:	f000 f87c 	bl	8009080 <MSC_BOT_Abort>
      if (hmsc->bot_data_length > 0U)
 8008f88:	e002      	b.n	8008f90 <MSC_BOT_CBW_Decode+0x118>
    return;
 8008f8a:	bf00      	nop
 8008f8c:	e000      	b.n	8008f90 <MSC_BOT_CBW_Decode+0x118>
      }
    }
    else
    {
      return;
 8008f8e:	bf00      	nop
    }
  }
}
 8008f90:	3710      	adds	r7, #16
 8008f92:	46bd      	mov	sp, r7
 8008f94:	bd80      	pop	{r7, pc}
 8008f96:	bf00      	nop
 8008f98:	20000083 	.word	0x20000083
 8008f9c:	43425355 	.word	0x43425355

08008fa0 <MSC_BOT_SendData>:
  * @param  buf: pointer to data buffer
  * @param  len: Data Length
  * @retval None
  */
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t len)
{
 8008fa0:	b580      	push	{r7, lr}
 8008fa2:	b086      	sub	sp, #24
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	60f8      	str	r0, [r7, #12]
 8008fa8:	60b9      	str	r1, [r7, #8]
 8008faa:	607a      	str	r2, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	32b0      	adds	r2, #176	@ 0xb0
 8008fb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fba:	617b      	str	r3, [r7, #20]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8008fbc:	697b      	ldr	r3, [r7, #20]
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d01e      	beq.n	8009000 <MSC_BOT_SendData+0x60>
  {
    return;
  }

  length = MIN(hmsc->cbw.dDataLength, len);
 8008fc2:	697b      	ldr	r3, [r7, #20]
 8008fc4:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8008fc8:	687a      	ldr	r2, [r7, #4]
 8008fca:	4293      	cmp	r3, r2
 8008fcc:	bf28      	it	cs
 8008fce:	4613      	movcs	r3, r2
 8008fd0:	613b      	str	r3, [r7, #16]

  hmsc->csw.dDataResidue -= len;
 8008fd2:	697b      	ldr	r3, [r7, #20]
 8008fd4:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	1ad2      	subs	r2, r2, r3
 8008fdc:	697b      	ldr	r3, [r7, #20]
 8008fde:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 8008fe2:	697b      	ldr	r3, [r7, #20]
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 8008fea:	697b      	ldr	r3, [r7, #20]
 8008fec:	2204      	movs	r2, #4
 8008fee:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, pbuf, length);
 8008ff0:	4b05      	ldr	r3, [pc, #20]	@ (8009008 <MSC_BOT_SendData+0x68>)
 8008ff2:	7819      	ldrb	r1, [r3, #0]
 8008ff4:	693b      	ldr	r3, [r7, #16]
 8008ff6:	68ba      	ldr	r2, [r7, #8]
 8008ff8:	68f8      	ldr	r0, [r7, #12]
 8008ffa:	f004 fd71 	bl	800dae0 <USBD_LL_Transmit>
 8008ffe:	e000      	b.n	8009002 <MSC_BOT_SendData+0x62>
    return;
 8009000:	bf00      	nop
}
 8009002:	3718      	adds	r7, #24
 8009004:	46bd      	mov	sp, r7
 8009006:	bd80      	pop	{r7, pc}
 8009008:	20000082 	.word	0x20000082

0800900c <MSC_BOT_SendCSW>:
  * @param  pdev: device instance
  * @param  status : CSW status
  * @retval None
  */
void  MSC_BOT_SendCSW(USBD_HandleTypeDef *pdev, uint8_t CSW_Status)
{
 800900c:	b580      	push	{r7, lr}
 800900e:	b084      	sub	sp, #16
 8009010:	af00      	add	r7, sp, #0
 8009012:	6078      	str	r0, [r7, #4]
 8009014:	460b      	mov	r3, r1
 8009016:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	32b0      	adds	r2, #176	@ 0xb0
 8009022:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009026:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d01d      	beq.n	800906a <MSC_BOT_SendCSW+0x5e>
  {
    return;
  }

  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	4a10      	ldr	r2, [pc, #64]	@ (8009074 <MSC_BOT_SendCSW+0x68>)
 8009032:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230
  hmsc->csw.bStatus = CSW_Status;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	78fa      	ldrb	r2, [r7, #3]
 800903a:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_IDLE;
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	2200      	movs	r2, #0
 8009042:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, (uint8_t *)&hmsc->csw,
 8009044:	4b0c      	ldr	r3, [pc, #48]	@ (8009078 <MSC_BOT_SendCSW+0x6c>)
 8009046:	7819      	ldrb	r1, [r3, #0]
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	f503 720c 	add.w	r2, r3, #560	@ 0x230
 800904e:	230d      	movs	r3, #13
 8009050:	6878      	ldr	r0, [r7, #4]
 8009052:	f004 fd45 	bl	800dae0 <USBD_LL_Transmit>
                         USBD_BOT_CSW_LENGTH);

  /* Prepare EP to Receive next Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 8009056:	4b09      	ldr	r3, [pc, #36]	@ (800907c <MSC_BOT_SendCSW+0x70>)
 8009058:	7819      	ldrb	r1, [r3, #0]
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 8009060:	231f      	movs	r3, #31
 8009062:	6878      	ldr	r0, [r7, #4]
 8009064:	f004 fd74 	bl	800db50 <USBD_LL_PrepareReceive>
 8009068:	e000      	b.n	800906c <MSC_BOT_SendCSW+0x60>
    return;
 800906a:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800906c:	3710      	adds	r7, #16
 800906e:	46bd      	mov	sp, r7
 8009070:	bd80      	pop	{r7, pc}
 8009072:	bf00      	nop
 8009074:	53425355 	.word	0x53425355
 8009078:	20000082 	.word	0x20000082
 800907c:	20000083 	.word	0x20000083

08009080 <MSC_BOT_Abort>:
  * @param  pdev: device instance
  * @retval status
  */

static void  MSC_BOT_Abort(USBD_HandleTypeDef *pdev)
{
 8009080:	b580      	push	{r7, lr}
 8009082:	b084      	sub	sp, #16
 8009084:	af00      	add	r7, sp, #0
 8009086:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	32b0      	adds	r2, #176	@ 0xb0
 8009092:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009096:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d02a      	beq.n	80090f4 <MSC_BOT_Abort+0x74>
  {
    return;
  }

  if ((hmsc->cbw.bmFlags == 0U) &&
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d10e      	bne.n	80090c6 <MSC_BOT_Abort+0x46>
      (hmsc->cbw.dDataLength != 0U) &&
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
  if ((hmsc->cbw.bmFlags == 0U) &&
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d009      	beq.n	80090c6 <MSC_BOT_Abort+0x46>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	7a5b      	ldrb	r3, [r3, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d105      	bne.n	80090c6 <MSC_BOT_Abort+0x46>
  {
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 80090ba:	4b10      	ldr	r3, [pc, #64]	@ (80090fc <MSC_BOT_Abort+0x7c>)
 80090bc:	781b      	ldrb	r3, [r3, #0]
 80090be:	4619      	mov	r1, r3
 80090c0:	6878      	ldr	r0, [r7, #4]
 80090c2:	f004 fc3f 	bl	800d944 <USBD_LL_StallEP>
  }

  (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 80090c6:	4b0e      	ldr	r3, [pc, #56]	@ (8009100 <MSC_BOT_Abort+0x80>)
 80090c8:	781b      	ldrb	r3, [r3, #0]
 80090ca:	4619      	mov	r1, r3
 80090cc:	6878      	ldr	r0, [r7, #4]
 80090ce:	f004 fc39 	bl	800d944 <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	7a5b      	ldrb	r3, [r3, #9]
 80090d6:	2b02      	cmp	r3, #2
 80090d8:	d10d      	bne.n	80090f6 <MSC_BOT_Abort+0x76>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 80090da:	4b09      	ldr	r3, [pc, #36]	@ (8009100 <MSC_BOT_Abort+0x80>)
 80090dc:	781b      	ldrb	r3, [r3, #0]
 80090de:	4619      	mov	r1, r3
 80090e0:	6878      	ldr	r0, [r7, #4]
 80090e2:	f004 fc2f 	bl	800d944 <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 80090e6:	4b05      	ldr	r3, [pc, #20]	@ (80090fc <MSC_BOT_Abort+0x7c>)
 80090e8:	781b      	ldrb	r3, [r3, #0]
 80090ea:	4619      	mov	r1, r3
 80090ec:	6878      	ldr	r0, [r7, #4]
 80090ee:	f004 fc29 	bl	800d944 <USBD_LL_StallEP>
 80090f2:	e000      	b.n	80090f6 <MSC_BOT_Abort+0x76>
    return;
 80090f4:	bf00      	nop
  }
}
 80090f6:	3710      	adds	r7, #16
 80090f8:	46bd      	mov	sp, r7
 80090fa:	bd80      	pop	{r7, pc}
 80090fc:	20000083 	.word	0x20000083
 8009100:	20000082 	.word	0x20000082

08009104 <MSC_BOT_CplClrFeature>:
  * @param  epnum: endpoint index
  * @retval None
  */

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009104:	b580      	push	{r7, lr}
 8009106:	b084      	sub	sp, #16
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
 800910c:	460b      	mov	r3, r1
 800910e:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	32b0      	adds	r2, #176	@ 0xb0
 800911a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800911e:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	2b00      	cmp	r3, #0
 8009124:	d01d      	beq.n	8009162 <MSC_BOT_CplClrFeature+0x5e>
  {
    return;
  }

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	7a5b      	ldrb	r3, [r3, #9]
 800912a:	2b02      	cmp	r3, #2
 800912c:	d10c      	bne.n	8009148 <MSC_BOT_CplClrFeature+0x44>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800912e:	4b10      	ldr	r3, [pc, #64]	@ (8009170 <MSC_BOT_CplClrFeature+0x6c>)
 8009130:	781b      	ldrb	r3, [r3, #0]
 8009132:	4619      	mov	r1, r3
 8009134:	6878      	ldr	r0, [r7, #4]
 8009136:	f004 fc05 	bl	800d944 <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800913a:	4b0e      	ldr	r3, [pc, #56]	@ (8009174 <MSC_BOT_CplClrFeature+0x70>)
 800913c:	781b      	ldrb	r3, [r3, #0]
 800913e:	4619      	mov	r1, r3
 8009140:	6878      	ldr	r0, [r7, #4]
 8009142:	f004 fbff 	bl	800d944 <USBD_LL_StallEP>
 8009146:	e00f      	b.n	8009168 <MSC_BOT_CplClrFeature+0x64>
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 8009148:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800914c:	2b00      	cmp	r3, #0
 800914e:	da0a      	bge.n	8009166 <MSC_BOT_CplClrFeature+0x62>
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	7a5b      	ldrb	r3, [r3, #9]
 8009154:	2b01      	cmp	r3, #1
 8009156:	d006      	beq.n	8009166 <MSC_BOT_CplClrFeature+0x62>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8009158:	2101      	movs	r1, #1
 800915a:	6878      	ldr	r0, [r7, #4]
 800915c:	f7ff ff56 	bl	800900c <MSC_BOT_SendCSW>
 8009160:	e002      	b.n	8009168 <MSC_BOT_CplClrFeature+0x64>
    return;
 8009162:	bf00      	nop
 8009164:	e000      	b.n	8009168 <MSC_BOT_CplClrFeature+0x64>
  }
  else
  {
    return;
 8009166:	bf00      	nop
  }
}
 8009168:	3710      	adds	r7, #16
 800916a:	46bd      	mov	sp, r7
 800916c:	bd80      	pop	{r7, pc}
 800916e:	bf00      	nop
 8009170:	20000082 	.word	0x20000082
 8009174:	20000083 	.word	0x20000083

08009178 <SCSI_ProcessCmd>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
int8_t SCSI_ProcessCmd(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *cmd)
{
 8009178:	b580      	push	{r7, lr}
 800917a:	b086      	sub	sp, #24
 800917c:	af00      	add	r7, sp, #0
 800917e:	60f8      	str	r0, [r7, #12]
 8009180:	460b      	mov	r3, r1
 8009182:	607a      	str	r2, [r7, #4]
 8009184:	72fb      	strb	r3, [r7, #11]
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	32b0      	adds	r2, #176	@ 0xb0
 8009190:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009194:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8009196:	693b      	ldr	r3, [r7, #16]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d102      	bne.n	80091a2 <SCSI_ProcessCmd+0x2a>
  {
    return -1;
 800919c:	f04f 33ff 	mov.w	r3, #4294967295
 80091a0:	e168      	b.n	8009474 <SCSI_ProcessCmd+0x2fc>
  }

  switch (cmd[0])
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	781b      	ldrb	r3, [r3, #0]
 80091a6:	2baa      	cmp	r3, #170	@ 0xaa
 80091a8:	f000 8144 	beq.w	8009434 <SCSI_ProcessCmd+0x2bc>
 80091ac:	2baa      	cmp	r3, #170	@ 0xaa
 80091ae:	f300 8153 	bgt.w	8009458 <SCSI_ProcessCmd+0x2e0>
 80091b2:	2ba8      	cmp	r3, #168	@ 0xa8
 80091b4:	f000 812c 	beq.w	8009410 <SCSI_ProcessCmd+0x298>
 80091b8:	2ba8      	cmp	r3, #168	@ 0xa8
 80091ba:	f300 814d 	bgt.w	8009458 <SCSI_ProcessCmd+0x2e0>
 80091be:	2b5a      	cmp	r3, #90	@ 0x5a
 80091c0:	f300 80c0 	bgt.w	8009344 <SCSI_ProcessCmd+0x1cc>
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	f2c0 8147 	blt.w	8009458 <SCSI_ProcessCmd+0x2e0>
 80091ca:	2b5a      	cmp	r3, #90	@ 0x5a
 80091cc:	f200 8144 	bhi.w	8009458 <SCSI_ProcessCmd+0x2e0>
 80091d0:	a201      	add	r2, pc, #4	@ (adr r2, 80091d8 <SCSI_ProcessCmd+0x60>)
 80091d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091d6:	bf00      	nop
 80091d8:	0800934b 	.word	0x0800934b
 80091dc:	08009459 	.word	0x08009459
 80091e0:	08009459 	.word	0x08009459
 80091e4:	0800935d 	.word	0x0800935d
 80091e8:	08009459 	.word	0x08009459
 80091ec:	08009459 	.word	0x08009459
 80091f0:	08009459 	.word	0x08009459
 80091f4:	08009459 	.word	0x08009459
 80091f8:	08009459 	.word	0x08009459
 80091fc:	08009459 	.word	0x08009459
 8009200:	08009459 	.word	0x08009459
 8009204:	08009459 	.word	0x08009459
 8009208:	08009459 	.word	0x08009459
 800920c:	08009459 	.word	0x08009459
 8009210:	08009459 	.word	0x08009459
 8009214:	08009459 	.word	0x08009459
 8009218:	08009459 	.word	0x08009459
 800921c:	08009459 	.word	0x08009459
 8009220:	0800936f 	.word	0x0800936f
 8009224:	08009459 	.word	0x08009459
 8009228:	08009459 	.word	0x08009459
 800922c:	08009459 	.word	0x08009459
 8009230:	08009459 	.word	0x08009459
 8009234:	08009459 	.word	0x08009459
 8009238:	08009459 	.word	0x08009459
 800923c:	08009459 	.word	0x08009459
 8009240:	080093a5 	.word	0x080093a5
 8009244:	08009381 	.word	0x08009381
 8009248:	08009459 	.word	0x08009459
 800924c:	08009459 	.word	0x08009459
 8009250:	08009393 	.word	0x08009393
 8009254:	08009459 	.word	0x08009459
 8009258:	08009459 	.word	0x08009459
 800925c:	08009459 	.word	0x08009459
 8009260:	08009459 	.word	0x08009459
 8009264:	080093c9 	.word	0x080093c9
 8009268:	08009459 	.word	0x08009459
 800926c:	080093db 	.word	0x080093db
 8009270:	08009459 	.word	0x08009459
 8009274:	08009459 	.word	0x08009459
 8009278:	080093ff 	.word	0x080093ff
 800927c:	08009459 	.word	0x08009459
 8009280:	08009423 	.word	0x08009423
 8009284:	08009459 	.word	0x08009459
 8009288:	08009459 	.word	0x08009459
 800928c:	08009459 	.word	0x08009459
 8009290:	08009459 	.word	0x08009459
 8009294:	08009447 	.word	0x08009447
 8009298:	08009459 	.word	0x08009459
 800929c:	08009459 	.word	0x08009459
 80092a0:	08009459 	.word	0x08009459
 80092a4:	08009459 	.word	0x08009459
 80092a8:	08009459 	.word	0x08009459
 80092ac:	08009459 	.word	0x08009459
 80092b0:	08009459 	.word	0x08009459
 80092b4:	08009459 	.word	0x08009459
 80092b8:	08009459 	.word	0x08009459
 80092bc:	08009459 	.word	0x08009459
 80092c0:	08009459 	.word	0x08009459
 80092c4:	08009459 	.word	0x08009459
 80092c8:	08009459 	.word	0x08009459
 80092cc:	08009459 	.word	0x08009459
 80092d0:	08009459 	.word	0x08009459
 80092d4:	08009459 	.word	0x08009459
 80092d8:	08009459 	.word	0x08009459
 80092dc:	08009459 	.word	0x08009459
 80092e0:	08009459 	.word	0x08009459
 80092e4:	08009459 	.word	0x08009459
 80092e8:	08009459 	.word	0x08009459
 80092ec:	08009459 	.word	0x08009459
 80092f0:	08009459 	.word	0x08009459
 80092f4:	08009459 	.word	0x08009459
 80092f8:	08009459 	.word	0x08009459
 80092fc:	08009459 	.word	0x08009459
 8009300:	08009459 	.word	0x08009459
 8009304:	08009459 	.word	0x08009459
 8009308:	08009459 	.word	0x08009459
 800930c:	08009459 	.word	0x08009459
 8009310:	08009459 	.word	0x08009459
 8009314:	08009459 	.word	0x08009459
 8009318:	08009459 	.word	0x08009459
 800931c:	08009459 	.word	0x08009459
 8009320:	08009459 	.word	0x08009459
 8009324:	08009459 	.word	0x08009459
 8009328:	08009459 	.word	0x08009459
 800932c:	08009459 	.word	0x08009459
 8009330:	08009459 	.word	0x08009459
 8009334:	08009459 	.word	0x08009459
 8009338:	08009459 	.word	0x08009459
 800933c:	08009459 	.word	0x08009459
 8009340:	080093b7 	.word	0x080093b7
 8009344:	2b9e      	cmp	r3, #158	@ 0x9e
 8009346:	d051      	beq.n	80093ec <SCSI_ProcessCmd+0x274>
 8009348:	e086      	b.n	8009458 <SCSI_ProcessCmd+0x2e0>
  {
    case SCSI_TEST_UNIT_READY:
      ret = SCSI_TestUnitReady(pdev, lun, cmd);
 800934a:	7afb      	ldrb	r3, [r7, #11]
 800934c:	687a      	ldr	r2, [r7, #4]
 800934e:	4619      	mov	r1, r3
 8009350:	68f8      	ldr	r0, [r7, #12]
 8009352:	f000 f893 	bl	800947c <SCSI_TestUnitReady>
 8009356:	4603      	mov	r3, r0
 8009358:	75fb      	strb	r3, [r7, #23]
      break;
 800935a:	e089      	b.n	8009470 <SCSI_ProcessCmd+0x2f8>

    case SCSI_REQUEST_SENSE:
      ret = SCSI_RequestSense(pdev, lun, cmd);
 800935c:	7afb      	ldrb	r3, [r7, #11]
 800935e:	687a      	ldr	r2, [r7, #4]
 8009360:	4619      	mov	r1, r3
 8009362:	68f8      	ldr	r0, [r7, #12]
 8009364:	f000 fb9a 	bl	8009a9c <SCSI_RequestSense>
 8009368:	4603      	mov	r3, r0
 800936a:	75fb      	strb	r3, [r7, #23]
      break;
 800936c:	e080      	b.n	8009470 <SCSI_ProcessCmd+0x2f8>

    case SCSI_INQUIRY:
      ret = SCSI_Inquiry(pdev, lun, cmd);
 800936e:	7afb      	ldrb	r3, [r7, #11]
 8009370:	687a      	ldr	r2, [r7, #4]
 8009372:	4619      	mov	r1, r3
 8009374:	68f8      	ldr	r0, [r7, #12]
 8009376:	f000 f8db 	bl	8009530 <SCSI_Inquiry>
 800937a:	4603      	mov	r3, r0
 800937c:	75fb      	strb	r3, [r7, #23]
      break;
 800937e:	e077      	b.n	8009470 <SCSI_ProcessCmd+0x2f8>

    case SCSI_START_STOP_UNIT:
      ret = SCSI_StartStopUnit(pdev, lun, cmd);
 8009380:	7afb      	ldrb	r3, [r7, #11]
 8009382:	687a      	ldr	r2, [r7, #4]
 8009384:	4619      	mov	r1, r3
 8009386:	68f8      	ldr	r0, [r7, #12]
 8009388:	f000 fc56 	bl	8009c38 <SCSI_StartStopUnit>
 800938c:	4603      	mov	r3, r0
 800938e:	75fb      	strb	r3, [r7, #23]
      break;
 8009390:	e06e      	b.n	8009470 <SCSI_ProcessCmd+0x2f8>

    case SCSI_ALLOW_MEDIUM_REMOVAL:
      ret = SCSI_AllowPreventRemovable(pdev, lun, cmd);
 8009392:	7afb      	ldrb	r3, [r7, #11]
 8009394:	687a      	ldr	r2, [r7, #4]
 8009396:	4619      	mov	r1, r3
 8009398:	68f8      	ldr	r0, [r7, #12]
 800939a:	f000 fca2 	bl	8009ce2 <SCSI_AllowPreventRemovable>
 800939e:	4603      	mov	r3, r0
 80093a0:	75fb      	strb	r3, [r7, #23]
      break;
 80093a2:	e065      	b.n	8009470 <SCSI_ProcessCmd+0x2f8>

    case SCSI_MODE_SENSE6:
      ret = SCSI_ModeSense6(pdev, lun, cmd);
 80093a4:	7afb      	ldrb	r3, [r7, #11]
 80093a6:	687a      	ldr	r2, [r7, #4]
 80093a8:	4619      	mov	r1, r3
 80093aa:	68f8      	ldr	r0, [r7, #12]
 80093ac:	f000 faea 	bl	8009984 <SCSI_ModeSense6>
 80093b0:	4603      	mov	r3, r0
 80093b2:	75fb      	strb	r3, [r7, #23]
      break;
 80093b4:	e05c      	b.n	8009470 <SCSI_ProcessCmd+0x2f8>

    case SCSI_MODE_SENSE10:
      ret = SCSI_ModeSense10(pdev, lun, cmd);
 80093b6:	7afb      	ldrb	r3, [r7, #11]
 80093b8:	687a      	ldr	r2, [r7, #4]
 80093ba:	4619      	mov	r1, r3
 80093bc:	68f8      	ldr	r0, [r7, #12]
 80093be:	f000 fb27 	bl	8009a10 <SCSI_ModeSense10>
 80093c2:	4603      	mov	r3, r0
 80093c4:	75fb      	strb	r3, [r7, #23]
      break;
 80093c6:	e053      	b.n	8009470 <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ_FORMAT_CAPACITIES:
      ret = SCSI_ReadFormatCapacity(pdev, lun, cmd);
 80093c8:	7afb      	ldrb	r3, [r7, #11]
 80093ca:	687a      	ldr	r2, [r7, #4]
 80093cc:	4619      	mov	r1, r3
 80093ce:	68f8      	ldr	r0, [r7, #12]
 80093d0:	f000 fa5c 	bl	800988c <SCSI_ReadFormatCapacity>
 80093d4:	4603      	mov	r3, r0
 80093d6:	75fb      	strb	r3, [r7, #23]
      break;
 80093d8:	e04a      	b.n	8009470 <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ_CAPACITY10:
      ret = SCSI_ReadCapacity10(pdev, lun, cmd);
 80093da:	7afb      	ldrb	r3, [r7, #11]
 80093dc:	687a      	ldr	r2, [r7, #4]
 80093de:	4619      	mov	r1, r3
 80093e0:	68f8      	ldr	r0, [r7, #12]
 80093e2:	f000 f921 	bl	8009628 <SCSI_ReadCapacity10>
 80093e6:	4603      	mov	r3, r0
 80093e8:	75fb      	strb	r3, [r7, #23]
      break;
 80093ea:	e041      	b.n	8009470 <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ_CAPACITY16:
      ret = SCSI_ReadCapacity16(pdev, lun, cmd);
 80093ec:	7afb      	ldrb	r3, [r7, #11]
 80093ee:	687a      	ldr	r2, [r7, #4]
 80093f0:	4619      	mov	r1, r3
 80093f2:	68f8      	ldr	r0, [r7, #12]
 80093f4:	f000 f996 	bl	8009724 <SCSI_ReadCapacity16>
 80093f8:	4603      	mov	r3, r0
 80093fa:	75fb      	strb	r3, [r7, #23]
      break;
 80093fc:	e038      	b.n	8009470 <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ10:
      ret = SCSI_Read10(pdev, lun, cmd);
 80093fe:	7afb      	ldrb	r3, [r7, #11]
 8009400:	687a      	ldr	r2, [r7, #4]
 8009402:	4619      	mov	r1, r3
 8009404:	68f8      	ldr	r0, [r7, #12]
 8009406:	f000 fc99 	bl	8009d3c <SCSI_Read10>
 800940a:	4603      	mov	r3, r0
 800940c:	75fb      	strb	r3, [r7, #23]
      break;
 800940e:	e02f      	b.n	8009470 <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ12:
      ret = SCSI_Read12(pdev, lun, cmd);
 8009410:	7afb      	ldrb	r3, [r7, #11]
 8009412:	687a      	ldr	r2, [r7, #4]
 8009414:	4619      	mov	r1, r3
 8009416:	68f8      	ldr	r0, [r7, #12]
 8009418:	f000 fd3a 	bl	8009e90 <SCSI_Read12>
 800941c:	4603      	mov	r3, r0
 800941e:	75fb      	strb	r3, [r7, #23]
      break;
 8009420:	e026      	b.n	8009470 <SCSI_ProcessCmd+0x2f8>

    case SCSI_WRITE10:
      ret = SCSI_Write10(pdev, lun, cmd);
 8009422:	7afb      	ldrb	r3, [r7, #11]
 8009424:	687a      	ldr	r2, [r7, #4]
 8009426:	4619      	mov	r1, r3
 8009428:	68f8      	ldr	r0, [r7, #12]
 800942a:	f000 fde5 	bl	8009ff8 <SCSI_Write10>
 800942e:	4603      	mov	r3, r0
 8009430:	75fb      	strb	r3, [r7, #23]
      break;
 8009432:	e01d      	b.n	8009470 <SCSI_ProcessCmd+0x2f8>

    case SCSI_WRITE12:
      ret = SCSI_Write12(pdev, lun, cmd);
 8009434:	7afb      	ldrb	r3, [r7, #11]
 8009436:	687a      	ldr	r2, [r7, #4]
 8009438:	4619      	mov	r1, r3
 800943a:	68f8      	ldr	r0, [r7, #12]
 800943c:	f000 feb2 	bl	800a1a4 <SCSI_Write12>
 8009440:	4603      	mov	r3, r0
 8009442:	75fb      	strb	r3, [r7, #23]
      break;
 8009444:	e014      	b.n	8009470 <SCSI_ProcessCmd+0x2f8>

    case SCSI_VERIFY10:
      ret = SCSI_Verify10(pdev, lun, cmd);
 8009446:	7afb      	ldrb	r3, [r7, #11]
 8009448:	687a      	ldr	r2, [r7, #4]
 800944a:	4619      	mov	r1, r3
 800944c:	68f8      	ldr	r0, [r7, #12]
 800944e:	f000 ff8f 	bl	800a370 <SCSI_Verify10>
 8009452:	4603      	mov	r3, r0
 8009454:	75fb      	strb	r3, [r7, #23]
      break;
 8009456:	e00b      	b.n	8009470 <SCSI_ProcessCmd+0x2f8>

    default:
      SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 8009458:	7af9      	ldrb	r1, [r7, #11]
 800945a:	2320      	movs	r3, #32
 800945c:	2205      	movs	r2, #5
 800945e:	68f8      	ldr	r0, [r7, #12]
 8009460:	f000 fb9f 	bl	8009ba2 <SCSI_SenseCode>
      hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 8009464:	693b      	ldr	r3, [r7, #16]
 8009466:	2202      	movs	r2, #2
 8009468:	725a      	strb	r2, [r3, #9]
      ret = -1;
 800946a:	23ff      	movs	r3, #255	@ 0xff
 800946c:	75fb      	strb	r3, [r7, #23]
      break;
 800946e:	bf00      	nop
  }

  return ret;
 8009470:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009474:	4618      	mov	r0, r3
 8009476:	3718      	adds	r7, #24
 8009478:	46bd      	mov	sp, r7
 800947a:	bd80      	pop	{r7, pc}

0800947c <SCSI_TestUnitReady>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_TestUnitReady(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800947c:	b580      	push	{r7, lr}
 800947e:	b086      	sub	sp, #24
 8009480:	af00      	add	r7, sp, #0
 8009482:	60f8      	str	r0, [r7, #12]
 8009484:	460b      	mov	r3, r1
 8009486:	607a      	str	r2, [r7, #4]
 8009488:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	32b0      	adds	r2, #176	@ 0xb0
 8009494:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009498:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800949a:	697b      	ldr	r3, [r7, #20]
 800949c:	2b00      	cmp	r3, #0
 800949e:	d102      	bne.n	80094a6 <SCSI_TestUnitReady+0x2a>
  {
    return -1;
 80094a0:	f04f 33ff 	mov.w	r3, #4294967295
 80094a4:	e03f      	b.n	8009526 <SCSI_TestUnitReady+0xaa>
  }

  /* case 9 : Hi > D0 */
  if (hmsc->cbw.dDataLength != 0U)
 80094a6:	697b      	ldr	r3, [r7, #20]
 80094a8:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d00a      	beq.n	80094c6 <SCSI_TestUnitReady+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80094b0:	697b      	ldr	r3, [r7, #20]
 80094b2:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80094b6:	2320      	movs	r3, #32
 80094b8:	2205      	movs	r2, #5
 80094ba:	68f8      	ldr	r0, [r7, #12]
 80094bc:	f000 fb71 	bl	8009ba2 <SCSI_SenseCode>

    return -1;
 80094c0:	f04f 33ff 	mov.w	r3, #4294967295
 80094c4:	e02f      	b.n	8009526 <SCSI_TestUnitReady+0xaa>
  }

  if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 80094c6:	697b      	ldr	r3, [r7, #20]
 80094c8:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 80094cc:	2b02      	cmp	r3, #2
 80094ce:	d10b      	bne.n	80094e8 <SCSI_TestUnitReady+0x6c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80094d0:	7af9      	ldrb	r1, [r7, #11]
 80094d2:	233a      	movs	r3, #58	@ 0x3a
 80094d4:	2202      	movs	r2, #2
 80094d6:	68f8      	ldr	r0, [r7, #12]
 80094d8:	f000 fb63 	bl	8009ba2 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 80094dc:	697b      	ldr	r3, [r7, #20]
 80094de:	2205      	movs	r2, #5
 80094e0:	721a      	strb	r2, [r3, #8]
    return -1;
 80094e2:	f04f 33ff 	mov.w	r3, #4294967295
 80094e6:	e01e      	b.n	8009526 <SCSI_TestUnitReady+0xaa>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80094ee:	68fa      	ldr	r2, [r7, #12]
 80094f0:	33b0      	adds	r3, #176	@ 0xb0
 80094f2:	009b      	lsls	r3, r3, #2
 80094f4:	4413      	add	r3, r2
 80094f6:	685b      	ldr	r3, [r3, #4]
 80094f8:	689b      	ldr	r3, [r3, #8]
 80094fa:	7afa      	ldrb	r2, [r7, #11]
 80094fc:	4610      	mov	r0, r2
 80094fe:	4798      	blx	r3
 8009500:	4603      	mov	r3, r0
 8009502:	2b00      	cmp	r3, #0
 8009504:	d00b      	beq.n	800951e <SCSI_TestUnitReady+0xa2>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009506:	7af9      	ldrb	r1, [r7, #11]
 8009508:	233a      	movs	r3, #58	@ 0x3a
 800950a:	2202      	movs	r2, #2
 800950c:	68f8      	ldr	r0, [r7, #12]
 800950e:	f000 fb48 	bl	8009ba2 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 8009512:	697b      	ldr	r3, [r7, #20]
 8009514:	2205      	movs	r2, #5
 8009516:	721a      	strb	r2, [r3, #8]

    return -1;
 8009518:	f04f 33ff 	mov.w	r3, #4294967295
 800951c:	e003      	b.n	8009526 <SCSI_TestUnitReady+0xaa>
  }
  hmsc->bot_data_length = 0U;
 800951e:	697b      	ldr	r3, [r7, #20]
 8009520:	2200      	movs	r2, #0
 8009522:	60da      	str	r2, [r3, #12]

  return 0;
 8009524:	2300      	movs	r3, #0
}
 8009526:	4618      	mov	r0, r3
 8009528:	3718      	adds	r7, #24
 800952a:	46bd      	mov	sp, r7
 800952c:	bd80      	pop	{r7, pc}
	...

08009530 <SCSI_Inquiry>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Inquiry(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009530:	b580      	push	{r7, lr}
 8009532:	b088      	sub	sp, #32
 8009534:	af00      	add	r7, sp, #0
 8009536:	60f8      	str	r0, [r7, #12]
 8009538:	460b      	mov	r3, r1
 800953a:	607a      	str	r2, [r7, #4]
 800953c:	72fb      	strb	r3, [r7, #11]
  uint8_t *pPage;
  uint16_t len;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	32b0      	adds	r2, #176	@ 0xb0
 8009548:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800954c:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800954e:	69bb      	ldr	r3, [r7, #24]
 8009550:	2b00      	cmp	r3, #0
 8009552:	d102      	bne.n	800955a <SCSI_Inquiry+0x2a>
  {
    return -1;
 8009554:	f04f 33ff 	mov.w	r3, #4294967295
 8009558:	e05e      	b.n	8009618 <SCSI_Inquiry+0xe8>
  }

  if (hmsc->cbw.dDataLength == 0U)
 800955a:	69bb      	ldr	r3, [r7, #24]
 800955c:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8009560:	2b00      	cmp	r3, #0
 8009562:	d10a      	bne.n	800957a <SCSI_Inquiry+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8009564:	69bb      	ldr	r3, [r7, #24]
 8009566:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800956a:	2320      	movs	r3, #32
 800956c:	2205      	movs	r2, #5
 800956e:	68f8      	ldr	r0, [r7, #12]
 8009570:	f000 fb17 	bl	8009ba2 <SCSI_SenseCode>
    return -1;
 8009574:	f04f 33ff 	mov.w	r3, #4294967295
 8009578:	e04e      	b.n	8009618 <SCSI_Inquiry+0xe8>
  }

  if ((params[1] & 0x01U) != 0U) /* Evpd is set */
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	3301      	adds	r3, #1
 800957e:	781b      	ldrb	r3, [r3, #0]
 8009580:	f003 0301 	and.w	r3, r3, #1
 8009584:	2b00      	cmp	r3, #0
 8009586:	d020      	beq.n	80095ca <SCSI_Inquiry+0x9a>
  {
    if (params[2] == 0U) /* Request for Supported Vital Product Data Pages*/
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	3302      	adds	r3, #2
 800958c:	781b      	ldrb	r3, [r3, #0]
 800958e:	2b00      	cmp	r3, #0
 8009590:	d105      	bne.n	800959e <SCSI_Inquiry+0x6e>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page00_Inquiry_Data, LENGTH_INQUIRY_PAGE00);
 8009592:	2206      	movs	r2, #6
 8009594:	4922      	ldr	r1, [pc, #136]	@ (8009620 <SCSI_Inquiry+0xf0>)
 8009596:	69b8      	ldr	r0, [r7, #24]
 8009598:	f001 f870 	bl	800a67c <SCSI_UpdateBotData>
 800959c:	e03b      	b.n	8009616 <SCSI_Inquiry+0xe6>
    }
    else if (params[2] == 0x80U) /* Request for VPD page 0x80 Unit Serial Number */
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	3302      	adds	r3, #2
 80095a2:	781b      	ldrb	r3, [r3, #0]
 80095a4:	2b80      	cmp	r3, #128	@ 0x80
 80095a6:	d105      	bne.n	80095b4 <SCSI_Inquiry+0x84>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page80_Inquiry_Data, LENGTH_INQUIRY_PAGE80);
 80095a8:	2208      	movs	r2, #8
 80095aa:	491e      	ldr	r1, [pc, #120]	@ (8009624 <SCSI_Inquiry+0xf4>)
 80095ac:	69b8      	ldr	r0, [r7, #24]
 80095ae:	f001 f865 	bl	800a67c <SCSI_UpdateBotData>
 80095b2:	e030      	b.n	8009616 <SCSI_Inquiry+0xe6>
    }
    else /* Request Not supported */
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST,
 80095b4:	69bb      	ldr	r3, [r7, #24]
 80095b6:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80095ba:	2324      	movs	r3, #36	@ 0x24
 80095bc:	2205      	movs	r2, #5
 80095be:	68f8      	ldr	r0, [r7, #12]
 80095c0:	f000 faef 	bl	8009ba2 <SCSI_SenseCode>
                     INVALID_FIELED_IN_COMMAND);

      return -1;
 80095c4:	f04f 33ff 	mov.w	r3, #4294967295
 80095c8:	e026      	b.n	8009618 <SCSI_Inquiry+0xe8>
    }
  }
  else
  {

    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80095d0:	68fa      	ldr	r2, [r7, #12]
 80095d2:	33b0      	adds	r3, #176	@ 0xb0
 80095d4:	009b      	lsls	r3, r3, #2
 80095d6:	4413      	add	r3, r2
 80095d8:	685b      	ldr	r3, [r3, #4]
            ->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 80095da:	69d9      	ldr	r1, [r3, #28]
 80095dc:	7afa      	ldrb	r2, [r7, #11]
 80095de:	4613      	mov	r3, r2
 80095e0:	00db      	lsls	r3, r3, #3
 80095e2:	4413      	add	r3, r2
 80095e4:	009b      	lsls	r3, r3, #2
    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 80095e6:	440b      	add	r3, r1
 80095e8:	617b      	str	r3, [r7, #20]
    len = (uint16_t)pPage[4] + 5U;
 80095ea:	697b      	ldr	r3, [r7, #20]
 80095ec:	3304      	adds	r3, #4
 80095ee:	781b      	ldrb	r3, [r3, #0]
 80095f0:	3305      	adds	r3, #5
 80095f2:	83fb      	strh	r3, [r7, #30]

    if (params[4] <= len)
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	3304      	adds	r3, #4
 80095f8:	781b      	ldrb	r3, [r3, #0]
 80095fa:	461a      	mov	r2, r3
 80095fc:	8bfb      	ldrh	r3, [r7, #30]
 80095fe:	4293      	cmp	r3, r2
 8009600:	d303      	bcc.n	800960a <SCSI_Inquiry+0xda>
    {
      len = params[4];
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	3304      	adds	r3, #4
 8009606:	781b      	ldrb	r3, [r3, #0]
 8009608:	83fb      	strh	r3, [r7, #30]
    }

    (void)SCSI_UpdateBotData(hmsc, pPage, len);
 800960a:	8bfb      	ldrh	r3, [r7, #30]
 800960c:	461a      	mov	r2, r3
 800960e:	6979      	ldr	r1, [r7, #20]
 8009610:	69b8      	ldr	r0, [r7, #24]
 8009612:	f001 f833 	bl	800a67c <SCSI_UpdateBotData>
  }

  return 0;
 8009616:	2300      	movs	r3, #0
}
 8009618:	4618      	mov	r0, r3
 800961a:	3720      	adds	r7, #32
 800961c:	46bd      	mov	sp, r7
 800961e:	bd80      	pop	{r7, pc}
 8009620:	20000084 	.word	0x20000084
 8009624:	2000008c 	.word	0x2000008c

08009628 <SCSI_ReadCapacity10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b086      	sub	sp, #24
 800962c:	af00      	add	r7, sp, #0
 800962e:	60f8      	str	r0, [r7, #12]
 8009630:	460b      	mov	r3, r1
 8009632:	607a      	str	r2, [r7, #4]
 8009634:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	32b0      	adds	r2, #176	@ 0xb0
 8009640:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009644:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8009646:	697b      	ldr	r3, [r7, #20]
 8009648:	2b00      	cmp	r3, #0
 800964a:	d102      	bne.n	8009652 <SCSI_ReadCapacity10+0x2a>
  {
    return -1;
 800964c:	f04f 33ff 	mov.w	r3, #4294967295
 8009650:	e064      	b.n	800971c <SCSI_ReadCapacity10+0xf4>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &hmsc->scsi_blk_nbr,
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009658:	68fa      	ldr	r2, [r7, #12]
 800965a:	33b0      	adds	r3, #176	@ 0xb0
 800965c:	009b      	lsls	r3, r3, #2
 800965e:	4413      	add	r3, r2
 8009660:	685b      	ldr	r3, [r3, #4]
 8009662:	685b      	ldr	r3, [r3, #4]
 8009664:	697a      	ldr	r2, [r7, #20]
 8009666:	f502 711a 	add.w	r1, r2, #616	@ 0x268
 800966a:	697a      	ldr	r2, [r7, #20]
 800966c:	f502 7219 	add.w	r2, r2, #612	@ 0x264
 8009670:	7af8      	ldrb	r0, [r7, #11]
 8009672:	4798      	blx	r3
 8009674:	4603      	mov	r3, r0
 8009676:	74fb      	strb	r3, [r7, #19]
                                                                             &hmsc->scsi_blk_size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 8009678:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d104      	bne.n	800968a <SCSI_ReadCapacity10+0x62>
 8009680:	697b      	ldr	r3, [r7, #20]
 8009682:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8009686:	2b02      	cmp	r3, #2
 8009688:	d108      	bne.n	800969c <SCSI_ReadCapacity10+0x74>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800968a:	7af9      	ldrb	r1, [r7, #11]
 800968c:	233a      	movs	r3, #58	@ 0x3a
 800968e:	2202      	movs	r2, #2
 8009690:	68f8      	ldr	r0, [r7, #12]
 8009692:	f000 fa86 	bl	8009ba2 <SCSI_SenseCode>
    return -1;
 8009696:	f04f 33ff 	mov.w	r3, #4294967295
 800969a:	e03f      	b.n	800971c <SCSI_ReadCapacity10+0xf4>
  }

  hmsc->bot_data[0] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 800969c:	697b      	ldr	r3, [r7, #20]
 800969e:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 80096a2:	3b01      	subs	r3, #1
 80096a4:	0e1b      	lsrs	r3, r3, #24
 80096a6:	b2da      	uxtb	r2, r3
 80096a8:	697b      	ldr	r3, [r7, #20]
 80096aa:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[1] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 80096ac:	697b      	ldr	r3, [r7, #20]
 80096ae:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 80096b2:	3b01      	subs	r3, #1
 80096b4:	0c1b      	lsrs	r3, r3, #16
 80096b6:	b2da      	uxtb	r2, r3
 80096b8:	697b      	ldr	r3, [r7, #20]
 80096ba:	745a      	strb	r2, [r3, #17]
  hmsc->bot_data[2] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 80096bc:	697b      	ldr	r3, [r7, #20]
 80096be:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 80096c2:	3b01      	subs	r3, #1
 80096c4:	0a1b      	lsrs	r3, r3, #8
 80096c6:	b2da      	uxtb	r2, r3
 80096c8:	697b      	ldr	r3, [r7, #20]
 80096ca:	749a      	strb	r2, [r3, #18]
  hmsc->bot_data[3] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 80096cc:	697b      	ldr	r3, [r7, #20]
 80096ce:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 80096d2:	b2db      	uxtb	r3, r3
 80096d4:	3b01      	subs	r3, #1
 80096d6:	b2da      	uxtb	r2, r3
 80096d8:	697b      	ldr	r3, [r7, #20]
 80096da:	74da      	strb	r2, [r3, #19]

  hmsc->bot_data[4] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 80096dc:	697b      	ldr	r3, [r7, #20]
 80096de:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 80096e2:	161b      	asrs	r3, r3, #24
 80096e4:	b2da      	uxtb	r2, r3
 80096e6:	697b      	ldr	r3, [r7, #20]
 80096e8:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 80096ea:	697b      	ldr	r3, [r7, #20]
 80096ec:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 80096f0:	141b      	asrs	r3, r3, #16
 80096f2:	b2da      	uxtb	r2, r3
 80096f4:	697b      	ldr	r3, [r7, #20]
 80096f6:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 80096f8:	697b      	ldr	r3, [r7, #20]
 80096fa:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 80096fe:	0a1b      	lsrs	r3, r3, #8
 8009700:	b29b      	uxth	r3, r3
 8009702:	b2da      	uxtb	r2, r3
 8009704:	697b      	ldr	r3, [r7, #20]
 8009706:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_size);
 8009708:	697b      	ldr	r3, [r7, #20]
 800970a:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800970e:	b2da      	uxtb	r2, r3
 8009710:	697b      	ldr	r3, [r7, #20]
 8009712:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data_length = 8U;
 8009714:	697b      	ldr	r3, [r7, #20]
 8009716:	2208      	movs	r2, #8
 8009718:	60da      	str	r2, [r3, #12]

  return 0;
 800971a:	2300      	movs	r3, #0

}
 800971c:	4618      	mov	r0, r3
 800971e:	3718      	adds	r7, #24
 8009720:	46bd      	mov	sp, r7
 8009722:	bd80      	pop	{r7, pc}

08009724 <SCSI_ReadCapacity16>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity16(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009724:	b580      	push	{r7, lr}
 8009726:	b088      	sub	sp, #32
 8009728:	af00      	add	r7, sp, #0
 800972a:	60f8      	str	r0, [r7, #12]
 800972c:	460b      	mov	r3, r1
 800972e:	607a      	str	r2, [r7, #4]
 8009730:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint32_t idx;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	32b0      	adds	r2, #176	@ 0xb0
 800973c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009740:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 8009742:	69bb      	ldr	r3, [r7, #24]
 8009744:	2b00      	cmp	r3, #0
 8009746:	d102      	bne.n	800974e <SCSI_ReadCapacity16+0x2a>
  {
    return -1;
 8009748:	f04f 33ff 	mov.w	r3, #4294967295
 800974c:	e09a      	b.n	8009884 <SCSI_ReadCapacity16+0x160>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &hmsc->scsi_blk_nbr,
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009754:	68fa      	ldr	r2, [r7, #12]
 8009756:	33b0      	adds	r3, #176	@ 0xb0
 8009758:	009b      	lsls	r3, r3, #2
 800975a:	4413      	add	r3, r2
 800975c:	685b      	ldr	r3, [r3, #4]
 800975e:	685b      	ldr	r3, [r3, #4]
 8009760:	69ba      	ldr	r2, [r7, #24]
 8009762:	f502 711a 	add.w	r1, r2, #616	@ 0x268
 8009766:	69ba      	ldr	r2, [r7, #24]
 8009768:	f502 7219 	add.w	r2, r2, #612	@ 0x264
 800976c:	7af8      	ldrb	r0, [r7, #11]
 800976e:	4798      	blx	r3
 8009770:	4603      	mov	r3, r0
 8009772:	75fb      	strb	r3, [r7, #23]
                                                                             &hmsc->scsi_blk_size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 8009774:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d104      	bne.n	8009786 <SCSI_ReadCapacity16+0x62>
 800977c:	69bb      	ldr	r3, [r7, #24]
 800977e:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8009782:	2b02      	cmp	r3, #2
 8009784:	d108      	bne.n	8009798 <SCSI_ReadCapacity16+0x74>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009786:	7af9      	ldrb	r1, [r7, #11]
 8009788:	233a      	movs	r3, #58	@ 0x3a
 800978a:	2202      	movs	r2, #2
 800978c:	68f8      	ldr	r0, [r7, #12]
 800978e:	f000 fa08 	bl	8009ba2 <SCSI_SenseCode>
    return -1;
 8009792:	f04f 33ff 	mov.w	r3, #4294967295
 8009796:	e075      	b.n	8009884 <SCSI_ReadCapacity16+0x160>
  }

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	330a      	adds	r3, #10
 800979c:	781b      	ldrb	r3, [r3, #0]
 800979e:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	330b      	adds	r3, #11
 80097a4:	781b      	ldrb	r3, [r3, #0]
 80097a6:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80097a8:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	330c      	adds	r3, #12
 80097ae:	781b      	ldrb	r3, [r3, #0]
 80097b0:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 80097b2:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 80097b4:	687a      	ldr	r2, [r7, #4]
 80097b6:	320d      	adds	r2, #13
 80097b8:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 80097ba:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80097bc:	69bb      	ldr	r3, [r7, #24]
 80097be:	60da      	str	r2, [r3, #12]

  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 80097c0:	2300      	movs	r3, #0
 80097c2:	61fb      	str	r3, [r7, #28]
 80097c4:	e008      	b.n	80097d8 <SCSI_ReadCapacity16+0xb4>
  {
    hmsc->bot_data[idx] = 0U;
 80097c6:	69ba      	ldr	r2, [r7, #24]
 80097c8:	69fb      	ldr	r3, [r7, #28]
 80097ca:	4413      	add	r3, r2
 80097cc:	3310      	adds	r3, #16
 80097ce:	2200      	movs	r2, #0
 80097d0:	701a      	strb	r2, [r3, #0]
  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 80097d2:	69fb      	ldr	r3, [r7, #28]
 80097d4:	3301      	adds	r3, #1
 80097d6:	61fb      	str	r3, [r7, #28]
 80097d8:	69bb      	ldr	r3, [r7, #24]
 80097da:	68db      	ldr	r3, [r3, #12]
 80097dc:	69fa      	ldr	r2, [r7, #28]
 80097de:	429a      	cmp	r2, r3
 80097e0:	d3f1      	bcc.n	80097c6 <SCSI_ReadCapacity16+0xa2>
  }

  hmsc->bot_data[4] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 80097e2:	69bb      	ldr	r3, [r7, #24]
 80097e4:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 80097e8:	3b01      	subs	r3, #1
 80097ea:	0e1b      	lsrs	r3, r3, #24
 80097ec:	b2da      	uxtb	r2, r3
 80097ee:	69bb      	ldr	r3, [r7, #24]
 80097f0:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 80097f2:	69bb      	ldr	r3, [r7, #24]
 80097f4:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 80097f8:	3b01      	subs	r3, #1
 80097fa:	0c1b      	lsrs	r3, r3, #16
 80097fc:	b2da      	uxtb	r2, r3
 80097fe:	69bb      	ldr	r3, [r7, #24]
 8009800:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 8009802:	69bb      	ldr	r3, [r7, #24]
 8009804:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 8009808:	3b01      	subs	r3, #1
 800980a:	0a1b      	lsrs	r3, r3, #8
 800980c:	b2da      	uxtb	r2, r3
 800980e:	69bb      	ldr	r3, [r7, #24]
 8009810:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 8009812:	69bb      	ldr	r3, [r7, #24]
 8009814:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 8009818:	b2db      	uxtb	r3, r3
 800981a:	3b01      	subs	r3, #1
 800981c:	b2da      	uxtb	r2, r3
 800981e:	69bb      	ldr	r3, [r7, #24]
 8009820:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 8009822:	69bb      	ldr	r3, [r7, #24]
 8009824:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 8009828:	161b      	asrs	r3, r3, #24
 800982a:	b2da      	uxtb	r2, r3
 800982c:	69bb      	ldr	r3, [r7, #24]
 800982e:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 8009830:	69bb      	ldr	r3, [r7, #24]
 8009832:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 8009836:	141b      	asrs	r3, r3, #16
 8009838:	b2da      	uxtb	r2, r3
 800983a:	69bb      	ldr	r3, [r7, #24]
 800983c:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 800983e:	69bb      	ldr	r3, [r7, #24]
 8009840:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 8009844:	0a1b      	lsrs	r3, r3, #8
 8009846:	b29b      	uxth	r3, r3
 8009848:	b2da      	uxtb	r2, r3
 800984a:	69bb      	ldr	r3, [r7, #24]
 800984c:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(hmsc->scsi_blk_size);
 800984e:	69bb      	ldr	r3, [r7, #24]
 8009850:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 8009854:	b2da      	uxtb	r2, r3
 8009856:	69bb      	ldr	r3, [r7, #24]
 8009858:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	330a      	adds	r3, #10
 800985e:	781b      	ldrb	r3, [r3, #0]
 8009860:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	330b      	adds	r3, #11
 8009866:	781b      	ldrb	r3, [r3, #0]
 8009868:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800986a:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	330c      	adds	r3, #12
 8009870:	781b      	ldrb	r3, [r3, #0]
 8009872:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 8009874:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 8009876:	687a      	ldr	r2, [r7, #4]
 8009878:	320d      	adds	r2, #13
 800987a:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 800987c:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800987e:	69bb      	ldr	r3, [r7, #24]
 8009880:	60da      	str	r2, [r3, #12]

  return 0;
 8009882:	2300      	movs	r3, #0
}
 8009884:	4618      	mov	r0, r3
 8009886:	3720      	adds	r7, #32
 8009888:	46bd      	mov	sp, r7
 800988a:	bd80      	pop	{r7, pc}

0800988c <SCSI_ReadFormatCapacity>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadFormatCapacity(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b088      	sub	sp, #32
 8009890:	af00      	add	r7, sp, #0
 8009892:	60f8      	str	r0, [r7, #12]
 8009894:	460b      	mov	r3, r1
 8009896:	607a      	str	r2, [r7, #4]
 8009898:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint16_t blk_size;
  uint32_t blk_nbr;
  uint16_t i;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	32b0      	adds	r2, #176	@ 0xb0
 80098a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098a8:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 80098aa:	69bb      	ldr	r3, [r7, #24]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d102      	bne.n	80098b6 <SCSI_ReadFormatCapacity+0x2a>
  {
    return -1;
 80098b0:	f04f 33ff 	mov.w	r3, #4294967295
 80098b4:	e061      	b.n	800997a <SCSI_ReadFormatCapacity+0xee>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &blk_nbr, &blk_size);
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80098bc:	68fa      	ldr	r2, [r7, #12]
 80098be:	33b0      	adds	r3, #176	@ 0xb0
 80098c0:	009b      	lsls	r3, r3, #2
 80098c2:	4413      	add	r3, r2
 80098c4:	685b      	ldr	r3, [r3, #4]
 80098c6:	685b      	ldr	r3, [r3, #4]
 80098c8:	f107 0214 	add.w	r2, r7, #20
 80098cc:	f107 0110 	add.w	r1, r7, #16
 80098d0:	7af8      	ldrb	r0, [r7, #11]
 80098d2:	4798      	blx	r3
 80098d4:	4603      	mov	r3, r0
 80098d6:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 80098d8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d104      	bne.n	80098ea <SCSI_ReadFormatCapacity+0x5e>
 80098e0:	69bb      	ldr	r3, [r7, #24]
 80098e2:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 80098e6:	2b02      	cmp	r3, #2
 80098e8:	d108      	bne.n	80098fc <SCSI_ReadFormatCapacity+0x70>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80098ea:	7af9      	ldrb	r1, [r7, #11]
 80098ec:	233a      	movs	r3, #58	@ 0x3a
 80098ee:	2202      	movs	r2, #2
 80098f0:	68f8      	ldr	r0, [r7, #12]
 80098f2:	f000 f956 	bl	8009ba2 <SCSI_SenseCode>
    return -1;
 80098f6:	f04f 33ff 	mov.w	r3, #4294967295
 80098fa:	e03e      	b.n	800997a <SCSI_ReadFormatCapacity+0xee>
  }

  for (i = 0U; i < 12U ; i++)
 80098fc:	2300      	movs	r3, #0
 80098fe:	83fb      	strh	r3, [r7, #30]
 8009900:	e007      	b.n	8009912 <SCSI_ReadFormatCapacity+0x86>
  {
    hmsc->bot_data[i] = 0U;
 8009902:	8bfb      	ldrh	r3, [r7, #30]
 8009904:	69ba      	ldr	r2, [r7, #24]
 8009906:	4413      	add	r3, r2
 8009908:	2200      	movs	r2, #0
 800990a:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < 12U ; i++)
 800990c:	8bfb      	ldrh	r3, [r7, #30]
 800990e:	3301      	adds	r3, #1
 8009910:	83fb      	strh	r3, [r7, #30]
 8009912:	8bfb      	ldrh	r3, [r7, #30]
 8009914:	2b0b      	cmp	r3, #11
 8009916:	d9f4      	bls.n	8009902 <SCSI_ReadFormatCapacity+0x76>
  }

  hmsc->bot_data[3] = 0x08U;
 8009918:	69bb      	ldr	r3, [r7, #24]
 800991a:	2208      	movs	r2, #8
 800991c:	74da      	strb	r2, [r3, #19]
  hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 800991e:	693b      	ldr	r3, [r7, #16]
 8009920:	3b01      	subs	r3, #1
 8009922:	0e1b      	lsrs	r3, r3, #24
 8009924:	b2da      	uxtb	r2, r3
 8009926:	69bb      	ldr	r3, [r7, #24]
 8009928:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 800992a:	693b      	ldr	r3, [r7, #16]
 800992c:	3b01      	subs	r3, #1
 800992e:	0c1b      	lsrs	r3, r3, #16
 8009930:	b2da      	uxtb	r2, r3
 8009932:	69bb      	ldr	r3, [r7, #24]
 8009934:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 8009936:	693b      	ldr	r3, [r7, #16]
 8009938:	3b01      	subs	r3, #1
 800993a:	0a1b      	lsrs	r3, r3, #8
 800993c:	b2da      	uxtb	r2, r3
 800993e:	69bb      	ldr	r3, [r7, #24]
 8009940:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 8009942:	693b      	ldr	r3, [r7, #16]
 8009944:	b2db      	uxtb	r3, r3
 8009946:	3b01      	subs	r3, #1
 8009948:	b2da      	uxtb	r2, r3
 800994a:	69bb      	ldr	r3, [r7, #24]
 800994c:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = 0x02U;
 800994e:	69bb      	ldr	r3, [r7, #24]
 8009950:	2202      	movs	r2, #2
 8009952:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 8009954:	8abb      	ldrh	r3, [r7, #20]
 8009956:	141b      	asrs	r3, r3, #16
 8009958:	b2da      	uxtb	r2, r3
 800995a:	69bb      	ldr	r3, [r7, #24]
 800995c:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 800995e:	8abb      	ldrh	r3, [r7, #20]
 8009960:	0a1b      	lsrs	r3, r3, #8
 8009962:	b29b      	uxth	r3, r3
 8009964:	b2da      	uxtb	r2, r3
 8009966:	69bb      	ldr	r3, [r7, #24]
 8009968:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(blk_size);
 800996a:	8abb      	ldrh	r3, [r7, #20]
 800996c:	b2da      	uxtb	r2, r3
 800996e:	69bb      	ldr	r3, [r7, #24]
 8009970:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = 12U;
 8009972:	69bb      	ldr	r3, [r7, #24]
 8009974:	220c      	movs	r2, #12
 8009976:	60da      	str	r2, [r3, #12]

  return 0;
 8009978:	2300      	movs	r3, #0
}
 800997a:	4618      	mov	r0, r3
 800997c:	3720      	adds	r7, #32
 800997e:	46bd      	mov	sp, r7
 8009980:	bd80      	pop	{r7, pc}
	...

08009984 <SCSI_ModeSense6>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense6(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009984:	b580      	push	{r7, lr}
 8009986:	b086      	sub	sp, #24
 8009988:	af00      	add	r7, sp, #0
 800998a:	60f8      	str	r0, [r7, #12]
 800998c:	460b      	mov	r3, r1
 800998e:	607a      	str	r2, [r7, #4]
 8009990:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	32b0      	adds	r2, #176	@ 0xb0
 800999c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099a0:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE6_LEN;
 80099a2:	2304      	movs	r3, #4
 80099a4:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 80099a6:	693b      	ldr	r3, [r7, #16]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d102      	bne.n	80099b2 <SCSI_ModeSense6+0x2e>
  {
    return -1;
 80099ac:	f04f 33ff 	mov.w	r3, #4294967295
 80099b0:	e027      	b.n	8009a02 <SCSI_ModeSense6+0x7e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80099b8:	68fa      	ldr	r2, [r7, #12]
 80099ba:	33b0      	adds	r3, #176	@ 0xb0
 80099bc:	009b      	lsls	r3, r3, #2
 80099be:	4413      	add	r3, r2
 80099c0:	685b      	ldr	r3, [r3, #4]
 80099c2:	68db      	ldr	r3, [r3, #12]
 80099c4:	7afa      	ldrb	r2, [r7, #11]
 80099c6:	4610      	mov	r0, r2
 80099c8:	4798      	blx	r3
 80099ca:	4603      	mov	r3, r0
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d006      	beq.n	80099de <SCSI_ModeSense6+0x5a>
  {
    MSC_Mode_Sense6_data[2] |= 0x80U;
 80099d0:	4b0e      	ldr	r3, [pc, #56]	@ (8009a0c <SCSI_ModeSense6+0x88>)
 80099d2:	789b      	ldrb	r3, [r3, #2]
 80099d4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80099d8:	b2da      	uxtb	r2, r3
 80099da:	4b0c      	ldr	r3, [pc, #48]	@ (8009a0c <SCSI_ModeSense6+0x88>)
 80099dc:	709a      	strb	r2, [r3, #2]
  }

  if (params[4] <= len)
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	3304      	adds	r3, #4
 80099e2:	781b      	ldrb	r3, [r3, #0]
 80099e4:	461a      	mov	r2, r3
 80099e6:	8afb      	ldrh	r3, [r7, #22]
 80099e8:	4293      	cmp	r3, r2
 80099ea:	d303      	bcc.n	80099f4 <SCSI_ModeSense6+0x70>
  {
    len = params[4];
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	3304      	adds	r3, #4
 80099f0:	781b      	ldrb	r3, [r3, #0]
 80099f2:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense6_data, len);
 80099f4:	8afb      	ldrh	r3, [r7, #22]
 80099f6:	461a      	mov	r2, r3
 80099f8:	4904      	ldr	r1, [pc, #16]	@ (8009a0c <SCSI_ModeSense6+0x88>)
 80099fa:	6938      	ldr	r0, [r7, #16]
 80099fc:	f000 fe3e 	bl	800a67c <SCSI_UpdateBotData>

  return 0;
 8009a00:	2300      	movs	r3, #0
}
 8009a02:	4618      	mov	r0, r3
 8009a04:	3718      	adds	r7, #24
 8009a06:	46bd      	mov	sp, r7
 8009a08:	bd80      	pop	{r7, pc}
 8009a0a:	bf00      	nop
 8009a0c:	20000094 	.word	0x20000094

08009a10 <SCSI_ModeSense10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009a10:	b580      	push	{r7, lr}
 8009a12:	b086      	sub	sp, #24
 8009a14:	af00      	add	r7, sp, #0
 8009a16:	60f8      	str	r0, [r7, #12]
 8009a18:	460b      	mov	r3, r1
 8009a1a:	607a      	str	r2, [r7, #4]
 8009a1c:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	32b0      	adds	r2, #176	@ 0xb0
 8009a28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a2c:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE10_LEN;
 8009a2e:	2308      	movs	r3, #8
 8009a30:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 8009a32:	693b      	ldr	r3, [r7, #16]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d102      	bne.n	8009a3e <SCSI_ModeSense10+0x2e>
  {
    return -1;
 8009a38:	f04f 33ff 	mov.w	r3, #4294967295
 8009a3c:	e027      	b.n	8009a8e <SCSI_ModeSense10+0x7e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009a44:	68fa      	ldr	r2, [r7, #12]
 8009a46:	33b0      	adds	r3, #176	@ 0xb0
 8009a48:	009b      	lsls	r3, r3, #2
 8009a4a:	4413      	add	r3, r2
 8009a4c:	685b      	ldr	r3, [r3, #4]
 8009a4e:	68db      	ldr	r3, [r3, #12]
 8009a50:	7afa      	ldrb	r2, [r7, #11]
 8009a52:	4610      	mov	r0, r2
 8009a54:	4798      	blx	r3
 8009a56:	4603      	mov	r3, r0
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d006      	beq.n	8009a6a <SCSI_ModeSense10+0x5a>
  {
    MSC_Mode_Sense10_data[3] |= 0x80U;
 8009a5c:	4b0e      	ldr	r3, [pc, #56]	@ (8009a98 <SCSI_ModeSense10+0x88>)
 8009a5e:	78db      	ldrb	r3, [r3, #3]
 8009a60:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009a64:	b2da      	uxtb	r2, r3
 8009a66:	4b0c      	ldr	r3, [pc, #48]	@ (8009a98 <SCSI_ModeSense10+0x88>)
 8009a68:	70da      	strb	r2, [r3, #3]
  }

  if (params[8] <= len)
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	3308      	adds	r3, #8
 8009a6e:	781b      	ldrb	r3, [r3, #0]
 8009a70:	461a      	mov	r2, r3
 8009a72:	8afb      	ldrh	r3, [r7, #22]
 8009a74:	4293      	cmp	r3, r2
 8009a76:	d303      	bcc.n	8009a80 <SCSI_ModeSense10+0x70>
  {
    len = params[8];
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	3308      	adds	r3, #8
 8009a7c:	781b      	ldrb	r3, [r3, #0]
 8009a7e:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense10_data, len);
 8009a80:	8afb      	ldrh	r3, [r7, #22]
 8009a82:	461a      	mov	r2, r3
 8009a84:	4904      	ldr	r1, [pc, #16]	@ (8009a98 <SCSI_ModeSense10+0x88>)
 8009a86:	6938      	ldr	r0, [r7, #16]
 8009a88:	f000 fdf8 	bl	800a67c <SCSI_UpdateBotData>

  return 0;
 8009a8c:	2300      	movs	r3, #0
}
 8009a8e:	4618      	mov	r0, r3
 8009a90:	3718      	adds	r7, #24
 8009a92:	46bd      	mov	sp, r7
 8009a94:	bd80      	pop	{r7, pc}
 8009a96:	bf00      	nop
 8009a98:	20000098 	.word	0x20000098

08009a9c <SCSI_RequestSense>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_RequestSense(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	b086      	sub	sp, #24
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	60f8      	str	r0, [r7, #12]
 8009aa4:	460b      	mov	r3, r1
 8009aa6:	607a      	str	r2, [r7, #4]
 8009aa8:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  uint8_t i;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	32b0      	adds	r2, #176	@ 0xb0
 8009ab4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ab8:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8009aba:	693b      	ldr	r3, [r7, #16]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d102      	bne.n	8009ac6 <SCSI_RequestSense+0x2a>
  {
    return -1;
 8009ac0:	f04f 33ff 	mov.w	r3, #4294967295
 8009ac4:	e069      	b.n	8009b9a <SCSI_RequestSense+0xfe>
  }

  if (hmsc->cbw.dDataLength == 0U)
 8009ac6:	693b      	ldr	r3, [r7, #16]
 8009ac8:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d10a      	bne.n	8009ae6 <SCSI_RequestSense+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8009ad0:	693b      	ldr	r3, [r7, #16]
 8009ad2:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8009ad6:	2320      	movs	r3, #32
 8009ad8:	2205      	movs	r2, #5
 8009ada:	68f8      	ldr	r0, [r7, #12]
 8009adc:	f000 f861 	bl	8009ba2 <SCSI_SenseCode>
    return -1;
 8009ae0:	f04f 33ff 	mov.w	r3, #4294967295
 8009ae4:	e059      	b.n	8009b9a <SCSI_RequestSense+0xfe>
  }

  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	75fb      	strb	r3, [r7, #23]
 8009aea:	e007      	b.n	8009afc <SCSI_RequestSense+0x60>
  {
    hmsc->bot_data[i] = 0U;
 8009aec:	7dfb      	ldrb	r3, [r7, #23]
 8009aee:	693a      	ldr	r2, [r7, #16]
 8009af0:	4413      	add	r3, r2
 8009af2:	2200      	movs	r2, #0
 8009af4:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 8009af6:	7dfb      	ldrb	r3, [r7, #23]
 8009af8:	3301      	adds	r3, #1
 8009afa:	75fb      	strb	r3, [r7, #23]
 8009afc:	7dfb      	ldrb	r3, [r7, #23]
 8009afe:	2b11      	cmp	r3, #17
 8009b00:	d9f4      	bls.n	8009aec <SCSI_RequestSense+0x50>
  }

  hmsc->bot_data[0] = 0x70U;
 8009b02:	693b      	ldr	r3, [r7, #16]
 8009b04:	2270      	movs	r2, #112	@ 0x70
 8009b06:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 8009b08:	693b      	ldr	r3, [r7, #16]
 8009b0a:	220c      	movs	r2, #12
 8009b0c:	75da      	strb	r2, [r3, #23]

  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 8009b0e:	693b      	ldr	r3, [r7, #16]
 8009b10:	f893 2260 	ldrb.w	r2, [r3, #608]	@ 0x260
 8009b14:	693b      	ldr	r3, [r7, #16]
 8009b16:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8009b1a:	429a      	cmp	r2, r3
 8009b1c:	d02e      	beq.n	8009b7c <SCSI_RequestSense+0xe0>
  {
    hmsc->bot_data[2] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 8009b1e:	693b      	ldr	r3, [r7, #16]
 8009b20:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8009b24:	461a      	mov	r2, r3
 8009b26:	693b      	ldr	r3, [r7, #16]
 8009b28:	3248      	adds	r2, #72	@ 0x48
 8009b2a:	f813 2032 	ldrb.w	r2, [r3, r2, lsl #3]
 8009b2e:	693b      	ldr	r3, [r7, #16]
 8009b30:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[12] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 8009b32:	693b      	ldr	r3, [r7, #16]
 8009b34:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8009b38:	693a      	ldr	r2, [r7, #16]
 8009b3a:	3348      	adds	r3, #72	@ 0x48
 8009b3c:	00db      	lsls	r3, r3, #3
 8009b3e:	4413      	add	r3, r2
 8009b40:	791a      	ldrb	r2, [r3, #4]
 8009b42:	693b      	ldr	r3, [r7, #16]
 8009b44:	771a      	strb	r2, [r3, #28]
    hmsc->bot_data[13] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 8009b46:	693b      	ldr	r3, [r7, #16]
 8009b48:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8009b4c:	693a      	ldr	r2, [r7, #16]
 8009b4e:	3348      	adds	r3, #72	@ 0x48
 8009b50:	00db      	lsls	r3, r3, #3
 8009b52:	4413      	add	r3, r2
 8009b54:	795a      	ldrb	r2, [r3, #5]
 8009b56:	693b      	ldr	r3, [r7, #16]
 8009b58:	775a      	strb	r2, [r3, #29]
    hmsc->scsi_sense_head++;
 8009b5a:	693b      	ldr	r3, [r7, #16]
 8009b5c:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8009b60:	3301      	adds	r3, #1
 8009b62:	b2da      	uxtb	r2, r3
 8009b64:	693b      	ldr	r3, [r7, #16]
 8009b66:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260

    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 8009b6a:	693b      	ldr	r3, [r7, #16]
 8009b6c:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8009b70:	2b04      	cmp	r3, #4
 8009b72:	d103      	bne.n	8009b7c <SCSI_RequestSense+0xe0>
    {
      hmsc->scsi_sense_head = 0U;
 8009b74:	693b      	ldr	r3, [r7, #16]
 8009b76:	2200      	movs	r2, #0
 8009b78:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
    }
  }

  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 8009b7c:	693b      	ldr	r3, [r7, #16]
 8009b7e:	2212      	movs	r2, #18
 8009b80:	60da      	str	r2, [r3, #12]

  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	3304      	adds	r3, #4
 8009b86:	781b      	ldrb	r3, [r3, #0]
 8009b88:	2b12      	cmp	r3, #18
 8009b8a:	d805      	bhi.n	8009b98 <SCSI_RequestSense+0xfc>
  {
    hmsc->bot_data_length = params[4];
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	3304      	adds	r3, #4
 8009b90:	781b      	ldrb	r3, [r3, #0]
 8009b92:	461a      	mov	r2, r3
 8009b94:	693b      	ldr	r3, [r7, #16]
 8009b96:	60da      	str	r2, [r3, #12]
  }

  return 0;
 8009b98:	2300      	movs	r3, #0
}
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	3718      	adds	r7, #24
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	bd80      	pop	{r7, pc}

08009ba2 <SCSI_SenseCode>:
  * @param  ASC: Additional Sense Code
  * @retval none

  */
void SCSI_SenseCode(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
{
 8009ba2:	b480      	push	{r7}
 8009ba4:	b085      	sub	sp, #20
 8009ba6:	af00      	add	r7, sp, #0
 8009ba8:	6078      	str	r0, [r7, #4]
 8009baa:	4608      	mov	r0, r1
 8009bac:	4611      	mov	r1, r2
 8009bae:	461a      	mov	r2, r3
 8009bb0:	4603      	mov	r3, r0
 8009bb2:	70fb      	strb	r3, [r7, #3]
 8009bb4:	460b      	mov	r3, r1
 8009bb6:	70bb      	strb	r3, [r7, #2]
 8009bb8:	4613      	mov	r3, r2
 8009bba:	707b      	strb	r3, [r7, #1]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	32b0      	adds	r2, #176	@ 0xb0
 8009bc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009bca:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d02c      	beq.n	8009c2c <SCSI_SenseCode+0x8a>
  {
    return;
  }

  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey = sKey;
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8009bd8:	461a      	mov	r2, r3
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	3248      	adds	r2, #72	@ 0x48
 8009bde:	78b9      	ldrb	r1, [r7, #2]
 8009be0:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASC = ASC;
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8009bea:	68fa      	ldr	r2, [r7, #12]
 8009bec:	3348      	adds	r3, #72	@ 0x48
 8009bee:	00db      	lsls	r3, r3, #3
 8009bf0:	4413      	add	r3, r2
 8009bf2:	787a      	ldrb	r2, [r7, #1]
 8009bf4:	711a      	strb	r2, [r3, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASCQ = 0U;
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8009bfc:	68fa      	ldr	r2, [r7, #12]
 8009bfe:	3348      	adds	r3, #72	@ 0x48
 8009c00:	00db      	lsls	r3, r3, #3
 8009c02:	4413      	add	r3, r2
 8009c04:	2200      	movs	r2, #0
 8009c06:	715a      	strb	r2, [r3, #5]
  hmsc->scsi_sense_tail++;
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8009c0e:	3301      	adds	r3, #1
 8009c10:	b2da      	uxtb	r2, r3
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261

  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8009c1e:	2b04      	cmp	r3, #4
 8009c20:	d105      	bne.n	8009c2e <SCSI_SenseCode+0x8c>
  {
    hmsc->scsi_sense_tail = 0U;
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	2200      	movs	r2, #0
 8009c26:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
 8009c2a:	e000      	b.n	8009c2e <SCSI_SenseCode+0x8c>
    return;
 8009c2c:	bf00      	nop
  }
}
 8009c2e:	3714      	adds	r7, #20
 8009c30:	46bd      	mov	sp, r7
 8009c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c36:	4770      	bx	lr

08009c38 <SCSI_StartStopUnit>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009c38:	b580      	push	{r7, lr}
 8009c3a:	b086      	sub	sp, #24
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	60f8      	str	r0, [r7, #12]
 8009c40:	460b      	mov	r3, r1
 8009c42:	607a      	str	r2, [r7, #4]
 8009c44:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	32b0      	adds	r2, #176	@ 0xb0
 8009c50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c54:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8009c56:	697b      	ldr	r3, [r7, #20]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d102      	bne.n	8009c62 <SCSI_StartStopUnit+0x2a>
  {
    return -1;
 8009c5c:	f04f 33ff 	mov.w	r3, #4294967295
 8009c60:	e03b      	b.n	8009cda <SCSI_StartStopUnit+0xa2>
  }

  if ((hmsc->scsi_medium_state == SCSI_MEDIUM_LOCKED) && ((params[4] & 0x3U) == 2U))
 8009c62:	697b      	ldr	r3, [r7, #20]
 8009c64:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8009c68:	2b01      	cmp	r3, #1
 8009c6a:	d10f      	bne.n	8009c8c <SCSI_StartStopUnit+0x54>
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	3304      	adds	r3, #4
 8009c70:	781b      	ldrb	r3, [r3, #0]
 8009c72:	f003 0303 	and.w	r3, r3, #3
 8009c76:	2b02      	cmp	r3, #2
 8009c78:	d108      	bne.n	8009c8c <SCSI_StartStopUnit+0x54>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 8009c7a:	7af9      	ldrb	r1, [r7, #11]
 8009c7c:	2324      	movs	r3, #36	@ 0x24
 8009c7e:	2205      	movs	r2, #5
 8009c80:	68f8      	ldr	r0, [r7, #12]
 8009c82:	f7ff ff8e 	bl	8009ba2 <SCSI_SenseCode>

    return -1;
 8009c86:	f04f 33ff 	mov.w	r3, #4294967295
 8009c8a:	e026      	b.n	8009cda <SCSI_StartStopUnit+0xa2>
  }

  if ((params[4] & 0x3U) == 0x1U) /* START=1 */
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	3304      	adds	r3, #4
 8009c90:	781b      	ldrb	r3, [r3, #0]
 8009c92:	f003 0303 	and.w	r3, r3, #3
 8009c96:	2b01      	cmp	r3, #1
 8009c98:	d104      	bne.n	8009ca4 <SCSI_StartStopUnit+0x6c>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8009c9a:	697b      	ldr	r3, [r7, #20]
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 8009ca2:	e016      	b.n	8009cd2 <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x2U) /* START=0 and LOEJ Load Eject=1 */
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	3304      	adds	r3, #4
 8009ca8:	781b      	ldrb	r3, [r3, #0]
 8009caa:	f003 0303 	and.w	r3, r3, #3
 8009cae:	2b02      	cmp	r3, #2
 8009cb0:	d104      	bne.n	8009cbc <SCSI_StartStopUnit+0x84>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_EJECTED;
 8009cb2:	697b      	ldr	r3, [r7, #20]
 8009cb4:	2202      	movs	r2, #2
 8009cb6:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 8009cba:	e00a      	b.n	8009cd2 <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x3U) /* START=1 and LOEJ Load Eject=1 */
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	3304      	adds	r3, #4
 8009cc0:	781b      	ldrb	r3, [r3, #0]
 8009cc2:	f003 0303 	and.w	r3, r3, #3
 8009cc6:	2b03      	cmp	r3, #3
 8009cc8:	d103      	bne.n	8009cd2 <SCSI_StartStopUnit+0x9a>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8009cca:	697b      	ldr	r3, [r7, #20]
 8009ccc:	2200      	movs	r2, #0
 8009cce:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }
  else
  {
    /* .. */
  }
  hmsc->bot_data_length = 0U;
 8009cd2:	697b      	ldr	r3, [r7, #20]
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	60da      	str	r2, [r3, #12]

  return 0;
 8009cd8:	2300      	movs	r3, #0
}
 8009cda:	4618      	mov	r0, r3
 8009cdc:	3718      	adds	r7, #24
 8009cde:	46bd      	mov	sp, r7
 8009ce0:	bd80      	pop	{r7, pc}

08009ce2 <SCSI_AllowPreventRemovable>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_AllowPreventRemovable(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009ce2:	b480      	push	{r7}
 8009ce4:	b087      	sub	sp, #28
 8009ce6:	af00      	add	r7, sp, #0
 8009ce8:	60f8      	str	r0, [r7, #12]
 8009cea:	460b      	mov	r3, r1
 8009cec:	607a      	str	r2, [r7, #4]
 8009cee:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	32b0      	adds	r2, #176	@ 0xb0
 8009cfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009cfe:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8009d00:	697b      	ldr	r3, [r7, #20]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d102      	bne.n	8009d0c <SCSI_AllowPreventRemovable+0x2a>
  {
    return -1;
 8009d06:	f04f 33ff 	mov.w	r3, #4294967295
 8009d0a:	e011      	b.n	8009d30 <SCSI_AllowPreventRemovable+0x4e>
  }

  if (params[4] == 0U)
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	3304      	adds	r3, #4
 8009d10:	781b      	ldrb	r3, [r3, #0]
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d104      	bne.n	8009d20 <SCSI_AllowPreventRemovable+0x3e>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8009d16:	697b      	ldr	r3, [r7, #20]
 8009d18:	2200      	movs	r2, #0
 8009d1a:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 8009d1e:	e003      	b.n	8009d28 <SCSI_AllowPreventRemovable+0x46>
  }
  else
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_LOCKED;
 8009d20:	697b      	ldr	r3, [r7, #20]
 8009d22:	2201      	movs	r2, #1
 8009d24:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }

  hmsc->bot_data_length = 0U;
 8009d28:	697b      	ldr	r3, [r7, #20]
 8009d2a:	2200      	movs	r2, #0
 8009d2c:	60da      	str	r2, [r3, #12]

  return 0;
 8009d2e:	2300      	movs	r3, #0
}
 8009d30:	4618      	mov	r0, r3
 8009d32:	371c      	adds	r7, #28
 8009d34:	46bd      	mov	sp, r7
 8009d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3a:	4770      	bx	lr

08009d3c <SCSI_Read10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	b086      	sub	sp, #24
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	60f8      	str	r0, [r7, #12]
 8009d44:	460b      	mov	r3, r1
 8009d46:	607a      	str	r2, [r7, #4]
 8009d48:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	32b0      	adds	r2, #176	@ 0xb0
 8009d54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d58:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8009d5a:	697b      	ldr	r3, [r7, #20]
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d102      	bne.n	8009d66 <SCSI_Read10+0x2a>
  {
    return -1;
 8009d60:	f04f 33ff 	mov.w	r3, #4294967295
 8009d64:	e090      	b.n	8009e88 <SCSI_Read10+0x14c>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8009d66:	697b      	ldr	r3, [r7, #20]
 8009d68:	7a1b      	ldrb	r3, [r3, #8]
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	f040 8082 	bne.w	8009e74 <SCSI_Read10+0x138>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 8009d70:	697b      	ldr	r3, [r7, #20]
 8009d72:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8009d76:	b25b      	sxtb	r3, r3
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	db0a      	blt.n	8009d92 <SCSI_Read10+0x56>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8009d7c:	697b      	ldr	r3, [r7, #20]
 8009d7e:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8009d82:	2320      	movs	r3, #32
 8009d84:	2205      	movs	r2, #5
 8009d86:	68f8      	ldr	r0, [r7, #12]
 8009d88:	f7ff ff0b 	bl	8009ba2 <SCSI_SenseCode>
      return -1;
 8009d8c:	f04f 33ff 	mov.w	r3, #4294967295
 8009d90:	e07a      	b.n	8009e88 <SCSI_Read10+0x14c>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 8009d92:	697b      	ldr	r3, [r7, #20]
 8009d94:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8009d98:	2b02      	cmp	r3, #2
 8009d9a:	d108      	bne.n	8009dae <SCSI_Read10+0x72>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009d9c:	7af9      	ldrb	r1, [r7, #11]
 8009d9e:	233a      	movs	r3, #58	@ 0x3a
 8009da0:	2202      	movs	r2, #2
 8009da2:	68f8      	ldr	r0, [r7, #12]
 8009da4:	f7ff fefd 	bl	8009ba2 <SCSI_SenseCode>

      return -1;
 8009da8:	f04f 33ff 	mov.w	r3, #4294967295
 8009dac:	e06c      	b.n	8009e88 <SCSI_Read10+0x14c>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009db4:	68fa      	ldr	r2, [r7, #12]
 8009db6:	33b0      	adds	r3, #176	@ 0xb0
 8009db8:	009b      	lsls	r3, r3, #2
 8009dba:	4413      	add	r3, r2
 8009dbc:	685b      	ldr	r3, [r3, #4]
 8009dbe:	689b      	ldr	r3, [r3, #8]
 8009dc0:	7afa      	ldrb	r2, [r7, #11]
 8009dc2:	4610      	mov	r0, r2
 8009dc4:	4798      	blx	r3
 8009dc6:	4603      	mov	r3, r0
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d008      	beq.n	8009dde <SCSI_Read10+0xa2>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009dcc:	7af9      	ldrb	r1, [r7, #11]
 8009dce:	233a      	movs	r3, #58	@ 0x3a
 8009dd0:	2202      	movs	r2, #2
 8009dd2:	68f8      	ldr	r0, [r7, #12]
 8009dd4:	f7ff fee5 	bl	8009ba2 <SCSI_SenseCode>
      return -1;
 8009dd8:	f04f 33ff 	mov.w	r3, #4294967295
 8009ddc:	e054      	b.n	8009e88 <SCSI_Read10+0x14c>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	3302      	adds	r3, #2
 8009de2:	781b      	ldrb	r3, [r3, #0]
 8009de4:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	3303      	adds	r3, #3
 8009dea:	781b      	ldrb	r3, [r3, #0]
 8009dec:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8009dee:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	3304      	adds	r3, #4
 8009df4:	781b      	ldrb	r3, [r3, #0]
 8009df6:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 8009df8:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 8009dfa:	687a      	ldr	r2, [r7, #4]
 8009dfc:	3205      	adds	r2, #5
 8009dfe:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 8009e00:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8009e02:	697b      	ldr	r3, [r7, #20]
 8009e04:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	3307      	adds	r3, #7
 8009e0c:	781b      	ldrb	r3, [r3, #0]
 8009e0e:	021b      	lsls	r3, r3, #8
 8009e10:	687a      	ldr	r2, [r7, #4]
 8009e12:	3208      	adds	r2, #8
 8009e14:	7812      	ldrb	r2, [r2, #0]
 8009e16:	431a      	orrs	r2, r3
 8009e18:	697b      	ldr	r3, [r7, #20]
 8009e1a:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 8009e1e:	697b      	ldr	r3, [r7, #20]
 8009e20:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 8009e24:	697b      	ldr	r3, [r7, #20]
 8009e26:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8009e2a:	7af9      	ldrb	r1, [r7, #11]
 8009e2c:	68f8      	ldr	r0, [r7, #12]
 8009e2e:	f000 fadc 	bl	800a3ea <SCSI_CheckAddressRange>
 8009e32:	4603      	mov	r3, r0
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	da02      	bge.n	8009e3e <SCSI_Read10+0x102>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 8009e38:	f04f 33ff 	mov.w	r3, #4294967295
 8009e3c:	e024      	b.n	8009e88 <SCSI_Read10+0x14c>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 8009e3e:	697b      	ldr	r3, [r7, #20]
 8009e40:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8009e44:	697b      	ldr	r3, [r7, #20]
 8009e46:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8009e4a:	6979      	ldr	r1, [r7, #20]
 8009e4c:	f8b1 1264 	ldrh.w	r1, [r1, #612]	@ 0x264
 8009e50:	fb01 f303 	mul.w	r3, r1, r3
 8009e54:	429a      	cmp	r2, r3
 8009e56:	d00a      	beq.n	8009e6e <SCSI_Read10+0x132>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8009e58:	697b      	ldr	r3, [r7, #20]
 8009e5a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8009e5e:	2320      	movs	r3, #32
 8009e60:	2205      	movs	r2, #5
 8009e62:	68f8      	ldr	r0, [r7, #12]
 8009e64:	f7ff fe9d 	bl	8009ba2 <SCSI_SenseCode>
      return -1;
 8009e68:	f04f 33ff 	mov.w	r3, #4294967295
 8009e6c:	e00c      	b.n	8009e88 <SCSI_Read10+0x14c>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 8009e6e:	697b      	ldr	r3, [r7, #20]
 8009e70:	2202      	movs	r2, #2
 8009e72:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 8009e74:	697b      	ldr	r3, [r7, #20]
 8009e76:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009e7a:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 8009e7c:	7afb      	ldrb	r3, [r7, #11]
 8009e7e:	4619      	mov	r1, r3
 8009e80:	68f8      	ldr	r0, [r7, #12]
 8009e82:	f000 fadf 	bl	800a444 <SCSI_ProcessRead>
 8009e86:	4603      	mov	r3, r0
}
 8009e88:	4618      	mov	r0, r3
 8009e8a:	3718      	adds	r7, #24
 8009e8c:	46bd      	mov	sp, r7
 8009e8e:	bd80      	pop	{r7, pc}

08009e90 <SCSI_Read12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009e90:	b580      	push	{r7, lr}
 8009e92:	b086      	sub	sp, #24
 8009e94:	af00      	add	r7, sp, #0
 8009e96:	60f8      	str	r0, [r7, #12]
 8009e98:	460b      	mov	r3, r1
 8009e9a:	607a      	str	r2, [r7, #4]
 8009e9c:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	32b0      	adds	r2, #176	@ 0xb0
 8009ea8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009eac:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8009eae:	697b      	ldr	r3, [r7, #20]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d102      	bne.n	8009eba <SCSI_Read12+0x2a>
  {
    return -1;
 8009eb4:	f04f 33ff 	mov.w	r3, #4294967295
 8009eb8:	e09a      	b.n	8009ff0 <SCSI_Read12+0x160>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8009eba:	697b      	ldr	r3, [r7, #20]
 8009ebc:	7a1b      	ldrb	r3, [r3, #8]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	f040 808c 	bne.w	8009fdc <SCSI_Read12+0x14c>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 8009ec4:	697b      	ldr	r3, [r7, #20]
 8009ec6:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8009eca:	b25b      	sxtb	r3, r3
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	db0a      	blt.n	8009ee6 <SCSI_Read12+0x56>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8009ed0:	697b      	ldr	r3, [r7, #20]
 8009ed2:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8009ed6:	2320      	movs	r3, #32
 8009ed8:	2205      	movs	r2, #5
 8009eda:	68f8      	ldr	r0, [r7, #12]
 8009edc:	f7ff fe61 	bl	8009ba2 <SCSI_SenseCode>
      return -1;
 8009ee0:	f04f 33ff 	mov.w	r3, #4294967295
 8009ee4:	e084      	b.n	8009ff0 <SCSI_Read12+0x160>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 8009ee6:	697b      	ldr	r3, [r7, #20]
 8009ee8:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8009eec:	2b02      	cmp	r3, #2
 8009eee:	d108      	bne.n	8009f02 <SCSI_Read12+0x72>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009ef0:	7af9      	ldrb	r1, [r7, #11]
 8009ef2:	233a      	movs	r3, #58	@ 0x3a
 8009ef4:	2202      	movs	r2, #2
 8009ef6:	68f8      	ldr	r0, [r7, #12]
 8009ef8:	f7ff fe53 	bl	8009ba2 <SCSI_SenseCode>
      return -1;
 8009efc:	f04f 33ff 	mov.w	r3, #4294967295
 8009f00:	e076      	b.n	8009ff0 <SCSI_Read12+0x160>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009f08:	68fa      	ldr	r2, [r7, #12]
 8009f0a:	33b0      	adds	r3, #176	@ 0xb0
 8009f0c:	009b      	lsls	r3, r3, #2
 8009f0e:	4413      	add	r3, r2
 8009f10:	685b      	ldr	r3, [r3, #4]
 8009f12:	689b      	ldr	r3, [r3, #8]
 8009f14:	7afa      	ldrb	r2, [r7, #11]
 8009f16:	4610      	mov	r0, r2
 8009f18:	4798      	blx	r3
 8009f1a:	4603      	mov	r3, r0
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d008      	beq.n	8009f32 <SCSI_Read12+0xa2>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009f20:	7af9      	ldrb	r1, [r7, #11]
 8009f22:	233a      	movs	r3, #58	@ 0x3a
 8009f24:	2202      	movs	r2, #2
 8009f26:	68f8      	ldr	r0, [r7, #12]
 8009f28:	f7ff fe3b 	bl	8009ba2 <SCSI_SenseCode>
      return -1;
 8009f2c:	f04f 33ff 	mov.w	r3, #4294967295
 8009f30:	e05e      	b.n	8009ff0 <SCSI_Read12+0x160>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	3302      	adds	r3, #2
 8009f36:	781b      	ldrb	r3, [r3, #0]
 8009f38:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	3303      	adds	r3, #3
 8009f3e:	781b      	ldrb	r3, [r3, #0]
 8009f40:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8009f42:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	3304      	adds	r3, #4
 8009f48:	781b      	ldrb	r3, [r3, #0]
 8009f4a:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 8009f4c:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 8009f4e:	687a      	ldr	r2, [r7, #4]
 8009f50:	3205      	adds	r2, #5
 8009f52:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 8009f54:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8009f56:	697b      	ldr	r3, [r7, #20]
 8009f58:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	3306      	adds	r3, #6
 8009f60:	781b      	ldrb	r3, [r3, #0]
 8009f62:	061a      	lsls	r2, r3, #24
                         ((uint32_t)params[7] << 16) |
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	3307      	adds	r3, #7
 8009f68:	781b      	ldrb	r3, [r3, #0]
 8009f6a:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 8009f6c:	431a      	orrs	r2, r3
                         ((uint32_t)params[8] << 8) |
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	3308      	adds	r3, #8
 8009f72:	781b      	ldrb	r3, [r3, #0]
 8009f74:	021b      	lsls	r3, r3, #8
                         ((uint32_t)params[7] << 16) |
 8009f76:	4313      	orrs	r3, r2
                         (uint32_t)params[9];
 8009f78:	687a      	ldr	r2, [r7, #4]
 8009f7a:	3209      	adds	r2, #9
 8009f7c:	7812      	ldrb	r2, [r2, #0]
                         ((uint32_t)params[8] << 8) |
 8009f7e:	431a      	orrs	r2, r3
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 8009f80:	697b      	ldr	r3, [r7, #20]
 8009f82:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 8009f86:	697b      	ldr	r3, [r7, #20]
 8009f88:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 8009f8c:	697b      	ldr	r3, [r7, #20]
 8009f8e:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8009f92:	7af9      	ldrb	r1, [r7, #11]
 8009f94:	68f8      	ldr	r0, [r7, #12]
 8009f96:	f000 fa28 	bl	800a3ea <SCSI_CheckAddressRange>
 8009f9a:	4603      	mov	r3, r0
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	da02      	bge.n	8009fa6 <SCSI_Read12+0x116>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 8009fa0:	f04f 33ff 	mov.w	r3, #4294967295
 8009fa4:	e024      	b.n	8009ff0 <SCSI_Read12+0x160>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 8009fa6:	697b      	ldr	r3, [r7, #20]
 8009fa8:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8009fac:	697b      	ldr	r3, [r7, #20]
 8009fae:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8009fb2:	6979      	ldr	r1, [r7, #20]
 8009fb4:	f8b1 1264 	ldrh.w	r1, [r1, #612]	@ 0x264
 8009fb8:	fb01 f303 	mul.w	r3, r1, r3
 8009fbc:	429a      	cmp	r2, r3
 8009fbe:	d00a      	beq.n	8009fd6 <SCSI_Read12+0x146>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8009fc0:	697b      	ldr	r3, [r7, #20]
 8009fc2:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8009fc6:	2320      	movs	r3, #32
 8009fc8:	2205      	movs	r2, #5
 8009fca:	68f8      	ldr	r0, [r7, #12]
 8009fcc:	f7ff fde9 	bl	8009ba2 <SCSI_SenseCode>
      return -1;
 8009fd0:	f04f 33ff 	mov.w	r3, #4294967295
 8009fd4:	e00c      	b.n	8009ff0 <SCSI_Read12+0x160>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 8009fd6:	697b      	ldr	r3, [r7, #20]
 8009fd8:	2202      	movs	r2, #2
 8009fda:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 8009fdc:	697b      	ldr	r3, [r7, #20]
 8009fde:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009fe2:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 8009fe4:	7afb      	ldrb	r3, [r7, #11]
 8009fe6:	4619      	mov	r1, r3
 8009fe8:	68f8      	ldr	r0, [r7, #12]
 8009fea:	f000 fa2b 	bl	800a444 <SCSI_ProcessRead>
 8009fee:	4603      	mov	r3, r0
}
 8009ff0:	4618      	mov	r0, r3
 8009ff2:	3718      	adds	r7, #24
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	bd80      	pop	{r7, pc}

08009ff8 <SCSI_Write10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009ff8:	b580      	push	{r7, lr}
 8009ffa:	b086      	sub	sp, #24
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	60f8      	str	r0, [r7, #12]
 800a000:	460b      	mov	r3, r1
 800a002:	607a      	str	r2, [r7, #4]
 800a004:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	32b0      	adds	r2, #176	@ 0xb0
 800a010:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a014:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc == NULL)
 800a016:	697b      	ldr	r3, [r7, #20]
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d102      	bne.n	800a022 <SCSI_Write10+0x2a>
  {
    return -1;
 800a01c:	f04f 33ff 	mov.w	r3, #4294967295
 800a020:	e0ba      	b.n	800a198 <SCSI_Write10+0x1a0>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800a022:	697b      	ldr	r3, [r7, #20]
 800a024:	7a1b      	ldrb	r3, [r3, #8]
 800a026:	2b00      	cmp	r3, #0
 800a028:	f040 80b0 	bne.w	800a18c <SCSI_Write10+0x194>
  {
    if (hmsc->cbw.dDataLength == 0U)
 800a02c:	697b      	ldr	r3, [r7, #20]
 800a02e:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800a032:	2b00      	cmp	r3, #0
 800a034:	d10a      	bne.n	800a04c <SCSI_Write10+0x54>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a036:	697b      	ldr	r3, [r7, #20]
 800a038:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800a03c:	2320      	movs	r3, #32
 800a03e:	2205      	movs	r2, #5
 800a040:	68f8      	ldr	r0, [r7, #12]
 800a042:	f7ff fdae 	bl	8009ba2 <SCSI_SenseCode>
      return -1;
 800a046:	f04f 33ff 	mov.w	r3, #4294967295
 800a04a:	e0a5      	b.n	800a198 <SCSI_Write10+0x1a0>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 800a04c:	697b      	ldr	r3, [r7, #20]
 800a04e:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800a052:	b25b      	sxtb	r3, r3
 800a054:	2b00      	cmp	r3, #0
 800a056:	da0a      	bge.n	800a06e <SCSI_Write10+0x76>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a058:	697b      	ldr	r3, [r7, #20]
 800a05a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800a05e:	2320      	movs	r3, #32
 800a060:	2205      	movs	r2, #5
 800a062:	68f8      	ldr	r0, [r7, #12]
 800a064:	f7ff fd9d 	bl	8009ba2 <SCSI_SenseCode>
      return -1;
 800a068:	f04f 33ff 	mov.w	r3, #4294967295
 800a06c:	e094      	b.n	800a198 <SCSI_Write10+0x1a0>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a074:	68fa      	ldr	r2, [r7, #12]
 800a076:	33b0      	adds	r3, #176	@ 0xb0
 800a078:	009b      	lsls	r3, r3, #2
 800a07a:	4413      	add	r3, r2
 800a07c:	685b      	ldr	r3, [r3, #4]
 800a07e:	689b      	ldr	r3, [r3, #8]
 800a080:	7afa      	ldrb	r2, [r7, #11]
 800a082:	4610      	mov	r0, r2
 800a084:	4798      	blx	r3
 800a086:	4603      	mov	r3, r0
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d008      	beq.n	800a09e <SCSI_Write10+0xa6>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800a08c:	7af9      	ldrb	r1, [r7, #11]
 800a08e:	233a      	movs	r3, #58	@ 0x3a
 800a090:	2202      	movs	r2, #2
 800a092:	68f8      	ldr	r0, [r7, #12]
 800a094:	f7ff fd85 	bl	8009ba2 <SCSI_SenseCode>
      return -1;
 800a098:	f04f 33ff 	mov.w	r3, #4294967295
 800a09c:	e07c      	b.n	800a198 <SCSI_Write10+0x1a0>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a0a4:	68fa      	ldr	r2, [r7, #12]
 800a0a6:	33b0      	adds	r3, #176	@ 0xb0
 800a0a8:	009b      	lsls	r3, r3, #2
 800a0aa:	4413      	add	r3, r2
 800a0ac:	685b      	ldr	r3, [r3, #4]
 800a0ae:	68db      	ldr	r3, [r3, #12]
 800a0b0:	7afa      	ldrb	r2, [r7, #11]
 800a0b2:	4610      	mov	r0, r2
 800a0b4:	4798      	blx	r3
 800a0b6:	4603      	mov	r3, r0
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d008      	beq.n	800a0ce <SCSI_Write10+0xd6>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800a0bc:	7af9      	ldrb	r1, [r7, #11]
 800a0be:	2327      	movs	r3, #39	@ 0x27
 800a0c0:	2202      	movs	r2, #2
 800a0c2:	68f8      	ldr	r0, [r7, #12]
 800a0c4:	f7ff fd6d 	bl	8009ba2 <SCSI_SenseCode>
      return -1;
 800a0c8:	f04f 33ff 	mov.w	r3, #4294967295
 800a0cc:	e064      	b.n	800a198 <SCSI_Write10+0x1a0>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	3302      	adds	r3, #2
 800a0d2:	781b      	ldrb	r3, [r3, #0]
 800a0d4:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	3303      	adds	r3, #3
 800a0da:	781b      	ldrb	r3, [r3, #0]
 800a0dc:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a0de:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	3304      	adds	r3, #4
 800a0e4:	781b      	ldrb	r3, [r3, #0]
 800a0e6:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800a0e8:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800a0ea:	687a      	ldr	r2, [r7, #4]
 800a0ec:	3205      	adds	r2, #5
 800a0ee:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 800a0f0:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a0f2:	697b      	ldr	r3, [r7, #20]
 800a0f4:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	3307      	adds	r3, #7
 800a0fc:	781b      	ldrb	r3, [r3, #0]
 800a0fe:	021b      	lsls	r3, r3, #8
                         (uint32_t)params[8];
 800a100:	687a      	ldr	r2, [r7, #4]
 800a102:	3208      	adds	r2, #8
 800a104:	7812      	ldrb	r2, [r2, #0]
    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 800a106:	431a      	orrs	r2, r3
 800a108:	697b      	ldr	r3, [r7, #20]
 800a10a:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800a10e:	697b      	ldr	r3, [r7, #20]
 800a110:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 800a114:	697b      	ldr	r3, [r7, #20]
 800a116:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800a11a:	7af9      	ldrb	r1, [r7, #11]
 800a11c:	68f8      	ldr	r0, [r7, #12]
 800a11e:	f000 f964 	bl	800a3ea <SCSI_CheckAddressRange>
 800a122:	4603      	mov	r3, r0
 800a124:	2b00      	cmp	r3, #0
 800a126:	da02      	bge.n	800a12e <SCSI_Write10+0x136>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800a128:	f04f 33ff 	mov.w	r3, #4294967295
 800a12c:	e034      	b.n	800a198 <SCSI_Write10+0x1a0>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800a12e:	697b      	ldr	r3, [r7, #20]
 800a130:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800a134:	697a      	ldr	r2, [r7, #20]
 800a136:	f8b2 2264 	ldrh.w	r2, [r2, #612]	@ 0x264
 800a13a:	fb02 f303 	mul.w	r3, r2, r3
 800a13e:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 800a140:	697b      	ldr	r3, [r7, #20]
 800a142:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800a146:	693a      	ldr	r2, [r7, #16]
 800a148:	429a      	cmp	r2, r3
 800a14a:	d00a      	beq.n	800a162 <SCSI_Write10+0x16a>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a14c:	697b      	ldr	r3, [r7, #20]
 800a14e:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800a152:	2320      	movs	r3, #32
 800a154:	2205      	movs	r2, #5
 800a156:	68f8      	ldr	r0, [r7, #12]
 800a158:	f7ff fd23 	bl	8009ba2 <SCSI_SenseCode>
      return -1;
 800a15c:	f04f 33ff 	mov.w	r3, #4294967295
 800a160:	e01a      	b.n	800a198 <SCSI_Write10+0x1a0>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 800a162:	693b      	ldr	r3, [r7, #16]
 800a164:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a168:	bf28      	it	cs
 800a16a:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800a16e:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 800a170:	697b      	ldr	r3, [r7, #20]
 800a172:	2201      	movs	r2, #1
 800a174:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 800a176:	4b0a      	ldr	r3, [pc, #40]	@ (800a1a0 <SCSI_Write10+0x1a8>)
 800a178:	7819      	ldrb	r1, [r3, #0]
 800a17a:	697b      	ldr	r3, [r7, #20]
 800a17c:	f103 0210 	add.w	r2, r3, #16
 800a180:	693b      	ldr	r3, [r7, #16]
 800a182:	68f8      	ldr	r0, [r7, #12]
 800a184:	f003 fce4 	bl	800db50 <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 800a188:	2300      	movs	r3, #0
 800a18a:	e005      	b.n	800a198 <SCSI_Write10+0x1a0>
    return SCSI_ProcessWrite(pdev, lun);
 800a18c:	7afb      	ldrb	r3, [r7, #11]
 800a18e:	4619      	mov	r1, r3
 800a190:	68f8      	ldr	r0, [r7, #12]
 800a192:	f000 f9dd 	bl	800a550 <SCSI_ProcessWrite>
 800a196:	4603      	mov	r3, r0
}
 800a198:	4618      	mov	r0, r3
 800a19a:	3718      	adds	r7, #24
 800a19c:	46bd      	mov	sp, r7
 800a19e:	bd80      	pop	{r7, pc}
 800a1a0:	20000083 	.word	0x20000083

0800a1a4 <SCSI_Write12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800a1a4:	b580      	push	{r7, lr}
 800a1a6:	b086      	sub	sp, #24
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	60f8      	str	r0, [r7, #12]
 800a1ac:	460b      	mov	r3, r1
 800a1ae:	607a      	str	r2, [r7, #4]
 800a1b0:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	32b0      	adds	r2, #176	@ 0xb0
 800a1bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1c0:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc == NULL)
 800a1c2:	697b      	ldr	r3, [r7, #20]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d102      	bne.n	800a1ce <SCSI_Write12+0x2a>
  {
    return -1;
 800a1c8:	f04f 33ff 	mov.w	r3, #4294967295
 800a1cc:	e0ca      	b.n	800a364 <SCSI_Write12+0x1c0>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800a1ce:	697b      	ldr	r3, [r7, #20]
 800a1d0:	7a1b      	ldrb	r3, [r3, #8]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	f040 80c0 	bne.w	800a358 <SCSI_Write12+0x1b4>
  {
    if (hmsc->cbw.dDataLength == 0U)
 800a1d8:	697b      	ldr	r3, [r7, #20]
 800a1da:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d10a      	bne.n	800a1f8 <SCSI_Write12+0x54>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a1e2:	697b      	ldr	r3, [r7, #20]
 800a1e4:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800a1e8:	2320      	movs	r3, #32
 800a1ea:	2205      	movs	r2, #5
 800a1ec:	68f8      	ldr	r0, [r7, #12]
 800a1ee:	f7ff fcd8 	bl	8009ba2 <SCSI_SenseCode>
      return -1;
 800a1f2:	f04f 33ff 	mov.w	r3, #4294967295
 800a1f6:	e0b5      	b.n	800a364 <SCSI_Write12+0x1c0>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 800a1f8:	697b      	ldr	r3, [r7, #20]
 800a1fa:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800a1fe:	b25b      	sxtb	r3, r3
 800a200:	2b00      	cmp	r3, #0
 800a202:	da0a      	bge.n	800a21a <SCSI_Write12+0x76>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a204:	697b      	ldr	r3, [r7, #20]
 800a206:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800a20a:	2320      	movs	r3, #32
 800a20c:	2205      	movs	r2, #5
 800a20e:	68f8      	ldr	r0, [r7, #12]
 800a210:	f7ff fcc7 	bl	8009ba2 <SCSI_SenseCode>
      return -1;
 800a214:	f04f 33ff 	mov.w	r3, #4294967295
 800a218:	e0a4      	b.n	800a364 <SCSI_Write12+0x1c0>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a220:	68fa      	ldr	r2, [r7, #12]
 800a222:	33b0      	adds	r3, #176	@ 0xb0
 800a224:	009b      	lsls	r3, r3, #2
 800a226:	4413      	add	r3, r2
 800a228:	685b      	ldr	r3, [r3, #4]
 800a22a:	689b      	ldr	r3, [r3, #8]
 800a22c:	7afa      	ldrb	r2, [r7, #11]
 800a22e:	4610      	mov	r0, r2
 800a230:	4798      	blx	r3
 800a232:	4603      	mov	r3, r0
 800a234:	2b00      	cmp	r3, #0
 800a236:	d00b      	beq.n	800a250 <SCSI_Write12+0xac>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800a238:	7af9      	ldrb	r1, [r7, #11]
 800a23a:	233a      	movs	r3, #58	@ 0x3a
 800a23c:	2202      	movs	r2, #2
 800a23e:	68f8      	ldr	r0, [r7, #12]
 800a240:	f7ff fcaf 	bl	8009ba2 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 800a244:	697b      	ldr	r3, [r7, #20]
 800a246:	2205      	movs	r2, #5
 800a248:	721a      	strb	r2, [r3, #8]
      return -1;
 800a24a:	f04f 33ff 	mov.w	r3, #4294967295
 800a24e:	e089      	b.n	800a364 <SCSI_Write12+0x1c0>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a256:	68fa      	ldr	r2, [r7, #12]
 800a258:	33b0      	adds	r3, #176	@ 0xb0
 800a25a:	009b      	lsls	r3, r3, #2
 800a25c:	4413      	add	r3, r2
 800a25e:	685b      	ldr	r3, [r3, #4]
 800a260:	68db      	ldr	r3, [r3, #12]
 800a262:	7afa      	ldrb	r2, [r7, #11]
 800a264:	4610      	mov	r0, r2
 800a266:	4798      	blx	r3
 800a268:	4603      	mov	r3, r0
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d00b      	beq.n	800a286 <SCSI_Write12+0xe2>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800a26e:	7af9      	ldrb	r1, [r7, #11]
 800a270:	2327      	movs	r3, #39	@ 0x27
 800a272:	2202      	movs	r2, #2
 800a274:	68f8      	ldr	r0, [r7, #12]
 800a276:	f7ff fc94 	bl	8009ba2 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 800a27a:	697b      	ldr	r3, [r7, #20]
 800a27c:	2205      	movs	r2, #5
 800a27e:	721a      	strb	r2, [r3, #8]
      return -1;
 800a280:	f04f 33ff 	mov.w	r3, #4294967295
 800a284:	e06e      	b.n	800a364 <SCSI_Write12+0x1c0>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	3302      	adds	r3, #2
 800a28a:	781b      	ldrb	r3, [r3, #0]
 800a28c:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	3303      	adds	r3, #3
 800a292:	781b      	ldrb	r3, [r3, #0]
 800a294:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a296:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	3304      	adds	r3, #4
 800a29c:	781b      	ldrb	r3, [r3, #0]
 800a29e:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800a2a0:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800a2a2:	687a      	ldr	r2, [r7, #4]
 800a2a4:	3205      	adds	r2, #5
 800a2a6:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 800a2a8:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a2aa:	697b      	ldr	r3, [r7, #20]
 800a2ac:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	3306      	adds	r3, #6
 800a2b4:	781b      	ldrb	r3, [r3, #0]
 800a2b6:	061a      	lsls	r2, r3, #24
                         ((uint32_t)params[7] << 16) |
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	3307      	adds	r3, #7
 800a2bc:	781b      	ldrb	r3, [r3, #0]
 800a2be:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800a2c0:	431a      	orrs	r2, r3
                         ((uint32_t)params[8] << 8) |
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	3308      	adds	r3, #8
 800a2c6:	781b      	ldrb	r3, [r3, #0]
 800a2c8:	021b      	lsls	r3, r3, #8
                         ((uint32_t)params[7] << 16) |
 800a2ca:	4313      	orrs	r3, r2
                         (uint32_t)params[9];
 800a2cc:	687a      	ldr	r2, [r7, #4]
 800a2ce:	3209      	adds	r2, #9
 800a2d0:	7812      	ldrb	r2, [r2, #0]
                         ((uint32_t)params[8] << 8) |
 800a2d2:	431a      	orrs	r2, r3
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800a2d4:	697b      	ldr	r3, [r7, #20]
 800a2d6:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800a2da:	697b      	ldr	r3, [r7, #20]
 800a2dc:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 800a2e0:	697b      	ldr	r3, [r7, #20]
 800a2e2:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800a2e6:	7af9      	ldrb	r1, [r7, #11]
 800a2e8:	68f8      	ldr	r0, [r7, #12]
 800a2ea:	f000 f87e 	bl	800a3ea <SCSI_CheckAddressRange>
 800a2ee:	4603      	mov	r3, r0
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	da02      	bge.n	800a2fa <SCSI_Write12+0x156>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800a2f4:	f04f 33ff 	mov.w	r3, #4294967295
 800a2f8:	e034      	b.n	800a364 <SCSI_Write12+0x1c0>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800a2fa:	697b      	ldr	r3, [r7, #20]
 800a2fc:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800a300:	697a      	ldr	r2, [r7, #20]
 800a302:	f8b2 2264 	ldrh.w	r2, [r2, #612]	@ 0x264
 800a306:	fb02 f303 	mul.w	r3, r2, r3
 800a30a:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 800a30c:	697b      	ldr	r3, [r7, #20]
 800a30e:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800a312:	693a      	ldr	r2, [r7, #16]
 800a314:	429a      	cmp	r2, r3
 800a316:	d00a      	beq.n	800a32e <SCSI_Write12+0x18a>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a318:	697b      	ldr	r3, [r7, #20]
 800a31a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800a31e:	2320      	movs	r3, #32
 800a320:	2205      	movs	r2, #5
 800a322:	68f8      	ldr	r0, [r7, #12]
 800a324:	f7ff fc3d 	bl	8009ba2 <SCSI_SenseCode>
      return -1;
 800a328:	f04f 33ff 	mov.w	r3, #4294967295
 800a32c:	e01a      	b.n	800a364 <SCSI_Write12+0x1c0>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 800a32e:	693b      	ldr	r3, [r7, #16]
 800a330:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a334:	bf28      	it	cs
 800a336:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800a33a:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 800a33c:	697b      	ldr	r3, [r7, #20]
 800a33e:	2201      	movs	r2, #1
 800a340:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 800a342:	4b0a      	ldr	r3, [pc, #40]	@ (800a36c <SCSI_Write12+0x1c8>)
 800a344:	7819      	ldrb	r1, [r3, #0]
 800a346:	697b      	ldr	r3, [r7, #20]
 800a348:	f103 0210 	add.w	r2, r3, #16
 800a34c:	693b      	ldr	r3, [r7, #16]
 800a34e:	68f8      	ldr	r0, [r7, #12]
 800a350:	f003 fbfe 	bl	800db50 <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 800a354:	2300      	movs	r3, #0
 800a356:	e005      	b.n	800a364 <SCSI_Write12+0x1c0>
    return SCSI_ProcessWrite(pdev, lun);
 800a358:	7afb      	ldrb	r3, [r7, #11]
 800a35a:	4619      	mov	r1, r3
 800a35c:	68f8      	ldr	r0, [r7, #12]
 800a35e:	f000 f8f7 	bl	800a550 <SCSI_ProcessWrite>
 800a362:	4603      	mov	r3, r0
}
 800a364:	4618      	mov	r0, r3
 800a366:	3718      	adds	r7, #24
 800a368:	46bd      	mov	sp, r7
 800a36a:	bd80      	pop	{r7, pc}
 800a36c:	20000083 	.word	0x20000083

0800a370 <SCSI_Verify10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Verify10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800a370:	b580      	push	{r7, lr}
 800a372:	b086      	sub	sp, #24
 800a374:	af00      	add	r7, sp, #0
 800a376:	60f8      	str	r0, [r7, #12]
 800a378:	460b      	mov	r3, r1
 800a37a:	607a      	str	r2, [r7, #4]
 800a37c:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	32b0      	adds	r2, #176	@ 0xb0
 800a388:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a38c:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800a38e:	697b      	ldr	r3, [r7, #20]
 800a390:	2b00      	cmp	r3, #0
 800a392:	d102      	bne.n	800a39a <SCSI_Verify10+0x2a>
  {
    return -1;
 800a394:	f04f 33ff 	mov.w	r3, #4294967295
 800a398:	e023      	b.n	800a3e2 <SCSI_Verify10+0x72>
  }

  if ((params[1] & 0x02U) == 0x02U)
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	3301      	adds	r3, #1
 800a39e:	781b      	ldrb	r3, [r3, #0]
 800a3a0:	f003 0302 	and.w	r3, r3, #2
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d008      	beq.n	800a3ba <SCSI_Verify10+0x4a>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 800a3a8:	7af9      	ldrb	r1, [r7, #11]
 800a3aa:	2324      	movs	r3, #36	@ 0x24
 800a3ac:	2205      	movs	r2, #5
 800a3ae:	68f8      	ldr	r0, [r7, #12]
 800a3b0:	f7ff fbf7 	bl	8009ba2 <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 800a3b4:	f04f 33ff 	mov.w	r3, #4294967295
 800a3b8:	e013      	b.n	800a3e2 <SCSI_Verify10+0x72>
  }

  if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr, hmsc->scsi_blk_len) < 0)
 800a3ba:	697b      	ldr	r3, [r7, #20]
 800a3bc:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 800a3c0:	697b      	ldr	r3, [r7, #20]
 800a3c2:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800a3c6:	7af9      	ldrb	r1, [r7, #11]
 800a3c8:	68f8      	ldr	r0, [r7, #12]
 800a3ca:	f000 f80e 	bl	800a3ea <SCSI_CheckAddressRange>
 800a3ce:	4603      	mov	r3, r0
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	da02      	bge.n	800a3da <SCSI_Verify10+0x6a>
  {
    return -1; /* error */
 800a3d4:	f04f 33ff 	mov.w	r3, #4294967295
 800a3d8:	e003      	b.n	800a3e2 <SCSI_Verify10+0x72>
  }

  hmsc->bot_data_length = 0U;
 800a3da:	697b      	ldr	r3, [r7, #20]
 800a3dc:	2200      	movs	r2, #0
 800a3de:	60da      	str	r2, [r3, #12]

  return 0;
 800a3e0:	2300      	movs	r3, #0
}
 800a3e2:	4618      	mov	r0, r3
 800a3e4:	3718      	adds	r7, #24
 800a3e6:	46bd      	mov	sp, r7
 800a3e8:	bd80      	pop	{r7, pc}

0800a3ea <SCSI_CheckAddressRange>:
  * @param  blk_nbr: number of block to be processed
  * @retval status
  */
static int8_t SCSI_CheckAddressRange(USBD_HandleTypeDef *pdev, uint8_t lun,
                                     uint32_t blk_offset, uint32_t blk_nbr)
{
 800a3ea:	b580      	push	{r7, lr}
 800a3ec:	b086      	sub	sp, #24
 800a3ee:	af00      	add	r7, sp, #0
 800a3f0:	60f8      	str	r0, [r7, #12]
 800a3f2:	607a      	str	r2, [r7, #4]
 800a3f4:	603b      	str	r3, [r7, #0]
 800a3f6:	460b      	mov	r3, r1
 800a3f8:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	32b0      	adds	r2, #176	@ 0xb0
 800a404:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a408:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800a40a:	697b      	ldr	r3, [r7, #20]
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d102      	bne.n	800a416 <SCSI_CheckAddressRange+0x2c>
  {
    return -1;
 800a410:	f04f 33ff 	mov.w	r3, #4294967295
 800a414:	e011      	b.n	800a43a <SCSI_CheckAddressRange+0x50>
  }

  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr)
 800a416:	687a      	ldr	r2, [r7, #4]
 800a418:	683b      	ldr	r3, [r7, #0]
 800a41a:	441a      	add	r2, r3
 800a41c:	697b      	ldr	r3, [r7, #20]
 800a41e:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 800a422:	429a      	cmp	r2, r3
 800a424:	d908      	bls.n	800a438 <SCSI_CheckAddressRange+0x4e>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 800a426:	7af9      	ldrb	r1, [r7, #11]
 800a428:	2321      	movs	r3, #33	@ 0x21
 800a42a:	2205      	movs	r2, #5
 800a42c:	68f8      	ldr	r0, [r7, #12]
 800a42e:	f7ff fbb8 	bl	8009ba2 <SCSI_SenseCode>
    return -1;
 800a432:	f04f 33ff 	mov.w	r3, #4294967295
 800a436:	e000      	b.n	800a43a <SCSI_CheckAddressRange+0x50>
  }

  return 0;
 800a438:	2300      	movs	r3, #0
}
 800a43a:	4618      	mov	r0, r3
 800a43c:	3718      	adds	r7, #24
 800a43e:	46bd      	mov	sp, r7
 800a440:	bd80      	pop	{r7, pc}
	...

0800a444 <SCSI_ProcessRead>:
  *         Handle Read Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessRead(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 800a444:	b590      	push	{r4, r7, lr}
 800a446:	b085      	sub	sp, #20
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
 800a44c:	460b      	mov	r3, r1
 800a44e:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	32b0      	adds	r2, #176	@ 0xb0
 800a45a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a45e:	60fb      	str	r3, [r7, #12]
  uint32_t len;

  if (hmsc == NULL)
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	2b00      	cmp	r3, #0
 800a464:	d102      	bne.n	800a46c <SCSI_ProcessRead+0x28>
  {
    return -1;
 800a466:	f04f 33ff 	mov.w	r3, #4294967295
 800a46a:	e06a      	b.n	800a542 <SCSI_ProcessRead+0xfe>
  }

  len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800a472:	68fa      	ldr	r2, [r7, #12]
 800a474:	f8b2 2264 	ldrh.w	r2, [r2, #612]	@ 0x264
 800a478:	fb02 f303 	mul.w	r3, r2, r3
 800a47c:	60bb      	str	r3, [r7, #8]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 800a47e:	68bb      	ldr	r3, [r7, #8]
 800a480:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a484:	bf28      	it	cs
 800a486:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800a48a:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a492:	687a      	ldr	r2, [r7, #4]
 800a494:	33b0      	adds	r3, #176	@ 0xb0
 800a496:	009b      	lsls	r3, r3, #2
 800a498:	4413      	add	r3, r2
 800a49a:	685b      	ldr	r3, [r3, #4]
 800a49c:	691c      	ldr	r4, [r3, #16]
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	f103 0110 	add.w	r1, r3, #16
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
                                                                    hmsc->scsi_blk_addr,
                                                                    (len / hmsc->scsi_blk_size)) < 0)
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	68bb      	ldr	r3, [r7, #8]
 800a4b4:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 800a4b8:	b29b      	uxth	r3, r3
 800a4ba:	78f8      	ldrb	r0, [r7, #3]
 800a4bc:	47a0      	blx	r4
 800a4be:	4603      	mov	r3, r0
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	da08      	bge.n	800a4d6 <SCSI_ProcessRead+0x92>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 800a4c4:	78f9      	ldrb	r1, [r7, #3]
 800a4c6:	2311      	movs	r3, #17
 800a4c8:	2204      	movs	r2, #4
 800a4ca:	6878      	ldr	r0, [r7, #4]
 800a4cc:	f7ff fb69 	bl	8009ba2 <SCSI_SenseCode>
    return -1;
 800a4d0:	f04f 33ff 	mov.w	r3, #4294967295
 800a4d4:	e035      	b.n	800a542 <SCSI_ProcessRead+0xfe>
  }

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, hmsc->bot_data, len);
 800a4d6:	4b1d      	ldr	r3, [pc, #116]	@ (800a54c <SCSI_ProcessRead+0x108>)
 800a4d8:	7819      	ldrb	r1, [r3, #0]
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	f103 0210 	add.w	r2, r3, #16
 800a4e0:	68bb      	ldr	r3, [r7, #8]
 800a4e2:	6878      	ldr	r0, [r7, #4]
 800a4e4:	f003 fafc 	bl	800dae0 <USBD_LL_Transmit>

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800a4f4:	4619      	mov	r1, r3
 800a4f6:	68bb      	ldr	r3, [r7, #8]
 800a4f8:	fbb3 f3f1 	udiv	r3, r3, r1
 800a4fc:	441a      	add	r2, r3
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	f8d3 2270 	ldr.w	r2, [r3, #624]	@ 0x270
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800a510:	4619      	mov	r1, r3
 800a512:	68bb      	ldr	r3, [r7, #8]
 800a514:	fbb3 f3f1 	udiv	r3, r3, r1
 800a518:	1ad2      	subs	r2, r2, r3
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

  /* case 6 : Hi = Di */
  hmsc->csw.dDataResidue -= len;
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 800a526:	68bb      	ldr	r3, [r7, #8]
 800a528:	1ad2      	subs	r2, r2, r3
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (hmsc->scsi_blk_len == 0U)
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800a536:	2b00      	cmp	r3, #0
 800a538:	d102      	bne.n	800a540 <SCSI_ProcessRead+0xfc>
  {
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	2203      	movs	r2, #3
 800a53e:	721a      	strb	r2, [r3, #8]
  }

  return 0;
 800a540:	2300      	movs	r3, #0
}
 800a542:	4618      	mov	r0, r3
 800a544:	3714      	adds	r7, #20
 800a546:	46bd      	mov	sp, r7
 800a548:	bd90      	pop	{r4, r7, pc}
 800a54a:	bf00      	nop
 800a54c:	20000082 	.word	0x20000082

0800a550 <SCSI_ProcessWrite>:
  *         Handle Write Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessWrite(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 800a550:	b590      	push	{r4, r7, lr}
 800a552:	b085      	sub	sp, #20
 800a554:	af00      	add	r7, sp, #0
 800a556:	6078      	str	r0, [r7, #4]
 800a558:	460b      	mov	r3, r1
 800a55a:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	32b0      	adds	r2, #176	@ 0xb0
 800a566:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a56a:	60fb      	str	r3, [r7, #12]
  uint32_t len;

  if (hmsc == NULL)
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d102      	bne.n	800a578 <SCSI_ProcessWrite+0x28>
  {
    return -1;
 800a572:	f04f 33ff 	mov.w	r3, #4294967295
 800a576:	e07a      	b.n	800a66e <SCSI_ProcessWrite+0x11e>
  }

  len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800a57e:	68fa      	ldr	r2, [r7, #12]
 800a580:	f8b2 2264 	ldrh.w	r2, [r2, #612]	@ 0x264
 800a584:	fb02 f303 	mul.w	r3, r2, r3
 800a588:	60bb      	str	r3, [r7, #8]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 800a58a:	68bb      	ldr	r3, [r7, #8]
 800a58c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a590:	bf28      	it	cs
 800a592:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800a596:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data,
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a59e:	687a      	ldr	r2, [r7, #4]
 800a5a0:	33b0      	adds	r3, #176	@ 0xb0
 800a5a2:	009b      	lsls	r3, r3, #2
 800a5a4:	4413      	add	r3, r2
 800a5a6:	685b      	ldr	r3, [r3, #4]
 800a5a8:	695c      	ldr	r4, [r3, #20]
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	f103 0110 	add.w	r1, r3, #16
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
                                                                     hmsc->scsi_blk_addr,
                                                                     (len / hmsc->scsi_blk_size)) < 0)
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800a5bc:	4618      	mov	r0, r3
 800a5be:	68bb      	ldr	r3, [r7, #8]
 800a5c0:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data,
 800a5c4:	b29b      	uxth	r3, r3
 800a5c6:	78f8      	ldrb	r0, [r7, #3]
 800a5c8:	47a0      	blx	r4
 800a5ca:	4603      	mov	r3, r0
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	da08      	bge.n	800a5e2 <SCSI_ProcessWrite+0x92>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 800a5d0:	78f9      	ldrb	r1, [r7, #3]
 800a5d2:	2303      	movs	r3, #3
 800a5d4:	2204      	movs	r2, #4
 800a5d6:	6878      	ldr	r0, [r7, #4]
 800a5d8:	f7ff fae3 	bl	8009ba2 <SCSI_SenseCode>
    return -1;
 800a5dc:	f04f 33ff 	mov.w	r3, #4294967295
 800a5e0:	e045      	b.n	800a66e <SCSI_ProcessWrite+0x11e>
  }

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800a5ee:	4619      	mov	r1, r3
 800a5f0:	68bb      	ldr	r3, [r7, #8]
 800a5f2:	fbb3 f3f1 	udiv	r3, r3, r1
 800a5f6:	441a      	add	r2, r3
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	f8d3 2270 	ldr.w	r2, [r3, #624]	@ 0x270
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800a60a:	4619      	mov	r1, r3
 800a60c:	68bb      	ldr	r3, [r7, #8]
 800a60e:	fbb3 f3f1 	udiv	r3, r3, r1
 800a612:	1ad2      	subs	r2, r2, r3
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

  /* case 12 : Ho = Do */
  hmsc->csw.dDataResidue -= len;
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 800a620:	68bb      	ldr	r3, [r7, #8]
 800a622:	1ad2      	subs	r2, r2, r3
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (hmsc->scsi_blk_len == 0U)
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800a630:	2b00      	cmp	r3, #0
 800a632:	d104      	bne.n	800a63e <SCSI_ProcessWrite+0xee>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800a634:	2100      	movs	r1, #0
 800a636:	6878      	ldr	r0, [r7, #4]
 800a638:	f7fe fce8 	bl	800900c <MSC_BOT_SendCSW>
 800a63c:	e016      	b.n	800a66c <SCSI_ProcessWrite+0x11c>
  }
  else
  {
    len = MIN((hmsc->scsi_blk_len * hmsc->scsi_blk_size), MSC_MEDIA_PACKET);
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800a644:	68fa      	ldr	r2, [r7, #12]
 800a646:	f8b2 2264 	ldrh.w	r2, [r2, #612]	@ 0x264
 800a64a:	fb02 f303 	mul.w	r3, r2, r3
 800a64e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a652:	bf28      	it	cs
 800a654:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800a658:	60bb      	str	r3, [r7, #8]

    /* Prepare EP to Receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 800a65a:	4b07      	ldr	r3, [pc, #28]	@ (800a678 <SCSI_ProcessWrite+0x128>)
 800a65c:	7819      	ldrb	r1, [r3, #0]
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	f103 0210 	add.w	r2, r3, #16
 800a664:	68bb      	ldr	r3, [r7, #8]
 800a666:	6878      	ldr	r0, [r7, #4]
 800a668:	f003 fa72 	bl	800db50 <USBD_LL_PrepareReceive>
  }

  return 0;
 800a66c:	2300      	movs	r3, #0
}
 800a66e:	4618      	mov	r0, r3
 800a670:	3714      	adds	r7, #20
 800a672:	46bd      	mov	sp, r7
 800a674:	bd90      	pop	{r4, r7, pc}
 800a676:	bf00      	nop
 800a678:	20000083 	.word	0x20000083

0800a67c <SCSI_UpdateBotData>:
  * @param  length: Data length
  * @retval status
  */
static int8_t SCSI_UpdateBotData(USBD_MSC_BOT_HandleTypeDef *hmsc,
                                 uint8_t *pBuff, uint16_t length)
{
 800a67c:	b480      	push	{r7}
 800a67e:	b087      	sub	sp, #28
 800a680:	af00      	add	r7, sp, #0
 800a682:	60f8      	str	r0, [r7, #12]
 800a684:	60b9      	str	r1, [r7, #8]
 800a686:	4613      	mov	r3, r2
 800a688:	80fb      	strh	r3, [r7, #6]
  uint16_t len = length;
 800a68a:	88fb      	ldrh	r3, [r7, #6]
 800a68c:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	2b00      	cmp	r3, #0
 800a692:	d102      	bne.n	800a69a <SCSI_UpdateBotData+0x1e>
  {
    return -1;
 800a694:	f04f 33ff 	mov.w	r3, #4294967295
 800a698:	e013      	b.n	800a6c2 <SCSI_UpdateBotData+0x46>
  }

  hmsc->bot_data_length = len;
 800a69a:	8afa      	ldrh	r2, [r7, #22]
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	60da      	str	r2, [r3, #12]

  while (len != 0U)
 800a6a0:	e00b      	b.n	800a6ba <SCSI_UpdateBotData+0x3e>
  {
    len--;
 800a6a2:	8afb      	ldrh	r3, [r7, #22]
 800a6a4:	3b01      	subs	r3, #1
 800a6a6:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = pBuff[len];
 800a6a8:	8afb      	ldrh	r3, [r7, #22]
 800a6aa:	68ba      	ldr	r2, [r7, #8]
 800a6ac:	441a      	add	r2, r3
 800a6ae:	8afb      	ldrh	r3, [r7, #22]
 800a6b0:	7811      	ldrb	r1, [r2, #0]
 800a6b2:	68fa      	ldr	r2, [r7, #12]
 800a6b4:	4413      	add	r3, r2
 800a6b6:	460a      	mov	r2, r1
 800a6b8:	741a      	strb	r2, [r3, #16]
  while (len != 0U)
 800a6ba:	8afb      	ldrh	r3, [r7, #22]
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d1f0      	bne.n	800a6a2 <SCSI_UpdateBotData+0x26>
  }

  return 0;
 800a6c0:	2300      	movs	r3, #0
}
 800a6c2:	4618      	mov	r0, r3
 800a6c4:	371c      	adds	r7, #28
 800a6c6:	46bd      	mov	sp, r7
 800a6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6cc:	4770      	bx	lr

0800a6ce <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a6ce:	b580      	push	{r7, lr}
 800a6d0:	b086      	sub	sp, #24
 800a6d2:	af00      	add	r7, sp, #0
 800a6d4:	60f8      	str	r0, [r7, #12]
 800a6d6:	60b9      	str	r1, [r7, #8]
 800a6d8:	4613      	mov	r3, r2
 800a6da:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d101      	bne.n	800a6e6 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a6e2:	2303      	movs	r3, #3
 800a6e4:	e01f      	b.n	800a726 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	2200      	movs	r2, #0
 800a6ea:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	2200      	movs	r2, #0
 800a6f2:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	2200      	movs	r2, #0
 800a6fa:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a6fe:	68bb      	ldr	r3, [r7, #8]
 800a700:	2b00      	cmp	r3, #0
 800a702:	d003      	beq.n	800a70c <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	68ba      	ldr	r2, [r7, #8]
 800a708:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	2201      	movs	r2, #1
 800a710:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	79fa      	ldrb	r2, [r7, #7]
 800a718:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a71a:	68f8      	ldr	r0, [r7, #12]
 800a71c:	f002 ffde 	bl	800d6dc <USBD_LL_Init>
 800a720:	4603      	mov	r3, r0
 800a722:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a724:	7dfb      	ldrb	r3, [r7, #23]
}
 800a726:	4618      	mov	r0, r3
 800a728:	3718      	adds	r7, #24
 800a72a:	46bd      	mov	sp, r7
 800a72c:	bd80      	pop	{r7, pc}

0800a72e <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a72e:	b580      	push	{r7, lr}
 800a730:	b084      	sub	sp, #16
 800a732:	af00      	add	r7, sp, #0
 800a734:	6078      	str	r0, [r7, #4]
 800a736:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a738:	2300      	movs	r3, #0
 800a73a:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a73c:	683b      	ldr	r3, [r7, #0]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d101      	bne.n	800a746 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a742:	2303      	movs	r3, #3
 800a744:	e025      	b.n	800a792 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	683a      	ldr	r2, [r7, #0]
 800a74a:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	32ae      	adds	r2, #174	@ 0xae
 800a758:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a75c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d00f      	beq.n	800a782 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	32ae      	adds	r2, #174	@ 0xae
 800a76c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a770:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a772:	f107 020e 	add.w	r2, r7, #14
 800a776:	4610      	mov	r0, r2
 800a778:	4798      	blx	r3
 800a77a:	4602      	mov	r2, r0
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a788:	1c5a      	adds	r2, r3, #1
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800a790:	2300      	movs	r3, #0
}
 800a792:	4618      	mov	r0, r3
 800a794:	3710      	adds	r7, #16
 800a796:	46bd      	mov	sp, r7
 800a798:	bd80      	pop	{r7, pc}

0800a79a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a79a:	b580      	push	{r7, lr}
 800a79c:	b082      	sub	sp, #8
 800a79e:	af00      	add	r7, sp, #0
 800a7a0:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a7a2:	6878      	ldr	r0, [r7, #4]
 800a7a4:	f002 fff2 	bl	800d78c <USBD_LL_Start>
 800a7a8:	4603      	mov	r3, r0
}
 800a7aa:	4618      	mov	r0, r3
 800a7ac:	3708      	adds	r7, #8
 800a7ae:	46bd      	mov	sp, r7
 800a7b0:	bd80      	pop	{r7, pc}

0800a7b2 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800a7b2:	b480      	push	{r7}
 800a7b4:	b083      	sub	sp, #12
 800a7b6:	af00      	add	r7, sp, #0
 800a7b8:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a7ba:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800a7bc:	4618      	mov	r0, r3
 800a7be:	370c      	adds	r7, #12
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c6:	4770      	bx	lr

0800a7c8 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a7c8:	b580      	push	{r7, lr}
 800a7ca:	b084      	sub	sp, #16
 800a7cc:	af00      	add	r7, sp, #0
 800a7ce:	6078      	str	r0, [r7, #4]
 800a7d0:	460b      	mov	r3, r1
 800a7d2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d009      	beq.n	800a7f6 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	78fa      	ldrb	r2, [r7, #3]
 800a7ec:	4611      	mov	r1, r2
 800a7ee:	6878      	ldr	r0, [r7, #4]
 800a7f0:	4798      	blx	r3
 800a7f2:	4603      	mov	r3, r0
 800a7f4:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a7f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7f8:	4618      	mov	r0, r3
 800a7fa:	3710      	adds	r7, #16
 800a7fc:	46bd      	mov	sp, r7
 800a7fe:	bd80      	pop	{r7, pc}

0800a800 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a800:	b580      	push	{r7, lr}
 800a802:	b084      	sub	sp, #16
 800a804:	af00      	add	r7, sp, #0
 800a806:	6078      	str	r0, [r7, #4]
 800a808:	460b      	mov	r3, r1
 800a80a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a80c:	2300      	movs	r3, #0
 800a80e:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a816:	685b      	ldr	r3, [r3, #4]
 800a818:	78fa      	ldrb	r2, [r7, #3]
 800a81a:	4611      	mov	r1, r2
 800a81c:	6878      	ldr	r0, [r7, #4]
 800a81e:	4798      	blx	r3
 800a820:	4603      	mov	r3, r0
 800a822:	2b00      	cmp	r3, #0
 800a824:	d001      	beq.n	800a82a <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800a826:	2303      	movs	r3, #3
 800a828:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a82a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a82c:	4618      	mov	r0, r3
 800a82e:	3710      	adds	r7, #16
 800a830:	46bd      	mov	sp, r7
 800a832:	bd80      	pop	{r7, pc}

0800a834 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a834:	b580      	push	{r7, lr}
 800a836:	b084      	sub	sp, #16
 800a838:	af00      	add	r7, sp, #0
 800a83a:	6078      	str	r0, [r7, #4]
 800a83c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a844:	6839      	ldr	r1, [r7, #0]
 800a846:	4618      	mov	r0, r3
 800a848:	f001 f8a5 	bl	800b996 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	2201      	movs	r2, #1
 800a850:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800a85a:	461a      	mov	r2, r3
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a868:	f003 031f 	and.w	r3, r3, #31
 800a86c:	2b02      	cmp	r3, #2
 800a86e:	d01a      	beq.n	800a8a6 <USBD_LL_SetupStage+0x72>
 800a870:	2b02      	cmp	r3, #2
 800a872:	d822      	bhi.n	800a8ba <USBD_LL_SetupStage+0x86>
 800a874:	2b00      	cmp	r3, #0
 800a876:	d002      	beq.n	800a87e <USBD_LL_SetupStage+0x4a>
 800a878:	2b01      	cmp	r3, #1
 800a87a:	d00a      	beq.n	800a892 <USBD_LL_SetupStage+0x5e>
 800a87c:	e01d      	b.n	800a8ba <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a884:	4619      	mov	r1, r3
 800a886:	6878      	ldr	r0, [r7, #4]
 800a888:	f000 fad2 	bl	800ae30 <USBD_StdDevReq>
 800a88c:	4603      	mov	r3, r0
 800a88e:	73fb      	strb	r3, [r7, #15]
      break;
 800a890:	e020      	b.n	800a8d4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a898:	4619      	mov	r1, r3
 800a89a:	6878      	ldr	r0, [r7, #4]
 800a89c:	f000 fb3a 	bl	800af14 <USBD_StdItfReq>
 800a8a0:	4603      	mov	r3, r0
 800a8a2:	73fb      	strb	r3, [r7, #15]
      break;
 800a8a4:	e016      	b.n	800a8d4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a8ac:	4619      	mov	r1, r3
 800a8ae:	6878      	ldr	r0, [r7, #4]
 800a8b0:	f000 fb9c 	bl	800afec <USBD_StdEPReq>
 800a8b4:	4603      	mov	r3, r0
 800a8b6:	73fb      	strb	r3, [r7, #15]
      break;
 800a8b8:	e00c      	b.n	800a8d4 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a8c0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a8c4:	b2db      	uxtb	r3, r3
 800a8c6:	4619      	mov	r1, r3
 800a8c8:	6878      	ldr	r0, [r7, #4]
 800a8ca:	f003 f83b 	bl	800d944 <USBD_LL_StallEP>
 800a8ce:	4603      	mov	r3, r0
 800a8d0:	73fb      	strb	r3, [r7, #15]
      break;
 800a8d2:	bf00      	nop
  }

  return ret;
 800a8d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8d6:	4618      	mov	r0, r3
 800a8d8:	3710      	adds	r7, #16
 800a8da:	46bd      	mov	sp, r7
 800a8dc:	bd80      	pop	{r7, pc}

0800a8de <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a8de:	b580      	push	{r7, lr}
 800a8e0:	b086      	sub	sp, #24
 800a8e2:	af00      	add	r7, sp, #0
 800a8e4:	60f8      	str	r0, [r7, #12]
 800a8e6:	460b      	mov	r3, r1
 800a8e8:	607a      	str	r2, [r7, #4]
 800a8ea:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800a8ec:	2300      	movs	r3, #0
 800a8ee:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800a8f0:	7afb      	ldrb	r3, [r7, #11]
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d16e      	bne.n	800a9d4 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800a8fc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a904:	2b03      	cmp	r3, #3
 800a906:	f040 8098 	bne.w	800aa3a <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800a90a:	693b      	ldr	r3, [r7, #16]
 800a90c:	689a      	ldr	r2, [r3, #8]
 800a90e:	693b      	ldr	r3, [r7, #16]
 800a910:	68db      	ldr	r3, [r3, #12]
 800a912:	429a      	cmp	r2, r3
 800a914:	d913      	bls.n	800a93e <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800a916:	693b      	ldr	r3, [r7, #16]
 800a918:	689a      	ldr	r2, [r3, #8]
 800a91a:	693b      	ldr	r3, [r7, #16]
 800a91c:	68db      	ldr	r3, [r3, #12]
 800a91e:	1ad2      	subs	r2, r2, r3
 800a920:	693b      	ldr	r3, [r7, #16]
 800a922:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a924:	693b      	ldr	r3, [r7, #16]
 800a926:	68da      	ldr	r2, [r3, #12]
 800a928:	693b      	ldr	r3, [r7, #16]
 800a92a:	689b      	ldr	r3, [r3, #8]
 800a92c:	4293      	cmp	r3, r2
 800a92e:	bf28      	it	cs
 800a930:	4613      	movcs	r3, r2
 800a932:	461a      	mov	r2, r3
 800a934:	6879      	ldr	r1, [r7, #4]
 800a936:	68f8      	ldr	r0, [r7, #12]
 800a938:	f001 f910 	bl	800bb5c <USBD_CtlContinueRx>
 800a93c:	e07d      	b.n	800aa3a <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a944:	f003 031f 	and.w	r3, r3, #31
 800a948:	2b02      	cmp	r3, #2
 800a94a:	d014      	beq.n	800a976 <USBD_LL_DataOutStage+0x98>
 800a94c:	2b02      	cmp	r3, #2
 800a94e:	d81d      	bhi.n	800a98c <USBD_LL_DataOutStage+0xae>
 800a950:	2b00      	cmp	r3, #0
 800a952:	d002      	beq.n	800a95a <USBD_LL_DataOutStage+0x7c>
 800a954:	2b01      	cmp	r3, #1
 800a956:	d003      	beq.n	800a960 <USBD_LL_DataOutStage+0x82>
 800a958:	e018      	b.n	800a98c <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800a95a:	2300      	movs	r3, #0
 800a95c:	75bb      	strb	r3, [r7, #22]
            break;
 800a95e:	e018      	b.n	800a992 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a966:	b2db      	uxtb	r3, r3
 800a968:	4619      	mov	r1, r3
 800a96a:	68f8      	ldr	r0, [r7, #12]
 800a96c:	f000 f9d2 	bl	800ad14 <USBD_CoreFindIF>
 800a970:	4603      	mov	r3, r0
 800a972:	75bb      	strb	r3, [r7, #22]
            break;
 800a974:	e00d      	b.n	800a992 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a97c:	b2db      	uxtb	r3, r3
 800a97e:	4619      	mov	r1, r3
 800a980:	68f8      	ldr	r0, [r7, #12]
 800a982:	f000 f9d4 	bl	800ad2e <USBD_CoreFindEP>
 800a986:	4603      	mov	r3, r0
 800a988:	75bb      	strb	r3, [r7, #22]
            break;
 800a98a:	e002      	b.n	800a992 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800a98c:	2300      	movs	r3, #0
 800a98e:	75bb      	strb	r3, [r7, #22]
            break;
 800a990:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800a992:	7dbb      	ldrb	r3, [r7, #22]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d119      	bne.n	800a9cc <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a99e:	b2db      	uxtb	r3, r3
 800a9a0:	2b03      	cmp	r3, #3
 800a9a2:	d113      	bne.n	800a9cc <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800a9a4:	7dba      	ldrb	r2, [r7, #22]
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	32ae      	adds	r2, #174	@ 0xae
 800a9aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9ae:	691b      	ldr	r3, [r3, #16]
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d00b      	beq.n	800a9cc <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800a9b4:	7dba      	ldrb	r2, [r7, #22]
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800a9bc:	7dba      	ldrb	r2, [r7, #22]
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	32ae      	adds	r2, #174	@ 0xae
 800a9c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9c6:	691b      	ldr	r3, [r3, #16]
 800a9c8:	68f8      	ldr	r0, [r7, #12]
 800a9ca:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a9cc:	68f8      	ldr	r0, [r7, #12]
 800a9ce:	f001 f8d6 	bl	800bb7e <USBD_CtlSendStatus>
 800a9d2:	e032      	b.n	800aa3a <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800a9d4:	7afb      	ldrb	r3, [r7, #11]
 800a9d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a9da:	b2db      	uxtb	r3, r3
 800a9dc:	4619      	mov	r1, r3
 800a9de:	68f8      	ldr	r0, [r7, #12]
 800a9e0:	f000 f9a5 	bl	800ad2e <USBD_CoreFindEP>
 800a9e4:	4603      	mov	r3, r0
 800a9e6:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a9e8:	7dbb      	ldrb	r3, [r7, #22]
 800a9ea:	2bff      	cmp	r3, #255	@ 0xff
 800a9ec:	d025      	beq.n	800aa3a <USBD_LL_DataOutStage+0x15c>
 800a9ee:	7dbb      	ldrb	r3, [r7, #22]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d122      	bne.n	800aa3a <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a9fa:	b2db      	uxtb	r3, r3
 800a9fc:	2b03      	cmp	r3, #3
 800a9fe:	d117      	bne.n	800aa30 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800aa00:	7dba      	ldrb	r2, [r7, #22]
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	32ae      	adds	r2, #174	@ 0xae
 800aa06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa0a:	699b      	ldr	r3, [r3, #24]
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d00f      	beq.n	800aa30 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800aa10:	7dba      	ldrb	r2, [r7, #22]
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800aa18:	7dba      	ldrb	r2, [r7, #22]
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	32ae      	adds	r2, #174	@ 0xae
 800aa1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa22:	699b      	ldr	r3, [r3, #24]
 800aa24:	7afa      	ldrb	r2, [r7, #11]
 800aa26:	4611      	mov	r1, r2
 800aa28:	68f8      	ldr	r0, [r7, #12]
 800aa2a:	4798      	blx	r3
 800aa2c:	4603      	mov	r3, r0
 800aa2e:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800aa30:	7dfb      	ldrb	r3, [r7, #23]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d001      	beq.n	800aa3a <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800aa36:	7dfb      	ldrb	r3, [r7, #23]
 800aa38:	e000      	b.n	800aa3c <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800aa3a:	2300      	movs	r3, #0
}
 800aa3c:	4618      	mov	r0, r3
 800aa3e:	3718      	adds	r7, #24
 800aa40:	46bd      	mov	sp, r7
 800aa42:	bd80      	pop	{r7, pc}

0800aa44 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b086      	sub	sp, #24
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	60f8      	str	r0, [r7, #12]
 800aa4c:	460b      	mov	r3, r1
 800aa4e:	607a      	str	r2, [r7, #4]
 800aa50:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800aa52:	7afb      	ldrb	r3, [r7, #11]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d16f      	bne.n	800ab38 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	3314      	adds	r3, #20
 800aa5c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800aa64:	2b02      	cmp	r3, #2
 800aa66:	d15a      	bne.n	800ab1e <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800aa68:	693b      	ldr	r3, [r7, #16]
 800aa6a:	689a      	ldr	r2, [r3, #8]
 800aa6c:	693b      	ldr	r3, [r7, #16]
 800aa6e:	68db      	ldr	r3, [r3, #12]
 800aa70:	429a      	cmp	r2, r3
 800aa72:	d914      	bls.n	800aa9e <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800aa74:	693b      	ldr	r3, [r7, #16]
 800aa76:	689a      	ldr	r2, [r3, #8]
 800aa78:	693b      	ldr	r3, [r7, #16]
 800aa7a:	68db      	ldr	r3, [r3, #12]
 800aa7c:	1ad2      	subs	r2, r2, r3
 800aa7e:	693b      	ldr	r3, [r7, #16]
 800aa80:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800aa82:	693b      	ldr	r3, [r7, #16]
 800aa84:	689b      	ldr	r3, [r3, #8]
 800aa86:	461a      	mov	r2, r3
 800aa88:	6879      	ldr	r1, [r7, #4]
 800aa8a:	68f8      	ldr	r0, [r7, #12]
 800aa8c:	f001 f855 	bl	800bb3a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800aa90:	2300      	movs	r3, #0
 800aa92:	2200      	movs	r2, #0
 800aa94:	2100      	movs	r1, #0
 800aa96:	68f8      	ldr	r0, [r7, #12]
 800aa98:	f003 f85a 	bl	800db50 <USBD_LL_PrepareReceive>
 800aa9c:	e03f      	b.n	800ab1e <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800aa9e:	693b      	ldr	r3, [r7, #16]
 800aaa0:	68da      	ldr	r2, [r3, #12]
 800aaa2:	693b      	ldr	r3, [r7, #16]
 800aaa4:	689b      	ldr	r3, [r3, #8]
 800aaa6:	429a      	cmp	r2, r3
 800aaa8:	d11c      	bne.n	800aae4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800aaaa:	693b      	ldr	r3, [r7, #16]
 800aaac:	685a      	ldr	r2, [r3, #4]
 800aaae:	693b      	ldr	r3, [r7, #16]
 800aab0:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800aab2:	429a      	cmp	r2, r3
 800aab4:	d316      	bcc.n	800aae4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800aab6:	693b      	ldr	r3, [r7, #16]
 800aab8:	685a      	ldr	r2, [r3, #4]
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800aac0:	429a      	cmp	r2, r3
 800aac2:	d20f      	bcs.n	800aae4 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800aac4:	2200      	movs	r2, #0
 800aac6:	2100      	movs	r1, #0
 800aac8:	68f8      	ldr	r0, [r7, #12]
 800aaca:	f001 f836 	bl	800bb3a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	2200      	movs	r2, #0
 800aad2:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800aad6:	2300      	movs	r3, #0
 800aad8:	2200      	movs	r2, #0
 800aada:	2100      	movs	r1, #0
 800aadc:	68f8      	ldr	r0, [r7, #12]
 800aade:	f003 f837 	bl	800db50 <USBD_LL_PrepareReceive>
 800aae2:	e01c      	b.n	800ab1e <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aaea:	b2db      	uxtb	r3, r3
 800aaec:	2b03      	cmp	r3, #3
 800aaee:	d10f      	bne.n	800ab10 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aaf6:	68db      	ldr	r3, [r3, #12]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d009      	beq.n	800ab10 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	2200      	movs	r2, #0
 800ab00:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ab0a:	68db      	ldr	r3, [r3, #12]
 800ab0c:	68f8      	ldr	r0, [r7, #12]
 800ab0e:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ab10:	2180      	movs	r1, #128	@ 0x80
 800ab12:	68f8      	ldr	r0, [r7, #12]
 800ab14:	f002 ff16 	bl	800d944 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800ab18:	68f8      	ldr	r0, [r7, #12]
 800ab1a:	f001 f843 	bl	800bba4 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d03a      	beq.n	800ab9e <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800ab28:	68f8      	ldr	r0, [r7, #12]
 800ab2a:	f7ff fe42 	bl	800a7b2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	2200      	movs	r2, #0
 800ab32:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800ab36:	e032      	b.n	800ab9e <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800ab38:	7afb      	ldrb	r3, [r7, #11]
 800ab3a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ab3e:	b2db      	uxtb	r3, r3
 800ab40:	4619      	mov	r1, r3
 800ab42:	68f8      	ldr	r0, [r7, #12]
 800ab44:	f000 f8f3 	bl	800ad2e <USBD_CoreFindEP>
 800ab48:	4603      	mov	r3, r0
 800ab4a:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ab4c:	7dfb      	ldrb	r3, [r7, #23]
 800ab4e:	2bff      	cmp	r3, #255	@ 0xff
 800ab50:	d025      	beq.n	800ab9e <USBD_LL_DataInStage+0x15a>
 800ab52:	7dfb      	ldrb	r3, [r7, #23]
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d122      	bne.n	800ab9e <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab5e:	b2db      	uxtb	r3, r3
 800ab60:	2b03      	cmp	r3, #3
 800ab62:	d11c      	bne.n	800ab9e <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800ab64:	7dfa      	ldrb	r2, [r7, #23]
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	32ae      	adds	r2, #174	@ 0xae
 800ab6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab6e:	695b      	ldr	r3, [r3, #20]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d014      	beq.n	800ab9e <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800ab74:	7dfa      	ldrb	r2, [r7, #23]
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800ab7c:	7dfa      	ldrb	r2, [r7, #23]
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	32ae      	adds	r2, #174	@ 0xae
 800ab82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab86:	695b      	ldr	r3, [r3, #20]
 800ab88:	7afa      	ldrb	r2, [r7, #11]
 800ab8a:	4611      	mov	r1, r2
 800ab8c:	68f8      	ldr	r0, [r7, #12]
 800ab8e:	4798      	blx	r3
 800ab90:	4603      	mov	r3, r0
 800ab92:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800ab94:	7dbb      	ldrb	r3, [r7, #22]
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d001      	beq.n	800ab9e <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800ab9a:	7dbb      	ldrb	r3, [r7, #22]
 800ab9c:	e000      	b.n	800aba0 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800ab9e:	2300      	movs	r3, #0
}
 800aba0:	4618      	mov	r0, r3
 800aba2:	3718      	adds	r7, #24
 800aba4:	46bd      	mov	sp, r7
 800aba6:	bd80      	pop	{r7, pc}

0800aba8 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800aba8:	b580      	push	{r7, lr}
 800abaa:	b084      	sub	sp, #16
 800abac:	af00      	add	r7, sp, #0
 800abae:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800abb0:	2300      	movs	r3, #0
 800abb2:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	2201      	movs	r2, #1
 800abb8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	2200      	movs	r2, #0
 800abc0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	2200      	movs	r2, #0
 800abc8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	2200      	movs	r2, #0
 800abce:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	2200      	movs	r2, #0
 800abd6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d014      	beq.n	800ac0e <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800abea:	685b      	ldr	r3, [r3, #4]
 800abec:	2b00      	cmp	r3, #0
 800abee:	d00e      	beq.n	800ac0e <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800abf6:	685b      	ldr	r3, [r3, #4]
 800abf8:	687a      	ldr	r2, [r7, #4]
 800abfa:	6852      	ldr	r2, [r2, #4]
 800abfc:	b2d2      	uxtb	r2, r2
 800abfe:	4611      	mov	r1, r2
 800ac00:	6878      	ldr	r0, [r7, #4]
 800ac02:	4798      	blx	r3
 800ac04:	4603      	mov	r3, r0
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d001      	beq.n	800ac0e <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800ac0a:	2303      	movs	r3, #3
 800ac0c:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ac0e:	2340      	movs	r3, #64	@ 0x40
 800ac10:	2200      	movs	r2, #0
 800ac12:	2100      	movs	r1, #0
 800ac14:	6878      	ldr	r0, [r7, #4]
 800ac16:	f002 fdeb 	bl	800d7f0 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	2201      	movs	r2, #1
 800ac1e:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	2240      	movs	r2, #64	@ 0x40
 800ac26:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ac2a:	2340      	movs	r3, #64	@ 0x40
 800ac2c:	2200      	movs	r2, #0
 800ac2e:	2180      	movs	r1, #128	@ 0x80
 800ac30:	6878      	ldr	r0, [r7, #4]
 800ac32:	f002 fddd 	bl	800d7f0 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	2201      	movs	r2, #1
 800ac3a:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	2240      	movs	r2, #64	@ 0x40
 800ac40:	621a      	str	r2, [r3, #32]

  return ret;
 800ac42:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac44:	4618      	mov	r0, r3
 800ac46:	3710      	adds	r7, #16
 800ac48:	46bd      	mov	sp, r7
 800ac4a:	bd80      	pop	{r7, pc}

0800ac4c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ac4c:	b480      	push	{r7}
 800ac4e:	b083      	sub	sp, #12
 800ac50:	af00      	add	r7, sp, #0
 800ac52:	6078      	str	r0, [r7, #4]
 800ac54:	460b      	mov	r3, r1
 800ac56:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	78fa      	ldrb	r2, [r7, #3]
 800ac5c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ac5e:	2300      	movs	r3, #0
}
 800ac60:	4618      	mov	r0, r3
 800ac62:	370c      	adds	r7, #12
 800ac64:	46bd      	mov	sp, r7
 800ac66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac6a:	4770      	bx	lr

0800ac6c <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ac6c:	b480      	push	{r7}
 800ac6e:	b083      	sub	sp, #12
 800ac70:	af00      	add	r7, sp, #0
 800ac72:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ac7a:	b2db      	uxtb	r3, r3
 800ac7c:	2b04      	cmp	r3, #4
 800ac7e:	d006      	beq.n	800ac8e <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ac86:	b2da      	uxtb	r2, r3
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	2204      	movs	r2, #4
 800ac92:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800ac96:	2300      	movs	r3, #0
}
 800ac98:	4618      	mov	r0, r3
 800ac9a:	370c      	adds	r7, #12
 800ac9c:	46bd      	mov	sp, r7
 800ac9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca2:	4770      	bx	lr

0800aca4 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800aca4:	b480      	push	{r7}
 800aca6:	b083      	sub	sp, #12
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800acb2:	b2db      	uxtb	r3, r3
 800acb4:	2b04      	cmp	r3, #4
 800acb6:	d106      	bne.n	800acc6 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800acbe:	b2da      	uxtb	r2, r3
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800acc6:	2300      	movs	r3, #0
}
 800acc8:	4618      	mov	r0, r3
 800acca:	370c      	adds	r7, #12
 800accc:	46bd      	mov	sp, r7
 800acce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd2:	4770      	bx	lr

0800acd4 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800acd4:	b580      	push	{r7, lr}
 800acd6:	b082      	sub	sp, #8
 800acd8:	af00      	add	r7, sp, #0
 800acda:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ace2:	b2db      	uxtb	r3, r3
 800ace4:	2b03      	cmp	r3, #3
 800ace6:	d110      	bne.n	800ad0a <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d00b      	beq.n	800ad0a <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800acf8:	69db      	ldr	r3, [r3, #28]
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d005      	beq.n	800ad0a <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ad04:	69db      	ldr	r3, [r3, #28]
 800ad06:	6878      	ldr	r0, [r7, #4]
 800ad08:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800ad0a:	2300      	movs	r3, #0
}
 800ad0c:	4618      	mov	r0, r3
 800ad0e:	3708      	adds	r7, #8
 800ad10:	46bd      	mov	sp, r7
 800ad12:	bd80      	pop	{r7, pc}

0800ad14 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800ad14:	b480      	push	{r7}
 800ad16:	b083      	sub	sp, #12
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	6078      	str	r0, [r7, #4]
 800ad1c:	460b      	mov	r3, r1
 800ad1e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800ad20:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800ad22:	4618      	mov	r0, r3
 800ad24:	370c      	adds	r7, #12
 800ad26:	46bd      	mov	sp, r7
 800ad28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad2c:	4770      	bx	lr

0800ad2e <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800ad2e:	b480      	push	{r7}
 800ad30:	b083      	sub	sp, #12
 800ad32:	af00      	add	r7, sp, #0
 800ad34:	6078      	str	r0, [r7, #4]
 800ad36:	460b      	mov	r3, r1
 800ad38:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800ad3a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	370c      	adds	r7, #12
 800ad40:	46bd      	mov	sp, r7
 800ad42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad46:	4770      	bx	lr

0800ad48 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800ad48:	b580      	push	{r7, lr}
 800ad4a:	b086      	sub	sp, #24
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	6078      	str	r0, [r7, #4]
 800ad50:	460b      	mov	r3, r1
 800ad52:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	885b      	ldrh	r3, [r3, #2]
 800ad64:	b29b      	uxth	r3, r3
 800ad66:	68fa      	ldr	r2, [r7, #12]
 800ad68:	7812      	ldrb	r2, [r2, #0]
 800ad6a:	4293      	cmp	r3, r2
 800ad6c:	d91f      	bls.n	800adae <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	781b      	ldrb	r3, [r3, #0]
 800ad72:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800ad74:	e013      	b.n	800ad9e <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800ad76:	f107 030a 	add.w	r3, r7, #10
 800ad7a:	4619      	mov	r1, r3
 800ad7c:	6978      	ldr	r0, [r7, #20]
 800ad7e:	f000 f81b 	bl	800adb8 <USBD_GetNextDesc>
 800ad82:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800ad84:	697b      	ldr	r3, [r7, #20]
 800ad86:	785b      	ldrb	r3, [r3, #1]
 800ad88:	2b05      	cmp	r3, #5
 800ad8a:	d108      	bne.n	800ad9e <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800ad8c:	697b      	ldr	r3, [r7, #20]
 800ad8e:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800ad90:	693b      	ldr	r3, [r7, #16]
 800ad92:	789b      	ldrb	r3, [r3, #2]
 800ad94:	78fa      	ldrb	r2, [r7, #3]
 800ad96:	429a      	cmp	r2, r3
 800ad98:	d008      	beq.n	800adac <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800ad9a:	2300      	movs	r3, #0
 800ad9c:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	885b      	ldrh	r3, [r3, #2]
 800ada2:	b29a      	uxth	r2, r3
 800ada4:	897b      	ldrh	r3, [r7, #10]
 800ada6:	429a      	cmp	r2, r3
 800ada8:	d8e5      	bhi.n	800ad76 <USBD_GetEpDesc+0x2e>
 800adaa:	e000      	b.n	800adae <USBD_GetEpDesc+0x66>
          break;
 800adac:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800adae:	693b      	ldr	r3, [r7, #16]
}
 800adb0:	4618      	mov	r0, r3
 800adb2:	3718      	adds	r7, #24
 800adb4:	46bd      	mov	sp, r7
 800adb6:	bd80      	pop	{r7, pc}

0800adb8 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800adb8:	b480      	push	{r7}
 800adba:	b085      	sub	sp, #20
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	6078      	str	r0, [r7, #4]
 800adc0:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800adc6:	683b      	ldr	r3, [r7, #0]
 800adc8:	881b      	ldrh	r3, [r3, #0]
 800adca:	68fa      	ldr	r2, [r7, #12]
 800adcc:	7812      	ldrb	r2, [r2, #0]
 800adce:	4413      	add	r3, r2
 800add0:	b29a      	uxth	r2, r3
 800add2:	683b      	ldr	r3, [r7, #0]
 800add4:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	781b      	ldrb	r3, [r3, #0]
 800adda:	461a      	mov	r2, r3
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	4413      	add	r3, r2
 800ade0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800ade2:	68fb      	ldr	r3, [r7, #12]
}
 800ade4:	4618      	mov	r0, r3
 800ade6:	3714      	adds	r7, #20
 800ade8:	46bd      	mov	sp, r7
 800adea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adee:	4770      	bx	lr

0800adf0 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800adf0:	b480      	push	{r7}
 800adf2:	b087      	sub	sp, #28
 800adf4:	af00      	add	r7, sp, #0
 800adf6:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800adfc:	697b      	ldr	r3, [r7, #20]
 800adfe:	781b      	ldrb	r3, [r3, #0]
 800ae00:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800ae02:	697b      	ldr	r3, [r7, #20]
 800ae04:	3301      	adds	r3, #1
 800ae06:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800ae08:	697b      	ldr	r3, [r7, #20]
 800ae0a:	781b      	ldrb	r3, [r3, #0]
 800ae0c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ae0e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800ae12:	021b      	lsls	r3, r3, #8
 800ae14:	b21a      	sxth	r2, r3
 800ae16:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ae1a:	4313      	orrs	r3, r2
 800ae1c:	b21b      	sxth	r3, r3
 800ae1e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800ae20:	89fb      	ldrh	r3, [r7, #14]
}
 800ae22:	4618      	mov	r0, r3
 800ae24:	371c      	adds	r7, #28
 800ae26:	46bd      	mov	sp, r7
 800ae28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae2c:	4770      	bx	lr
	...

0800ae30 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ae30:	b580      	push	{r7, lr}
 800ae32:	b084      	sub	sp, #16
 800ae34:	af00      	add	r7, sp, #0
 800ae36:	6078      	str	r0, [r7, #4]
 800ae38:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ae3a:	2300      	movs	r3, #0
 800ae3c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ae3e:	683b      	ldr	r3, [r7, #0]
 800ae40:	781b      	ldrb	r3, [r3, #0]
 800ae42:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ae46:	2b40      	cmp	r3, #64	@ 0x40
 800ae48:	d005      	beq.n	800ae56 <USBD_StdDevReq+0x26>
 800ae4a:	2b40      	cmp	r3, #64	@ 0x40
 800ae4c:	d857      	bhi.n	800aefe <USBD_StdDevReq+0xce>
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d00f      	beq.n	800ae72 <USBD_StdDevReq+0x42>
 800ae52:	2b20      	cmp	r3, #32
 800ae54:	d153      	bne.n	800aefe <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	32ae      	adds	r2, #174	@ 0xae
 800ae60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae64:	689b      	ldr	r3, [r3, #8]
 800ae66:	6839      	ldr	r1, [r7, #0]
 800ae68:	6878      	ldr	r0, [r7, #4]
 800ae6a:	4798      	blx	r3
 800ae6c:	4603      	mov	r3, r0
 800ae6e:	73fb      	strb	r3, [r7, #15]
      break;
 800ae70:	e04a      	b.n	800af08 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ae72:	683b      	ldr	r3, [r7, #0]
 800ae74:	785b      	ldrb	r3, [r3, #1]
 800ae76:	2b09      	cmp	r3, #9
 800ae78:	d83b      	bhi.n	800aef2 <USBD_StdDevReq+0xc2>
 800ae7a:	a201      	add	r2, pc, #4	@ (adr r2, 800ae80 <USBD_StdDevReq+0x50>)
 800ae7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae80:	0800aed5 	.word	0x0800aed5
 800ae84:	0800aee9 	.word	0x0800aee9
 800ae88:	0800aef3 	.word	0x0800aef3
 800ae8c:	0800aedf 	.word	0x0800aedf
 800ae90:	0800aef3 	.word	0x0800aef3
 800ae94:	0800aeb3 	.word	0x0800aeb3
 800ae98:	0800aea9 	.word	0x0800aea9
 800ae9c:	0800aef3 	.word	0x0800aef3
 800aea0:	0800aecb 	.word	0x0800aecb
 800aea4:	0800aebd 	.word	0x0800aebd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800aea8:	6839      	ldr	r1, [r7, #0]
 800aeaa:	6878      	ldr	r0, [r7, #4]
 800aeac:	f000 fa3c 	bl	800b328 <USBD_GetDescriptor>
          break;
 800aeb0:	e024      	b.n	800aefc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800aeb2:	6839      	ldr	r1, [r7, #0]
 800aeb4:	6878      	ldr	r0, [r7, #4]
 800aeb6:	f000 fbcb 	bl	800b650 <USBD_SetAddress>
          break;
 800aeba:	e01f      	b.n	800aefc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800aebc:	6839      	ldr	r1, [r7, #0]
 800aebe:	6878      	ldr	r0, [r7, #4]
 800aec0:	f000 fc0a 	bl	800b6d8 <USBD_SetConfig>
 800aec4:	4603      	mov	r3, r0
 800aec6:	73fb      	strb	r3, [r7, #15]
          break;
 800aec8:	e018      	b.n	800aefc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800aeca:	6839      	ldr	r1, [r7, #0]
 800aecc:	6878      	ldr	r0, [r7, #4]
 800aece:	f000 fcad 	bl	800b82c <USBD_GetConfig>
          break;
 800aed2:	e013      	b.n	800aefc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800aed4:	6839      	ldr	r1, [r7, #0]
 800aed6:	6878      	ldr	r0, [r7, #4]
 800aed8:	f000 fcde 	bl	800b898 <USBD_GetStatus>
          break;
 800aedc:	e00e      	b.n	800aefc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800aede:	6839      	ldr	r1, [r7, #0]
 800aee0:	6878      	ldr	r0, [r7, #4]
 800aee2:	f000 fd0d 	bl	800b900 <USBD_SetFeature>
          break;
 800aee6:	e009      	b.n	800aefc <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800aee8:	6839      	ldr	r1, [r7, #0]
 800aeea:	6878      	ldr	r0, [r7, #4]
 800aeec:	f000 fd31 	bl	800b952 <USBD_ClrFeature>
          break;
 800aef0:	e004      	b.n	800aefc <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800aef2:	6839      	ldr	r1, [r7, #0]
 800aef4:	6878      	ldr	r0, [r7, #4]
 800aef6:	f000 fd88 	bl	800ba0a <USBD_CtlError>
          break;
 800aefa:	bf00      	nop
      }
      break;
 800aefc:	e004      	b.n	800af08 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800aefe:	6839      	ldr	r1, [r7, #0]
 800af00:	6878      	ldr	r0, [r7, #4]
 800af02:	f000 fd82 	bl	800ba0a <USBD_CtlError>
      break;
 800af06:	bf00      	nop
  }

  return ret;
 800af08:	7bfb      	ldrb	r3, [r7, #15]
}
 800af0a:	4618      	mov	r0, r3
 800af0c:	3710      	adds	r7, #16
 800af0e:	46bd      	mov	sp, r7
 800af10:	bd80      	pop	{r7, pc}
 800af12:	bf00      	nop

0800af14 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af14:	b580      	push	{r7, lr}
 800af16:	b084      	sub	sp, #16
 800af18:	af00      	add	r7, sp, #0
 800af1a:	6078      	str	r0, [r7, #4]
 800af1c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800af1e:	2300      	movs	r3, #0
 800af20:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800af22:	683b      	ldr	r3, [r7, #0]
 800af24:	781b      	ldrb	r3, [r3, #0]
 800af26:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800af2a:	2b40      	cmp	r3, #64	@ 0x40
 800af2c:	d005      	beq.n	800af3a <USBD_StdItfReq+0x26>
 800af2e:	2b40      	cmp	r3, #64	@ 0x40
 800af30:	d852      	bhi.n	800afd8 <USBD_StdItfReq+0xc4>
 800af32:	2b00      	cmp	r3, #0
 800af34:	d001      	beq.n	800af3a <USBD_StdItfReq+0x26>
 800af36:	2b20      	cmp	r3, #32
 800af38:	d14e      	bne.n	800afd8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af40:	b2db      	uxtb	r3, r3
 800af42:	3b01      	subs	r3, #1
 800af44:	2b02      	cmp	r3, #2
 800af46:	d840      	bhi.n	800afca <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800af48:	683b      	ldr	r3, [r7, #0]
 800af4a:	889b      	ldrh	r3, [r3, #4]
 800af4c:	b2db      	uxtb	r3, r3
 800af4e:	2b01      	cmp	r3, #1
 800af50:	d836      	bhi.n	800afc0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800af52:	683b      	ldr	r3, [r7, #0]
 800af54:	889b      	ldrh	r3, [r3, #4]
 800af56:	b2db      	uxtb	r3, r3
 800af58:	4619      	mov	r1, r3
 800af5a:	6878      	ldr	r0, [r7, #4]
 800af5c:	f7ff feda 	bl	800ad14 <USBD_CoreFindIF>
 800af60:	4603      	mov	r3, r0
 800af62:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800af64:	7bbb      	ldrb	r3, [r7, #14]
 800af66:	2bff      	cmp	r3, #255	@ 0xff
 800af68:	d01d      	beq.n	800afa6 <USBD_StdItfReq+0x92>
 800af6a:	7bbb      	ldrb	r3, [r7, #14]
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d11a      	bne.n	800afa6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800af70:	7bba      	ldrb	r2, [r7, #14]
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	32ae      	adds	r2, #174	@ 0xae
 800af76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af7a:	689b      	ldr	r3, [r3, #8]
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d00f      	beq.n	800afa0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800af80:	7bba      	ldrb	r2, [r7, #14]
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800af88:	7bba      	ldrb	r2, [r7, #14]
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	32ae      	adds	r2, #174	@ 0xae
 800af8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af92:	689b      	ldr	r3, [r3, #8]
 800af94:	6839      	ldr	r1, [r7, #0]
 800af96:	6878      	ldr	r0, [r7, #4]
 800af98:	4798      	blx	r3
 800af9a:	4603      	mov	r3, r0
 800af9c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800af9e:	e004      	b.n	800afaa <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800afa0:	2303      	movs	r3, #3
 800afa2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800afa4:	e001      	b.n	800afaa <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800afa6:	2303      	movs	r3, #3
 800afa8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800afaa:	683b      	ldr	r3, [r7, #0]
 800afac:	88db      	ldrh	r3, [r3, #6]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d110      	bne.n	800afd4 <USBD_StdItfReq+0xc0>
 800afb2:	7bfb      	ldrb	r3, [r7, #15]
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d10d      	bne.n	800afd4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800afb8:	6878      	ldr	r0, [r7, #4]
 800afba:	f000 fde0 	bl	800bb7e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800afbe:	e009      	b.n	800afd4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800afc0:	6839      	ldr	r1, [r7, #0]
 800afc2:	6878      	ldr	r0, [r7, #4]
 800afc4:	f000 fd21 	bl	800ba0a <USBD_CtlError>
          break;
 800afc8:	e004      	b.n	800afd4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800afca:	6839      	ldr	r1, [r7, #0]
 800afcc:	6878      	ldr	r0, [r7, #4]
 800afce:	f000 fd1c 	bl	800ba0a <USBD_CtlError>
          break;
 800afd2:	e000      	b.n	800afd6 <USBD_StdItfReq+0xc2>
          break;
 800afd4:	bf00      	nop
      }
      break;
 800afd6:	e004      	b.n	800afe2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800afd8:	6839      	ldr	r1, [r7, #0]
 800afda:	6878      	ldr	r0, [r7, #4]
 800afdc:	f000 fd15 	bl	800ba0a <USBD_CtlError>
      break;
 800afe0:	bf00      	nop
  }

  return ret;
 800afe2:	7bfb      	ldrb	r3, [r7, #15]
}
 800afe4:	4618      	mov	r0, r3
 800afe6:	3710      	adds	r7, #16
 800afe8:	46bd      	mov	sp, r7
 800afea:	bd80      	pop	{r7, pc}

0800afec <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800afec:	b580      	push	{r7, lr}
 800afee:	b084      	sub	sp, #16
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	6078      	str	r0, [r7, #4]
 800aff4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800aff6:	2300      	movs	r3, #0
 800aff8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800affa:	683b      	ldr	r3, [r7, #0]
 800affc:	889b      	ldrh	r3, [r3, #4]
 800affe:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b000:	683b      	ldr	r3, [r7, #0]
 800b002:	781b      	ldrb	r3, [r3, #0]
 800b004:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b008:	2b40      	cmp	r3, #64	@ 0x40
 800b00a:	d007      	beq.n	800b01c <USBD_StdEPReq+0x30>
 800b00c:	2b40      	cmp	r3, #64	@ 0x40
 800b00e:	f200 817f 	bhi.w	800b310 <USBD_StdEPReq+0x324>
 800b012:	2b00      	cmp	r3, #0
 800b014:	d02a      	beq.n	800b06c <USBD_StdEPReq+0x80>
 800b016:	2b20      	cmp	r3, #32
 800b018:	f040 817a 	bne.w	800b310 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800b01c:	7bbb      	ldrb	r3, [r7, #14]
 800b01e:	4619      	mov	r1, r3
 800b020:	6878      	ldr	r0, [r7, #4]
 800b022:	f7ff fe84 	bl	800ad2e <USBD_CoreFindEP>
 800b026:	4603      	mov	r3, r0
 800b028:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b02a:	7b7b      	ldrb	r3, [r7, #13]
 800b02c:	2bff      	cmp	r3, #255	@ 0xff
 800b02e:	f000 8174 	beq.w	800b31a <USBD_StdEPReq+0x32e>
 800b032:	7b7b      	ldrb	r3, [r7, #13]
 800b034:	2b00      	cmp	r3, #0
 800b036:	f040 8170 	bne.w	800b31a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800b03a:	7b7a      	ldrb	r2, [r7, #13]
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800b042:	7b7a      	ldrb	r2, [r7, #13]
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	32ae      	adds	r2, #174	@ 0xae
 800b048:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b04c:	689b      	ldr	r3, [r3, #8]
 800b04e:	2b00      	cmp	r3, #0
 800b050:	f000 8163 	beq.w	800b31a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800b054:	7b7a      	ldrb	r2, [r7, #13]
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	32ae      	adds	r2, #174	@ 0xae
 800b05a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b05e:	689b      	ldr	r3, [r3, #8]
 800b060:	6839      	ldr	r1, [r7, #0]
 800b062:	6878      	ldr	r0, [r7, #4]
 800b064:	4798      	blx	r3
 800b066:	4603      	mov	r3, r0
 800b068:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b06a:	e156      	b.n	800b31a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b06c:	683b      	ldr	r3, [r7, #0]
 800b06e:	785b      	ldrb	r3, [r3, #1]
 800b070:	2b03      	cmp	r3, #3
 800b072:	d008      	beq.n	800b086 <USBD_StdEPReq+0x9a>
 800b074:	2b03      	cmp	r3, #3
 800b076:	f300 8145 	bgt.w	800b304 <USBD_StdEPReq+0x318>
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	f000 809b 	beq.w	800b1b6 <USBD_StdEPReq+0x1ca>
 800b080:	2b01      	cmp	r3, #1
 800b082:	d03c      	beq.n	800b0fe <USBD_StdEPReq+0x112>
 800b084:	e13e      	b.n	800b304 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b08c:	b2db      	uxtb	r3, r3
 800b08e:	2b02      	cmp	r3, #2
 800b090:	d002      	beq.n	800b098 <USBD_StdEPReq+0xac>
 800b092:	2b03      	cmp	r3, #3
 800b094:	d016      	beq.n	800b0c4 <USBD_StdEPReq+0xd8>
 800b096:	e02c      	b.n	800b0f2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b098:	7bbb      	ldrb	r3, [r7, #14]
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d00d      	beq.n	800b0ba <USBD_StdEPReq+0xce>
 800b09e:	7bbb      	ldrb	r3, [r7, #14]
 800b0a0:	2b80      	cmp	r3, #128	@ 0x80
 800b0a2:	d00a      	beq.n	800b0ba <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b0a4:	7bbb      	ldrb	r3, [r7, #14]
 800b0a6:	4619      	mov	r1, r3
 800b0a8:	6878      	ldr	r0, [r7, #4]
 800b0aa:	f002 fc4b 	bl	800d944 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b0ae:	2180      	movs	r1, #128	@ 0x80
 800b0b0:	6878      	ldr	r0, [r7, #4]
 800b0b2:	f002 fc47 	bl	800d944 <USBD_LL_StallEP>
 800b0b6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b0b8:	e020      	b.n	800b0fc <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800b0ba:	6839      	ldr	r1, [r7, #0]
 800b0bc:	6878      	ldr	r0, [r7, #4]
 800b0be:	f000 fca4 	bl	800ba0a <USBD_CtlError>
              break;
 800b0c2:	e01b      	b.n	800b0fc <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b0c4:	683b      	ldr	r3, [r7, #0]
 800b0c6:	885b      	ldrh	r3, [r3, #2]
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d10e      	bne.n	800b0ea <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b0cc:	7bbb      	ldrb	r3, [r7, #14]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d00b      	beq.n	800b0ea <USBD_StdEPReq+0xfe>
 800b0d2:	7bbb      	ldrb	r3, [r7, #14]
 800b0d4:	2b80      	cmp	r3, #128	@ 0x80
 800b0d6:	d008      	beq.n	800b0ea <USBD_StdEPReq+0xfe>
 800b0d8:	683b      	ldr	r3, [r7, #0]
 800b0da:	88db      	ldrh	r3, [r3, #6]
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d104      	bne.n	800b0ea <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b0e0:	7bbb      	ldrb	r3, [r7, #14]
 800b0e2:	4619      	mov	r1, r3
 800b0e4:	6878      	ldr	r0, [r7, #4]
 800b0e6:	f002 fc2d 	bl	800d944 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b0ea:	6878      	ldr	r0, [r7, #4]
 800b0ec:	f000 fd47 	bl	800bb7e <USBD_CtlSendStatus>

              break;
 800b0f0:	e004      	b.n	800b0fc <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800b0f2:	6839      	ldr	r1, [r7, #0]
 800b0f4:	6878      	ldr	r0, [r7, #4]
 800b0f6:	f000 fc88 	bl	800ba0a <USBD_CtlError>
              break;
 800b0fa:	bf00      	nop
          }
          break;
 800b0fc:	e107      	b.n	800b30e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b104:	b2db      	uxtb	r3, r3
 800b106:	2b02      	cmp	r3, #2
 800b108:	d002      	beq.n	800b110 <USBD_StdEPReq+0x124>
 800b10a:	2b03      	cmp	r3, #3
 800b10c:	d016      	beq.n	800b13c <USBD_StdEPReq+0x150>
 800b10e:	e04b      	b.n	800b1a8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b110:	7bbb      	ldrb	r3, [r7, #14]
 800b112:	2b00      	cmp	r3, #0
 800b114:	d00d      	beq.n	800b132 <USBD_StdEPReq+0x146>
 800b116:	7bbb      	ldrb	r3, [r7, #14]
 800b118:	2b80      	cmp	r3, #128	@ 0x80
 800b11a:	d00a      	beq.n	800b132 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b11c:	7bbb      	ldrb	r3, [r7, #14]
 800b11e:	4619      	mov	r1, r3
 800b120:	6878      	ldr	r0, [r7, #4]
 800b122:	f002 fc0f 	bl	800d944 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b126:	2180      	movs	r1, #128	@ 0x80
 800b128:	6878      	ldr	r0, [r7, #4]
 800b12a:	f002 fc0b 	bl	800d944 <USBD_LL_StallEP>
 800b12e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b130:	e040      	b.n	800b1b4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800b132:	6839      	ldr	r1, [r7, #0]
 800b134:	6878      	ldr	r0, [r7, #4]
 800b136:	f000 fc68 	bl	800ba0a <USBD_CtlError>
              break;
 800b13a:	e03b      	b.n	800b1b4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b13c:	683b      	ldr	r3, [r7, #0]
 800b13e:	885b      	ldrh	r3, [r3, #2]
 800b140:	2b00      	cmp	r3, #0
 800b142:	d136      	bne.n	800b1b2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b144:	7bbb      	ldrb	r3, [r7, #14]
 800b146:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d004      	beq.n	800b158 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b14e:	7bbb      	ldrb	r3, [r7, #14]
 800b150:	4619      	mov	r1, r3
 800b152:	6878      	ldr	r0, [r7, #4]
 800b154:	f002 fc2c 	bl	800d9b0 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b158:	6878      	ldr	r0, [r7, #4]
 800b15a:	f000 fd10 	bl	800bb7e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800b15e:	7bbb      	ldrb	r3, [r7, #14]
 800b160:	4619      	mov	r1, r3
 800b162:	6878      	ldr	r0, [r7, #4]
 800b164:	f7ff fde3 	bl	800ad2e <USBD_CoreFindEP>
 800b168:	4603      	mov	r3, r0
 800b16a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b16c:	7b7b      	ldrb	r3, [r7, #13]
 800b16e:	2bff      	cmp	r3, #255	@ 0xff
 800b170:	d01f      	beq.n	800b1b2 <USBD_StdEPReq+0x1c6>
 800b172:	7b7b      	ldrb	r3, [r7, #13]
 800b174:	2b00      	cmp	r3, #0
 800b176:	d11c      	bne.n	800b1b2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800b178:	7b7a      	ldrb	r2, [r7, #13]
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800b180:	7b7a      	ldrb	r2, [r7, #13]
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	32ae      	adds	r2, #174	@ 0xae
 800b186:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b18a:	689b      	ldr	r3, [r3, #8]
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d010      	beq.n	800b1b2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b190:	7b7a      	ldrb	r2, [r7, #13]
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	32ae      	adds	r2, #174	@ 0xae
 800b196:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b19a:	689b      	ldr	r3, [r3, #8]
 800b19c:	6839      	ldr	r1, [r7, #0]
 800b19e:	6878      	ldr	r0, [r7, #4]
 800b1a0:	4798      	blx	r3
 800b1a2:	4603      	mov	r3, r0
 800b1a4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800b1a6:	e004      	b.n	800b1b2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800b1a8:	6839      	ldr	r1, [r7, #0]
 800b1aa:	6878      	ldr	r0, [r7, #4]
 800b1ac:	f000 fc2d 	bl	800ba0a <USBD_CtlError>
              break;
 800b1b0:	e000      	b.n	800b1b4 <USBD_StdEPReq+0x1c8>
              break;
 800b1b2:	bf00      	nop
          }
          break;
 800b1b4:	e0ab      	b.n	800b30e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b1bc:	b2db      	uxtb	r3, r3
 800b1be:	2b02      	cmp	r3, #2
 800b1c0:	d002      	beq.n	800b1c8 <USBD_StdEPReq+0x1dc>
 800b1c2:	2b03      	cmp	r3, #3
 800b1c4:	d032      	beq.n	800b22c <USBD_StdEPReq+0x240>
 800b1c6:	e097      	b.n	800b2f8 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b1c8:	7bbb      	ldrb	r3, [r7, #14]
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d007      	beq.n	800b1de <USBD_StdEPReq+0x1f2>
 800b1ce:	7bbb      	ldrb	r3, [r7, #14]
 800b1d0:	2b80      	cmp	r3, #128	@ 0x80
 800b1d2:	d004      	beq.n	800b1de <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800b1d4:	6839      	ldr	r1, [r7, #0]
 800b1d6:	6878      	ldr	r0, [r7, #4]
 800b1d8:	f000 fc17 	bl	800ba0a <USBD_CtlError>
                break;
 800b1dc:	e091      	b.n	800b302 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b1de:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	da0b      	bge.n	800b1fe <USBD_StdEPReq+0x212>
 800b1e6:	7bbb      	ldrb	r3, [r7, #14]
 800b1e8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b1ec:	4613      	mov	r3, r2
 800b1ee:	009b      	lsls	r3, r3, #2
 800b1f0:	4413      	add	r3, r2
 800b1f2:	009b      	lsls	r3, r3, #2
 800b1f4:	3310      	adds	r3, #16
 800b1f6:	687a      	ldr	r2, [r7, #4]
 800b1f8:	4413      	add	r3, r2
 800b1fa:	3304      	adds	r3, #4
 800b1fc:	e00b      	b.n	800b216 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b1fe:	7bbb      	ldrb	r3, [r7, #14]
 800b200:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b204:	4613      	mov	r3, r2
 800b206:	009b      	lsls	r3, r3, #2
 800b208:	4413      	add	r3, r2
 800b20a:	009b      	lsls	r3, r3, #2
 800b20c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b210:	687a      	ldr	r2, [r7, #4]
 800b212:	4413      	add	r3, r2
 800b214:	3304      	adds	r3, #4
 800b216:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b218:	68bb      	ldr	r3, [r7, #8]
 800b21a:	2200      	movs	r2, #0
 800b21c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b21e:	68bb      	ldr	r3, [r7, #8]
 800b220:	2202      	movs	r2, #2
 800b222:	4619      	mov	r1, r3
 800b224:	6878      	ldr	r0, [r7, #4]
 800b226:	f000 fc6d 	bl	800bb04 <USBD_CtlSendData>
              break;
 800b22a:	e06a      	b.n	800b302 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b22c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b230:	2b00      	cmp	r3, #0
 800b232:	da11      	bge.n	800b258 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b234:	7bbb      	ldrb	r3, [r7, #14]
 800b236:	f003 020f 	and.w	r2, r3, #15
 800b23a:	6879      	ldr	r1, [r7, #4]
 800b23c:	4613      	mov	r3, r2
 800b23e:	009b      	lsls	r3, r3, #2
 800b240:	4413      	add	r3, r2
 800b242:	009b      	lsls	r3, r3, #2
 800b244:	440b      	add	r3, r1
 800b246:	3324      	adds	r3, #36	@ 0x24
 800b248:	881b      	ldrh	r3, [r3, #0]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d117      	bne.n	800b27e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800b24e:	6839      	ldr	r1, [r7, #0]
 800b250:	6878      	ldr	r0, [r7, #4]
 800b252:	f000 fbda 	bl	800ba0a <USBD_CtlError>
                  break;
 800b256:	e054      	b.n	800b302 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b258:	7bbb      	ldrb	r3, [r7, #14]
 800b25a:	f003 020f 	and.w	r2, r3, #15
 800b25e:	6879      	ldr	r1, [r7, #4]
 800b260:	4613      	mov	r3, r2
 800b262:	009b      	lsls	r3, r3, #2
 800b264:	4413      	add	r3, r2
 800b266:	009b      	lsls	r3, r3, #2
 800b268:	440b      	add	r3, r1
 800b26a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b26e:	881b      	ldrh	r3, [r3, #0]
 800b270:	2b00      	cmp	r3, #0
 800b272:	d104      	bne.n	800b27e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800b274:	6839      	ldr	r1, [r7, #0]
 800b276:	6878      	ldr	r0, [r7, #4]
 800b278:	f000 fbc7 	bl	800ba0a <USBD_CtlError>
                  break;
 800b27c:	e041      	b.n	800b302 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b27e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b282:	2b00      	cmp	r3, #0
 800b284:	da0b      	bge.n	800b29e <USBD_StdEPReq+0x2b2>
 800b286:	7bbb      	ldrb	r3, [r7, #14]
 800b288:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b28c:	4613      	mov	r3, r2
 800b28e:	009b      	lsls	r3, r3, #2
 800b290:	4413      	add	r3, r2
 800b292:	009b      	lsls	r3, r3, #2
 800b294:	3310      	adds	r3, #16
 800b296:	687a      	ldr	r2, [r7, #4]
 800b298:	4413      	add	r3, r2
 800b29a:	3304      	adds	r3, #4
 800b29c:	e00b      	b.n	800b2b6 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b29e:	7bbb      	ldrb	r3, [r7, #14]
 800b2a0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b2a4:	4613      	mov	r3, r2
 800b2a6:	009b      	lsls	r3, r3, #2
 800b2a8:	4413      	add	r3, r2
 800b2aa:	009b      	lsls	r3, r3, #2
 800b2ac:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b2b0:	687a      	ldr	r2, [r7, #4]
 800b2b2:	4413      	add	r3, r2
 800b2b4:	3304      	adds	r3, #4
 800b2b6:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b2b8:	7bbb      	ldrb	r3, [r7, #14]
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d002      	beq.n	800b2c4 <USBD_StdEPReq+0x2d8>
 800b2be:	7bbb      	ldrb	r3, [r7, #14]
 800b2c0:	2b80      	cmp	r3, #128	@ 0x80
 800b2c2:	d103      	bne.n	800b2cc <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800b2c4:	68bb      	ldr	r3, [r7, #8]
 800b2c6:	2200      	movs	r2, #0
 800b2c8:	601a      	str	r2, [r3, #0]
 800b2ca:	e00e      	b.n	800b2ea <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b2cc:	7bbb      	ldrb	r3, [r7, #14]
 800b2ce:	4619      	mov	r1, r3
 800b2d0:	6878      	ldr	r0, [r7, #4]
 800b2d2:	f002 fba3 	bl	800da1c <USBD_LL_IsStallEP>
 800b2d6:	4603      	mov	r3, r0
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d003      	beq.n	800b2e4 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800b2dc:	68bb      	ldr	r3, [r7, #8]
 800b2de:	2201      	movs	r2, #1
 800b2e0:	601a      	str	r2, [r3, #0]
 800b2e2:	e002      	b.n	800b2ea <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800b2e4:	68bb      	ldr	r3, [r7, #8]
 800b2e6:	2200      	movs	r2, #0
 800b2e8:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b2ea:	68bb      	ldr	r3, [r7, #8]
 800b2ec:	2202      	movs	r2, #2
 800b2ee:	4619      	mov	r1, r3
 800b2f0:	6878      	ldr	r0, [r7, #4]
 800b2f2:	f000 fc07 	bl	800bb04 <USBD_CtlSendData>
              break;
 800b2f6:	e004      	b.n	800b302 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800b2f8:	6839      	ldr	r1, [r7, #0]
 800b2fa:	6878      	ldr	r0, [r7, #4]
 800b2fc:	f000 fb85 	bl	800ba0a <USBD_CtlError>
              break;
 800b300:	bf00      	nop
          }
          break;
 800b302:	e004      	b.n	800b30e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800b304:	6839      	ldr	r1, [r7, #0]
 800b306:	6878      	ldr	r0, [r7, #4]
 800b308:	f000 fb7f 	bl	800ba0a <USBD_CtlError>
          break;
 800b30c:	bf00      	nop
      }
      break;
 800b30e:	e005      	b.n	800b31c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800b310:	6839      	ldr	r1, [r7, #0]
 800b312:	6878      	ldr	r0, [r7, #4]
 800b314:	f000 fb79 	bl	800ba0a <USBD_CtlError>
      break;
 800b318:	e000      	b.n	800b31c <USBD_StdEPReq+0x330>
      break;
 800b31a:	bf00      	nop
  }

  return ret;
 800b31c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b31e:	4618      	mov	r0, r3
 800b320:	3710      	adds	r7, #16
 800b322:	46bd      	mov	sp, r7
 800b324:	bd80      	pop	{r7, pc}
	...

0800b328 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b328:	b580      	push	{r7, lr}
 800b32a:	b084      	sub	sp, #16
 800b32c:	af00      	add	r7, sp, #0
 800b32e:	6078      	str	r0, [r7, #4]
 800b330:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b332:	2300      	movs	r3, #0
 800b334:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b336:	2300      	movs	r3, #0
 800b338:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b33a:	2300      	movs	r3, #0
 800b33c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b33e:	683b      	ldr	r3, [r7, #0]
 800b340:	885b      	ldrh	r3, [r3, #2]
 800b342:	0a1b      	lsrs	r3, r3, #8
 800b344:	b29b      	uxth	r3, r3
 800b346:	3b01      	subs	r3, #1
 800b348:	2b0e      	cmp	r3, #14
 800b34a:	f200 8152 	bhi.w	800b5f2 <USBD_GetDescriptor+0x2ca>
 800b34e:	a201      	add	r2, pc, #4	@ (adr r2, 800b354 <USBD_GetDescriptor+0x2c>)
 800b350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b354:	0800b3c5 	.word	0x0800b3c5
 800b358:	0800b3dd 	.word	0x0800b3dd
 800b35c:	0800b41d 	.word	0x0800b41d
 800b360:	0800b5f3 	.word	0x0800b5f3
 800b364:	0800b5f3 	.word	0x0800b5f3
 800b368:	0800b593 	.word	0x0800b593
 800b36c:	0800b5bf 	.word	0x0800b5bf
 800b370:	0800b5f3 	.word	0x0800b5f3
 800b374:	0800b5f3 	.word	0x0800b5f3
 800b378:	0800b5f3 	.word	0x0800b5f3
 800b37c:	0800b5f3 	.word	0x0800b5f3
 800b380:	0800b5f3 	.word	0x0800b5f3
 800b384:	0800b5f3 	.word	0x0800b5f3
 800b388:	0800b5f3 	.word	0x0800b5f3
 800b38c:	0800b391 	.word	0x0800b391
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b396:	69db      	ldr	r3, [r3, #28]
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d00b      	beq.n	800b3b4 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b3a2:	69db      	ldr	r3, [r3, #28]
 800b3a4:	687a      	ldr	r2, [r7, #4]
 800b3a6:	7c12      	ldrb	r2, [r2, #16]
 800b3a8:	f107 0108 	add.w	r1, r7, #8
 800b3ac:	4610      	mov	r0, r2
 800b3ae:	4798      	blx	r3
 800b3b0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b3b2:	e126      	b.n	800b602 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800b3b4:	6839      	ldr	r1, [r7, #0]
 800b3b6:	6878      	ldr	r0, [r7, #4]
 800b3b8:	f000 fb27 	bl	800ba0a <USBD_CtlError>
        err++;
 800b3bc:	7afb      	ldrb	r3, [r7, #11]
 800b3be:	3301      	adds	r3, #1
 800b3c0:	72fb      	strb	r3, [r7, #11]
      break;
 800b3c2:	e11e      	b.n	800b602 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	687a      	ldr	r2, [r7, #4]
 800b3ce:	7c12      	ldrb	r2, [r2, #16]
 800b3d0:	f107 0108 	add.w	r1, r7, #8
 800b3d4:	4610      	mov	r0, r2
 800b3d6:	4798      	blx	r3
 800b3d8:	60f8      	str	r0, [r7, #12]
      break;
 800b3da:	e112      	b.n	800b602 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	7c1b      	ldrb	r3, [r3, #16]
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d10d      	bne.n	800b400 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b3ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3ec:	f107 0208 	add.w	r2, r7, #8
 800b3f0:	4610      	mov	r0, r2
 800b3f2:	4798      	blx	r3
 800b3f4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	3301      	adds	r3, #1
 800b3fa:	2202      	movs	r2, #2
 800b3fc:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b3fe:	e100      	b.n	800b602 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b408:	f107 0208 	add.w	r2, r7, #8
 800b40c:	4610      	mov	r0, r2
 800b40e:	4798      	blx	r3
 800b410:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	3301      	adds	r3, #1
 800b416:	2202      	movs	r2, #2
 800b418:	701a      	strb	r2, [r3, #0]
      break;
 800b41a:	e0f2      	b.n	800b602 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b41c:	683b      	ldr	r3, [r7, #0]
 800b41e:	885b      	ldrh	r3, [r3, #2]
 800b420:	b2db      	uxtb	r3, r3
 800b422:	2b05      	cmp	r3, #5
 800b424:	f200 80ac 	bhi.w	800b580 <USBD_GetDescriptor+0x258>
 800b428:	a201      	add	r2, pc, #4	@ (adr r2, 800b430 <USBD_GetDescriptor+0x108>)
 800b42a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b42e:	bf00      	nop
 800b430:	0800b449 	.word	0x0800b449
 800b434:	0800b47d 	.word	0x0800b47d
 800b438:	0800b4b1 	.word	0x0800b4b1
 800b43c:	0800b4e5 	.word	0x0800b4e5
 800b440:	0800b519 	.word	0x0800b519
 800b444:	0800b54d 	.word	0x0800b54d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b44e:	685b      	ldr	r3, [r3, #4]
 800b450:	2b00      	cmp	r3, #0
 800b452:	d00b      	beq.n	800b46c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b45a:	685b      	ldr	r3, [r3, #4]
 800b45c:	687a      	ldr	r2, [r7, #4]
 800b45e:	7c12      	ldrb	r2, [r2, #16]
 800b460:	f107 0108 	add.w	r1, r7, #8
 800b464:	4610      	mov	r0, r2
 800b466:	4798      	blx	r3
 800b468:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b46a:	e091      	b.n	800b590 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b46c:	6839      	ldr	r1, [r7, #0]
 800b46e:	6878      	ldr	r0, [r7, #4]
 800b470:	f000 facb 	bl	800ba0a <USBD_CtlError>
            err++;
 800b474:	7afb      	ldrb	r3, [r7, #11]
 800b476:	3301      	adds	r3, #1
 800b478:	72fb      	strb	r3, [r7, #11]
          break;
 800b47a:	e089      	b.n	800b590 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b482:	689b      	ldr	r3, [r3, #8]
 800b484:	2b00      	cmp	r3, #0
 800b486:	d00b      	beq.n	800b4a0 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b48e:	689b      	ldr	r3, [r3, #8]
 800b490:	687a      	ldr	r2, [r7, #4]
 800b492:	7c12      	ldrb	r2, [r2, #16]
 800b494:	f107 0108 	add.w	r1, r7, #8
 800b498:	4610      	mov	r0, r2
 800b49a:	4798      	blx	r3
 800b49c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b49e:	e077      	b.n	800b590 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b4a0:	6839      	ldr	r1, [r7, #0]
 800b4a2:	6878      	ldr	r0, [r7, #4]
 800b4a4:	f000 fab1 	bl	800ba0a <USBD_CtlError>
            err++;
 800b4a8:	7afb      	ldrb	r3, [r7, #11]
 800b4aa:	3301      	adds	r3, #1
 800b4ac:	72fb      	strb	r3, [r7, #11]
          break;
 800b4ae:	e06f      	b.n	800b590 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b4b6:	68db      	ldr	r3, [r3, #12]
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d00b      	beq.n	800b4d4 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b4c2:	68db      	ldr	r3, [r3, #12]
 800b4c4:	687a      	ldr	r2, [r7, #4]
 800b4c6:	7c12      	ldrb	r2, [r2, #16]
 800b4c8:	f107 0108 	add.w	r1, r7, #8
 800b4cc:	4610      	mov	r0, r2
 800b4ce:	4798      	blx	r3
 800b4d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b4d2:	e05d      	b.n	800b590 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b4d4:	6839      	ldr	r1, [r7, #0]
 800b4d6:	6878      	ldr	r0, [r7, #4]
 800b4d8:	f000 fa97 	bl	800ba0a <USBD_CtlError>
            err++;
 800b4dc:	7afb      	ldrb	r3, [r7, #11]
 800b4de:	3301      	adds	r3, #1
 800b4e0:	72fb      	strb	r3, [r7, #11]
          break;
 800b4e2:	e055      	b.n	800b590 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b4ea:	691b      	ldr	r3, [r3, #16]
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d00b      	beq.n	800b508 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b4f6:	691b      	ldr	r3, [r3, #16]
 800b4f8:	687a      	ldr	r2, [r7, #4]
 800b4fa:	7c12      	ldrb	r2, [r2, #16]
 800b4fc:	f107 0108 	add.w	r1, r7, #8
 800b500:	4610      	mov	r0, r2
 800b502:	4798      	blx	r3
 800b504:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b506:	e043      	b.n	800b590 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b508:	6839      	ldr	r1, [r7, #0]
 800b50a:	6878      	ldr	r0, [r7, #4]
 800b50c:	f000 fa7d 	bl	800ba0a <USBD_CtlError>
            err++;
 800b510:	7afb      	ldrb	r3, [r7, #11]
 800b512:	3301      	adds	r3, #1
 800b514:	72fb      	strb	r3, [r7, #11]
          break;
 800b516:	e03b      	b.n	800b590 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b51e:	695b      	ldr	r3, [r3, #20]
 800b520:	2b00      	cmp	r3, #0
 800b522:	d00b      	beq.n	800b53c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b52a:	695b      	ldr	r3, [r3, #20]
 800b52c:	687a      	ldr	r2, [r7, #4]
 800b52e:	7c12      	ldrb	r2, [r2, #16]
 800b530:	f107 0108 	add.w	r1, r7, #8
 800b534:	4610      	mov	r0, r2
 800b536:	4798      	blx	r3
 800b538:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b53a:	e029      	b.n	800b590 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b53c:	6839      	ldr	r1, [r7, #0]
 800b53e:	6878      	ldr	r0, [r7, #4]
 800b540:	f000 fa63 	bl	800ba0a <USBD_CtlError>
            err++;
 800b544:	7afb      	ldrb	r3, [r7, #11]
 800b546:	3301      	adds	r3, #1
 800b548:	72fb      	strb	r3, [r7, #11]
          break;
 800b54a:	e021      	b.n	800b590 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b552:	699b      	ldr	r3, [r3, #24]
 800b554:	2b00      	cmp	r3, #0
 800b556:	d00b      	beq.n	800b570 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b55e:	699b      	ldr	r3, [r3, #24]
 800b560:	687a      	ldr	r2, [r7, #4]
 800b562:	7c12      	ldrb	r2, [r2, #16]
 800b564:	f107 0108 	add.w	r1, r7, #8
 800b568:	4610      	mov	r0, r2
 800b56a:	4798      	blx	r3
 800b56c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b56e:	e00f      	b.n	800b590 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800b570:	6839      	ldr	r1, [r7, #0]
 800b572:	6878      	ldr	r0, [r7, #4]
 800b574:	f000 fa49 	bl	800ba0a <USBD_CtlError>
            err++;
 800b578:	7afb      	ldrb	r3, [r7, #11]
 800b57a:	3301      	adds	r3, #1
 800b57c:	72fb      	strb	r3, [r7, #11]
          break;
 800b57e:	e007      	b.n	800b590 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b580:	6839      	ldr	r1, [r7, #0]
 800b582:	6878      	ldr	r0, [r7, #4]
 800b584:	f000 fa41 	bl	800ba0a <USBD_CtlError>
          err++;
 800b588:	7afb      	ldrb	r3, [r7, #11]
 800b58a:	3301      	adds	r3, #1
 800b58c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800b58e:	bf00      	nop
      }
      break;
 800b590:	e037      	b.n	800b602 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	7c1b      	ldrb	r3, [r3, #16]
 800b596:	2b00      	cmp	r3, #0
 800b598:	d109      	bne.n	800b5ae <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b5a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b5a2:	f107 0208 	add.w	r2, r7, #8
 800b5a6:	4610      	mov	r0, r2
 800b5a8:	4798      	blx	r3
 800b5aa:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b5ac:	e029      	b.n	800b602 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800b5ae:	6839      	ldr	r1, [r7, #0]
 800b5b0:	6878      	ldr	r0, [r7, #4]
 800b5b2:	f000 fa2a 	bl	800ba0a <USBD_CtlError>
        err++;
 800b5b6:	7afb      	ldrb	r3, [r7, #11]
 800b5b8:	3301      	adds	r3, #1
 800b5ba:	72fb      	strb	r3, [r7, #11]
      break;
 800b5bc:	e021      	b.n	800b602 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	7c1b      	ldrb	r3, [r3, #16]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d10d      	bne.n	800b5e2 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b5cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5ce:	f107 0208 	add.w	r2, r7, #8
 800b5d2:	4610      	mov	r0, r2
 800b5d4:	4798      	blx	r3
 800b5d6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	3301      	adds	r3, #1
 800b5dc:	2207      	movs	r2, #7
 800b5de:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b5e0:	e00f      	b.n	800b602 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800b5e2:	6839      	ldr	r1, [r7, #0]
 800b5e4:	6878      	ldr	r0, [r7, #4]
 800b5e6:	f000 fa10 	bl	800ba0a <USBD_CtlError>
        err++;
 800b5ea:	7afb      	ldrb	r3, [r7, #11]
 800b5ec:	3301      	adds	r3, #1
 800b5ee:	72fb      	strb	r3, [r7, #11]
      break;
 800b5f0:	e007      	b.n	800b602 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800b5f2:	6839      	ldr	r1, [r7, #0]
 800b5f4:	6878      	ldr	r0, [r7, #4]
 800b5f6:	f000 fa08 	bl	800ba0a <USBD_CtlError>
      err++;
 800b5fa:	7afb      	ldrb	r3, [r7, #11]
 800b5fc:	3301      	adds	r3, #1
 800b5fe:	72fb      	strb	r3, [r7, #11]
      break;
 800b600:	bf00      	nop
  }

  if (err != 0U)
 800b602:	7afb      	ldrb	r3, [r7, #11]
 800b604:	2b00      	cmp	r3, #0
 800b606:	d11e      	bne.n	800b646 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800b608:	683b      	ldr	r3, [r7, #0]
 800b60a:	88db      	ldrh	r3, [r3, #6]
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d016      	beq.n	800b63e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800b610:	893b      	ldrh	r3, [r7, #8]
 800b612:	2b00      	cmp	r3, #0
 800b614:	d00e      	beq.n	800b634 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800b616:	683b      	ldr	r3, [r7, #0]
 800b618:	88da      	ldrh	r2, [r3, #6]
 800b61a:	893b      	ldrh	r3, [r7, #8]
 800b61c:	4293      	cmp	r3, r2
 800b61e:	bf28      	it	cs
 800b620:	4613      	movcs	r3, r2
 800b622:	b29b      	uxth	r3, r3
 800b624:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b626:	893b      	ldrh	r3, [r7, #8]
 800b628:	461a      	mov	r2, r3
 800b62a:	68f9      	ldr	r1, [r7, #12]
 800b62c:	6878      	ldr	r0, [r7, #4]
 800b62e:	f000 fa69 	bl	800bb04 <USBD_CtlSendData>
 800b632:	e009      	b.n	800b648 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b634:	6839      	ldr	r1, [r7, #0]
 800b636:	6878      	ldr	r0, [r7, #4]
 800b638:	f000 f9e7 	bl	800ba0a <USBD_CtlError>
 800b63c:	e004      	b.n	800b648 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b63e:	6878      	ldr	r0, [r7, #4]
 800b640:	f000 fa9d 	bl	800bb7e <USBD_CtlSendStatus>
 800b644:	e000      	b.n	800b648 <USBD_GetDescriptor+0x320>
    return;
 800b646:	bf00      	nop
  }
}
 800b648:	3710      	adds	r7, #16
 800b64a:	46bd      	mov	sp, r7
 800b64c:	bd80      	pop	{r7, pc}
 800b64e:	bf00      	nop

0800b650 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b650:	b580      	push	{r7, lr}
 800b652:	b084      	sub	sp, #16
 800b654:	af00      	add	r7, sp, #0
 800b656:	6078      	str	r0, [r7, #4]
 800b658:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b65a:	683b      	ldr	r3, [r7, #0]
 800b65c:	889b      	ldrh	r3, [r3, #4]
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d131      	bne.n	800b6c6 <USBD_SetAddress+0x76>
 800b662:	683b      	ldr	r3, [r7, #0]
 800b664:	88db      	ldrh	r3, [r3, #6]
 800b666:	2b00      	cmp	r3, #0
 800b668:	d12d      	bne.n	800b6c6 <USBD_SetAddress+0x76>
 800b66a:	683b      	ldr	r3, [r7, #0]
 800b66c:	885b      	ldrh	r3, [r3, #2]
 800b66e:	2b7f      	cmp	r3, #127	@ 0x7f
 800b670:	d829      	bhi.n	800b6c6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b672:	683b      	ldr	r3, [r7, #0]
 800b674:	885b      	ldrh	r3, [r3, #2]
 800b676:	b2db      	uxtb	r3, r3
 800b678:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b67c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b684:	b2db      	uxtb	r3, r3
 800b686:	2b03      	cmp	r3, #3
 800b688:	d104      	bne.n	800b694 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b68a:	6839      	ldr	r1, [r7, #0]
 800b68c:	6878      	ldr	r0, [r7, #4]
 800b68e:	f000 f9bc 	bl	800ba0a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b692:	e01d      	b.n	800b6d0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	7bfa      	ldrb	r2, [r7, #15]
 800b698:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b69c:	7bfb      	ldrb	r3, [r7, #15]
 800b69e:	4619      	mov	r1, r3
 800b6a0:	6878      	ldr	r0, [r7, #4]
 800b6a2:	f002 f9e7 	bl	800da74 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b6a6:	6878      	ldr	r0, [r7, #4]
 800b6a8:	f000 fa69 	bl	800bb7e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b6ac:	7bfb      	ldrb	r3, [r7, #15]
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d004      	beq.n	800b6bc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	2202      	movs	r2, #2
 800b6b6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b6ba:	e009      	b.n	800b6d0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	2201      	movs	r2, #1
 800b6c0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b6c4:	e004      	b.n	800b6d0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b6c6:	6839      	ldr	r1, [r7, #0]
 800b6c8:	6878      	ldr	r0, [r7, #4]
 800b6ca:	f000 f99e 	bl	800ba0a <USBD_CtlError>
  }
}
 800b6ce:	bf00      	nop
 800b6d0:	bf00      	nop
 800b6d2:	3710      	adds	r7, #16
 800b6d4:	46bd      	mov	sp, r7
 800b6d6:	bd80      	pop	{r7, pc}

0800b6d8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b6d8:	b580      	push	{r7, lr}
 800b6da:	b084      	sub	sp, #16
 800b6dc:	af00      	add	r7, sp, #0
 800b6de:	6078      	str	r0, [r7, #4]
 800b6e0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b6e2:	2300      	movs	r3, #0
 800b6e4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b6e6:	683b      	ldr	r3, [r7, #0]
 800b6e8:	885b      	ldrh	r3, [r3, #2]
 800b6ea:	b2da      	uxtb	r2, r3
 800b6ec:	4b4e      	ldr	r3, [pc, #312]	@ (800b828 <USBD_SetConfig+0x150>)
 800b6ee:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b6f0:	4b4d      	ldr	r3, [pc, #308]	@ (800b828 <USBD_SetConfig+0x150>)
 800b6f2:	781b      	ldrb	r3, [r3, #0]
 800b6f4:	2b01      	cmp	r3, #1
 800b6f6:	d905      	bls.n	800b704 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b6f8:	6839      	ldr	r1, [r7, #0]
 800b6fa:	6878      	ldr	r0, [r7, #4]
 800b6fc:	f000 f985 	bl	800ba0a <USBD_CtlError>
    return USBD_FAIL;
 800b700:	2303      	movs	r3, #3
 800b702:	e08c      	b.n	800b81e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b70a:	b2db      	uxtb	r3, r3
 800b70c:	2b02      	cmp	r3, #2
 800b70e:	d002      	beq.n	800b716 <USBD_SetConfig+0x3e>
 800b710:	2b03      	cmp	r3, #3
 800b712:	d029      	beq.n	800b768 <USBD_SetConfig+0x90>
 800b714:	e075      	b.n	800b802 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b716:	4b44      	ldr	r3, [pc, #272]	@ (800b828 <USBD_SetConfig+0x150>)
 800b718:	781b      	ldrb	r3, [r3, #0]
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d020      	beq.n	800b760 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800b71e:	4b42      	ldr	r3, [pc, #264]	@ (800b828 <USBD_SetConfig+0x150>)
 800b720:	781b      	ldrb	r3, [r3, #0]
 800b722:	461a      	mov	r2, r3
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b728:	4b3f      	ldr	r3, [pc, #252]	@ (800b828 <USBD_SetConfig+0x150>)
 800b72a:	781b      	ldrb	r3, [r3, #0]
 800b72c:	4619      	mov	r1, r3
 800b72e:	6878      	ldr	r0, [r7, #4]
 800b730:	f7ff f84a 	bl	800a7c8 <USBD_SetClassConfig>
 800b734:	4603      	mov	r3, r0
 800b736:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b738:	7bfb      	ldrb	r3, [r7, #15]
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d008      	beq.n	800b750 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800b73e:	6839      	ldr	r1, [r7, #0]
 800b740:	6878      	ldr	r0, [r7, #4]
 800b742:	f000 f962 	bl	800ba0a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	2202      	movs	r2, #2
 800b74a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b74e:	e065      	b.n	800b81c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b750:	6878      	ldr	r0, [r7, #4]
 800b752:	f000 fa14 	bl	800bb7e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	2203      	movs	r2, #3
 800b75a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b75e:	e05d      	b.n	800b81c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b760:	6878      	ldr	r0, [r7, #4]
 800b762:	f000 fa0c 	bl	800bb7e <USBD_CtlSendStatus>
      break;
 800b766:	e059      	b.n	800b81c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b768:	4b2f      	ldr	r3, [pc, #188]	@ (800b828 <USBD_SetConfig+0x150>)
 800b76a:	781b      	ldrb	r3, [r3, #0]
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d112      	bne.n	800b796 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	2202      	movs	r2, #2
 800b774:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800b778:	4b2b      	ldr	r3, [pc, #172]	@ (800b828 <USBD_SetConfig+0x150>)
 800b77a:	781b      	ldrb	r3, [r3, #0]
 800b77c:	461a      	mov	r2, r3
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b782:	4b29      	ldr	r3, [pc, #164]	@ (800b828 <USBD_SetConfig+0x150>)
 800b784:	781b      	ldrb	r3, [r3, #0]
 800b786:	4619      	mov	r1, r3
 800b788:	6878      	ldr	r0, [r7, #4]
 800b78a:	f7ff f839 	bl	800a800 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b78e:	6878      	ldr	r0, [r7, #4]
 800b790:	f000 f9f5 	bl	800bb7e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b794:	e042      	b.n	800b81c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800b796:	4b24      	ldr	r3, [pc, #144]	@ (800b828 <USBD_SetConfig+0x150>)
 800b798:	781b      	ldrb	r3, [r3, #0]
 800b79a:	461a      	mov	r2, r3
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	685b      	ldr	r3, [r3, #4]
 800b7a0:	429a      	cmp	r2, r3
 800b7a2:	d02a      	beq.n	800b7fa <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	685b      	ldr	r3, [r3, #4]
 800b7a8:	b2db      	uxtb	r3, r3
 800b7aa:	4619      	mov	r1, r3
 800b7ac:	6878      	ldr	r0, [r7, #4]
 800b7ae:	f7ff f827 	bl	800a800 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b7b2:	4b1d      	ldr	r3, [pc, #116]	@ (800b828 <USBD_SetConfig+0x150>)
 800b7b4:	781b      	ldrb	r3, [r3, #0]
 800b7b6:	461a      	mov	r2, r3
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b7bc:	4b1a      	ldr	r3, [pc, #104]	@ (800b828 <USBD_SetConfig+0x150>)
 800b7be:	781b      	ldrb	r3, [r3, #0]
 800b7c0:	4619      	mov	r1, r3
 800b7c2:	6878      	ldr	r0, [r7, #4]
 800b7c4:	f7ff f800 	bl	800a7c8 <USBD_SetClassConfig>
 800b7c8:	4603      	mov	r3, r0
 800b7ca:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b7cc:	7bfb      	ldrb	r3, [r7, #15]
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	d00f      	beq.n	800b7f2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800b7d2:	6839      	ldr	r1, [r7, #0]
 800b7d4:	6878      	ldr	r0, [r7, #4]
 800b7d6:	f000 f918 	bl	800ba0a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	685b      	ldr	r3, [r3, #4]
 800b7de:	b2db      	uxtb	r3, r3
 800b7e0:	4619      	mov	r1, r3
 800b7e2:	6878      	ldr	r0, [r7, #4]
 800b7e4:	f7ff f80c 	bl	800a800 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	2202      	movs	r2, #2
 800b7ec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b7f0:	e014      	b.n	800b81c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b7f2:	6878      	ldr	r0, [r7, #4]
 800b7f4:	f000 f9c3 	bl	800bb7e <USBD_CtlSendStatus>
      break;
 800b7f8:	e010      	b.n	800b81c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b7fa:	6878      	ldr	r0, [r7, #4]
 800b7fc:	f000 f9bf 	bl	800bb7e <USBD_CtlSendStatus>
      break;
 800b800:	e00c      	b.n	800b81c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800b802:	6839      	ldr	r1, [r7, #0]
 800b804:	6878      	ldr	r0, [r7, #4]
 800b806:	f000 f900 	bl	800ba0a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b80a:	4b07      	ldr	r3, [pc, #28]	@ (800b828 <USBD_SetConfig+0x150>)
 800b80c:	781b      	ldrb	r3, [r3, #0]
 800b80e:	4619      	mov	r1, r3
 800b810:	6878      	ldr	r0, [r7, #4]
 800b812:	f7fe fff5 	bl	800a800 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b816:	2303      	movs	r3, #3
 800b818:	73fb      	strb	r3, [r7, #15]
      break;
 800b81a:	bf00      	nop
  }

  return ret;
 800b81c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b81e:	4618      	mov	r0, r3
 800b820:	3710      	adds	r7, #16
 800b822:	46bd      	mov	sp, r7
 800b824:	bd80      	pop	{r7, pc}
 800b826:	bf00      	nop
 800b828:	200007a4 	.word	0x200007a4

0800b82c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b82c:	b580      	push	{r7, lr}
 800b82e:	b082      	sub	sp, #8
 800b830:	af00      	add	r7, sp, #0
 800b832:	6078      	str	r0, [r7, #4]
 800b834:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b836:	683b      	ldr	r3, [r7, #0]
 800b838:	88db      	ldrh	r3, [r3, #6]
 800b83a:	2b01      	cmp	r3, #1
 800b83c:	d004      	beq.n	800b848 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b83e:	6839      	ldr	r1, [r7, #0]
 800b840:	6878      	ldr	r0, [r7, #4]
 800b842:	f000 f8e2 	bl	800ba0a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b846:	e023      	b.n	800b890 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b84e:	b2db      	uxtb	r3, r3
 800b850:	2b02      	cmp	r3, #2
 800b852:	dc02      	bgt.n	800b85a <USBD_GetConfig+0x2e>
 800b854:	2b00      	cmp	r3, #0
 800b856:	dc03      	bgt.n	800b860 <USBD_GetConfig+0x34>
 800b858:	e015      	b.n	800b886 <USBD_GetConfig+0x5a>
 800b85a:	2b03      	cmp	r3, #3
 800b85c:	d00b      	beq.n	800b876 <USBD_GetConfig+0x4a>
 800b85e:	e012      	b.n	800b886 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	2200      	movs	r2, #0
 800b864:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	3308      	adds	r3, #8
 800b86a:	2201      	movs	r2, #1
 800b86c:	4619      	mov	r1, r3
 800b86e:	6878      	ldr	r0, [r7, #4]
 800b870:	f000 f948 	bl	800bb04 <USBD_CtlSendData>
        break;
 800b874:	e00c      	b.n	800b890 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	3304      	adds	r3, #4
 800b87a:	2201      	movs	r2, #1
 800b87c:	4619      	mov	r1, r3
 800b87e:	6878      	ldr	r0, [r7, #4]
 800b880:	f000 f940 	bl	800bb04 <USBD_CtlSendData>
        break;
 800b884:	e004      	b.n	800b890 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b886:	6839      	ldr	r1, [r7, #0]
 800b888:	6878      	ldr	r0, [r7, #4]
 800b88a:	f000 f8be 	bl	800ba0a <USBD_CtlError>
        break;
 800b88e:	bf00      	nop
}
 800b890:	bf00      	nop
 800b892:	3708      	adds	r7, #8
 800b894:	46bd      	mov	sp, r7
 800b896:	bd80      	pop	{r7, pc}

0800b898 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b898:	b580      	push	{r7, lr}
 800b89a:	b082      	sub	sp, #8
 800b89c:	af00      	add	r7, sp, #0
 800b89e:	6078      	str	r0, [r7, #4]
 800b8a0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b8a8:	b2db      	uxtb	r3, r3
 800b8aa:	3b01      	subs	r3, #1
 800b8ac:	2b02      	cmp	r3, #2
 800b8ae:	d81e      	bhi.n	800b8ee <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b8b0:	683b      	ldr	r3, [r7, #0]
 800b8b2:	88db      	ldrh	r3, [r3, #6]
 800b8b4:	2b02      	cmp	r3, #2
 800b8b6:	d004      	beq.n	800b8c2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b8b8:	6839      	ldr	r1, [r7, #0]
 800b8ba:	6878      	ldr	r0, [r7, #4]
 800b8bc:	f000 f8a5 	bl	800ba0a <USBD_CtlError>
        break;
 800b8c0:	e01a      	b.n	800b8f8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	2201      	movs	r2, #1
 800b8c6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d005      	beq.n	800b8de <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	68db      	ldr	r3, [r3, #12]
 800b8d6:	f043 0202 	orr.w	r2, r3, #2
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	330c      	adds	r3, #12
 800b8e2:	2202      	movs	r2, #2
 800b8e4:	4619      	mov	r1, r3
 800b8e6:	6878      	ldr	r0, [r7, #4]
 800b8e8:	f000 f90c 	bl	800bb04 <USBD_CtlSendData>
      break;
 800b8ec:	e004      	b.n	800b8f8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b8ee:	6839      	ldr	r1, [r7, #0]
 800b8f0:	6878      	ldr	r0, [r7, #4]
 800b8f2:	f000 f88a 	bl	800ba0a <USBD_CtlError>
      break;
 800b8f6:	bf00      	nop
  }
}
 800b8f8:	bf00      	nop
 800b8fa:	3708      	adds	r7, #8
 800b8fc:	46bd      	mov	sp, r7
 800b8fe:	bd80      	pop	{r7, pc}

0800b900 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b900:	b580      	push	{r7, lr}
 800b902:	b082      	sub	sp, #8
 800b904:	af00      	add	r7, sp, #0
 800b906:	6078      	str	r0, [r7, #4]
 800b908:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b90a:	683b      	ldr	r3, [r7, #0]
 800b90c:	885b      	ldrh	r3, [r3, #2]
 800b90e:	2b01      	cmp	r3, #1
 800b910:	d107      	bne.n	800b922 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	2201      	movs	r2, #1
 800b916:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b91a:	6878      	ldr	r0, [r7, #4]
 800b91c:	f000 f92f 	bl	800bb7e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800b920:	e013      	b.n	800b94a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800b922:	683b      	ldr	r3, [r7, #0]
 800b924:	885b      	ldrh	r3, [r3, #2]
 800b926:	2b02      	cmp	r3, #2
 800b928:	d10b      	bne.n	800b942 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800b92a:	683b      	ldr	r3, [r7, #0]
 800b92c:	889b      	ldrh	r3, [r3, #4]
 800b92e:	0a1b      	lsrs	r3, r3, #8
 800b930:	b29b      	uxth	r3, r3
 800b932:	b2da      	uxtb	r2, r3
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800b93a:	6878      	ldr	r0, [r7, #4]
 800b93c:	f000 f91f 	bl	800bb7e <USBD_CtlSendStatus>
}
 800b940:	e003      	b.n	800b94a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800b942:	6839      	ldr	r1, [r7, #0]
 800b944:	6878      	ldr	r0, [r7, #4]
 800b946:	f000 f860 	bl	800ba0a <USBD_CtlError>
}
 800b94a:	bf00      	nop
 800b94c:	3708      	adds	r7, #8
 800b94e:	46bd      	mov	sp, r7
 800b950:	bd80      	pop	{r7, pc}

0800b952 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b952:	b580      	push	{r7, lr}
 800b954:	b082      	sub	sp, #8
 800b956:	af00      	add	r7, sp, #0
 800b958:	6078      	str	r0, [r7, #4]
 800b95a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b962:	b2db      	uxtb	r3, r3
 800b964:	3b01      	subs	r3, #1
 800b966:	2b02      	cmp	r3, #2
 800b968:	d80b      	bhi.n	800b982 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b96a:	683b      	ldr	r3, [r7, #0]
 800b96c:	885b      	ldrh	r3, [r3, #2]
 800b96e:	2b01      	cmp	r3, #1
 800b970:	d10c      	bne.n	800b98c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	2200      	movs	r2, #0
 800b976:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b97a:	6878      	ldr	r0, [r7, #4]
 800b97c:	f000 f8ff 	bl	800bb7e <USBD_CtlSendStatus>
      }
      break;
 800b980:	e004      	b.n	800b98c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b982:	6839      	ldr	r1, [r7, #0]
 800b984:	6878      	ldr	r0, [r7, #4]
 800b986:	f000 f840 	bl	800ba0a <USBD_CtlError>
      break;
 800b98a:	e000      	b.n	800b98e <USBD_ClrFeature+0x3c>
      break;
 800b98c:	bf00      	nop
  }
}
 800b98e:	bf00      	nop
 800b990:	3708      	adds	r7, #8
 800b992:	46bd      	mov	sp, r7
 800b994:	bd80      	pop	{r7, pc}

0800b996 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b996:	b580      	push	{r7, lr}
 800b998:	b084      	sub	sp, #16
 800b99a:	af00      	add	r7, sp, #0
 800b99c:	6078      	str	r0, [r7, #4]
 800b99e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b9a0:	683b      	ldr	r3, [r7, #0]
 800b9a2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	781a      	ldrb	r2, [r3, #0]
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	3301      	adds	r3, #1
 800b9b0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	781a      	ldrb	r2, [r3, #0]
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	3301      	adds	r3, #1
 800b9be:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b9c0:	68f8      	ldr	r0, [r7, #12]
 800b9c2:	f7ff fa15 	bl	800adf0 <SWAPBYTE>
 800b9c6:	4603      	mov	r3, r0
 800b9c8:	461a      	mov	r2, r3
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	3301      	adds	r3, #1
 800b9d2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	3301      	adds	r3, #1
 800b9d8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b9da:	68f8      	ldr	r0, [r7, #12]
 800b9dc:	f7ff fa08 	bl	800adf0 <SWAPBYTE>
 800b9e0:	4603      	mov	r3, r0
 800b9e2:	461a      	mov	r2, r3
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	3301      	adds	r3, #1
 800b9ec:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	3301      	adds	r3, #1
 800b9f2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b9f4:	68f8      	ldr	r0, [r7, #12]
 800b9f6:	f7ff f9fb 	bl	800adf0 <SWAPBYTE>
 800b9fa:	4603      	mov	r3, r0
 800b9fc:	461a      	mov	r2, r3
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	80da      	strh	r2, [r3, #6]
}
 800ba02:	bf00      	nop
 800ba04:	3710      	adds	r7, #16
 800ba06:	46bd      	mov	sp, r7
 800ba08:	bd80      	pop	{r7, pc}

0800ba0a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ba0a:	b580      	push	{r7, lr}
 800ba0c:	b082      	sub	sp, #8
 800ba0e:	af00      	add	r7, sp, #0
 800ba10:	6078      	str	r0, [r7, #4]
 800ba12:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ba14:	2180      	movs	r1, #128	@ 0x80
 800ba16:	6878      	ldr	r0, [r7, #4]
 800ba18:	f001 ff94 	bl	800d944 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ba1c:	2100      	movs	r1, #0
 800ba1e:	6878      	ldr	r0, [r7, #4]
 800ba20:	f001 ff90 	bl	800d944 <USBD_LL_StallEP>
}
 800ba24:	bf00      	nop
 800ba26:	3708      	adds	r7, #8
 800ba28:	46bd      	mov	sp, r7
 800ba2a:	bd80      	pop	{r7, pc}

0800ba2c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ba2c:	b580      	push	{r7, lr}
 800ba2e:	b086      	sub	sp, #24
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	60f8      	str	r0, [r7, #12]
 800ba34:	60b9      	str	r1, [r7, #8]
 800ba36:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ba38:	2300      	movs	r3, #0
 800ba3a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d042      	beq.n	800bac8 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800ba46:	6938      	ldr	r0, [r7, #16]
 800ba48:	f000 f842 	bl	800bad0 <USBD_GetLen>
 800ba4c:	4603      	mov	r3, r0
 800ba4e:	3301      	adds	r3, #1
 800ba50:	005b      	lsls	r3, r3, #1
 800ba52:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ba56:	d808      	bhi.n	800ba6a <USBD_GetString+0x3e>
 800ba58:	6938      	ldr	r0, [r7, #16]
 800ba5a:	f000 f839 	bl	800bad0 <USBD_GetLen>
 800ba5e:	4603      	mov	r3, r0
 800ba60:	3301      	adds	r3, #1
 800ba62:	b29b      	uxth	r3, r3
 800ba64:	005b      	lsls	r3, r3, #1
 800ba66:	b29a      	uxth	r2, r3
 800ba68:	e001      	b.n	800ba6e <USBD_GetString+0x42>
 800ba6a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ba72:	7dfb      	ldrb	r3, [r7, #23]
 800ba74:	68ba      	ldr	r2, [r7, #8]
 800ba76:	4413      	add	r3, r2
 800ba78:	687a      	ldr	r2, [r7, #4]
 800ba7a:	7812      	ldrb	r2, [r2, #0]
 800ba7c:	701a      	strb	r2, [r3, #0]
  idx++;
 800ba7e:	7dfb      	ldrb	r3, [r7, #23]
 800ba80:	3301      	adds	r3, #1
 800ba82:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ba84:	7dfb      	ldrb	r3, [r7, #23]
 800ba86:	68ba      	ldr	r2, [r7, #8]
 800ba88:	4413      	add	r3, r2
 800ba8a:	2203      	movs	r2, #3
 800ba8c:	701a      	strb	r2, [r3, #0]
  idx++;
 800ba8e:	7dfb      	ldrb	r3, [r7, #23]
 800ba90:	3301      	adds	r3, #1
 800ba92:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800ba94:	e013      	b.n	800babe <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800ba96:	7dfb      	ldrb	r3, [r7, #23]
 800ba98:	68ba      	ldr	r2, [r7, #8]
 800ba9a:	4413      	add	r3, r2
 800ba9c:	693a      	ldr	r2, [r7, #16]
 800ba9e:	7812      	ldrb	r2, [r2, #0]
 800baa0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800baa2:	693b      	ldr	r3, [r7, #16]
 800baa4:	3301      	adds	r3, #1
 800baa6:	613b      	str	r3, [r7, #16]
    idx++;
 800baa8:	7dfb      	ldrb	r3, [r7, #23]
 800baaa:	3301      	adds	r3, #1
 800baac:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800baae:	7dfb      	ldrb	r3, [r7, #23]
 800bab0:	68ba      	ldr	r2, [r7, #8]
 800bab2:	4413      	add	r3, r2
 800bab4:	2200      	movs	r2, #0
 800bab6:	701a      	strb	r2, [r3, #0]
    idx++;
 800bab8:	7dfb      	ldrb	r3, [r7, #23]
 800baba:	3301      	adds	r3, #1
 800babc:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800babe:	693b      	ldr	r3, [r7, #16]
 800bac0:	781b      	ldrb	r3, [r3, #0]
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d1e7      	bne.n	800ba96 <USBD_GetString+0x6a>
 800bac6:	e000      	b.n	800baca <USBD_GetString+0x9e>
    return;
 800bac8:	bf00      	nop
  }
}
 800baca:	3718      	adds	r7, #24
 800bacc:	46bd      	mov	sp, r7
 800bace:	bd80      	pop	{r7, pc}

0800bad0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800bad0:	b480      	push	{r7}
 800bad2:	b085      	sub	sp, #20
 800bad4:	af00      	add	r7, sp, #0
 800bad6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800bad8:	2300      	movs	r3, #0
 800bada:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800bae0:	e005      	b.n	800baee <USBD_GetLen+0x1e>
  {
    len++;
 800bae2:	7bfb      	ldrb	r3, [r7, #15]
 800bae4:	3301      	adds	r3, #1
 800bae6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800bae8:	68bb      	ldr	r3, [r7, #8]
 800baea:	3301      	adds	r3, #1
 800baec:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800baee:	68bb      	ldr	r3, [r7, #8]
 800baf0:	781b      	ldrb	r3, [r3, #0]
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d1f5      	bne.n	800bae2 <USBD_GetLen+0x12>
  }

  return len;
 800baf6:	7bfb      	ldrb	r3, [r7, #15]
}
 800baf8:	4618      	mov	r0, r3
 800bafa:	3714      	adds	r7, #20
 800bafc:	46bd      	mov	sp, r7
 800bafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb02:	4770      	bx	lr

0800bb04 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800bb04:	b580      	push	{r7, lr}
 800bb06:	b084      	sub	sp, #16
 800bb08:	af00      	add	r7, sp, #0
 800bb0a:	60f8      	str	r0, [r7, #12]
 800bb0c:	60b9      	str	r1, [r7, #8]
 800bb0e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	2202      	movs	r2, #2
 800bb14:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	687a      	ldr	r2, [r7, #4]
 800bb1c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	687a      	ldr	r2, [r7, #4]
 800bb22:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	68ba      	ldr	r2, [r7, #8]
 800bb28:	2100      	movs	r1, #0
 800bb2a:	68f8      	ldr	r0, [r7, #12]
 800bb2c:	f001 ffd8 	bl	800dae0 <USBD_LL_Transmit>

  return USBD_OK;
 800bb30:	2300      	movs	r3, #0
}
 800bb32:	4618      	mov	r0, r3
 800bb34:	3710      	adds	r7, #16
 800bb36:	46bd      	mov	sp, r7
 800bb38:	bd80      	pop	{r7, pc}

0800bb3a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800bb3a:	b580      	push	{r7, lr}
 800bb3c:	b084      	sub	sp, #16
 800bb3e:	af00      	add	r7, sp, #0
 800bb40:	60f8      	str	r0, [r7, #12]
 800bb42:	60b9      	str	r1, [r7, #8]
 800bb44:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	68ba      	ldr	r2, [r7, #8]
 800bb4a:	2100      	movs	r1, #0
 800bb4c:	68f8      	ldr	r0, [r7, #12]
 800bb4e:	f001 ffc7 	bl	800dae0 <USBD_LL_Transmit>

  return USBD_OK;
 800bb52:	2300      	movs	r3, #0
}
 800bb54:	4618      	mov	r0, r3
 800bb56:	3710      	adds	r7, #16
 800bb58:	46bd      	mov	sp, r7
 800bb5a:	bd80      	pop	{r7, pc}

0800bb5c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800bb5c:	b580      	push	{r7, lr}
 800bb5e:	b084      	sub	sp, #16
 800bb60:	af00      	add	r7, sp, #0
 800bb62:	60f8      	str	r0, [r7, #12]
 800bb64:	60b9      	str	r1, [r7, #8]
 800bb66:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	68ba      	ldr	r2, [r7, #8]
 800bb6c:	2100      	movs	r1, #0
 800bb6e:	68f8      	ldr	r0, [r7, #12]
 800bb70:	f001 ffee 	bl	800db50 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bb74:	2300      	movs	r3, #0
}
 800bb76:	4618      	mov	r0, r3
 800bb78:	3710      	adds	r7, #16
 800bb7a:	46bd      	mov	sp, r7
 800bb7c:	bd80      	pop	{r7, pc}

0800bb7e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800bb7e:	b580      	push	{r7, lr}
 800bb80:	b082      	sub	sp, #8
 800bb82:	af00      	add	r7, sp, #0
 800bb84:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	2204      	movs	r2, #4
 800bb8a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800bb8e:	2300      	movs	r3, #0
 800bb90:	2200      	movs	r2, #0
 800bb92:	2100      	movs	r1, #0
 800bb94:	6878      	ldr	r0, [r7, #4]
 800bb96:	f001 ffa3 	bl	800dae0 <USBD_LL_Transmit>

  return USBD_OK;
 800bb9a:	2300      	movs	r3, #0
}
 800bb9c:	4618      	mov	r0, r3
 800bb9e:	3708      	adds	r7, #8
 800bba0:	46bd      	mov	sp, r7
 800bba2:	bd80      	pop	{r7, pc}

0800bba4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800bba4:	b580      	push	{r7, lr}
 800bba6:	b082      	sub	sp, #8
 800bba8:	af00      	add	r7, sp, #0
 800bbaa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	2205      	movs	r2, #5
 800bbb0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bbb4:	2300      	movs	r3, #0
 800bbb6:	2200      	movs	r2, #0
 800bbb8:	2100      	movs	r1, #0
 800bbba:	6878      	ldr	r0, [r7, #4]
 800bbbc:	f001 ffc8 	bl	800db50 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bbc0:	2300      	movs	r3, #0
}
 800bbc2:	4618      	mov	r0, r3
 800bbc4:	3708      	adds	r7, #8
 800bbc6:	46bd      	mov	sp, r7
 800bbc8:	bd80      	pop	{r7, pc}
	...

0800bbcc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800bbcc:	b480      	push	{r7}
 800bbce:	b087      	sub	sp, #28
 800bbd0:	af00      	add	r7, sp, #0
 800bbd2:	60f8      	str	r0, [r7, #12]
 800bbd4:	60b9      	str	r1, [r7, #8]
 800bbd6:	4613      	mov	r3, r2
 800bbd8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800bbda:	2301      	movs	r3, #1
 800bbdc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800bbde:	2300      	movs	r3, #0
 800bbe0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800bbe2:	4b1f      	ldr	r3, [pc, #124]	@ (800bc60 <FATFS_LinkDriverEx+0x94>)
 800bbe4:	7a5b      	ldrb	r3, [r3, #9]
 800bbe6:	b2db      	uxtb	r3, r3
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d131      	bne.n	800bc50 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800bbec:	4b1c      	ldr	r3, [pc, #112]	@ (800bc60 <FATFS_LinkDriverEx+0x94>)
 800bbee:	7a5b      	ldrb	r3, [r3, #9]
 800bbf0:	b2db      	uxtb	r3, r3
 800bbf2:	461a      	mov	r2, r3
 800bbf4:	4b1a      	ldr	r3, [pc, #104]	@ (800bc60 <FATFS_LinkDriverEx+0x94>)
 800bbf6:	2100      	movs	r1, #0
 800bbf8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800bbfa:	4b19      	ldr	r3, [pc, #100]	@ (800bc60 <FATFS_LinkDriverEx+0x94>)
 800bbfc:	7a5b      	ldrb	r3, [r3, #9]
 800bbfe:	b2db      	uxtb	r3, r3
 800bc00:	4a17      	ldr	r2, [pc, #92]	@ (800bc60 <FATFS_LinkDriverEx+0x94>)
 800bc02:	009b      	lsls	r3, r3, #2
 800bc04:	4413      	add	r3, r2
 800bc06:	68fa      	ldr	r2, [r7, #12]
 800bc08:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800bc0a:	4b15      	ldr	r3, [pc, #84]	@ (800bc60 <FATFS_LinkDriverEx+0x94>)
 800bc0c:	7a5b      	ldrb	r3, [r3, #9]
 800bc0e:	b2db      	uxtb	r3, r3
 800bc10:	461a      	mov	r2, r3
 800bc12:	4b13      	ldr	r3, [pc, #76]	@ (800bc60 <FATFS_LinkDriverEx+0x94>)
 800bc14:	4413      	add	r3, r2
 800bc16:	79fa      	ldrb	r2, [r7, #7]
 800bc18:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800bc1a:	4b11      	ldr	r3, [pc, #68]	@ (800bc60 <FATFS_LinkDriverEx+0x94>)
 800bc1c:	7a5b      	ldrb	r3, [r3, #9]
 800bc1e:	b2db      	uxtb	r3, r3
 800bc20:	1c5a      	adds	r2, r3, #1
 800bc22:	b2d1      	uxtb	r1, r2
 800bc24:	4a0e      	ldr	r2, [pc, #56]	@ (800bc60 <FATFS_LinkDriverEx+0x94>)
 800bc26:	7251      	strb	r1, [r2, #9]
 800bc28:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800bc2a:	7dbb      	ldrb	r3, [r7, #22]
 800bc2c:	3330      	adds	r3, #48	@ 0x30
 800bc2e:	b2da      	uxtb	r2, r3
 800bc30:	68bb      	ldr	r3, [r7, #8]
 800bc32:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800bc34:	68bb      	ldr	r3, [r7, #8]
 800bc36:	3301      	adds	r3, #1
 800bc38:	223a      	movs	r2, #58	@ 0x3a
 800bc3a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800bc3c:	68bb      	ldr	r3, [r7, #8]
 800bc3e:	3302      	adds	r3, #2
 800bc40:	222f      	movs	r2, #47	@ 0x2f
 800bc42:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800bc44:	68bb      	ldr	r3, [r7, #8]
 800bc46:	3303      	adds	r3, #3
 800bc48:	2200      	movs	r2, #0
 800bc4a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800bc50:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc52:	4618      	mov	r0, r3
 800bc54:	371c      	adds	r7, #28
 800bc56:	46bd      	mov	sp, r7
 800bc58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc5c:	4770      	bx	lr
 800bc5e:	bf00      	nop
 800bc60:	200007a8 	.word	0x200007a8

0800bc64 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800bc64:	b580      	push	{r7, lr}
 800bc66:	b082      	sub	sp, #8
 800bc68:	af00      	add	r7, sp, #0
 800bc6a:	6078      	str	r0, [r7, #4]
 800bc6c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800bc6e:	2200      	movs	r2, #0
 800bc70:	6839      	ldr	r1, [r7, #0]
 800bc72:	6878      	ldr	r0, [r7, #4]
 800bc74:	f7ff ffaa 	bl	800bbcc <FATFS_LinkDriverEx>
 800bc78:	4603      	mov	r3, r0
}
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	3708      	adds	r7, #8
 800bc7e:	46bd      	mov	sp, r7
 800bc80:	bd80      	pop	{r7, pc}

0800bc82 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800bc82:	b480      	push	{r7}
 800bc84:	b085      	sub	sp, #20
 800bc86:	af00      	add	r7, sp, #0
 800bc88:	4603      	mov	r3, r0
 800bc8a:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800bc8c:	2300      	movs	r3, #0
 800bc8e:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800bc90:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800bc94:	2b84      	cmp	r3, #132	@ 0x84
 800bc96:	d005      	beq.n	800bca4 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800bc98:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	4413      	add	r3, r2
 800bca0:	3303      	adds	r3, #3
 800bca2:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800bca4:	68fb      	ldr	r3, [r7, #12]
}
 800bca6:	4618      	mov	r0, r3
 800bca8:	3714      	adds	r7, #20
 800bcaa:	46bd      	mov	sp, r7
 800bcac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb0:	4770      	bx	lr

0800bcb2 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800bcb2:	b580      	push	{r7, lr}
 800bcb4:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800bcb6:	f000 fafd 	bl	800c2b4 <vTaskStartScheduler>
  
  return osOK;
 800bcba:	2300      	movs	r3, #0
}
 800bcbc:	4618      	mov	r0, r3
 800bcbe:	bd80      	pop	{r7, pc}

0800bcc0 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800bcc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bcc2:	b089      	sub	sp, #36	@ 0x24
 800bcc4:	af04      	add	r7, sp, #16
 800bcc6:	6078      	str	r0, [r7, #4]
 800bcc8:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	695b      	ldr	r3, [r3, #20]
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d020      	beq.n	800bd14 <osThreadCreate+0x54>
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	699b      	ldr	r3, [r3, #24]
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d01c      	beq.n	800bd14 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	685c      	ldr	r4, [r3, #4]
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	691e      	ldr	r6, [r3, #16]
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800bcec:	4618      	mov	r0, r3
 800bcee:	f7ff ffc8 	bl	800bc82 <makeFreeRtosPriority>
 800bcf2:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	695b      	ldr	r3, [r3, #20]
 800bcf8:	687a      	ldr	r2, [r7, #4]
 800bcfa:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800bcfc:	9202      	str	r2, [sp, #8]
 800bcfe:	9301      	str	r3, [sp, #4]
 800bd00:	9100      	str	r1, [sp, #0]
 800bd02:	683b      	ldr	r3, [r7, #0]
 800bd04:	4632      	mov	r2, r6
 800bd06:	4629      	mov	r1, r5
 800bd08:	4620      	mov	r0, r4
 800bd0a:	f000 f8ed 	bl	800bee8 <xTaskCreateStatic>
 800bd0e:	4603      	mov	r3, r0
 800bd10:	60fb      	str	r3, [r7, #12]
 800bd12:	e01c      	b.n	800bd4e <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	685c      	ldr	r4, [r3, #4]
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800bd20:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800bd28:	4618      	mov	r0, r3
 800bd2a:	f7ff ffaa 	bl	800bc82 <makeFreeRtosPriority>
 800bd2e:	4602      	mov	r2, r0
 800bd30:	f107 030c 	add.w	r3, r7, #12
 800bd34:	9301      	str	r3, [sp, #4]
 800bd36:	9200      	str	r2, [sp, #0]
 800bd38:	683b      	ldr	r3, [r7, #0]
 800bd3a:	4632      	mov	r2, r6
 800bd3c:	4629      	mov	r1, r5
 800bd3e:	4620      	mov	r0, r4
 800bd40:	f000 f932 	bl	800bfa8 <xTaskCreate>
 800bd44:	4603      	mov	r3, r0
 800bd46:	2b01      	cmp	r3, #1
 800bd48:	d001      	beq.n	800bd4e <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800bd4a:	2300      	movs	r3, #0
 800bd4c:	e000      	b.n	800bd50 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800bd4e:	68fb      	ldr	r3, [r7, #12]
}
 800bd50:	4618      	mov	r0, r3
 800bd52:	3714      	adds	r7, #20
 800bd54:	46bd      	mov	sp, r7
 800bd56:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800bd58 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800bd58:	b580      	push	{r7, lr}
 800bd5a:	b084      	sub	sp, #16
 800bd5c:	af00      	add	r7, sp, #0
 800bd5e:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d001      	beq.n	800bd6e <osDelay+0x16>
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	e000      	b.n	800bd70 <osDelay+0x18>
 800bd6e:	2301      	movs	r3, #1
 800bd70:	4618      	mov	r0, r3
 800bd72:	f000 fa69 	bl	800c248 <vTaskDelay>
  
  return osOK;
 800bd76:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800bd78:	4618      	mov	r0, r3
 800bd7a:	3710      	adds	r7, #16
 800bd7c:	46bd      	mov	sp, r7
 800bd7e:	bd80      	pop	{r7, pc}

0800bd80 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800bd80:	b480      	push	{r7}
 800bd82:	b083      	sub	sp, #12
 800bd84:	af00      	add	r7, sp, #0
 800bd86:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	f103 0208 	add.w	r2, r3, #8
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	f04f 32ff 	mov.w	r2, #4294967295
 800bd98:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	f103 0208 	add.w	r2, r3, #8
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	f103 0208 	add.w	r2, r3, #8
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	2200      	movs	r2, #0
 800bdb2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800bdb4:	bf00      	nop
 800bdb6:	370c      	adds	r7, #12
 800bdb8:	46bd      	mov	sp, r7
 800bdba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdbe:	4770      	bx	lr

0800bdc0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800bdc0:	b480      	push	{r7}
 800bdc2:	b083      	sub	sp, #12
 800bdc4:	af00      	add	r7, sp, #0
 800bdc6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	2200      	movs	r2, #0
 800bdcc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800bdce:	bf00      	nop
 800bdd0:	370c      	adds	r7, #12
 800bdd2:	46bd      	mov	sp, r7
 800bdd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdd8:	4770      	bx	lr

0800bdda <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bdda:	b480      	push	{r7}
 800bddc:	b085      	sub	sp, #20
 800bdde:	af00      	add	r7, sp, #0
 800bde0:	6078      	str	r0, [r7, #4]
 800bde2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	685b      	ldr	r3, [r3, #4]
 800bde8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800bdea:	683b      	ldr	r3, [r7, #0]
 800bdec:	68fa      	ldr	r2, [r7, #12]
 800bdee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	689a      	ldr	r2, [r3, #8]
 800bdf4:	683b      	ldr	r3, [r7, #0]
 800bdf6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	689b      	ldr	r3, [r3, #8]
 800bdfc:	683a      	ldr	r2, [r7, #0]
 800bdfe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800be00:	68fb      	ldr	r3, [r7, #12]
 800be02:	683a      	ldr	r2, [r7, #0]
 800be04:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800be06:	683b      	ldr	r3, [r7, #0]
 800be08:	687a      	ldr	r2, [r7, #4]
 800be0a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	1c5a      	adds	r2, r3, #1
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	601a      	str	r2, [r3, #0]
}
 800be16:	bf00      	nop
 800be18:	3714      	adds	r7, #20
 800be1a:	46bd      	mov	sp, r7
 800be1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be20:	4770      	bx	lr

0800be22 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800be22:	b480      	push	{r7}
 800be24:	b085      	sub	sp, #20
 800be26:	af00      	add	r7, sp, #0
 800be28:	6078      	str	r0, [r7, #4]
 800be2a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800be2c:	683b      	ldr	r3, [r7, #0]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800be32:	68bb      	ldr	r3, [r7, #8]
 800be34:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be38:	d103      	bne.n	800be42 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	691b      	ldr	r3, [r3, #16]
 800be3e:	60fb      	str	r3, [r7, #12]
 800be40:	e00c      	b.n	800be5c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	3308      	adds	r3, #8
 800be46:	60fb      	str	r3, [r7, #12]
 800be48:	e002      	b.n	800be50 <vListInsert+0x2e>
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	685b      	ldr	r3, [r3, #4]
 800be4e:	60fb      	str	r3, [r7, #12]
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	685b      	ldr	r3, [r3, #4]
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	68ba      	ldr	r2, [r7, #8]
 800be58:	429a      	cmp	r2, r3
 800be5a:	d2f6      	bcs.n	800be4a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	685a      	ldr	r2, [r3, #4]
 800be60:	683b      	ldr	r3, [r7, #0]
 800be62:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800be64:	683b      	ldr	r3, [r7, #0]
 800be66:	685b      	ldr	r3, [r3, #4]
 800be68:	683a      	ldr	r2, [r7, #0]
 800be6a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800be6c:	683b      	ldr	r3, [r7, #0]
 800be6e:	68fa      	ldr	r2, [r7, #12]
 800be70:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	683a      	ldr	r2, [r7, #0]
 800be76:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800be78:	683b      	ldr	r3, [r7, #0]
 800be7a:	687a      	ldr	r2, [r7, #4]
 800be7c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	1c5a      	adds	r2, r3, #1
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	601a      	str	r2, [r3, #0]
}
 800be88:	bf00      	nop
 800be8a:	3714      	adds	r7, #20
 800be8c:	46bd      	mov	sp, r7
 800be8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be92:	4770      	bx	lr

0800be94 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800be94:	b480      	push	{r7}
 800be96:	b085      	sub	sp, #20
 800be98:	af00      	add	r7, sp, #0
 800be9a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	691b      	ldr	r3, [r3, #16]
 800bea0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	685b      	ldr	r3, [r3, #4]
 800bea6:	687a      	ldr	r2, [r7, #4]
 800bea8:	6892      	ldr	r2, [r2, #8]
 800beaa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	689b      	ldr	r3, [r3, #8]
 800beb0:	687a      	ldr	r2, [r7, #4]
 800beb2:	6852      	ldr	r2, [r2, #4]
 800beb4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	685b      	ldr	r3, [r3, #4]
 800beba:	687a      	ldr	r2, [r7, #4]
 800bebc:	429a      	cmp	r2, r3
 800bebe:	d103      	bne.n	800bec8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	689a      	ldr	r2, [r3, #8]
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	2200      	movs	r2, #0
 800becc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	1e5a      	subs	r2, r3, #1
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	681b      	ldr	r3, [r3, #0]
}
 800bedc:	4618      	mov	r0, r3
 800bede:	3714      	adds	r7, #20
 800bee0:	46bd      	mov	sp, r7
 800bee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bee6:	4770      	bx	lr

0800bee8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800bee8:	b580      	push	{r7, lr}
 800beea:	b08e      	sub	sp, #56	@ 0x38
 800beec:	af04      	add	r7, sp, #16
 800beee:	60f8      	str	r0, [r7, #12]
 800bef0:	60b9      	str	r1, [r7, #8]
 800bef2:	607a      	str	r2, [r7, #4]
 800bef4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800bef6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d10b      	bne.n	800bf14 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800befc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf00:	f383 8811 	msr	BASEPRI, r3
 800bf04:	f3bf 8f6f 	isb	sy
 800bf08:	f3bf 8f4f 	dsb	sy
 800bf0c:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800bf0e:	bf00      	nop
 800bf10:	bf00      	nop
 800bf12:	e7fd      	b.n	800bf10 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800bf14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d10b      	bne.n	800bf32 <xTaskCreateStatic+0x4a>
	__asm volatile
 800bf1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf1e:	f383 8811 	msr	BASEPRI, r3
 800bf22:	f3bf 8f6f 	isb	sy
 800bf26:	f3bf 8f4f 	dsb	sy
 800bf2a:	61fb      	str	r3, [r7, #28]
}
 800bf2c:	bf00      	nop
 800bf2e:	bf00      	nop
 800bf30:	e7fd      	b.n	800bf2e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800bf32:	23a0      	movs	r3, #160	@ 0xa0
 800bf34:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800bf36:	693b      	ldr	r3, [r7, #16]
 800bf38:	2ba0      	cmp	r3, #160	@ 0xa0
 800bf3a:	d00b      	beq.n	800bf54 <xTaskCreateStatic+0x6c>
	__asm volatile
 800bf3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf40:	f383 8811 	msr	BASEPRI, r3
 800bf44:	f3bf 8f6f 	isb	sy
 800bf48:	f3bf 8f4f 	dsb	sy
 800bf4c:	61bb      	str	r3, [r7, #24]
}
 800bf4e:	bf00      	nop
 800bf50:	bf00      	nop
 800bf52:	e7fd      	b.n	800bf50 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800bf54:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800bf56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d01e      	beq.n	800bf9a <xTaskCreateStatic+0xb2>
 800bf5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d01b      	beq.n	800bf9a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bf62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf64:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800bf66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf68:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bf6a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800bf6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf6e:	2202      	movs	r2, #2
 800bf70:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800bf74:	2300      	movs	r3, #0
 800bf76:	9303      	str	r3, [sp, #12]
 800bf78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf7a:	9302      	str	r3, [sp, #8]
 800bf7c:	f107 0314 	add.w	r3, r7, #20
 800bf80:	9301      	str	r3, [sp, #4]
 800bf82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf84:	9300      	str	r3, [sp, #0]
 800bf86:	683b      	ldr	r3, [r7, #0]
 800bf88:	687a      	ldr	r2, [r7, #4]
 800bf8a:	68b9      	ldr	r1, [r7, #8]
 800bf8c:	68f8      	ldr	r0, [r7, #12]
 800bf8e:	f000 f851 	bl	800c034 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bf92:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bf94:	f000 f8ee 	bl	800c174 <prvAddNewTaskToReadyList>
 800bf98:	e001      	b.n	800bf9e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800bf9a:	2300      	movs	r3, #0
 800bf9c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800bf9e:	697b      	ldr	r3, [r7, #20]
	}
 800bfa0:	4618      	mov	r0, r3
 800bfa2:	3728      	adds	r7, #40	@ 0x28
 800bfa4:	46bd      	mov	sp, r7
 800bfa6:	bd80      	pop	{r7, pc}

0800bfa8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800bfa8:	b580      	push	{r7, lr}
 800bfaa:	b08c      	sub	sp, #48	@ 0x30
 800bfac:	af04      	add	r7, sp, #16
 800bfae:	60f8      	str	r0, [r7, #12]
 800bfb0:	60b9      	str	r1, [r7, #8]
 800bfb2:	603b      	str	r3, [r7, #0]
 800bfb4:	4613      	mov	r3, r2
 800bfb6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800bfb8:	88fb      	ldrh	r3, [r7, #6]
 800bfba:	009b      	lsls	r3, r3, #2
 800bfbc:	4618      	mov	r0, r3
 800bfbe:	f000 ff03 	bl	800cdc8 <pvPortMalloc>
 800bfc2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800bfc4:	697b      	ldr	r3, [r7, #20]
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d00e      	beq.n	800bfe8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800bfca:	20a0      	movs	r0, #160	@ 0xa0
 800bfcc:	f000 fefc 	bl	800cdc8 <pvPortMalloc>
 800bfd0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800bfd2:	69fb      	ldr	r3, [r7, #28]
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d003      	beq.n	800bfe0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800bfd8:	69fb      	ldr	r3, [r7, #28]
 800bfda:	697a      	ldr	r2, [r7, #20]
 800bfdc:	631a      	str	r2, [r3, #48]	@ 0x30
 800bfde:	e005      	b.n	800bfec <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800bfe0:	6978      	ldr	r0, [r7, #20]
 800bfe2:	f000 ffbf 	bl	800cf64 <vPortFree>
 800bfe6:	e001      	b.n	800bfec <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800bfe8:	2300      	movs	r3, #0
 800bfea:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800bfec:	69fb      	ldr	r3, [r7, #28]
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d017      	beq.n	800c022 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800bff2:	69fb      	ldr	r3, [r7, #28]
 800bff4:	2200      	movs	r2, #0
 800bff6:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800bffa:	88fa      	ldrh	r2, [r7, #6]
 800bffc:	2300      	movs	r3, #0
 800bffe:	9303      	str	r3, [sp, #12]
 800c000:	69fb      	ldr	r3, [r7, #28]
 800c002:	9302      	str	r3, [sp, #8]
 800c004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c006:	9301      	str	r3, [sp, #4]
 800c008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c00a:	9300      	str	r3, [sp, #0]
 800c00c:	683b      	ldr	r3, [r7, #0]
 800c00e:	68b9      	ldr	r1, [r7, #8]
 800c010:	68f8      	ldr	r0, [r7, #12]
 800c012:	f000 f80f 	bl	800c034 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c016:	69f8      	ldr	r0, [r7, #28]
 800c018:	f000 f8ac 	bl	800c174 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c01c:	2301      	movs	r3, #1
 800c01e:	61bb      	str	r3, [r7, #24]
 800c020:	e002      	b.n	800c028 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c022:	f04f 33ff 	mov.w	r3, #4294967295
 800c026:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c028:	69bb      	ldr	r3, [r7, #24]
	}
 800c02a:	4618      	mov	r0, r3
 800c02c:	3720      	adds	r7, #32
 800c02e:	46bd      	mov	sp, r7
 800c030:	bd80      	pop	{r7, pc}
	...

0800c034 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c034:	b580      	push	{r7, lr}
 800c036:	b088      	sub	sp, #32
 800c038:	af00      	add	r7, sp, #0
 800c03a:	60f8      	str	r0, [r7, #12]
 800c03c:	60b9      	str	r1, [r7, #8]
 800c03e:	607a      	str	r2, [r7, #4]
 800c040:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c044:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800c04c:	3b01      	subs	r3, #1
 800c04e:	009b      	lsls	r3, r3, #2
 800c050:	4413      	add	r3, r2
 800c052:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c054:	69bb      	ldr	r3, [r7, #24]
 800c056:	f023 0307 	bic.w	r3, r3, #7
 800c05a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c05c:	69bb      	ldr	r3, [r7, #24]
 800c05e:	f003 0307 	and.w	r3, r3, #7
 800c062:	2b00      	cmp	r3, #0
 800c064:	d00b      	beq.n	800c07e <prvInitialiseNewTask+0x4a>
	__asm volatile
 800c066:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c06a:	f383 8811 	msr	BASEPRI, r3
 800c06e:	f3bf 8f6f 	isb	sy
 800c072:	f3bf 8f4f 	dsb	sy
 800c076:	617b      	str	r3, [r7, #20]
}
 800c078:	bf00      	nop
 800c07a:	bf00      	nop
 800c07c:	e7fd      	b.n	800c07a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c07e:	68bb      	ldr	r3, [r7, #8]
 800c080:	2b00      	cmp	r3, #0
 800c082:	d01f      	beq.n	800c0c4 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c084:	2300      	movs	r3, #0
 800c086:	61fb      	str	r3, [r7, #28]
 800c088:	e012      	b.n	800c0b0 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c08a:	68ba      	ldr	r2, [r7, #8]
 800c08c:	69fb      	ldr	r3, [r7, #28]
 800c08e:	4413      	add	r3, r2
 800c090:	7819      	ldrb	r1, [r3, #0]
 800c092:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c094:	69fb      	ldr	r3, [r7, #28]
 800c096:	4413      	add	r3, r2
 800c098:	3334      	adds	r3, #52	@ 0x34
 800c09a:	460a      	mov	r2, r1
 800c09c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c09e:	68ba      	ldr	r2, [r7, #8]
 800c0a0:	69fb      	ldr	r3, [r7, #28]
 800c0a2:	4413      	add	r3, r2
 800c0a4:	781b      	ldrb	r3, [r3, #0]
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d006      	beq.n	800c0b8 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c0aa:	69fb      	ldr	r3, [r7, #28]
 800c0ac:	3301      	adds	r3, #1
 800c0ae:	61fb      	str	r3, [r7, #28]
 800c0b0:	69fb      	ldr	r3, [r7, #28]
 800c0b2:	2b0f      	cmp	r3, #15
 800c0b4:	d9e9      	bls.n	800c08a <prvInitialiseNewTask+0x56>
 800c0b6:	e000      	b.n	800c0ba <prvInitialiseNewTask+0x86>
			{
				break;
 800c0b8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c0ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0bc:	2200      	movs	r2, #0
 800c0be:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c0c2:	e003      	b.n	800c0cc <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c0c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0c6:	2200      	movs	r2, #0
 800c0c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c0cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0ce:	2b06      	cmp	r3, #6
 800c0d0:	d901      	bls.n	800c0d6 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c0d2:	2306      	movs	r3, #6
 800c0d4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c0d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0d8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c0da:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c0dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c0e0:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800c0e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0e4:	2200      	movs	r2, #0
 800c0e6:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c0e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0ea:	3304      	adds	r3, #4
 800c0ec:	4618      	mov	r0, r3
 800c0ee:	f7ff fe67 	bl	800bdc0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c0f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0f4:	3318      	adds	r3, #24
 800c0f6:	4618      	mov	r0, r3
 800c0f8:	f7ff fe62 	bl	800bdc0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c0fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c100:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c102:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c104:	f1c3 0207 	rsb	r2, r3, #7
 800c108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c10a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c10c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c10e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c110:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c114:	2200      	movs	r2, #0
 800c116:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c11a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c11c:	2200      	movs	r2, #0
 800c11e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800c122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c124:	334c      	adds	r3, #76	@ 0x4c
 800c126:	224c      	movs	r2, #76	@ 0x4c
 800c128:	2100      	movs	r1, #0
 800c12a:	4618      	mov	r0, r3
 800c12c:	f001 fdb0 	bl	800dc90 <memset>
 800c130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c132:	4a0d      	ldr	r2, [pc, #52]	@ (800c168 <prvInitialiseNewTask+0x134>)
 800c134:	651a      	str	r2, [r3, #80]	@ 0x50
 800c136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c138:	4a0c      	ldr	r2, [pc, #48]	@ (800c16c <prvInitialiseNewTask+0x138>)
 800c13a:	655a      	str	r2, [r3, #84]	@ 0x54
 800c13c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c13e:	4a0c      	ldr	r2, [pc, #48]	@ (800c170 <prvInitialiseNewTask+0x13c>)
 800c140:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c142:	683a      	ldr	r2, [r7, #0]
 800c144:	68f9      	ldr	r1, [r7, #12]
 800c146:	69b8      	ldr	r0, [r7, #24]
 800c148:	f000 fc2a 	bl	800c9a0 <pxPortInitialiseStack>
 800c14c:	4602      	mov	r2, r0
 800c14e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c150:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c152:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c154:	2b00      	cmp	r3, #0
 800c156:	d002      	beq.n	800c15e <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c158:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c15a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c15c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c15e:	bf00      	nop
 800c160:	3720      	adds	r7, #32
 800c162:	46bd      	mov	sp, r7
 800c164:	bd80      	pop	{r7, pc}
 800c166:	bf00      	nop
 800c168:	2000533c 	.word	0x2000533c
 800c16c:	200053a4 	.word	0x200053a4
 800c170:	2000540c 	.word	0x2000540c

0800c174 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c174:	b580      	push	{r7, lr}
 800c176:	b082      	sub	sp, #8
 800c178:	af00      	add	r7, sp, #0
 800c17a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c17c:	f000 fd44 	bl	800cc08 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c180:	4b2a      	ldr	r3, [pc, #168]	@ (800c22c <prvAddNewTaskToReadyList+0xb8>)
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	3301      	adds	r3, #1
 800c186:	4a29      	ldr	r2, [pc, #164]	@ (800c22c <prvAddNewTaskToReadyList+0xb8>)
 800c188:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c18a:	4b29      	ldr	r3, [pc, #164]	@ (800c230 <prvAddNewTaskToReadyList+0xbc>)
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d109      	bne.n	800c1a6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c192:	4a27      	ldr	r2, [pc, #156]	@ (800c230 <prvAddNewTaskToReadyList+0xbc>)
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c198:	4b24      	ldr	r3, [pc, #144]	@ (800c22c <prvAddNewTaskToReadyList+0xb8>)
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	2b01      	cmp	r3, #1
 800c19e:	d110      	bne.n	800c1c2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c1a0:	f000 fad4 	bl	800c74c <prvInitialiseTaskLists>
 800c1a4:	e00d      	b.n	800c1c2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c1a6:	4b23      	ldr	r3, [pc, #140]	@ (800c234 <prvAddNewTaskToReadyList+0xc0>)
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d109      	bne.n	800c1c2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c1ae:	4b20      	ldr	r3, [pc, #128]	@ (800c230 <prvAddNewTaskToReadyList+0xbc>)
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c1b8:	429a      	cmp	r2, r3
 800c1ba:	d802      	bhi.n	800c1c2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c1bc:	4a1c      	ldr	r2, [pc, #112]	@ (800c230 <prvAddNewTaskToReadyList+0xbc>)
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c1c2:	4b1d      	ldr	r3, [pc, #116]	@ (800c238 <prvAddNewTaskToReadyList+0xc4>)
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	3301      	adds	r3, #1
 800c1c8:	4a1b      	ldr	r2, [pc, #108]	@ (800c238 <prvAddNewTaskToReadyList+0xc4>)
 800c1ca:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c1d0:	2201      	movs	r2, #1
 800c1d2:	409a      	lsls	r2, r3
 800c1d4:	4b19      	ldr	r3, [pc, #100]	@ (800c23c <prvAddNewTaskToReadyList+0xc8>)
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	4313      	orrs	r3, r2
 800c1da:	4a18      	ldr	r2, [pc, #96]	@ (800c23c <prvAddNewTaskToReadyList+0xc8>)
 800c1dc:	6013      	str	r3, [r2, #0]
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c1e2:	4613      	mov	r3, r2
 800c1e4:	009b      	lsls	r3, r3, #2
 800c1e6:	4413      	add	r3, r2
 800c1e8:	009b      	lsls	r3, r3, #2
 800c1ea:	4a15      	ldr	r2, [pc, #84]	@ (800c240 <prvAddNewTaskToReadyList+0xcc>)
 800c1ec:	441a      	add	r2, r3
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	3304      	adds	r3, #4
 800c1f2:	4619      	mov	r1, r3
 800c1f4:	4610      	mov	r0, r2
 800c1f6:	f7ff fdf0 	bl	800bdda <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c1fa:	f000 fd37 	bl	800cc6c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c1fe:	4b0d      	ldr	r3, [pc, #52]	@ (800c234 <prvAddNewTaskToReadyList+0xc0>)
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	2b00      	cmp	r3, #0
 800c204:	d00e      	beq.n	800c224 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c206:	4b0a      	ldr	r3, [pc, #40]	@ (800c230 <prvAddNewTaskToReadyList+0xbc>)
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c210:	429a      	cmp	r2, r3
 800c212:	d207      	bcs.n	800c224 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c214:	4b0b      	ldr	r3, [pc, #44]	@ (800c244 <prvAddNewTaskToReadyList+0xd0>)
 800c216:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c21a:	601a      	str	r2, [r3, #0]
 800c21c:	f3bf 8f4f 	dsb	sy
 800c220:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c224:	bf00      	nop
 800c226:	3708      	adds	r7, #8
 800c228:	46bd      	mov	sp, r7
 800c22a:	bd80      	pop	{r7, pc}
 800c22c:	200008b4 	.word	0x200008b4
 800c230:	200007b4 	.word	0x200007b4
 800c234:	200008c0 	.word	0x200008c0
 800c238:	200008d0 	.word	0x200008d0
 800c23c:	200008bc 	.word	0x200008bc
 800c240:	200007b8 	.word	0x200007b8
 800c244:	e000ed04 	.word	0xe000ed04

0800c248 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c248:	b580      	push	{r7, lr}
 800c24a:	b084      	sub	sp, #16
 800c24c:	af00      	add	r7, sp, #0
 800c24e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c250:	2300      	movs	r3, #0
 800c252:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	2b00      	cmp	r3, #0
 800c258:	d018      	beq.n	800c28c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c25a:	4b14      	ldr	r3, [pc, #80]	@ (800c2ac <vTaskDelay+0x64>)
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d00b      	beq.n	800c27a <vTaskDelay+0x32>
	__asm volatile
 800c262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c266:	f383 8811 	msr	BASEPRI, r3
 800c26a:	f3bf 8f6f 	isb	sy
 800c26e:	f3bf 8f4f 	dsb	sy
 800c272:	60bb      	str	r3, [r7, #8]
}
 800c274:	bf00      	nop
 800c276:	bf00      	nop
 800c278:	e7fd      	b.n	800c276 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c27a:	f000 f885 	bl	800c388 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c27e:	2100      	movs	r1, #0
 800c280:	6878      	ldr	r0, [r7, #4]
 800c282:	f000 fb27 	bl	800c8d4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c286:	f000 f88d 	bl	800c3a4 <xTaskResumeAll>
 800c28a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d107      	bne.n	800c2a2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800c292:	4b07      	ldr	r3, [pc, #28]	@ (800c2b0 <vTaskDelay+0x68>)
 800c294:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c298:	601a      	str	r2, [r3, #0]
 800c29a:	f3bf 8f4f 	dsb	sy
 800c29e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c2a2:	bf00      	nop
 800c2a4:	3710      	adds	r7, #16
 800c2a6:	46bd      	mov	sp, r7
 800c2a8:	bd80      	pop	{r7, pc}
 800c2aa:	bf00      	nop
 800c2ac:	200008dc 	.word	0x200008dc
 800c2b0:	e000ed04 	.word	0xe000ed04

0800c2b4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c2b4:	b580      	push	{r7, lr}
 800c2b6:	b08a      	sub	sp, #40	@ 0x28
 800c2b8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c2ba:	2300      	movs	r3, #0
 800c2bc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c2be:	2300      	movs	r3, #0
 800c2c0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c2c2:	463a      	mov	r2, r7
 800c2c4:	1d39      	adds	r1, r7, #4
 800c2c6:	f107 0308 	add.w	r3, r7, #8
 800c2ca:	4618      	mov	r0, r3
 800c2cc:	f7f4 f916 	bl	80004fc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c2d0:	6839      	ldr	r1, [r7, #0]
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	68ba      	ldr	r2, [r7, #8]
 800c2d6:	9202      	str	r2, [sp, #8]
 800c2d8:	9301      	str	r3, [sp, #4]
 800c2da:	2300      	movs	r3, #0
 800c2dc:	9300      	str	r3, [sp, #0]
 800c2de:	2300      	movs	r3, #0
 800c2e0:	460a      	mov	r2, r1
 800c2e2:	4921      	ldr	r1, [pc, #132]	@ (800c368 <vTaskStartScheduler+0xb4>)
 800c2e4:	4821      	ldr	r0, [pc, #132]	@ (800c36c <vTaskStartScheduler+0xb8>)
 800c2e6:	f7ff fdff 	bl	800bee8 <xTaskCreateStatic>
 800c2ea:	4603      	mov	r3, r0
 800c2ec:	4a20      	ldr	r2, [pc, #128]	@ (800c370 <vTaskStartScheduler+0xbc>)
 800c2ee:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c2f0:	4b1f      	ldr	r3, [pc, #124]	@ (800c370 <vTaskStartScheduler+0xbc>)
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d002      	beq.n	800c2fe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c2f8:	2301      	movs	r3, #1
 800c2fa:	617b      	str	r3, [r7, #20]
 800c2fc:	e001      	b.n	800c302 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c2fe:	2300      	movs	r3, #0
 800c300:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c302:	697b      	ldr	r3, [r7, #20]
 800c304:	2b01      	cmp	r3, #1
 800c306:	d11b      	bne.n	800c340 <vTaskStartScheduler+0x8c>
	__asm volatile
 800c308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c30c:	f383 8811 	msr	BASEPRI, r3
 800c310:	f3bf 8f6f 	isb	sy
 800c314:	f3bf 8f4f 	dsb	sy
 800c318:	613b      	str	r3, [r7, #16]
}
 800c31a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c31c:	4b15      	ldr	r3, [pc, #84]	@ (800c374 <vTaskStartScheduler+0xc0>)
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	334c      	adds	r3, #76	@ 0x4c
 800c322:	4a15      	ldr	r2, [pc, #84]	@ (800c378 <vTaskStartScheduler+0xc4>)
 800c324:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c326:	4b15      	ldr	r3, [pc, #84]	@ (800c37c <vTaskStartScheduler+0xc8>)
 800c328:	f04f 32ff 	mov.w	r2, #4294967295
 800c32c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c32e:	4b14      	ldr	r3, [pc, #80]	@ (800c380 <vTaskStartScheduler+0xcc>)
 800c330:	2201      	movs	r2, #1
 800c332:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c334:	4b13      	ldr	r3, [pc, #76]	@ (800c384 <vTaskStartScheduler+0xd0>)
 800c336:	2200      	movs	r2, #0
 800c338:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c33a:	f000 fbc1 	bl	800cac0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c33e:	e00f      	b.n	800c360 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c340:	697b      	ldr	r3, [r7, #20]
 800c342:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c346:	d10b      	bne.n	800c360 <vTaskStartScheduler+0xac>
	__asm volatile
 800c348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c34c:	f383 8811 	msr	BASEPRI, r3
 800c350:	f3bf 8f6f 	isb	sy
 800c354:	f3bf 8f4f 	dsb	sy
 800c358:	60fb      	str	r3, [r7, #12]
}
 800c35a:	bf00      	nop
 800c35c:	bf00      	nop
 800c35e:	e7fd      	b.n	800c35c <vTaskStartScheduler+0xa8>
}
 800c360:	bf00      	nop
 800c362:	3718      	adds	r7, #24
 800c364:	46bd      	mov	sp, r7
 800c366:	bd80      	pop	{r7, pc}
 800c368:	0800dee4 	.word	0x0800dee4
 800c36c:	0800c71d 	.word	0x0800c71d
 800c370:	200008d8 	.word	0x200008d8
 800c374:	200007b4 	.word	0x200007b4
 800c378:	20000124 	.word	0x20000124
 800c37c:	200008d4 	.word	0x200008d4
 800c380:	200008c0 	.word	0x200008c0
 800c384:	200008b8 	.word	0x200008b8

0800c388 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c388:	b480      	push	{r7}
 800c38a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c38c:	4b04      	ldr	r3, [pc, #16]	@ (800c3a0 <vTaskSuspendAll+0x18>)
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	3301      	adds	r3, #1
 800c392:	4a03      	ldr	r2, [pc, #12]	@ (800c3a0 <vTaskSuspendAll+0x18>)
 800c394:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c396:	bf00      	nop
 800c398:	46bd      	mov	sp, r7
 800c39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c39e:	4770      	bx	lr
 800c3a0:	200008dc 	.word	0x200008dc

0800c3a4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c3a4:	b580      	push	{r7, lr}
 800c3a6:	b084      	sub	sp, #16
 800c3a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c3aa:	2300      	movs	r3, #0
 800c3ac:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c3ae:	2300      	movs	r3, #0
 800c3b0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c3b2:	4b42      	ldr	r3, [pc, #264]	@ (800c4bc <xTaskResumeAll+0x118>)
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d10b      	bne.n	800c3d2 <xTaskResumeAll+0x2e>
	__asm volatile
 800c3ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3be:	f383 8811 	msr	BASEPRI, r3
 800c3c2:	f3bf 8f6f 	isb	sy
 800c3c6:	f3bf 8f4f 	dsb	sy
 800c3ca:	603b      	str	r3, [r7, #0]
}
 800c3cc:	bf00      	nop
 800c3ce:	bf00      	nop
 800c3d0:	e7fd      	b.n	800c3ce <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c3d2:	f000 fc19 	bl	800cc08 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c3d6:	4b39      	ldr	r3, [pc, #228]	@ (800c4bc <xTaskResumeAll+0x118>)
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	3b01      	subs	r3, #1
 800c3dc:	4a37      	ldr	r2, [pc, #220]	@ (800c4bc <xTaskResumeAll+0x118>)
 800c3de:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c3e0:	4b36      	ldr	r3, [pc, #216]	@ (800c4bc <xTaskResumeAll+0x118>)
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d161      	bne.n	800c4ac <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c3e8:	4b35      	ldr	r3, [pc, #212]	@ (800c4c0 <xTaskResumeAll+0x11c>)
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d05d      	beq.n	800c4ac <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c3f0:	e02e      	b.n	800c450 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c3f2:	4b34      	ldr	r3, [pc, #208]	@ (800c4c4 <xTaskResumeAll+0x120>)
 800c3f4:	68db      	ldr	r3, [r3, #12]
 800c3f6:	68db      	ldr	r3, [r3, #12]
 800c3f8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	3318      	adds	r3, #24
 800c3fe:	4618      	mov	r0, r3
 800c400:	f7ff fd48 	bl	800be94 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	3304      	adds	r3, #4
 800c408:	4618      	mov	r0, r3
 800c40a:	f7ff fd43 	bl	800be94 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c40e:	68fb      	ldr	r3, [r7, #12]
 800c410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c412:	2201      	movs	r2, #1
 800c414:	409a      	lsls	r2, r3
 800c416:	4b2c      	ldr	r3, [pc, #176]	@ (800c4c8 <xTaskResumeAll+0x124>)
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	4313      	orrs	r3, r2
 800c41c:	4a2a      	ldr	r2, [pc, #168]	@ (800c4c8 <xTaskResumeAll+0x124>)
 800c41e:	6013      	str	r3, [r2, #0]
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c424:	4613      	mov	r3, r2
 800c426:	009b      	lsls	r3, r3, #2
 800c428:	4413      	add	r3, r2
 800c42a:	009b      	lsls	r3, r3, #2
 800c42c:	4a27      	ldr	r2, [pc, #156]	@ (800c4cc <xTaskResumeAll+0x128>)
 800c42e:	441a      	add	r2, r3
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	3304      	adds	r3, #4
 800c434:	4619      	mov	r1, r3
 800c436:	4610      	mov	r0, r2
 800c438:	f7ff fccf 	bl	800bdda <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c440:	4b23      	ldr	r3, [pc, #140]	@ (800c4d0 <xTaskResumeAll+0x12c>)
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c446:	429a      	cmp	r2, r3
 800c448:	d302      	bcc.n	800c450 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800c44a:	4b22      	ldr	r3, [pc, #136]	@ (800c4d4 <xTaskResumeAll+0x130>)
 800c44c:	2201      	movs	r2, #1
 800c44e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c450:	4b1c      	ldr	r3, [pc, #112]	@ (800c4c4 <xTaskResumeAll+0x120>)
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	2b00      	cmp	r3, #0
 800c456:	d1cc      	bne.n	800c3f2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d001      	beq.n	800c462 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c45e:	f000 fa19 	bl	800c894 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c462:	4b1d      	ldr	r3, [pc, #116]	@ (800c4d8 <xTaskResumeAll+0x134>)
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d010      	beq.n	800c490 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c46e:	f000 f837 	bl	800c4e0 <xTaskIncrementTick>
 800c472:	4603      	mov	r3, r0
 800c474:	2b00      	cmp	r3, #0
 800c476:	d002      	beq.n	800c47e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800c478:	4b16      	ldr	r3, [pc, #88]	@ (800c4d4 <xTaskResumeAll+0x130>)
 800c47a:	2201      	movs	r2, #1
 800c47c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	3b01      	subs	r3, #1
 800c482:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	2b00      	cmp	r3, #0
 800c488:	d1f1      	bne.n	800c46e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800c48a:	4b13      	ldr	r3, [pc, #76]	@ (800c4d8 <xTaskResumeAll+0x134>)
 800c48c:	2200      	movs	r2, #0
 800c48e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c490:	4b10      	ldr	r3, [pc, #64]	@ (800c4d4 <xTaskResumeAll+0x130>)
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	2b00      	cmp	r3, #0
 800c496:	d009      	beq.n	800c4ac <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c498:	2301      	movs	r3, #1
 800c49a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c49c:	4b0f      	ldr	r3, [pc, #60]	@ (800c4dc <xTaskResumeAll+0x138>)
 800c49e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c4a2:	601a      	str	r2, [r3, #0]
 800c4a4:	f3bf 8f4f 	dsb	sy
 800c4a8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c4ac:	f000 fbde 	bl	800cc6c <vPortExitCritical>

	return xAlreadyYielded;
 800c4b0:	68bb      	ldr	r3, [r7, #8]
}
 800c4b2:	4618      	mov	r0, r3
 800c4b4:	3710      	adds	r7, #16
 800c4b6:	46bd      	mov	sp, r7
 800c4b8:	bd80      	pop	{r7, pc}
 800c4ba:	bf00      	nop
 800c4bc:	200008dc 	.word	0x200008dc
 800c4c0:	200008b4 	.word	0x200008b4
 800c4c4:	20000874 	.word	0x20000874
 800c4c8:	200008bc 	.word	0x200008bc
 800c4cc:	200007b8 	.word	0x200007b8
 800c4d0:	200007b4 	.word	0x200007b4
 800c4d4:	200008c8 	.word	0x200008c8
 800c4d8:	200008c4 	.word	0x200008c4
 800c4dc:	e000ed04 	.word	0xe000ed04

0800c4e0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c4e0:	b580      	push	{r7, lr}
 800c4e2:	b086      	sub	sp, #24
 800c4e4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c4e6:	2300      	movs	r3, #0
 800c4e8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c4ea:	4b4f      	ldr	r3, [pc, #316]	@ (800c628 <xTaskIncrementTick+0x148>)
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	f040 808f 	bne.w	800c612 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c4f4:	4b4d      	ldr	r3, [pc, #308]	@ (800c62c <xTaskIncrementTick+0x14c>)
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	3301      	adds	r3, #1
 800c4fa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c4fc:	4a4b      	ldr	r2, [pc, #300]	@ (800c62c <xTaskIncrementTick+0x14c>)
 800c4fe:	693b      	ldr	r3, [r7, #16]
 800c500:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c502:	693b      	ldr	r3, [r7, #16]
 800c504:	2b00      	cmp	r3, #0
 800c506:	d121      	bne.n	800c54c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800c508:	4b49      	ldr	r3, [pc, #292]	@ (800c630 <xTaskIncrementTick+0x150>)
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d00b      	beq.n	800c52a <xTaskIncrementTick+0x4a>
	__asm volatile
 800c512:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c516:	f383 8811 	msr	BASEPRI, r3
 800c51a:	f3bf 8f6f 	isb	sy
 800c51e:	f3bf 8f4f 	dsb	sy
 800c522:	603b      	str	r3, [r7, #0]
}
 800c524:	bf00      	nop
 800c526:	bf00      	nop
 800c528:	e7fd      	b.n	800c526 <xTaskIncrementTick+0x46>
 800c52a:	4b41      	ldr	r3, [pc, #260]	@ (800c630 <xTaskIncrementTick+0x150>)
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	60fb      	str	r3, [r7, #12]
 800c530:	4b40      	ldr	r3, [pc, #256]	@ (800c634 <xTaskIncrementTick+0x154>)
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	4a3e      	ldr	r2, [pc, #248]	@ (800c630 <xTaskIncrementTick+0x150>)
 800c536:	6013      	str	r3, [r2, #0]
 800c538:	4a3e      	ldr	r2, [pc, #248]	@ (800c634 <xTaskIncrementTick+0x154>)
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	6013      	str	r3, [r2, #0]
 800c53e:	4b3e      	ldr	r3, [pc, #248]	@ (800c638 <xTaskIncrementTick+0x158>)
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	3301      	adds	r3, #1
 800c544:	4a3c      	ldr	r2, [pc, #240]	@ (800c638 <xTaskIncrementTick+0x158>)
 800c546:	6013      	str	r3, [r2, #0]
 800c548:	f000 f9a4 	bl	800c894 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c54c:	4b3b      	ldr	r3, [pc, #236]	@ (800c63c <xTaskIncrementTick+0x15c>)
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	693a      	ldr	r2, [r7, #16]
 800c552:	429a      	cmp	r2, r3
 800c554:	d348      	bcc.n	800c5e8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c556:	4b36      	ldr	r3, [pc, #216]	@ (800c630 <xTaskIncrementTick+0x150>)
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d104      	bne.n	800c56a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c560:	4b36      	ldr	r3, [pc, #216]	@ (800c63c <xTaskIncrementTick+0x15c>)
 800c562:	f04f 32ff 	mov.w	r2, #4294967295
 800c566:	601a      	str	r2, [r3, #0]
					break;
 800c568:	e03e      	b.n	800c5e8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c56a:	4b31      	ldr	r3, [pc, #196]	@ (800c630 <xTaskIncrementTick+0x150>)
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	68db      	ldr	r3, [r3, #12]
 800c570:	68db      	ldr	r3, [r3, #12]
 800c572:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c574:	68bb      	ldr	r3, [r7, #8]
 800c576:	685b      	ldr	r3, [r3, #4]
 800c578:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c57a:	693a      	ldr	r2, [r7, #16]
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	429a      	cmp	r2, r3
 800c580:	d203      	bcs.n	800c58a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c582:	4a2e      	ldr	r2, [pc, #184]	@ (800c63c <xTaskIncrementTick+0x15c>)
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c588:	e02e      	b.n	800c5e8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c58a:	68bb      	ldr	r3, [r7, #8]
 800c58c:	3304      	adds	r3, #4
 800c58e:	4618      	mov	r0, r3
 800c590:	f7ff fc80 	bl	800be94 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c594:	68bb      	ldr	r3, [r7, #8]
 800c596:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d004      	beq.n	800c5a6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c59c:	68bb      	ldr	r3, [r7, #8]
 800c59e:	3318      	adds	r3, #24
 800c5a0:	4618      	mov	r0, r3
 800c5a2:	f7ff fc77 	bl	800be94 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c5a6:	68bb      	ldr	r3, [r7, #8]
 800c5a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5aa:	2201      	movs	r2, #1
 800c5ac:	409a      	lsls	r2, r3
 800c5ae:	4b24      	ldr	r3, [pc, #144]	@ (800c640 <xTaskIncrementTick+0x160>)
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	4313      	orrs	r3, r2
 800c5b4:	4a22      	ldr	r2, [pc, #136]	@ (800c640 <xTaskIncrementTick+0x160>)
 800c5b6:	6013      	str	r3, [r2, #0]
 800c5b8:	68bb      	ldr	r3, [r7, #8]
 800c5ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c5bc:	4613      	mov	r3, r2
 800c5be:	009b      	lsls	r3, r3, #2
 800c5c0:	4413      	add	r3, r2
 800c5c2:	009b      	lsls	r3, r3, #2
 800c5c4:	4a1f      	ldr	r2, [pc, #124]	@ (800c644 <xTaskIncrementTick+0x164>)
 800c5c6:	441a      	add	r2, r3
 800c5c8:	68bb      	ldr	r3, [r7, #8]
 800c5ca:	3304      	adds	r3, #4
 800c5cc:	4619      	mov	r1, r3
 800c5ce:	4610      	mov	r0, r2
 800c5d0:	f7ff fc03 	bl	800bdda <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c5d4:	68bb      	ldr	r3, [r7, #8]
 800c5d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c5d8:	4b1b      	ldr	r3, [pc, #108]	@ (800c648 <xTaskIncrementTick+0x168>)
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5de:	429a      	cmp	r2, r3
 800c5e0:	d3b9      	bcc.n	800c556 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800c5e2:	2301      	movs	r3, #1
 800c5e4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c5e6:	e7b6      	b.n	800c556 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c5e8:	4b17      	ldr	r3, [pc, #92]	@ (800c648 <xTaskIncrementTick+0x168>)
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c5ee:	4915      	ldr	r1, [pc, #84]	@ (800c644 <xTaskIncrementTick+0x164>)
 800c5f0:	4613      	mov	r3, r2
 800c5f2:	009b      	lsls	r3, r3, #2
 800c5f4:	4413      	add	r3, r2
 800c5f6:	009b      	lsls	r3, r3, #2
 800c5f8:	440b      	add	r3, r1
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	2b01      	cmp	r3, #1
 800c5fe:	d901      	bls.n	800c604 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800c600:	2301      	movs	r3, #1
 800c602:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c604:	4b11      	ldr	r3, [pc, #68]	@ (800c64c <xTaskIncrementTick+0x16c>)
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d007      	beq.n	800c61c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800c60c:	2301      	movs	r3, #1
 800c60e:	617b      	str	r3, [r7, #20]
 800c610:	e004      	b.n	800c61c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c612:	4b0f      	ldr	r3, [pc, #60]	@ (800c650 <xTaskIncrementTick+0x170>)
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	3301      	adds	r3, #1
 800c618:	4a0d      	ldr	r2, [pc, #52]	@ (800c650 <xTaskIncrementTick+0x170>)
 800c61a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c61c:	697b      	ldr	r3, [r7, #20]
}
 800c61e:	4618      	mov	r0, r3
 800c620:	3718      	adds	r7, #24
 800c622:	46bd      	mov	sp, r7
 800c624:	bd80      	pop	{r7, pc}
 800c626:	bf00      	nop
 800c628:	200008dc 	.word	0x200008dc
 800c62c:	200008b8 	.word	0x200008b8
 800c630:	2000086c 	.word	0x2000086c
 800c634:	20000870 	.word	0x20000870
 800c638:	200008cc 	.word	0x200008cc
 800c63c:	200008d4 	.word	0x200008d4
 800c640:	200008bc 	.word	0x200008bc
 800c644:	200007b8 	.word	0x200007b8
 800c648:	200007b4 	.word	0x200007b4
 800c64c:	200008c8 	.word	0x200008c8
 800c650:	200008c4 	.word	0x200008c4

0800c654 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c654:	b480      	push	{r7}
 800c656:	b087      	sub	sp, #28
 800c658:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c65a:	4b2a      	ldr	r3, [pc, #168]	@ (800c704 <vTaskSwitchContext+0xb0>)
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	2b00      	cmp	r3, #0
 800c660:	d003      	beq.n	800c66a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c662:	4b29      	ldr	r3, [pc, #164]	@ (800c708 <vTaskSwitchContext+0xb4>)
 800c664:	2201      	movs	r2, #1
 800c666:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c668:	e045      	b.n	800c6f6 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800c66a:	4b27      	ldr	r3, [pc, #156]	@ (800c708 <vTaskSwitchContext+0xb4>)
 800c66c:	2200      	movs	r2, #0
 800c66e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c670:	4b26      	ldr	r3, [pc, #152]	@ (800c70c <vTaskSwitchContext+0xb8>)
 800c672:	681b      	ldr	r3, [r3, #0]
 800c674:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	fab3 f383 	clz	r3, r3
 800c67c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800c67e:	7afb      	ldrb	r3, [r7, #11]
 800c680:	f1c3 031f 	rsb	r3, r3, #31
 800c684:	617b      	str	r3, [r7, #20]
 800c686:	4922      	ldr	r1, [pc, #136]	@ (800c710 <vTaskSwitchContext+0xbc>)
 800c688:	697a      	ldr	r2, [r7, #20]
 800c68a:	4613      	mov	r3, r2
 800c68c:	009b      	lsls	r3, r3, #2
 800c68e:	4413      	add	r3, r2
 800c690:	009b      	lsls	r3, r3, #2
 800c692:	440b      	add	r3, r1
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	2b00      	cmp	r3, #0
 800c698:	d10b      	bne.n	800c6b2 <vTaskSwitchContext+0x5e>
	__asm volatile
 800c69a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c69e:	f383 8811 	msr	BASEPRI, r3
 800c6a2:	f3bf 8f6f 	isb	sy
 800c6a6:	f3bf 8f4f 	dsb	sy
 800c6aa:	607b      	str	r3, [r7, #4]
}
 800c6ac:	bf00      	nop
 800c6ae:	bf00      	nop
 800c6b0:	e7fd      	b.n	800c6ae <vTaskSwitchContext+0x5a>
 800c6b2:	697a      	ldr	r2, [r7, #20]
 800c6b4:	4613      	mov	r3, r2
 800c6b6:	009b      	lsls	r3, r3, #2
 800c6b8:	4413      	add	r3, r2
 800c6ba:	009b      	lsls	r3, r3, #2
 800c6bc:	4a14      	ldr	r2, [pc, #80]	@ (800c710 <vTaskSwitchContext+0xbc>)
 800c6be:	4413      	add	r3, r2
 800c6c0:	613b      	str	r3, [r7, #16]
 800c6c2:	693b      	ldr	r3, [r7, #16]
 800c6c4:	685b      	ldr	r3, [r3, #4]
 800c6c6:	685a      	ldr	r2, [r3, #4]
 800c6c8:	693b      	ldr	r3, [r7, #16]
 800c6ca:	605a      	str	r2, [r3, #4]
 800c6cc:	693b      	ldr	r3, [r7, #16]
 800c6ce:	685a      	ldr	r2, [r3, #4]
 800c6d0:	693b      	ldr	r3, [r7, #16]
 800c6d2:	3308      	adds	r3, #8
 800c6d4:	429a      	cmp	r2, r3
 800c6d6:	d104      	bne.n	800c6e2 <vTaskSwitchContext+0x8e>
 800c6d8:	693b      	ldr	r3, [r7, #16]
 800c6da:	685b      	ldr	r3, [r3, #4]
 800c6dc:	685a      	ldr	r2, [r3, #4]
 800c6de:	693b      	ldr	r3, [r7, #16]
 800c6e0:	605a      	str	r2, [r3, #4]
 800c6e2:	693b      	ldr	r3, [r7, #16]
 800c6e4:	685b      	ldr	r3, [r3, #4]
 800c6e6:	68db      	ldr	r3, [r3, #12]
 800c6e8:	4a0a      	ldr	r2, [pc, #40]	@ (800c714 <vTaskSwitchContext+0xc0>)
 800c6ea:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c6ec:	4b09      	ldr	r3, [pc, #36]	@ (800c714 <vTaskSwitchContext+0xc0>)
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	334c      	adds	r3, #76	@ 0x4c
 800c6f2:	4a09      	ldr	r2, [pc, #36]	@ (800c718 <vTaskSwitchContext+0xc4>)
 800c6f4:	6013      	str	r3, [r2, #0]
}
 800c6f6:	bf00      	nop
 800c6f8:	371c      	adds	r7, #28
 800c6fa:	46bd      	mov	sp, r7
 800c6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c700:	4770      	bx	lr
 800c702:	bf00      	nop
 800c704:	200008dc 	.word	0x200008dc
 800c708:	200008c8 	.word	0x200008c8
 800c70c:	200008bc 	.word	0x200008bc
 800c710:	200007b8 	.word	0x200007b8
 800c714:	200007b4 	.word	0x200007b4
 800c718:	20000124 	.word	0x20000124

0800c71c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c71c:	b580      	push	{r7, lr}
 800c71e:	b082      	sub	sp, #8
 800c720:	af00      	add	r7, sp, #0
 800c722:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c724:	f000 f852 	bl	800c7cc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c728:	4b06      	ldr	r3, [pc, #24]	@ (800c744 <prvIdleTask+0x28>)
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	2b01      	cmp	r3, #1
 800c72e:	d9f9      	bls.n	800c724 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c730:	4b05      	ldr	r3, [pc, #20]	@ (800c748 <prvIdleTask+0x2c>)
 800c732:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c736:	601a      	str	r2, [r3, #0]
 800c738:	f3bf 8f4f 	dsb	sy
 800c73c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c740:	e7f0      	b.n	800c724 <prvIdleTask+0x8>
 800c742:	bf00      	nop
 800c744:	200007b8 	.word	0x200007b8
 800c748:	e000ed04 	.word	0xe000ed04

0800c74c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c74c:	b580      	push	{r7, lr}
 800c74e:	b082      	sub	sp, #8
 800c750:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c752:	2300      	movs	r3, #0
 800c754:	607b      	str	r3, [r7, #4]
 800c756:	e00c      	b.n	800c772 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c758:	687a      	ldr	r2, [r7, #4]
 800c75a:	4613      	mov	r3, r2
 800c75c:	009b      	lsls	r3, r3, #2
 800c75e:	4413      	add	r3, r2
 800c760:	009b      	lsls	r3, r3, #2
 800c762:	4a12      	ldr	r2, [pc, #72]	@ (800c7ac <prvInitialiseTaskLists+0x60>)
 800c764:	4413      	add	r3, r2
 800c766:	4618      	mov	r0, r3
 800c768:	f7ff fb0a 	bl	800bd80 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	3301      	adds	r3, #1
 800c770:	607b      	str	r3, [r7, #4]
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	2b06      	cmp	r3, #6
 800c776:	d9ef      	bls.n	800c758 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c778:	480d      	ldr	r0, [pc, #52]	@ (800c7b0 <prvInitialiseTaskLists+0x64>)
 800c77a:	f7ff fb01 	bl	800bd80 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c77e:	480d      	ldr	r0, [pc, #52]	@ (800c7b4 <prvInitialiseTaskLists+0x68>)
 800c780:	f7ff fafe 	bl	800bd80 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c784:	480c      	ldr	r0, [pc, #48]	@ (800c7b8 <prvInitialiseTaskLists+0x6c>)
 800c786:	f7ff fafb 	bl	800bd80 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c78a:	480c      	ldr	r0, [pc, #48]	@ (800c7bc <prvInitialiseTaskLists+0x70>)
 800c78c:	f7ff faf8 	bl	800bd80 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c790:	480b      	ldr	r0, [pc, #44]	@ (800c7c0 <prvInitialiseTaskLists+0x74>)
 800c792:	f7ff faf5 	bl	800bd80 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c796:	4b0b      	ldr	r3, [pc, #44]	@ (800c7c4 <prvInitialiseTaskLists+0x78>)
 800c798:	4a05      	ldr	r2, [pc, #20]	@ (800c7b0 <prvInitialiseTaskLists+0x64>)
 800c79a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c79c:	4b0a      	ldr	r3, [pc, #40]	@ (800c7c8 <prvInitialiseTaskLists+0x7c>)
 800c79e:	4a05      	ldr	r2, [pc, #20]	@ (800c7b4 <prvInitialiseTaskLists+0x68>)
 800c7a0:	601a      	str	r2, [r3, #0]
}
 800c7a2:	bf00      	nop
 800c7a4:	3708      	adds	r7, #8
 800c7a6:	46bd      	mov	sp, r7
 800c7a8:	bd80      	pop	{r7, pc}
 800c7aa:	bf00      	nop
 800c7ac:	200007b8 	.word	0x200007b8
 800c7b0:	20000844 	.word	0x20000844
 800c7b4:	20000858 	.word	0x20000858
 800c7b8:	20000874 	.word	0x20000874
 800c7bc:	20000888 	.word	0x20000888
 800c7c0:	200008a0 	.word	0x200008a0
 800c7c4:	2000086c 	.word	0x2000086c
 800c7c8:	20000870 	.word	0x20000870

0800c7cc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c7cc:	b580      	push	{r7, lr}
 800c7ce:	b082      	sub	sp, #8
 800c7d0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c7d2:	e019      	b.n	800c808 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c7d4:	f000 fa18 	bl	800cc08 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c7d8:	4b10      	ldr	r3, [pc, #64]	@ (800c81c <prvCheckTasksWaitingTermination+0x50>)
 800c7da:	68db      	ldr	r3, [r3, #12]
 800c7dc:	68db      	ldr	r3, [r3, #12]
 800c7de:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	3304      	adds	r3, #4
 800c7e4:	4618      	mov	r0, r3
 800c7e6:	f7ff fb55 	bl	800be94 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c7ea:	4b0d      	ldr	r3, [pc, #52]	@ (800c820 <prvCheckTasksWaitingTermination+0x54>)
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	3b01      	subs	r3, #1
 800c7f0:	4a0b      	ldr	r2, [pc, #44]	@ (800c820 <prvCheckTasksWaitingTermination+0x54>)
 800c7f2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c7f4:	4b0b      	ldr	r3, [pc, #44]	@ (800c824 <prvCheckTasksWaitingTermination+0x58>)
 800c7f6:	681b      	ldr	r3, [r3, #0]
 800c7f8:	3b01      	subs	r3, #1
 800c7fa:	4a0a      	ldr	r2, [pc, #40]	@ (800c824 <prvCheckTasksWaitingTermination+0x58>)
 800c7fc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c7fe:	f000 fa35 	bl	800cc6c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c802:	6878      	ldr	r0, [r7, #4]
 800c804:	f000 f810 	bl	800c828 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c808:	4b06      	ldr	r3, [pc, #24]	@ (800c824 <prvCheckTasksWaitingTermination+0x58>)
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d1e1      	bne.n	800c7d4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c810:	bf00      	nop
 800c812:	bf00      	nop
 800c814:	3708      	adds	r7, #8
 800c816:	46bd      	mov	sp, r7
 800c818:	bd80      	pop	{r7, pc}
 800c81a:	bf00      	nop
 800c81c:	20000888 	.word	0x20000888
 800c820:	200008b4 	.word	0x200008b4
 800c824:	2000089c 	.word	0x2000089c

0800c828 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c828:	b580      	push	{r7, lr}
 800c82a:	b084      	sub	sp, #16
 800c82c:	af00      	add	r7, sp, #0
 800c82e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	334c      	adds	r3, #76	@ 0x4c
 800c834:	4618      	mov	r0, r3
 800c836:	f001 fa33 	bl	800dca0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800c840:	2b00      	cmp	r3, #0
 800c842:	d108      	bne.n	800c856 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c848:	4618      	mov	r0, r3
 800c84a:	f000 fb8b 	bl	800cf64 <vPortFree>
				vPortFree( pxTCB );
 800c84e:	6878      	ldr	r0, [r7, #4]
 800c850:	f000 fb88 	bl	800cf64 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c854:	e019      	b.n	800c88a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800c85c:	2b01      	cmp	r3, #1
 800c85e:	d103      	bne.n	800c868 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800c860:	6878      	ldr	r0, [r7, #4]
 800c862:	f000 fb7f 	bl	800cf64 <vPortFree>
	}
 800c866:	e010      	b.n	800c88a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800c86e:	2b02      	cmp	r3, #2
 800c870:	d00b      	beq.n	800c88a <prvDeleteTCB+0x62>
	__asm volatile
 800c872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c876:	f383 8811 	msr	BASEPRI, r3
 800c87a:	f3bf 8f6f 	isb	sy
 800c87e:	f3bf 8f4f 	dsb	sy
 800c882:	60fb      	str	r3, [r7, #12]
}
 800c884:	bf00      	nop
 800c886:	bf00      	nop
 800c888:	e7fd      	b.n	800c886 <prvDeleteTCB+0x5e>
	}
 800c88a:	bf00      	nop
 800c88c:	3710      	adds	r7, #16
 800c88e:	46bd      	mov	sp, r7
 800c890:	bd80      	pop	{r7, pc}
	...

0800c894 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c894:	b480      	push	{r7}
 800c896:	b083      	sub	sp, #12
 800c898:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c89a:	4b0c      	ldr	r3, [pc, #48]	@ (800c8cc <prvResetNextTaskUnblockTime+0x38>)
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	681b      	ldr	r3, [r3, #0]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d104      	bne.n	800c8ae <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c8a4:	4b0a      	ldr	r3, [pc, #40]	@ (800c8d0 <prvResetNextTaskUnblockTime+0x3c>)
 800c8a6:	f04f 32ff 	mov.w	r2, #4294967295
 800c8aa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c8ac:	e008      	b.n	800c8c0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c8ae:	4b07      	ldr	r3, [pc, #28]	@ (800c8cc <prvResetNextTaskUnblockTime+0x38>)
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	68db      	ldr	r3, [r3, #12]
 800c8b4:	68db      	ldr	r3, [r3, #12]
 800c8b6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	685b      	ldr	r3, [r3, #4]
 800c8bc:	4a04      	ldr	r2, [pc, #16]	@ (800c8d0 <prvResetNextTaskUnblockTime+0x3c>)
 800c8be:	6013      	str	r3, [r2, #0]
}
 800c8c0:	bf00      	nop
 800c8c2:	370c      	adds	r7, #12
 800c8c4:	46bd      	mov	sp, r7
 800c8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ca:	4770      	bx	lr
 800c8cc:	2000086c 	.word	0x2000086c
 800c8d0:	200008d4 	.word	0x200008d4

0800c8d4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c8d4:	b580      	push	{r7, lr}
 800c8d6:	b084      	sub	sp, #16
 800c8d8:	af00      	add	r7, sp, #0
 800c8da:	6078      	str	r0, [r7, #4]
 800c8dc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c8de:	4b29      	ldr	r3, [pc, #164]	@ (800c984 <prvAddCurrentTaskToDelayedList+0xb0>)
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c8e4:	4b28      	ldr	r3, [pc, #160]	@ (800c988 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	3304      	adds	r3, #4
 800c8ea:	4618      	mov	r0, r3
 800c8ec:	f7ff fad2 	bl	800be94 <uxListRemove>
 800c8f0:	4603      	mov	r3, r0
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d10b      	bne.n	800c90e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800c8f6:	4b24      	ldr	r3, [pc, #144]	@ (800c988 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8fc:	2201      	movs	r2, #1
 800c8fe:	fa02 f303 	lsl.w	r3, r2, r3
 800c902:	43da      	mvns	r2, r3
 800c904:	4b21      	ldr	r3, [pc, #132]	@ (800c98c <prvAddCurrentTaskToDelayedList+0xb8>)
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	4013      	ands	r3, r2
 800c90a:	4a20      	ldr	r2, [pc, #128]	@ (800c98c <prvAddCurrentTaskToDelayedList+0xb8>)
 800c90c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c914:	d10a      	bne.n	800c92c <prvAddCurrentTaskToDelayedList+0x58>
 800c916:	683b      	ldr	r3, [r7, #0]
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d007      	beq.n	800c92c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c91c:	4b1a      	ldr	r3, [pc, #104]	@ (800c988 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	3304      	adds	r3, #4
 800c922:	4619      	mov	r1, r3
 800c924:	481a      	ldr	r0, [pc, #104]	@ (800c990 <prvAddCurrentTaskToDelayedList+0xbc>)
 800c926:	f7ff fa58 	bl	800bdda <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c92a:	e026      	b.n	800c97a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c92c:	68fa      	ldr	r2, [r7, #12]
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	4413      	add	r3, r2
 800c932:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c934:	4b14      	ldr	r3, [pc, #80]	@ (800c988 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c936:	681b      	ldr	r3, [r3, #0]
 800c938:	68ba      	ldr	r2, [r7, #8]
 800c93a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c93c:	68ba      	ldr	r2, [r7, #8]
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	429a      	cmp	r2, r3
 800c942:	d209      	bcs.n	800c958 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c944:	4b13      	ldr	r3, [pc, #76]	@ (800c994 <prvAddCurrentTaskToDelayedList+0xc0>)
 800c946:	681a      	ldr	r2, [r3, #0]
 800c948:	4b0f      	ldr	r3, [pc, #60]	@ (800c988 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c94a:	681b      	ldr	r3, [r3, #0]
 800c94c:	3304      	adds	r3, #4
 800c94e:	4619      	mov	r1, r3
 800c950:	4610      	mov	r0, r2
 800c952:	f7ff fa66 	bl	800be22 <vListInsert>
}
 800c956:	e010      	b.n	800c97a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c958:	4b0f      	ldr	r3, [pc, #60]	@ (800c998 <prvAddCurrentTaskToDelayedList+0xc4>)
 800c95a:	681a      	ldr	r2, [r3, #0]
 800c95c:	4b0a      	ldr	r3, [pc, #40]	@ (800c988 <prvAddCurrentTaskToDelayedList+0xb4>)
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	3304      	adds	r3, #4
 800c962:	4619      	mov	r1, r3
 800c964:	4610      	mov	r0, r2
 800c966:	f7ff fa5c 	bl	800be22 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c96a:	4b0c      	ldr	r3, [pc, #48]	@ (800c99c <prvAddCurrentTaskToDelayedList+0xc8>)
 800c96c:	681b      	ldr	r3, [r3, #0]
 800c96e:	68ba      	ldr	r2, [r7, #8]
 800c970:	429a      	cmp	r2, r3
 800c972:	d202      	bcs.n	800c97a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800c974:	4a09      	ldr	r2, [pc, #36]	@ (800c99c <prvAddCurrentTaskToDelayedList+0xc8>)
 800c976:	68bb      	ldr	r3, [r7, #8]
 800c978:	6013      	str	r3, [r2, #0]
}
 800c97a:	bf00      	nop
 800c97c:	3710      	adds	r7, #16
 800c97e:	46bd      	mov	sp, r7
 800c980:	bd80      	pop	{r7, pc}
 800c982:	bf00      	nop
 800c984:	200008b8 	.word	0x200008b8
 800c988:	200007b4 	.word	0x200007b4
 800c98c:	200008bc 	.word	0x200008bc
 800c990:	200008a0 	.word	0x200008a0
 800c994:	20000870 	.word	0x20000870
 800c998:	2000086c 	.word	0x2000086c
 800c99c:	200008d4 	.word	0x200008d4

0800c9a0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c9a0:	b480      	push	{r7}
 800c9a2:	b085      	sub	sp, #20
 800c9a4:	af00      	add	r7, sp, #0
 800c9a6:	60f8      	str	r0, [r7, #12]
 800c9a8:	60b9      	str	r1, [r7, #8]
 800c9aa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	3b04      	subs	r3, #4
 800c9b0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c9b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c9ba:	68fb      	ldr	r3, [r7, #12]
 800c9bc:	3b04      	subs	r3, #4
 800c9be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c9c0:	68bb      	ldr	r3, [r7, #8]
 800c9c2:	f023 0201 	bic.w	r2, r3, #1
 800c9c6:	68fb      	ldr	r3, [r7, #12]
 800c9c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	3b04      	subs	r3, #4
 800c9ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c9d0:	4a0c      	ldr	r2, [pc, #48]	@ (800ca04 <pxPortInitialiseStack+0x64>)
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	3b14      	subs	r3, #20
 800c9da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c9dc:	687a      	ldr	r2, [r7, #4]
 800c9de:	68fb      	ldr	r3, [r7, #12]
 800c9e0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	3b04      	subs	r3, #4
 800c9e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	f06f 0202 	mvn.w	r2, #2
 800c9ee:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	3b20      	subs	r3, #32
 800c9f4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c9f6:	68fb      	ldr	r3, [r7, #12]
}
 800c9f8:	4618      	mov	r0, r3
 800c9fa:	3714      	adds	r7, #20
 800c9fc:	46bd      	mov	sp, r7
 800c9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca02:	4770      	bx	lr
 800ca04:	0800ca09 	.word	0x0800ca09

0800ca08 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ca08:	b480      	push	{r7}
 800ca0a:	b085      	sub	sp, #20
 800ca0c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ca0e:	2300      	movs	r3, #0
 800ca10:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ca12:	4b13      	ldr	r3, [pc, #76]	@ (800ca60 <prvTaskExitError+0x58>)
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca1a:	d00b      	beq.n	800ca34 <prvTaskExitError+0x2c>
	__asm volatile
 800ca1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca20:	f383 8811 	msr	BASEPRI, r3
 800ca24:	f3bf 8f6f 	isb	sy
 800ca28:	f3bf 8f4f 	dsb	sy
 800ca2c:	60fb      	str	r3, [r7, #12]
}
 800ca2e:	bf00      	nop
 800ca30:	bf00      	nop
 800ca32:	e7fd      	b.n	800ca30 <prvTaskExitError+0x28>
	__asm volatile
 800ca34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca38:	f383 8811 	msr	BASEPRI, r3
 800ca3c:	f3bf 8f6f 	isb	sy
 800ca40:	f3bf 8f4f 	dsb	sy
 800ca44:	60bb      	str	r3, [r7, #8]
}
 800ca46:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ca48:	bf00      	nop
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d0fc      	beq.n	800ca4a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ca50:	bf00      	nop
 800ca52:	bf00      	nop
 800ca54:	3714      	adds	r7, #20
 800ca56:	46bd      	mov	sp, r7
 800ca58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca5c:	4770      	bx	lr
 800ca5e:	bf00      	nop
 800ca60:	200000a0 	.word	0x200000a0
	...

0800ca70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ca70:	4b07      	ldr	r3, [pc, #28]	@ (800ca90 <pxCurrentTCBConst2>)
 800ca72:	6819      	ldr	r1, [r3, #0]
 800ca74:	6808      	ldr	r0, [r1, #0]
 800ca76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca7a:	f380 8809 	msr	PSP, r0
 800ca7e:	f3bf 8f6f 	isb	sy
 800ca82:	f04f 0000 	mov.w	r0, #0
 800ca86:	f380 8811 	msr	BASEPRI, r0
 800ca8a:	4770      	bx	lr
 800ca8c:	f3af 8000 	nop.w

0800ca90 <pxCurrentTCBConst2>:
 800ca90:	200007b4 	.word	0x200007b4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ca94:	bf00      	nop
 800ca96:	bf00      	nop

0800ca98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ca98:	4808      	ldr	r0, [pc, #32]	@ (800cabc <prvPortStartFirstTask+0x24>)
 800ca9a:	6800      	ldr	r0, [r0, #0]
 800ca9c:	6800      	ldr	r0, [r0, #0]
 800ca9e:	f380 8808 	msr	MSP, r0
 800caa2:	f04f 0000 	mov.w	r0, #0
 800caa6:	f380 8814 	msr	CONTROL, r0
 800caaa:	b662      	cpsie	i
 800caac:	b661      	cpsie	f
 800caae:	f3bf 8f4f 	dsb	sy
 800cab2:	f3bf 8f6f 	isb	sy
 800cab6:	df00      	svc	0
 800cab8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800caba:	bf00      	nop
 800cabc:	e000ed08 	.word	0xe000ed08

0800cac0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800cac0:	b580      	push	{r7, lr}
 800cac2:	b086      	sub	sp, #24
 800cac4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800cac6:	4b47      	ldr	r3, [pc, #284]	@ (800cbe4 <xPortStartScheduler+0x124>)
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	4a47      	ldr	r2, [pc, #284]	@ (800cbe8 <xPortStartScheduler+0x128>)
 800cacc:	4293      	cmp	r3, r2
 800cace:	d10b      	bne.n	800cae8 <xPortStartScheduler+0x28>
	__asm volatile
 800cad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cad4:	f383 8811 	msr	BASEPRI, r3
 800cad8:	f3bf 8f6f 	isb	sy
 800cadc:	f3bf 8f4f 	dsb	sy
 800cae0:	60fb      	str	r3, [r7, #12]
}
 800cae2:	bf00      	nop
 800cae4:	bf00      	nop
 800cae6:	e7fd      	b.n	800cae4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800cae8:	4b3e      	ldr	r3, [pc, #248]	@ (800cbe4 <xPortStartScheduler+0x124>)
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	4a3f      	ldr	r2, [pc, #252]	@ (800cbec <xPortStartScheduler+0x12c>)
 800caee:	4293      	cmp	r3, r2
 800caf0:	d10b      	bne.n	800cb0a <xPortStartScheduler+0x4a>
	__asm volatile
 800caf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800caf6:	f383 8811 	msr	BASEPRI, r3
 800cafa:	f3bf 8f6f 	isb	sy
 800cafe:	f3bf 8f4f 	dsb	sy
 800cb02:	613b      	str	r3, [r7, #16]
}
 800cb04:	bf00      	nop
 800cb06:	bf00      	nop
 800cb08:	e7fd      	b.n	800cb06 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800cb0a:	4b39      	ldr	r3, [pc, #228]	@ (800cbf0 <xPortStartScheduler+0x130>)
 800cb0c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800cb0e:	697b      	ldr	r3, [r7, #20]
 800cb10:	781b      	ldrb	r3, [r3, #0]
 800cb12:	b2db      	uxtb	r3, r3
 800cb14:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cb16:	697b      	ldr	r3, [r7, #20]
 800cb18:	22ff      	movs	r2, #255	@ 0xff
 800cb1a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cb1c:	697b      	ldr	r3, [r7, #20]
 800cb1e:	781b      	ldrb	r3, [r3, #0]
 800cb20:	b2db      	uxtb	r3, r3
 800cb22:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800cb24:	78fb      	ldrb	r3, [r7, #3]
 800cb26:	b2db      	uxtb	r3, r3
 800cb28:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800cb2c:	b2da      	uxtb	r2, r3
 800cb2e:	4b31      	ldr	r3, [pc, #196]	@ (800cbf4 <xPortStartScheduler+0x134>)
 800cb30:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800cb32:	4b31      	ldr	r3, [pc, #196]	@ (800cbf8 <xPortStartScheduler+0x138>)
 800cb34:	2207      	movs	r2, #7
 800cb36:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cb38:	e009      	b.n	800cb4e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800cb3a:	4b2f      	ldr	r3, [pc, #188]	@ (800cbf8 <xPortStartScheduler+0x138>)
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	3b01      	subs	r3, #1
 800cb40:	4a2d      	ldr	r2, [pc, #180]	@ (800cbf8 <xPortStartScheduler+0x138>)
 800cb42:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800cb44:	78fb      	ldrb	r3, [r7, #3]
 800cb46:	b2db      	uxtb	r3, r3
 800cb48:	005b      	lsls	r3, r3, #1
 800cb4a:	b2db      	uxtb	r3, r3
 800cb4c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cb4e:	78fb      	ldrb	r3, [r7, #3]
 800cb50:	b2db      	uxtb	r3, r3
 800cb52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cb56:	2b80      	cmp	r3, #128	@ 0x80
 800cb58:	d0ef      	beq.n	800cb3a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800cb5a:	4b27      	ldr	r3, [pc, #156]	@ (800cbf8 <xPortStartScheduler+0x138>)
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	f1c3 0307 	rsb	r3, r3, #7
 800cb62:	2b04      	cmp	r3, #4
 800cb64:	d00b      	beq.n	800cb7e <xPortStartScheduler+0xbe>
	__asm volatile
 800cb66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb6a:	f383 8811 	msr	BASEPRI, r3
 800cb6e:	f3bf 8f6f 	isb	sy
 800cb72:	f3bf 8f4f 	dsb	sy
 800cb76:	60bb      	str	r3, [r7, #8]
}
 800cb78:	bf00      	nop
 800cb7a:	bf00      	nop
 800cb7c:	e7fd      	b.n	800cb7a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cb7e:	4b1e      	ldr	r3, [pc, #120]	@ (800cbf8 <xPortStartScheduler+0x138>)
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	021b      	lsls	r3, r3, #8
 800cb84:	4a1c      	ldr	r2, [pc, #112]	@ (800cbf8 <xPortStartScheduler+0x138>)
 800cb86:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cb88:	4b1b      	ldr	r3, [pc, #108]	@ (800cbf8 <xPortStartScheduler+0x138>)
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800cb90:	4a19      	ldr	r2, [pc, #100]	@ (800cbf8 <xPortStartScheduler+0x138>)
 800cb92:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	b2da      	uxtb	r2, r3
 800cb98:	697b      	ldr	r3, [r7, #20]
 800cb9a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800cb9c:	4b17      	ldr	r3, [pc, #92]	@ (800cbfc <xPortStartScheduler+0x13c>)
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	4a16      	ldr	r2, [pc, #88]	@ (800cbfc <xPortStartScheduler+0x13c>)
 800cba2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800cba6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cba8:	4b14      	ldr	r3, [pc, #80]	@ (800cbfc <xPortStartScheduler+0x13c>)
 800cbaa:	681b      	ldr	r3, [r3, #0]
 800cbac:	4a13      	ldr	r2, [pc, #76]	@ (800cbfc <xPortStartScheduler+0x13c>)
 800cbae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800cbb2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800cbb4:	f000 f8da 	bl	800cd6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800cbb8:	4b11      	ldr	r3, [pc, #68]	@ (800cc00 <xPortStartScheduler+0x140>)
 800cbba:	2200      	movs	r2, #0
 800cbbc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800cbbe:	f000 f8f9 	bl	800cdb4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800cbc2:	4b10      	ldr	r3, [pc, #64]	@ (800cc04 <xPortStartScheduler+0x144>)
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	4a0f      	ldr	r2, [pc, #60]	@ (800cc04 <xPortStartScheduler+0x144>)
 800cbc8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800cbcc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800cbce:	f7ff ff63 	bl	800ca98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800cbd2:	f7ff fd3f 	bl	800c654 <vTaskSwitchContext>
	prvTaskExitError();
 800cbd6:	f7ff ff17 	bl	800ca08 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800cbda:	2300      	movs	r3, #0
}
 800cbdc:	4618      	mov	r0, r3
 800cbde:	3718      	adds	r7, #24
 800cbe0:	46bd      	mov	sp, r7
 800cbe2:	bd80      	pop	{r7, pc}
 800cbe4:	e000ed00 	.word	0xe000ed00
 800cbe8:	410fc271 	.word	0x410fc271
 800cbec:	410fc270 	.word	0x410fc270
 800cbf0:	e000e400 	.word	0xe000e400
 800cbf4:	200008e0 	.word	0x200008e0
 800cbf8:	200008e4 	.word	0x200008e4
 800cbfc:	e000ed20 	.word	0xe000ed20
 800cc00:	200000a0 	.word	0x200000a0
 800cc04:	e000ef34 	.word	0xe000ef34

0800cc08 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800cc08:	b480      	push	{r7}
 800cc0a:	b083      	sub	sp, #12
 800cc0c:	af00      	add	r7, sp, #0
	__asm volatile
 800cc0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc12:	f383 8811 	msr	BASEPRI, r3
 800cc16:	f3bf 8f6f 	isb	sy
 800cc1a:	f3bf 8f4f 	dsb	sy
 800cc1e:	607b      	str	r3, [r7, #4]
}
 800cc20:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800cc22:	4b10      	ldr	r3, [pc, #64]	@ (800cc64 <vPortEnterCritical+0x5c>)
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	3301      	adds	r3, #1
 800cc28:	4a0e      	ldr	r2, [pc, #56]	@ (800cc64 <vPortEnterCritical+0x5c>)
 800cc2a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800cc2c:	4b0d      	ldr	r3, [pc, #52]	@ (800cc64 <vPortEnterCritical+0x5c>)
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	2b01      	cmp	r3, #1
 800cc32:	d110      	bne.n	800cc56 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800cc34:	4b0c      	ldr	r3, [pc, #48]	@ (800cc68 <vPortEnterCritical+0x60>)
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	b2db      	uxtb	r3, r3
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	d00b      	beq.n	800cc56 <vPortEnterCritical+0x4e>
	__asm volatile
 800cc3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc42:	f383 8811 	msr	BASEPRI, r3
 800cc46:	f3bf 8f6f 	isb	sy
 800cc4a:	f3bf 8f4f 	dsb	sy
 800cc4e:	603b      	str	r3, [r7, #0]
}
 800cc50:	bf00      	nop
 800cc52:	bf00      	nop
 800cc54:	e7fd      	b.n	800cc52 <vPortEnterCritical+0x4a>
	}
}
 800cc56:	bf00      	nop
 800cc58:	370c      	adds	r7, #12
 800cc5a:	46bd      	mov	sp, r7
 800cc5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc60:	4770      	bx	lr
 800cc62:	bf00      	nop
 800cc64:	200000a0 	.word	0x200000a0
 800cc68:	e000ed04 	.word	0xe000ed04

0800cc6c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800cc6c:	b480      	push	{r7}
 800cc6e:	b083      	sub	sp, #12
 800cc70:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800cc72:	4b12      	ldr	r3, [pc, #72]	@ (800ccbc <vPortExitCritical+0x50>)
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d10b      	bne.n	800cc92 <vPortExitCritical+0x26>
	__asm volatile
 800cc7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc7e:	f383 8811 	msr	BASEPRI, r3
 800cc82:	f3bf 8f6f 	isb	sy
 800cc86:	f3bf 8f4f 	dsb	sy
 800cc8a:	607b      	str	r3, [r7, #4]
}
 800cc8c:	bf00      	nop
 800cc8e:	bf00      	nop
 800cc90:	e7fd      	b.n	800cc8e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800cc92:	4b0a      	ldr	r3, [pc, #40]	@ (800ccbc <vPortExitCritical+0x50>)
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	3b01      	subs	r3, #1
 800cc98:	4a08      	ldr	r2, [pc, #32]	@ (800ccbc <vPortExitCritical+0x50>)
 800cc9a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800cc9c:	4b07      	ldr	r3, [pc, #28]	@ (800ccbc <vPortExitCritical+0x50>)
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d105      	bne.n	800ccb0 <vPortExitCritical+0x44>
 800cca4:	2300      	movs	r3, #0
 800cca6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800cca8:	683b      	ldr	r3, [r7, #0]
 800ccaa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800ccae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ccb0:	bf00      	nop
 800ccb2:	370c      	adds	r7, #12
 800ccb4:	46bd      	mov	sp, r7
 800ccb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccba:	4770      	bx	lr
 800ccbc:	200000a0 	.word	0x200000a0

0800ccc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ccc0:	f3ef 8009 	mrs	r0, PSP
 800ccc4:	f3bf 8f6f 	isb	sy
 800ccc8:	4b15      	ldr	r3, [pc, #84]	@ (800cd20 <pxCurrentTCBConst>)
 800ccca:	681a      	ldr	r2, [r3, #0]
 800cccc:	f01e 0f10 	tst.w	lr, #16
 800ccd0:	bf08      	it	eq
 800ccd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ccd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccda:	6010      	str	r0, [r2, #0]
 800ccdc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800cce0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800cce4:	f380 8811 	msr	BASEPRI, r0
 800cce8:	f3bf 8f4f 	dsb	sy
 800ccec:	f3bf 8f6f 	isb	sy
 800ccf0:	f7ff fcb0 	bl	800c654 <vTaskSwitchContext>
 800ccf4:	f04f 0000 	mov.w	r0, #0
 800ccf8:	f380 8811 	msr	BASEPRI, r0
 800ccfc:	bc09      	pop	{r0, r3}
 800ccfe:	6819      	ldr	r1, [r3, #0]
 800cd00:	6808      	ldr	r0, [r1, #0]
 800cd02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd06:	f01e 0f10 	tst.w	lr, #16
 800cd0a:	bf08      	it	eq
 800cd0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cd10:	f380 8809 	msr	PSP, r0
 800cd14:	f3bf 8f6f 	isb	sy
 800cd18:	4770      	bx	lr
 800cd1a:	bf00      	nop
 800cd1c:	f3af 8000 	nop.w

0800cd20 <pxCurrentTCBConst>:
 800cd20:	200007b4 	.word	0x200007b4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cd24:	bf00      	nop
 800cd26:	bf00      	nop

0800cd28 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cd28:	b580      	push	{r7, lr}
 800cd2a:	b082      	sub	sp, #8
 800cd2c:	af00      	add	r7, sp, #0
	__asm volatile
 800cd2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd32:	f383 8811 	msr	BASEPRI, r3
 800cd36:	f3bf 8f6f 	isb	sy
 800cd3a:	f3bf 8f4f 	dsb	sy
 800cd3e:	607b      	str	r3, [r7, #4]
}
 800cd40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800cd42:	f7ff fbcd 	bl	800c4e0 <xTaskIncrementTick>
 800cd46:	4603      	mov	r3, r0
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d003      	beq.n	800cd54 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800cd4c:	4b06      	ldr	r3, [pc, #24]	@ (800cd68 <SysTick_Handler+0x40>)
 800cd4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cd52:	601a      	str	r2, [r3, #0]
 800cd54:	2300      	movs	r3, #0
 800cd56:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cd58:	683b      	ldr	r3, [r7, #0]
 800cd5a:	f383 8811 	msr	BASEPRI, r3
}
 800cd5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800cd60:	bf00      	nop
 800cd62:	3708      	adds	r7, #8
 800cd64:	46bd      	mov	sp, r7
 800cd66:	bd80      	pop	{r7, pc}
 800cd68:	e000ed04 	.word	0xe000ed04

0800cd6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cd6c:	b480      	push	{r7}
 800cd6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800cd70:	4b0b      	ldr	r3, [pc, #44]	@ (800cda0 <vPortSetupTimerInterrupt+0x34>)
 800cd72:	2200      	movs	r2, #0
 800cd74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800cd76:	4b0b      	ldr	r3, [pc, #44]	@ (800cda4 <vPortSetupTimerInterrupt+0x38>)
 800cd78:	2200      	movs	r2, #0
 800cd7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cd7c:	4b0a      	ldr	r3, [pc, #40]	@ (800cda8 <vPortSetupTimerInterrupt+0x3c>)
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	4a0a      	ldr	r2, [pc, #40]	@ (800cdac <vPortSetupTimerInterrupt+0x40>)
 800cd82:	fba2 2303 	umull	r2, r3, r2, r3
 800cd86:	099b      	lsrs	r3, r3, #6
 800cd88:	4a09      	ldr	r2, [pc, #36]	@ (800cdb0 <vPortSetupTimerInterrupt+0x44>)
 800cd8a:	3b01      	subs	r3, #1
 800cd8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800cd8e:	4b04      	ldr	r3, [pc, #16]	@ (800cda0 <vPortSetupTimerInterrupt+0x34>)
 800cd90:	2207      	movs	r2, #7
 800cd92:	601a      	str	r2, [r3, #0]
}
 800cd94:	bf00      	nop
 800cd96:	46bd      	mov	sp, r7
 800cd98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd9c:	4770      	bx	lr
 800cd9e:	bf00      	nop
 800cda0:	e000e010 	.word	0xe000e010
 800cda4:	e000e018 	.word	0xe000e018
 800cda8:	20000000 	.word	0x20000000
 800cdac:	10624dd3 	.word	0x10624dd3
 800cdb0:	e000e014 	.word	0xe000e014

0800cdb4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800cdb4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800cdc4 <vPortEnableVFP+0x10>
 800cdb8:	6801      	ldr	r1, [r0, #0]
 800cdba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800cdbe:	6001      	str	r1, [r0, #0]
 800cdc0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800cdc2:	bf00      	nop
 800cdc4:	e000ed88 	.word	0xe000ed88

0800cdc8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800cdc8:	b580      	push	{r7, lr}
 800cdca:	b08a      	sub	sp, #40	@ 0x28
 800cdcc:	af00      	add	r7, sp, #0
 800cdce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800cdd0:	2300      	movs	r3, #0
 800cdd2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800cdd4:	f7ff fad8 	bl	800c388 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800cdd8:	4b5c      	ldr	r3, [pc, #368]	@ (800cf4c <pvPortMalloc+0x184>)
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d101      	bne.n	800cde4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800cde0:	f000 f924 	bl	800d02c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800cde4:	4b5a      	ldr	r3, [pc, #360]	@ (800cf50 <pvPortMalloc+0x188>)
 800cde6:	681a      	ldr	r2, [r3, #0]
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	4013      	ands	r3, r2
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	f040 8095 	bne.w	800cf1c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d01e      	beq.n	800ce36 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800cdf8:	2208      	movs	r2, #8
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	4413      	add	r3, r2
 800cdfe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	f003 0307 	and.w	r3, r3, #7
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d015      	beq.n	800ce36 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	f023 0307 	bic.w	r3, r3, #7
 800ce10:	3308      	adds	r3, #8
 800ce12:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	f003 0307 	and.w	r3, r3, #7
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	d00b      	beq.n	800ce36 <pvPortMalloc+0x6e>
	__asm volatile
 800ce1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce22:	f383 8811 	msr	BASEPRI, r3
 800ce26:	f3bf 8f6f 	isb	sy
 800ce2a:	f3bf 8f4f 	dsb	sy
 800ce2e:	617b      	str	r3, [r7, #20]
}
 800ce30:	bf00      	nop
 800ce32:	bf00      	nop
 800ce34:	e7fd      	b.n	800ce32 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d06f      	beq.n	800cf1c <pvPortMalloc+0x154>
 800ce3c:	4b45      	ldr	r3, [pc, #276]	@ (800cf54 <pvPortMalloc+0x18c>)
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	687a      	ldr	r2, [r7, #4]
 800ce42:	429a      	cmp	r2, r3
 800ce44:	d86a      	bhi.n	800cf1c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ce46:	4b44      	ldr	r3, [pc, #272]	@ (800cf58 <pvPortMalloc+0x190>)
 800ce48:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ce4a:	4b43      	ldr	r3, [pc, #268]	@ (800cf58 <pvPortMalloc+0x190>)
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ce50:	e004      	b.n	800ce5c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800ce52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce54:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ce56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce58:	681b      	ldr	r3, [r3, #0]
 800ce5a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ce5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce5e:	685b      	ldr	r3, [r3, #4]
 800ce60:	687a      	ldr	r2, [r7, #4]
 800ce62:	429a      	cmp	r2, r3
 800ce64:	d903      	bls.n	800ce6e <pvPortMalloc+0xa6>
 800ce66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d1f1      	bne.n	800ce52 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ce6e:	4b37      	ldr	r3, [pc, #220]	@ (800cf4c <pvPortMalloc+0x184>)
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ce74:	429a      	cmp	r2, r3
 800ce76:	d051      	beq.n	800cf1c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ce78:	6a3b      	ldr	r3, [r7, #32]
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	2208      	movs	r2, #8
 800ce7e:	4413      	add	r3, r2
 800ce80:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ce82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce84:	681a      	ldr	r2, [r3, #0]
 800ce86:	6a3b      	ldr	r3, [r7, #32]
 800ce88:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ce8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce8c:	685a      	ldr	r2, [r3, #4]
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	1ad2      	subs	r2, r2, r3
 800ce92:	2308      	movs	r3, #8
 800ce94:	005b      	lsls	r3, r3, #1
 800ce96:	429a      	cmp	r2, r3
 800ce98:	d920      	bls.n	800cedc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ce9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	4413      	add	r3, r2
 800cea0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cea2:	69bb      	ldr	r3, [r7, #24]
 800cea4:	f003 0307 	and.w	r3, r3, #7
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	d00b      	beq.n	800cec4 <pvPortMalloc+0xfc>
	__asm volatile
 800ceac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ceb0:	f383 8811 	msr	BASEPRI, r3
 800ceb4:	f3bf 8f6f 	isb	sy
 800ceb8:	f3bf 8f4f 	dsb	sy
 800cebc:	613b      	str	r3, [r7, #16]
}
 800cebe:	bf00      	nop
 800cec0:	bf00      	nop
 800cec2:	e7fd      	b.n	800cec0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800cec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cec6:	685a      	ldr	r2, [r3, #4]
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	1ad2      	subs	r2, r2, r3
 800cecc:	69bb      	ldr	r3, [r7, #24]
 800cece:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ced0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ced2:	687a      	ldr	r2, [r7, #4]
 800ced4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ced6:	69b8      	ldr	r0, [r7, #24]
 800ced8:	f000 f90a 	bl	800d0f0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800cedc:	4b1d      	ldr	r3, [pc, #116]	@ (800cf54 <pvPortMalloc+0x18c>)
 800cede:	681a      	ldr	r2, [r3, #0]
 800cee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cee2:	685b      	ldr	r3, [r3, #4]
 800cee4:	1ad3      	subs	r3, r2, r3
 800cee6:	4a1b      	ldr	r2, [pc, #108]	@ (800cf54 <pvPortMalloc+0x18c>)
 800cee8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ceea:	4b1a      	ldr	r3, [pc, #104]	@ (800cf54 <pvPortMalloc+0x18c>)
 800ceec:	681a      	ldr	r2, [r3, #0]
 800ceee:	4b1b      	ldr	r3, [pc, #108]	@ (800cf5c <pvPortMalloc+0x194>)
 800cef0:	681b      	ldr	r3, [r3, #0]
 800cef2:	429a      	cmp	r2, r3
 800cef4:	d203      	bcs.n	800cefe <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800cef6:	4b17      	ldr	r3, [pc, #92]	@ (800cf54 <pvPortMalloc+0x18c>)
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	4a18      	ldr	r2, [pc, #96]	@ (800cf5c <pvPortMalloc+0x194>)
 800cefc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800cefe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf00:	685a      	ldr	r2, [r3, #4]
 800cf02:	4b13      	ldr	r3, [pc, #76]	@ (800cf50 <pvPortMalloc+0x188>)
 800cf04:	681b      	ldr	r3, [r3, #0]
 800cf06:	431a      	orrs	r2, r3
 800cf08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf0a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800cf0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf0e:	2200      	movs	r2, #0
 800cf10:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800cf12:	4b13      	ldr	r3, [pc, #76]	@ (800cf60 <pvPortMalloc+0x198>)
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	3301      	adds	r3, #1
 800cf18:	4a11      	ldr	r2, [pc, #68]	@ (800cf60 <pvPortMalloc+0x198>)
 800cf1a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800cf1c:	f7ff fa42 	bl	800c3a4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800cf20:	69fb      	ldr	r3, [r7, #28]
 800cf22:	f003 0307 	and.w	r3, r3, #7
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d00b      	beq.n	800cf42 <pvPortMalloc+0x17a>
	__asm volatile
 800cf2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf2e:	f383 8811 	msr	BASEPRI, r3
 800cf32:	f3bf 8f6f 	isb	sy
 800cf36:	f3bf 8f4f 	dsb	sy
 800cf3a:	60fb      	str	r3, [r7, #12]
}
 800cf3c:	bf00      	nop
 800cf3e:	bf00      	nop
 800cf40:	e7fd      	b.n	800cf3e <pvPortMalloc+0x176>
	return pvReturn;
 800cf42:	69fb      	ldr	r3, [r7, #28]
}
 800cf44:	4618      	mov	r0, r3
 800cf46:	3728      	adds	r7, #40	@ 0x28
 800cf48:	46bd      	mov	sp, r7
 800cf4a:	bd80      	pop	{r7, pc}
 800cf4c:	200048f0 	.word	0x200048f0
 800cf50:	20004904 	.word	0x20004904
 800cf54:	200048f4 	.word	0x200048f4
 800cf58:	200048e8 	.word	0x200048e8
 800cf5c:	200048f8 	.word	0x200048f8
 800cf60:	200048fc 	.word	0x200048fc

0800cf64 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800cf64:	b580      	push	{r7, lr}
 800cf66:	b086      	sub	sp, #24
 800cf68:	af00      	add	r7, sp, #0
 800cf6a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d04f      	beq.n	800d016 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800cf76:	2308      	movs	r3, #8
 800cf78:	425b      	negs	r3, r3
 800cf7a:	697a      	ldr	r2, [r7, #20]
 800cf7c:	4413      	add	r3, r2
 800cf7e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800cf80:	697b      	ldr	r3, [r7, #20]
 800cf82:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800cf84:	693b      	ldr	r3, [r7, #16]
 800cf86:	685a      	ldr	r2, [r3, #4]
 800cf88:	4b25      	ldr	r3, [pc, #148]	@ (800d020 <vPortFree+0xbc>)
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	4013      	ands	r3, r2
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d10b      	bne.n	800cfaa <vPortFree+0x46>
	__asm volatile
 800cf92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf96:	f383 8811 	msr	BASEPRI, r3
 800cf9a:	f3bf 8f6f 	isb	sy
 800cf9e:	f3bf 8f4f 	dsb	sy
 800cfa2:	60fb      	str	r3, [r7, #12]
}
 800cfa4:	bf00      	nop
 800cfa6:	bf00      	nop
 800cfa8:	e7fd      	b.n	800cfa6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800cfaa:	693b      	ldr	r3, [r7, #16]
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	2b00      	cmp	r3, #0
 800cfb0:	d00b      	beq.n	800cfca <vPortFree+0x66>
	__asm volatile
 800cfb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfb6:	f383 8811 	msr	BASEPRI, r3
 800cfba:	f3bf 8f6f 	isb	sy
 800cfbe:	f3bf 8f4f 	dsb	sy
 800cfc2:	60bb      	str	r3, [r7, #8]
}
 800cfc4:	bf00      	nop
 800cfc6:	bf00      	nop
 800cfc8:	e7fd      	b.n	800cfc6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800cfca:	693b      	ldr	r3, [r7, #16]
 800cfcc:	685a      	ldr	r2, [r3, #4]
 800cfce:	4b14      	ldr	r3, [pc, #80]	@ (800d020 <vPortFree+0xbc>)
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	4013      	ands	r3, r2
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d01e      	beq.n	800d016 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800cfd8:	693b      	ldr	r3, [r7, #16]
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d11a      	bne.n	800d016 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800cfe0:	693b      	ldr	r3, [r7, #16]
 800cfe2:	685a      	ldr	r2, [r3, #4]
 800cfe4:	4b0e      	ldr	r3, [pc, #56]	@ (800d020 <vPortFree+0xbc>)
 800cfe6:	681b      	ldr	r3, [r3, #0]
 800cfe8:	43db      	mvns	r3, r3
 800cfea:	401a      	ands	r2, r3
 800cfec:	693b      	ldr	r3, [r7, #16]
 800cfee:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800cff0:	f7ff f9ca 	bl	800c388 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800cff4:	693b      	ldr	r3, [r7, #16]
 800cff6:	685a      	ldr	r2, [r3, #4]
 800cff8:	4b0a      	ldr	r3, [pc, #40]	@ (800d024 <vPortFree+0xc0>)
 800cffa:	681b      	ldr	r3, [r3, #0]
 800cffc:	4413      	add	r3, r2
 800cffe:	4a09      	ldr	r2, [pc, #36]	@ (800d024 <vPortFree+0xc0>)
 800d000:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d002:	6938      	ldr	r0, [r7, #16]
 800d004:	f000 f874 	bl	800d0f0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d008:	4b07      	ldr	r3, [pc, #28]	@ (800d028 <vPortFree+0xc4>)
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	3301      	adds	r3, #1
 800d00e:	4a06      	ldr	r2, [pc, #24]	@ (800d028 <vPortFree+0xc4>)
 800d010:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d012:	f7ff f9c7 	bl	800c3a4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d016:	bf00      	nop
 800d018:	3718      	adds	r7, #24
 800d01a:	46bd      	mov	sp, r7
 800d01c:	bd80      	pop	{r7, pc}
 800d01e:	bf00      	nop
 800d020:	20004904 	.word	0x20004904
 800d024:	200048f4 	.word	0x200048f4
 800d028:	20004900 	.word	0x20004900

0800d02c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d02c:	b480      	push	{r7}
 800d02e:	b085      	sub	sp, #20
 800d030:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d032:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800d036:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d038:	4b27      	ldr	r3, [pc, #156]	@ (800d0d8 <prvHeapInit+0xac>)
 800d03a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d03c:	68fb      	ldr	r3, [r7, #12]
 800d03e:	f003 0307 	and.w	r3, r3, #7
 800d042:	2b00      	cmp	r3, #0
 800d044:	d00c      	beq.n	800d060 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	3307      	adds	r3, #7
 800d04a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	f023 0307 	bic.w	r3, r3, #7
 800d052:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d054:	68ba      	ldr	r2, [r7, #8]
 800d056:	68fb      	ldr	r3, [r7, #12]
 800d058:	1ad3      	subs	r3, r2, r3
 800d05a:	4a1f      	ldr	r2, [pc, #124]	@ (800d0d8 <prvHeapInit+0xac>)
 800d05c:	4413      	add	r3, r2
 800d05e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d064:	4a1d      	ldr	r2, [pc, #116]	@ (800d0dc <prvHeapInit+0xb0>)
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d06a:	4b1c      	ldr	r3, [pc, #112]	@ (800d0dc <prvHeapInit+0xb0>)
 800d06c:	2200      	movs	r2, #0
 800d06e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	68ba      	ldr	r2, [r7, #8]
 800d074:	4413      	add	r3, r2
 800d076:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d078:	2208      	movs	r2, #8
 800d07a:	68fb      	ldr	r3, [r7, #12]
 800d07c:	1a9b      	subs	r3, r3, r2
 800d07e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d080:	68fb      	ldr	r3, [r7, #12]
 800d082:	f023 0307 	bic.w	r3, r3, #7
 800d086:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d088:	68fb      	ldr	r3, [r7, #12]
 800d08a:	4a15      	ldr	r2, [pc, #84]	@ (800d0e0 <prvHeapInit+0xb4>)
 800d08c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d08e:	4b14      	ldr	r3, [pc, #80]	@ (800d0e0 <prvHeapInit+0xb4>)
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	2200      	movs	r2, #0
 800d094:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d096:	4b12      	ldr	r3, [pc, #72]	@ (800d0e0 <prvHeapInit+0xb4>)
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	2200      	movs	r2, #0
 800d09c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d0a2:	683b      	ldr	r3, [r7, #0]
 800d0a4:	68fa      	ldr	r2, [r7, #12]
 800d0a6:	1ad2      	subs	r2, r2, r3
 800d0a8:	683b      	ldr	r3, [r7, #0]
 800d0aa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d0ac:	4b0c      	ldr	r3, [pc, #48]	@ (800d0e0 <prvHeapInit+0xb4>)
 800d0ae:	681a      	ldr	r2, [r3, #0]
 800d0b0:	683b      	ldr	r3, [r7, #0]
 800d0b2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d0b4:	683b      	ldr	r3, [r7, #0]
 800d0b6:	685b      	ldr	r3, [r3, #4]
 800d0b8:	4a0a      	ldr	r2, [pc, #40]	@ (800d0e4 <prvHeapInit+0xb8>)
 800d0ba:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d0bc:	683b      	ldr	r3, [r7, #0]
 800d0be:	685b      	ldr	r3, [r3, #4]
 800d0c0:	4a09      	ldr	r2, [pc, #36]	@ (800d0e8 <prvHeapInit+0xbc>)
 800d0c2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d0c4:	4b09      	ldr	r3, [pc, #36]	@ (800d0ec <prvHeapInit+0xc0>)
 800d0c6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800d0ca:	601a      	str	r2, [r3, #0]
}
 800d0cc:	bf00      	nop
 800d0ce:	3714      	adds	r7, #20
 800d0d0:	46bd      	mov	sp, r7
 800d0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0d6:	4770      	bx	lr
 800d0d8:	200008e8 	.word	0x200008e8
 800d0dc:	200048e8 	.word	0x200048e8
 800d0e0:	200048f0 	.word	0x200048f0
 800d0e4:	200048f8 	.word	0x200048f8
 800d0e8:	200048f4 	.word	0x200048f4
 800d0ec:	20004904 	.word	0x20004904

0800d0f0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d0f0:	b480      	push	{r7}
 800d0f2:	b085      	sub	sp, #20
 800d0f4:	af00      	add	r7, sp, #0
 800d0f6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d0f8:	4b28      	ldr	r3, [pc, #160]	@ (800d19c <prvInsertBlockIntoFreeList+0xac>)
 800d0fa:	60fb      	str	r3, [r7, #12]
 800d0fc:	e002      	b.n	800d104 <prvInsertBlockIntoFreeList+0x14>
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	681b      	ldr	r3, [r3, #0]
 800d102:	60fb      	str	r3, [r7, #12]
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	687a      	ldr	r2, [r7, #4]
 800d10a:	429a      	cmp	r2, r3
 800d10c:	d8f7      	bhi.n	800d0fe <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	685b      	ldr	r3, [r3, #4]
 800d116:	68ba      	ldr	r2, [r7, #8]
 800d118:	4413      	add	r3, r2
 800d11a:	687a      	ldr	r2, [r7, #4]
 800d11c:	429a      	cmp	r2, r3
 800d11e:	d108      	bne.n	800d132 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	685a      	ldr	r2, [r3, #4]
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	685b      	ldr	r3, [r3, #4]
 800d128:	441a      	add	r2, r3
 800d12a:	68fb      	ldr	r3, [r7, #12]
 800d12c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	685b      	ldr	r3, [r3, #4]
 800d13a:	68ba      	ldr	r2, [r7, #8]
 800d13c:	441a      	add	r2, r3
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	681b      	ldr	r3, [r3, #0]
 800d142:	429a      	cmp	r2, r3
 800d144:	d118      	bne.n	800d178 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	681a      	ldr	r2, [r3, #0]
 800d14a:	4b15      	ldr	r3, [pc, #84]	@ (800d1a0 <prvInsertBlockIntoFreeList+0xb0>)
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	429a      	cmp	r2, r3
 800d150:	d00d      	beq.n	800d16e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	685a      	ldr	r2, [r3, #4]
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	685b      	ldr	r3, [r3, #4]
 800d15c:	441a      	add	r2, r3
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	681a      	ldr	r2, [r3, #0]
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	601a      	str	r2, [r3, #0]
 800d16c:	e008      	b.n	800d180 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d16e:	4b0c      	ldr	r3, [pc, #48]	@ (800d1a0 <prvInsertBlockIntoFreeList+0xb0>)
 800d170:	681a      	ldr	r2, [r3, #0]
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	601a      	str	r2, [r3, #0]
 800d176:	e003      	b.n	800d180 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	681a      	ldr	r2, [r3, #0]
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d180:	68fa      	ldr	r2, [r7, #12]
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	429a      	cmp	r2, r3
 800d186:	d002      	beq.n	800d18e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	687a      	ldr	r2, [r7, #4]
 800d18c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d18e:	bf00      	nop
 800d190:	3714      	adds	r7, #20
 800d192:	46bd      	mov	sp, r7
 800d194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d198:	4770      	bx	lr
 800d19a:	bf00      	nop
 800d19c:	200048e8 	.word	0x200048e8
 800d1a0:	200048f0 	.word	0x200048f0

0800d1a4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d1a4:	b580      	push	{r7, lr}
 800d1a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800d1a8:	2200      	movs	r2, #0
 800d1aa:	4912      	ldr	r1, [pc, #72]	@ (800d1f4 <MX_USB_DEVICE_Init+0x50>)
 800d1ac:	4812      	ldr	r0, [pc, #72]	@ (800d1f8 <MX_USB_DEVICE_Init+0x54>)
 800d1ae:	f7fd fa8e 	bl	800a6ce <USBD_Init>
 800d1b2:	4603      	mov	r3, r0
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	d001      	beq.n	800d1bc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d1b8:	f7f3 fcb6 	bl	8000b28 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK)
 800d1bc:	490f      	ldr	r1, [pc, #60]	@ (800d1fc <MX_USB_DEVICE_Init+0x58>)
 800d1be:	480e      	ldr	r0, [pc, #56]	@ (800d1f8 <MX_USB_DEVICE_Init+0x54>)
 800d1c0:	f7fd fab5 	bl	800a72e <USBD_RegisterClass>
 800d1c4:	4603      	mov	r3, r0
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d001      	beq.n	800d1ce <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800d1ca:	f7f3 fcad 	bl	8000b28 <Error_Handler>
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK)
 800d1ce:	490c      	ldr	r1, [pc, #48]	@ (800d200 <MX_USB_DEVICE_Init+0x5c>)
 800d1d0:	4809      	ldr	r0, [pc, #36]	@ (800d1f8 <MX_USB_DEVICE_Init+0x54>)
 800d1d2:	f7fb fd33 	bl	8008c3c <USBD_MSC_RegisterStorage>
 800d1d6:	4603      	mov	r3, r0
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	d001      	beq.n	800d1e0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800d1dc:	f7f3 fca4 	bl	8000b28 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800d1e0:	4805      	ldr	r0, [pc, #20]	@ (800d1f8 <MX_USB_DEVICE_Init+0x54>)
 800d1e2:	f7fd fada 	bl	800a79a <USBD_Start>
 800d1e6:	4603      	mov	r3, r0
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d001      	beq.n	800d1f0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800d1ec:	f7f3 fc9c 	bl	8000b28 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d1f0:	bf00      	nop
 800d1f2:	bd80      	pop	{r7, pc}
 800d1f4:	200000a4 	.word	0x200000a4
 800d1f8:	20004908 	.word	0x20004908
 800d1fc:	20000020 	.word	0x20000020
 800d200:	20000104 	.word	0x20000104

0800d204 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d204:	b480      	push	{r7}
 800d206:	b083      	sub	sp, #12
 800d208:	af00      	add	r7, sp, #0
 800d20a:	4603      	mov	r3, r0
 800d20c:	6039      	str	r1, [r7, #0]
 800d20e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800d210:	683b      	ldr	r3, [r7, #0]
 800d212:	2212      	movs	r2, #18
 800d214:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800d216:	4b03      	ldr	r3, [pc, #12]	@ (800d224 <USBD_FS_DeviceDescriptor+0x20>)
}
 800d218:	4618      	mov	r0, r3
 800d21a:	370c      	adds	r7, #12
 800d21c:	46bd      	mov	sp, r7
 800d21e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d222:	4770      	bx	lr
 800d224:	200000c4 	.word	0x200000c4

0800d228 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d228:	b480      	push	{r7}
 800d22a:	b083      	sub	sp, #12
 800d22c:	af00      	add	r7, sp, #0
 800d22e:	4603      	mov	r3, r0
 800d230:	6039      	str	r1, [r7, #0]
 800d232:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d234:	683b      	ldr	r3, [r7, #0]
 800d236:	2204      	movs	r2, #4
 800d238:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d23a:	4b03      	ldr	r3, [pc, #12]	@ (800d248 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800d23c:	4618      	mov	r0, r3
 800d23e:	370c      	adds	r7, #12
 800d240:	46bd      	mov	sp, r7
 800d242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d246:	4770      	bx	lr
 800d248:	200000e4 	.word	0x200000e4

0800d24c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d24c:	b580      	push	{r7, lr}
 800d24e:	b082      	sub	sp, #8
 800d250:	af00      	add	r7, sp, #0
 800d252:	4603      	mov	r3, r0
 800d254:	6039      	str	r1, [r7, #0]
 800d256:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d258:	79fb      	ldrb	r3, [r7, #7]
 800d25a:	2b00      	cmp	r3, #0
 800d25c:	d105      	bne.n	800d26a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d25e:	683a      	ldr	r2, [r7, #0]
 800d260:	4907      	ldr	r1, [pc, #28]	@ (800d280 <USBD_FS_ProductStrDescriptor+0x34>)
 800d262:	4808      	ldr	r0, [pc, #32]	@ (800d284 <USBD_FS_ProductStrDescriptor+0x38>)
 800d264:	f7fe fbe2 	bl	800ba2c <USBD_GetString>
 800d268:	e004      	b.n	800d274 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d26a:	683a      	ldr	r2, [r7, #0]
 800d26c:	4904      	ldr	r1, [pc, #16]	@ (800d280 <USBD_FS_ProductStrDescriptor+0x34>)
 800d26e:	4805      	ldr	r0, [pc, #20]	@ (800d284 <USBD_FS_ProductStrDescriptor+0x38>)
 800d270:	f7fe fbdc 	bl	800ba2c <USBD_GetString>
  }
  return USBD_StrDesc;
 800d274:	4b02      	ldr	r3, [pc, #8]	@ (800d280 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800d276:	4618      	mov	r0, r3
 800d278:	3708      	adds	r7, #8
 800d27a:	46bd      	mov	sp, r7
 800d27c:	bd80      	pop	{r7, pc}
 800d27e:	bf00      	nop
 800d280:	20004be4 	.word	0x20004be4
 800d284:	0800deec 	.word	0x0800deec

0800d288 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d288:	b580      	push	{r7, lr}
 800d28a:	b082      	sub	sp, #8
 800d28c:	af00      	add	r7, sp, #0
 800d28e:	4603      	mov	r3, r0
 800d290:	6039      	str	r1, [r7, #0]
 800d292:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d294:	683a      	ldr	r2, [r7, #0]
 800d296:	4904      	ldr	r1, [pc, #16]	@ (800d2a8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800d298:	4804      	ldr	r0, [pc, #16]	@ (800d2ac <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800d29a:	f7fe fbc7 	bl	800ba2c <USBD_GetString>
  return USBD_StrDesc;
 800d29e:	4b02      	ldr	r3, [pc, #8]	@ (800d2a8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800d2a0:	4618      	mov	r0, r3
 800d2a2:	3708      	adds	r7, #8
 800d2a4:	46bd      	mov	sp, r7
 800d2a6:	bd80      	pop	{r7, pc}
 800d2a8:	20004be4 	.word	0x20004be4
 800d2ac:	0800df00 	.word	0x0800df00

0800d2b0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d2b0:	b580      	push	{r7, lr}
 800d2b2:	b082      	sub	sp, #8
 800d2b4:	af00      	add	r7, sp, #0
 800d2b6:	4603      	mov	r3, r0
 800d2b8:	6039      	str	r1, [r7, #0]
 800d2ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d2bc:	683b      	ldr	r3, [r7, #0]
 800d2be:	221a      	movs	r2, #26
 800d2c0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d2c2:	f000 f855 	bl	800d370 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800d2c6:	4b02      	ldr	r3, [pc, #8]	@ (800d2d0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800d2c8:	4618      	mov	r0, r3
 800d2ca:	3708      	adds	r7, #8
 800d2cc:	46bd      	mov	sp, r7
 800d2ce:	bd80      	pop	{r7, pc}
 800d2d0:	200000e8 	.word	0x200000e8

0800d2d4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d2d4:	b580      	push	{r7, lr}
 800d2d6:	b082      	sub	sp, #8
 800d2d8:	af00      	add	r7, sp, #0
 800d2da:	4603      	mov	r3, r0
 800d2dc:	6039      	str	r1, [r7, #0]
 800d2de:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d2e0:	79fb      	ldrb	r3, [r7, #7]
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d105      	bne.n	800d2f2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d2e6:	683a      	ldr	r2, [r7, #0]
 800d2e8:	4907      	ldr	r1, [pc, #28]	@ (800d308 <USBD_FS_ConfigStrDescriptor+0x34>)
 800d2ea:	4808      	ldr	r0, [pc, #32]	@ (800d30c <USBD_FS_ConfigStrDescriptor+0x38>)
 800d2ec:	f7fe fb9e 	bl	800ba2c <USBD_GetString>
 800d2f0:	e004      	b.n	800d2fc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d2f2:	683a      	ldr	r2, [r7, #0]
 800d2f4:	4904      	ldr	r1, [pc, #16]	@ (800d308 <USBD_FS_ConfigStrDescriptor+0x34>)
 800d2f6:	4805      	ldr	r0, [pc, #20]	@ (800d30c <USBD_FS_ConfigStrDescriptor+0x38>)
 800d2f8:	f7fe fb98 	bl	800ba2c <USBD_GetString>
  }
  return USBD_StrDesc;
 800d2fc:	4b02      	ldr	r3, [pc, #8]	@ (800d308 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800d2fe:	4618      	mov	r0, r3
 800d300:	3708      	adds	r7, #8
 800d302:	46bd      	mov	sp, r7
 800d304:	bd80      	pop	{r7, pc}
 800d306:	bf00      	nop
 800d308:	20004be4 	.word	0x20004be4
 800d30c:	0800df14 	.word	0x0800df14

0800d310 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d310:	b580      	push	{r7, lr}
 800d312:	b082      	sub	sp, #8
 800d314:	af00      	add	r7, sp, #0
 800d316:	4603      	mov	r3, r0
 800d318:	6039      	str	r1, [r7, #0]
 800d31a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d31c:	79fb      	ldrb	r3, [r7, #7]
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d105      	bne.n	800d32e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d322:	683a      	ldr	r2, [r7, #0]
 800d324:	4907      	ldr	r1, [pc, #28]	@ (800d344 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d326:	4808      	ldr	r0, [pc, #32]	@ (800d348 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d328:	f7fe fb80 	bl	800ba2c <USBD_GetString>
 800d32c:	e004      	b.n	800d338 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d32e:	683a      	ldr	r2, [r7, #0]
 800d330:	4904      	ldr	r1, [pc, #16]	@ (800d344 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d332:	4805      	ldr	r0, [pc, #20]	@ (800d348 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d334:	f7fe fb7a 	bl	800ba2c <USBD_GetString>
  }
  return USBD_StrDesc;
 800d338:	4b02      	ldr	r3, [pc, #8]	@ (800d344 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800d33a:	4618      	mov	r0, r3
 800d33c:	3708      	adds	r7, #8
 800d33e:	46bd      	mov	sp, r7
 800d340:	bd80      	pop	{r7, pc}
 800d342:	bf00      	nop
 800d344:	20004be4 	.word	0x20004be4
 800d348:	0800df20 	.word	0x0800df20

0800d34c <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d34c:	b480      	push	{r7}
 800d34e:	b083      	sub	sp, #12
 800d350:	af00      	add	r7, sp, #0
 800d352:	4603      	mov	r3, r0
 800d354:	6039      	str	r1, [r7, #0]
 800d356:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800d358:	683b      	ldr	r3, [r7, #0]
 800d35a:	220c      	movs	r2, #12
 800d35c:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800d35e:	4b03      	ldr	r3, [pc, #12]	@ (800d36c <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800d360:	4618      	mov	r0, r3
 800d362:	370c      	adds	r7, #12
 800d364:	46bd      	mov	sp, r7
 800d366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d36a:	4770      	bx	lr
 800d36c:	200000d8 	.word	0x200000d8

0800d370 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d370:	b580      	push	{r7, lr}
 800d372:	b084      	sub	sp, #16
 800d374:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d376:	4b0f      	ldr	r3, [pc, #60]	@ (800d3b4 <Get_SerialNum+0x44>)
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d37c:	4b0e      	ldr	r3, [pc, #56]	@ (800d3b8 <Get_SerialNum+0x48>)
 800d37e:	681b      	ldr	r3, [r3, #0]
 800d380:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d382:	4b0e      	ldr	r3, [pc, #56]	@ (800d3bc <Get_SerialNum+0x4c>)
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d388:	68fa      	ldr	r2, [r7, #12]
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	4413      	add	r3, r2
 800d38e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d390:	68fb      	ldr	r3, [r7, #12]
 800d392:	2b00      	cmp	r3, #0
 800d394:	d009      	beq.n	800d3aa <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d396:	2208      	movs	r2, #8
 800d398:	4909      	ldr	r1, [pc, #36]	@ (800d3c0 <Get_SerialNum+0x50>)
 800d39a:	68f8      	ldr	r0, [r7, #12]
 800d39c:	f000 f814 	bl	800d3c8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d3a0:	2204      	movs	r2, #4
 800d3a2:	4908      	ldr	r1, [pc, #32]	@ (800d3c4 <Get_SerialNum+0x54>)
 800d3a4:	68b8      	ldr	r0, [r7, #8]
 800d3a6:	f000 f80f 	bl	800d3c8 <IntToUnicode>
  }
}
 800d3aa:	bf00      	nop
 800d3ac:	3710      	adds	r7, #16
 800d3ae:	46bd      	mov	sp, r7
 800d3b0:	bd80      	pop	{r7, pc}
 800d3b2:	bf00      	nop
 800d3b4:	1fff7590 	.word	0x1fff7590
 800d3b8:	1fff7594 	.word	0x1fff7594
 800d3bc:	1fff7598 	.word	0x1fff7598
 800d3c0:	200000ea 	.word	0x200000ea
 800d3c4:	200000fa 	.word	0x200000fa

0800d3c8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d3c8:	b480      	push	{r7}
 800d3ca:	b087      	sub	sp, #28
 800d3cc:	af00      	add	r7, sp, #0
 800d3ce:	60f8      	str	r0, [r7, #12]
 800d3d0:	60b9      	str	r1, [r7, #8]
 800d3d2:	4613      	mov	r3, r2
 800d3d4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800d3d6:	2300      	movs	r3, #0
 800d3d8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800d3da:	2300      	movs	r3, #0
 800d3dc:	75fb      	strb	r3, [r7, #23]
 800d3de:	e027      	b.n	800d430 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	0f1b      	lsrs	r3, r3, #28
 800d3e4:	2b09      	cmp	r3, #9
 800d3e6:	d80b      	bhi.n	800d400 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	0f1b      	lsrs	r3, r3, #28
 800d3ec:	b2da      	uxtb	r2, r3
 800d3ee:	7dfb      	ldrb	r3, [r7, #23]
 800d3f0:	005b      	lsls	r3, r3, #1
 800d3f2:	4619      	mov	r1, r3
 800d3f4:	68bb      	ldr	r3, [r7, #8]
 800d3f6:	440b      	add	r3, r1
 800d3f8:	3230      	adds	r2, #48	@ 0x30
 800d3fa:	b2d2      	uxtb	r2, r2
 800d3fc:	701a      	strb	r2, [r3, #0]
 800d3fe:	e00a      	b.n	800d416 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d400:	68fb      	ldr	r3, [r7, #12]
 800d402:	0f1b      	lsrs	r3, r3, #28
 800d404:	b2da      	uxtb	r2, r3
 800d406:	7dfb      	ldrb	r3, [r7, #23]
 800d408:	005b      	lsls	r3, r3, #1
 800d40a:	4619      	mov	r1, r3
 800d40c:	68bb      	ldr	r3, [r7, #8]
 800d40e:	440b      	add	r3, r1
 800d410:	3237      	adds	r2, #55	@ 0x37
 800d412:	b2d2      	uxtb	r2, r2
 800d414:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	011b      	lsls	r3, r3, #4
 800d41a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d41c:	7dfb      	ldrb	r3, [r7, #23]
 800d41e:	005b      	lsls	r3, r3, #1
 800d420:	3301      	adds	r3, #1
 800d422:	68ba      	ldr	r2, [r7, #8]
 800d424:	4413      	add	r3, r2
 800d426:	2200      	movs	r2, #0
 800d428:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d42a:	7dfb      	ldrb	r3, [r7, #23]
 800d42c:	3301      	adds	r3, #1
 800d42e:	75fb      	strb	r3, [r7, #23]
 800d430:	7dfa      	ldrb	r2, [r7, #23]
 800d432:	79fb      	ldrb	r3, [r7, #7]
 800d434:	429a      	cmp	r2, r3
 800d436:	d3d3      	bcc.n	800d3e0 <IntToUnicode+0x18>
  }
}
 800d438:	bf00      	nop
 800d43a:	bf00      	nop
 800d43c:	371c      	adds	r7, #28
 800d43e:	46bd      	mov	sp, r7
 800d440:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d444:	4770      	bx	lr

0800d446 <STORAGE_Init_FS>:
  * @brief  Initializes over USB FS IP
  * @param  lun:
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Init_FS(uint8_t lun)
{
 800d446:	b480      	push	{r7}
 800d448:	b083      	sub	sp, #12
 800d44a:	af00      	add	r7, sp, #0
 800d44c:	4603      	mov	r3, r0
 800d44e:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
  return (USBD_OK);
 800d450:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 800d452:	4618      	mov	r0, r3
 800d454:	370c      	adds	r7, #12
 800d456:	46bd      	mov	sp, r7
 800d458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d45c:	4770      	bx	lr

0800d45e <STORAGE_GetCapacity_FS>:
  * @param  block_num: .
  * @param  block_size: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
 800d45e:	b480      	push	{r7}
 800d460:	b085      	sub	sp, #20
 800d462:	af00      	add	r7, sp, #0
 800d464:	4603      	mov	r3, r0
 800d466:	60b9      	str	r1, [r7, #8]
 800d468:	607a      	str	r2, [r7, #4]
 800d46a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 3 */
  *block_num  = STORAGE_BLK_NBR;
 800d46c:	68bb      	ldr	r3, [r7, #8]
 800d46e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800d472:	601a      	str	r2, [r3, #0]
  *block_size = STORAGE_BLK_SIZ;
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d47a:	801a      	strh	r2, [r3, #0]
  return (USBD_OK);
 800d47c:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d47e:	4618      	mov	r0, r3
 800d480:	3714      	adds	r7, #20
 800d482:	46bd      	mov	sp, r7
 800d484:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d488:	4770      	bx	lr

0800d48a <STORAGE_IsReady_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsReady_FS(uint8_t lun)
{
 800d48a:	b480      	push	{r7}
 800d48c:	b083      	sub	sp, #12
 800d48e:	af00      	add	r7, sp, #0
 800d490:	4603      	mov	r3, r0
 800d492:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d494:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d496:	4618      	mov	r0, r3
 800d498:	370c      	adds	r7, #12
 800d49a:	46bd      	mov	sp, r7
 800d49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4a0:	4770      	bx	lr

0800d4a2 <STORAGE_IsWriteProtected_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsWriteProtected_FS(uint8_t lun)
{
 800d4a2:	b480      	push	{r7}
 800d4a4:	b083      	sub	sp, #12
 800d4a6:	af00      	add	r7, sp, #0
 800d4a8:	4603      	mov	r3, r0
 800d4aa:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 800d4ac:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d4ae:	4618      	mov	r0, r3
 800d4b0:	370c      	adds	r7, #12
 800d4b2:	46bd      	mov	sp, r7
 800d4b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4b8:	4770      	bx	lr

0800d4ba <STORAGE_Read_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Read_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 800d4ba:	b480      	push	{r7}
 800d4bc:	b085      	sub	sp, #20
 800d4be:	af00      	add	r7, sp, #0
 800d4c0:	60b9      	str	r1, [r7, #8]
 800d4c2:	607a      	str	r2, [r7, #4]
 800d4c4:	461a      	mov	r2, r3
 800d4c6:	4603      	mov	r3, r0
 800d4c8:	73fb      	strb	r3, [r7, #15]
 800d4ca:	4613      	mov	r3, r2
 800d4cc:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 6 */
  return (USBD_OK);
 800d4ce:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d4d0:	4618      	mov	r0, r3
 800d4d2:	3714      	adds	r7, #20
 800d4d4:	46bd      	mov	sp, r7
 800d4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4da:	4770      	bx	lr

0800d4dc <STORAGE_Write_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Write_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 800d4dc:	b480      	push	{r7}
 800d4de:	b085      	sub	sp, #20
 800d4e0:	af00      	add	r7, sp, #0
 800d4e2:	60b9      	str	r1, [r7, #8]
 800d4e4:	607a      	str	r2, [r7, #4]
 800d4e6:	461a      	mov	r2, r3
 800d4e8:	4603      	mov	r3, r0
 800d4ea:	73fb      	strb	r3, [r7, #15]
 800d4ec:	4613      	mov	r3, r2
 800d4ee:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 7 */
  return (USBD_OK);
 800d4f0:	2300      	movs	r3, #0
  /* USER CODE END 7 */
}
 800d4f2:	4618      	mov	r0, r3
 800d4f4:	3714      	adds	r7, #20
 800d4f6:	46bd      	mov	sp, r7
 800d4f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4fc:	4770      	bx	lr

0800d4fe <STORAGE_GetMaxLun_FS>:
  * @brief  .
  * @param  None
  * @retval .
  */
int8_t STORAGE_GetMaxLun_FS(void)
{
 800d4fe:	b480      	push	{r7}
 800d500:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  return (STORAGE_LUN_NBR - 1);
 800d502:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 800d504:	4618      	mov	r0, r3
 800d506:	46bd      	mov	sp, r7
 800d508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d50c:	4770      	bx	lr
	...

0800d510 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800d510:	b580      	push	{r7, lr}
 800d512:	b098      	sub	sp, #96	@ 0x60
 800d514:	af00      	add	r7, sp, #0
 800d516:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800d518:	f107 030c 	add.w	r3, r7, #12
 800d51c:	2254      	movs	r2, #84	@ 0x54
 800d51e:	2100      	movs	r1, #0
 800d520:	4618      	mov	r0, r3
 800d522:	f000 fbb5 	bl	800dc90 <memset>
  if(pcdHandle->Instance==USB)
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	4a15      	ldr	r2, [pc, #84]	@ (800d580 <HAL_PCD_MspInit+0x70>)
 800d52c:	4293      	cmp	r3, r2
 800d52e:	d122      	bne.n	800d576 <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800d530:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800d534:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800d536:	2300      	movs	r3, #0
 800d538:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800d53a:	f107 030c 	add.w	r3, r7, #12
 800d53e:	4618      	mov	r0, r3
 800d540:	f7f7 fe9e 	bl	8005280 <HAL_RCCEx_PeriphCLKConfig>
 800d544:	4603      	mov	r3, r0
 800d546:	2b00      	cmp	r3, #0
 800d548:	d001      	beq.n	800d54e <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 800d54a:	f7f3 faed 	bl	8000b28 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800d54e:	4b0d      	ldr	r3, [pc, #52]	@ (800d584 <HAL_PCD_MspInit+0x74>)
 800d550:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d552:	4a0c      	ldr	r2, [pc, #48]	@ (800d584 <HAL_PCD_MspInit+0x74>)
 800d554:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d558:	6593      	str	r3, [r2, #88]	@ 0x58
 800d55a:	4b0a      	ldr	r3, [pc, #40]	@ (800d584 <HAL_PCD_MspInit+0x74>)
 800d55c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d55e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800d562:	60bb      	str	r3, [r7, #8]
 800d564:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 5, 0);
 800d566:	2200      	movs	r2, #0
 800d568:	2105      	movs	r1, #5
 800d56a:	2043      	movs	r0, #67	@ 0x43
 800d56c:	f7f4 fdd8 	bl	8002120 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 800d570:	2043      	movs	r0, #67	@ 0x43
 800d572:	f7f4 fdf1 	bl	8002158 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800d576:	bf00      	nop
 800d578:	3760      	adds	r7, #96	@ 0x60
 800d57a:	46bd      	mov	sp, r7
 800d57c:	bd80      	pop	{r7, pc}
 800d57e:	bf00      	nop
 800d580:	40006800 	.word	0x40006800
 800d584:	40021000 	.word	0x40021000

0800d588 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d588:	b580      	push	{r7, lr}
 800d58a:	b082      	sub	sp, #8
 800d58c:	af00      	add	r7, sp, #0
 800d58e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	f8d3 22dc 	ldr.w	r2, [r3, #732]	@ 0x2dc
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800d59c:	4619      	mov	r1, r3
 800d59e:	4610      	mov	r0, r2
 800d5a0:	f7fd f948 	bl	800a834 <USBD_LL_SetupStage>
}
 800d5a4:	bf00      	nop
 800d5a6:	3708      	adds	r7, #8
 800d5a8:	46bd      	mov	sp, r7
 800d5aa:	bd80      	pop	{r7, pc}

0800d5ac <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d5ac:	b580      	push	{r7, lr}
 800d5ae:	b082      	sub	sp, #8
 800d5b0:	af00      	add	r7, sp, #0
 800d5b2:	6078      	str	r0, [r7, #4]
 800d5b4:	460b      	mov	r3, r1
 800d5b6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	f8d3 02dc 	ldr.w	r0, [r3, #732]	@ 0x2dc
 800d5be:	78fa      	ldrb	r2, [r7, #3]
 800d5c0:	6879      	ldr	r1, [r7, #4]
 800d5c2:	4613      	mov	r3, r2
 800d5c4:	009b      	lsls	r3, r3, #2
 800d5c6:	4413      	add	r3, r2
 800d5c8:	00db      	lsls	r3, r3, #3
 800d5ca:	440b      	add	r3, r1
 800d5cc:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800d5d0:	681a      	ldr	r2, [r3, #0]
 800d5d2:	78fb      	ldrb	r3, [r7, #3]
 800d5d4:	4619      	mov	r1, r3
 800d5d6:	f7fd f982 	bl	800a8de <USBD_LL_DataOutStage>
}
 800d5da:	bf00      	nop
 800d5dc:	3708      	adds	r7, #8
 800d5de:	46bd      	mov	sp, r7
 800d5e0:	bd80      	pop	{r7, pc}

0800d5e2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d5e2:	b580      	push	{r7, lr}
 800d5e4:	b082      	sub	sp, #8
 800d5e6:	af00      	add	r7, sp, #0
 800d5e8:	6078      	str	r0, [r7, #4]
 800d5ea:	460b      	mov	r3, r1
 800d5ec:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	f8d3 02dc 	ldr.w	r0, [r3, #732]	@ 0x2dc
 800d5f4:	78fa      	ldrb	r2, [r7, #3]
 800d5f6:	6879      	ldr	r1, [r7, #4]
 800d5f8:	4613      	mov	r3, r2
 800d5fa:	009b      	lsls	r3, r3, #2
 800d5fc:	4413      	add	r3, r2
 800d5fe:	00db      	lsls	r3, r3, #3
 800d600:	440b      	add	r3, r1
 800d602:	3324      	adds	r3, #36	@ 0x24
 800d604:	681a      	ldr	r2, [r3, #0]
 800d606:	78fb      	ldrb	r3, [r7, #3]
 800d608:	4619      	mov	r1, r3
 800d60a:	f7fd fa1b 	bl	800aa44 <USBD_LL_DataInStage>
}
 800d60e:	bf00      	nop
 800d610:	3708      	adds	r7, #8
 800d612:	46bd      	mov	sp, r7
 800d614:	bd80      	pop	{r7, pc}

0800d616 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d616:	b580      	push	{r7, lr}
 800d618:	b082      	sub	sp, #8
 800d61a:	af00      	add	r7, sp, #0
 800d61c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800d624:	4618      	mov	r0, r3
 800d626:	f7fd fb55 	bl	800acd4 <USBD_LL_SOF>
}
 800d62a:	bf00      	nop
 800d62c:	3708      	adds	r7, #8
 800d62e:	46bd      	mov	sp, r7
 800d630:	bd80      	pop	{r7, pc}

0800d632 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d632:	b580      	push	{r7, lr}
 800d634:	b084      	sub	sp, #16
 800d636:	af00      	add	r7, sp, #0
 800d638:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d63a:	2301      	movs	r3, #1
 800d63c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	799b      	ldrb	r3, [r3, #6]
 800d642:	2b02      	cmp	r3, #2
 800d644:	d001      	beq.n	800d64a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800d646:	f7f3 fa6f 	bl	8000b28 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800d650:	7bfa      	ldrb	r2, [r7, #15]
 800d652:	4611      	mov	r1, r2
 800d654:	4618      	mov	r0, r3
 800d656:	f7fd faf9 	bl	800ac4c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800d660:	4618      	mov	r0, r3
 800d662:	f7fd faa1 	bl	800aba8 <USBD_LL_Reset>
}
 800d666:	bf00      	nop
 800d668:	3710      	adds	r7, #16
 800d66a:	46bd      	mov	sp, r7
 800d66c:	bd80      	pop	{r7, pc}
	...

0800d670 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d670:	b580      	push	{r7, lr}
 800d672:	b082      	sub	sp, #8
 800d674:	af00      	add	r7, sp, #0
 800d676:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800d67e:	4618      	mov	r0, r3
 800d680:	f7fd faf4 	bl	800ac6c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	7a9b      	ldrb	r3, [r3, #10]
 800d688:	2b00      	cmp	r3, #0
 800d68a:	d005      	beq.n	800d698 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d68c:	4b04      	ldr	r3, [pc, #16]	@ (800d6a0 <HAL_PCD_SuspendCallback+0x30>)
 800d68e:	691b      	ldr	r3, [r3, #16]
 800d690:	4a03      	ldr	r2, [pc, #12]	@ (800d6a0 <HAL_PCD_SuspendCallback+0x30>)
 800d692:	f043 0306 	orr.w	r3, r3, #6
 800d696:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800d698:	bf00      	nop
 800d69a:	3708      	adds	r7, #8
 800d69c:	46bd      	mov	sp, r7
 800d69e:	bd80      	pop	{r7, pc}
 800d6a0:	e000ed00 	.word	0xe000ed00

0800d6a4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d6a4:	b580      	push	{r7, lr}
 800d6a6:	b082      	sub	sp, #8
 800d6a8:	af00      	add	r7, sp, #0
 800d6aa:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	7a9b      	ldrb	r3, [r3, #10]
 800d6b0:	2b00      	cmp	r3, #0
 800d6b2:	d007      	beq.n	800d6c4 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d6b4:	4b08      	ldr	r3, [pc, #32]	@ (800d6d8 <HAL_PCD_ResumeCallback+0x34>)
 800d6b6:	691b      	ldr	r3, [r3, #16]
 800d6b8:	4a07      	ldr	r2, [pc, #28]	@ (800d6d8 <HAL_PCD_ResumeCallback+0x34>)
 800d6ba:	f023 0306 	bic.w	r3, r3, #6
 800d6be:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800d6c0:	f000 fae0 	bl	800dc84 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800d6ca:	4618      	mov	r0, r3
 800d6cc:	f7fd faea 	bl	800aca4 <USBD_LL_Resume>
}
 800d6d0:	bf00      	nop
 800d6d2:	3708      	adds	r7, #8
 800d6d4:	46bd      	mov	sp, r7
 800d6d6:	bd80      	pop	{r7, pc}
 800d6d8:	e000ed00 	.word	0xe000ed00

0800d6dc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d6dc:	b580      	push	{r7, lr}
 800d6de:	b082      	sub	sp, #8
 800d6e0:	af00      	add	r7, sp, #0
 800d6e2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 800d6e4:	f7f6 ff52 	bl	800458c <HAL_PWREx_EnableVddUSB>
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800d6e8:	4a26      	ldr	r2, [pc, #152]	@ (800d784 <USBD_LL_Init+0xa8>)
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	f8c2 32dc 	str.w	r3, [r2, #732]	@ 0x2dc
  pdev->pData = &hpcd_USB_FS;
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	4a24      	ldr	r2, [pc, #144]	@ (800d784 <USBD_LL_Init+0xa8>)
 800d6f4:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_FS.Instance = USB;
 800d6f8:	4b22      	ldr	r3, [pc, #136]	@ (800d784 <USBD_LL_Init+0xa8>)
 800d6fa:	4a23      	ldr	r2, [pc, #140]	@ (800d788 <USBD_LL_Init+0xac>)
 800d6fc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800d6fe:	4b21      	ldr	r3, [pc, #132]	@ (800d784 <USBD_LL_Init+0xa8>)
 800d700:	2208      	movs	r2, #8
 800d702:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800d704:	4b1f      	ldr	r3, [pc, #124]	@ (800d784 <USBD_LL_Init+0xa8>)
 800d706:	2202      	movs	r2, #2
 800d708:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d70a:	4b1e      	ldr	r3, [pc, #120]	@ (800d784 <USBD_LL_Init+0xa8>)
 800d70c:	2202      	movs	r2, #2
 800d70e:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800d710:	4b1c      	ldr	r3, [pc, #112]	@ (800d784 <USBD_LL_Init+0xa8>)
 800d712:	2200      	movs	r2, #0
 800d714:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800d716:	4b1b      	ldr	r3, [pc, #108]	@ (800d784 <USBD_LL_Init+0xa8>)
 800d718:	2200      	movs	r2, #0
 800d71a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800d71c:	4b19      	ldr	r3, [pc, #100]	@ (800d784 <USBD_LL_Init+0xa8>)
 800d71e:	2200      	movs	r2, #0
 800d720:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800d722:	4b18      	ldr	r3, [pc, #96]	@ (800d784 <USBD_LL_Init+0xa8>)
 800d724:	2200      	movs	r2, #0
 800d726:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800d728:	4816      	ldr	r0, [pc, #88]	@ (800d784 <USBD_LL_Init+0xa8>)
 800d72a:	f7f5 f95f 	bl	80029ec <HAL_PCD_Init>
 800d72e:	4603      	mov	r3, r0
 800d730:	2b00      	cmp	r3, #0
 800d732:	d001      	beq.n	800d738 <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 800d734:	f7f3 f9f8 	bl	8000b28 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d73e:	2318      	movs	r3, #24
 800d740:	2200      	movs	r2, #0
 800d742:	2100      	movs	r1, #0
 800d744:	f7f6 fe50 	bl	80043e8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d74e:	2358      	movs	r3, #88	@ 0x58
 800d750:	2200      	movs	r2, #0
 800d752:	2180      	movs	r1, #128	@ 0x80
 800d754:	f7f6 fe48 	bl	80043e8 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_MSC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0x98);
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d75e:	2398      	movs	r3, #152	@ 0x98
 800d760:	2200      	movs	r2, #0
 800d762:	2181      	movs	r1, #129	@ 0x81
 800d764:	f7f6 fe40 	bl	80043e8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0xD8);
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d76e:	23d8      	movs	r3, #216	@ 0xd8
 800d770:	2200      	movs	r2, #0
 800d772:	2101      	movs	r1, #1
 800d774:	f7f6 fe38 	bl	80043e8 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_MSC */
  return USBD_OK;
 800d778:	2300      	movs	r3, #0
}
 800d77a:	4618      	mov	r0, r3
 800d77c:	3708      	adds	r7, #8
 800d77e:	46bd      	mov	sp, r7
 800d780:	bd80      	pop	{r7, pc}
 800d782:	bf00      	nop
 800d784:	20004de4 	.word	0x20004de4
 800d788:	40006800 	.word	0x40006800

0800d78c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800d78c:	b580      	push	{r7, lr}
 800d78e:	b084      	sub	sp, #16
 800d790:	af00      	add	r7, sp, #0
 800d792:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d794:	2300      	movs	r3, #0
 800d796:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d798:	2300      	movs	r3, #0
 800d79a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d7a2:	4618      	mov	r0, r3
 800d7a4:	f7f5 fa1f 	bl	8002be6 <HAL_PCD_Start>
 800d7a8:	4603      	mov	r3, r0
 800d7aa:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d7ac:	7bbb      	ldrb	r3, [r7, #14]
 800d7ae:	2b03      	cmp	r3, #3
 800d7b0:	d816      	bhi.n	800d7e0 <USBD_LL_Start+0x54>
 800d7b2:	a201      	add	r2, pc, #4	@ (adr r2, 800d7b8 <USBD_LL_Start+0x2c>)
 800d7b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7b8:	0800d7c9 	.word	0x0800d7c9
 800d7bc:	0800d7cf 	.word	0x0800d7cf
 800d7c0:	0800d7d5 	.word	0x0800d7d5
 800d7c4:	0800d7db 	.word	0x0800d7db
    case HAL_OK :
      usb_status = USBD_OK;
 800d7c8:	2300      	movs	r3, #0
 800d7ca:	73fb      	strb	r3, [r7, #15]
    break;
 800d7cc:	e00b      	b.n	800d7e6 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d7ce:	2303      	movs	r3, #3
 800d7d0:	73fb      	strb	r3, [r7, #15]
    break;
 800d7d2:	e008      	b.n	800d7e6 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d7d4:	2301      	movs	r3, #1
 800d7d6:	73fb      	strb	r3, [r7, #15]
    break;
 800d7d8:	e005      	b.n	800d7e6 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d7da:	2303      	movs	r3, #3
 800d7dc:	73fb      	strb	r3, [r7, #15]
    break;
 800d7de:	e002      	b.n	800d7e6 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 800d7e0:	2303      	movs	r3, #3
 800d7e2:	73fb      	strb	r3, [r7, #15]
    break;
 800d7e4:	bf00      	nop
  }
  return usb_status;
 800d7e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7e8:	4618      	mov	r0, r3
 800d7ea:	3710      	adds	r7, #16
 800d7ec:	46bd      	mov	sp, r7
 800d7ee:	bd80      	pop	{r7, pc}

0800d7f0 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800d7f0:	b580      	push	{r7, lr}
 800d7f2:	b084      	sub	sp, #16
 800d7f4:	af00      	add	r7, sp, #0
 800d7f6:	6078      	str	r0, [r7, #4]
 800d7f8:	4608      	mov	r0, r1
 800d7fa:	4611      	mov	r1, r2
 800d7fc:	461a      	mov	r2, r3
 800d7fe:	4603      	mov	r3, r0
 800d800:	70fb      	strb	r3, [r7, #3]
 800d802:	460b      	mov	r3, r1
 800d804:	70bb      	strb	r3, [r7, #2]
 800d806:	4613      	mov	r3, r2
 800d808:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d80a:	2300      	movs	r3, #0
 800d80c:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d80e:	2300      	movs	r3, #0
 800d810:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d818:	78bb      	ldrb	r3, [r7, #2]
 800d81a:	883a      	ldrh	r2, [r7, #0]
 800d81c:	78f9      	ldrb	r1, [r7, #3]
 800d81e:	f7f5 fb4f 	bl	8002ec0 <HAL_PCD_EP_Open>
 800d822:	4603      	mov	r3, r0
 800d824:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d826:	7bbb      	ldrb	r3, [r7, #14]
 800d828:	2b03      	cmp	r3, #3
 800d82a:	d817      	bhi.n	800d85c <USBD_LL_OpenEP+0x6c>
 800d82c:	a201      	add	r2, pc, #4	@ (adr r2, 800d834 <USBD_LL_OpenEP+0x44>)
 800d82e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d832:	bf00      	nop
 800d834:	0800d845 	.word	0x0800d845
 800d838:	0800d84b 	.word	0x0800d84b
 800d83c:	0800d851 	.word	0x0800d851
 800d840:	0800d857 	.word	0x0800d857
    case HAL_OK :
      usb_status = USBD_OK;
 800d844:	2300      	movs	r3, #0
 800d846:	73fb      	strb	r3, [r7, #15]
    break;
 800d848:	e00b      	b.n	800d862 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d84a:	2303      	movs	r3, #3
 800d84c:	73fb      	strb	r3, [r7, #15]
    break;
 800d84e:	e008      	b.n	800d862 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d850:	2301      	movs	r3, #1
 800d852:	73fb      	strb	r3, [r7, #15]
    break;
 800d854:	e005      	b.n	800d862 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d856:	2303      	movs	r3, #3
 800d858:	73fb      	strb	r3, [r7, #15]
    break;
 800d85a:	e002      	b.n	800d862 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 800d85c:	2303      	movs	r3, #3
 800d85e:	73fb      	strb	r3, [r7, #15]
    break;
 800d860:	bf00      	nop
  }
  return usb_status;
 800d862:	7bfb      	ldrb	r3, [r7, #15]
}
 800d864:	4618      	mov	r0, r3
 800d866:	3710      	adds	r7, #16
 800d868:	46bd      	mov	sp, r7
 800d86a:	bd80      	pop	{r7, pc}

0800d86c <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d86c:	b580      	push	{r7, lr}
 800d86e:	b084      	sub	sp, #16
 800d870:	af00      	add	r7, sp, #0
 800d872:	6078      	str	r0, [r7, #4]
 800d874:	460b      	mov	r3, r1
 800d876:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d878:	2300      	movs	r3, #0
 800d87a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d87c:	2300      	movs	r3, #0
 800d87e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d886:	78fa      	ldrb	r2, [r7, #3]
 800d888:	4611      	mov	r1, r2
 800d88a:	4618      	mov	r0, r3
 800d88c:	f7f5 fb77 	bl	8002f7e <HAL_PCD_EP_Close>
 800d890:	4603      	mov	r3, r0
 800d892:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d894:	7bbb      	ldrb	r3, [r7, #14]
 800d896:	2b03      	cmp	r3, #3
 800d898:	d816      	bhi.n	800d8c8 <USBD_LL_CloseEP+0x5c>
 800d89a:	a201      	add	r2, pc, #4	@ (adr r2, 800d8a0 <USBD_LL_CloseEP+0x34>)
 800d89c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d8a0:	0800d8b1 	.word	0x0800d8b1
 800d8a4:	0800d8b7 	.word	0x0800d8b7
 800d8a8:	0800d8bd 	.word	0x0800d8bd
 800d8ac:	0800d8c3 	.word	0x0800d8c3
    case HAL_OK :
      usb_status = USBD_OK;
 800d8b0:	2300      	movs	r3, #0
 800d8b2:	73fb      	strb	r3, [r7, #15]
    break;
 800d8b4:	e00b      	b.n	800d8ce <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d8b6:	2303      	movs	r3, #3
 800d8b8:	73fb      	strb	r3, [r7, #15]
    break;
 800d8ba:	e008      	b.n	800d8ce <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d8bc:	2301      	movs	r3, #1
 800d8be:	73fb      	strb	r3, [r7, #15]
    break;
 800d8c0:	e005      	b.n	800d8ce <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d8c2:	2303      	movs	r3, #3
 800d8c4:	73fb      	strb	r3, [r7, #15]
    break;
 800d8c6:	e002      	b.n	800d8ce <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800d8c8:	2303      	movs	r3, #3
 800d8ca:	73fb      	strb	r3, [r7, #15]
    break;
 800d8cc:	bf00      	nop
  }
  return usb_status;
 800d8ce:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8d0:	4618      	mov	r0, r3
 800d8d2:	3710      	adds	r7, #16
 800d8d4:	46bd      	mov	sp, r7
 800d8d6:	bd80      	pop	{r7, pc}

0800d8d8 <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d8d8:	b580      	push	{r7, lr}
 800d8da:	b084      	sub	sp, #16
 800d8dc:	af00      	add	r7, sp, #0
 800d8de:	6078      	str	r0, [r7, #4]
 800d8e0:	460b      	mov	r3, r1
 800d8e2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d8e4:	2300      	movs	r3, #0
 800d8e6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d8e8:	2300      	movs	r3, #0
 800d8ea:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d8f2:	78fa      	ldrb	r2, [r7, #3]
 800d8f4:	4611      	mov	r1, r2
 800d8f6:	4618      	mov	r0, r3
 800d8f8:	f7f5 fcbd 	bl	8003276 <HAL_PCD_EP_Flush>
 800d8fc:	4603      	mov	r3, r0
 800d8fe:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d900:	7bbb      	ldrb	r3, [r7, #14]
 800d902:	2b03      	cmp	r3, #3
 800d904:	d816      	bhi.n	800d934 <USBD_LL_FlushEP+0x5c>
 800d906:	a201      	add	r2, pc, #4	@ (adr r2, 800d90c <USBD_LL_FlushEP+0x34>)
 800d908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d90c:	0800d91d 	.word	0x0800d91d
 800d910:	0800d923 	.word	0x0800d923
 800d914:	0800d929 	.word	0x0800d929
 800d918:	0800d92f 	.word	0x0800d92f
    case HAL_OK :
      usb_status = USBD_OK;
 800d91c:	2300      	movs	r3, #0
 800d91e:	73fb      	strb	r3, [r7, #15]
    break;
 800d920:	e00b      	b.n	800d93a <USBD_LL_FlushEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d922:	2303      	movs	r3, #3
 800d924:	73fb      	strb	r3, [r7, #15]
    break;
 800d926:	e008      	b.n	800d93a <USBD_LL_FlushEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d928:	2301      	movs	r3, #1
 800d92a:	73fb      	strb	r3, [r7, #15]
    break;
 800d92c:	e005      	b.n	800d93a <USBD_LL_FlushEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d92e:	2303      	movs	r3, #3
 800d930:	73fb      	strb	r3, [r7, #15]
    break;
 800d932:	e002      	b.n	800d93a <USBD_LL_FlushEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800d934:	2303      	movs	r3, #3
 800d936:	73fb      	strb	r3, [r7, #15]
    break;
 800d938:	bf00      	nop
  }
  return usb_status;
 800d93a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d93c:	4618      	mov	r0, r3
 800d93e:	3710      	adds	r7, #16
 800d940:	46bd      	mov	sp, r7
 800d942:	bd80      	pop	{r7, pc}

0800d944 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d944:	b580      	push	{r7, lr}
 800d946:	b084      	sub	sp, #16
 800d948:	af00      	add	r7, sp, #0
 800d94a:	6078      	str	r0, [r7, #4]
 800d94c:	460b      	mov	r3, r1
 800d94e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d950:	2300      	movs	r3, #0
 800d952:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d954:	2300      	movs	r3, #0
 800d956:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d95e:	78fa      	ldrb	r2, [r7, #3]
 800d960:	4611      	mov	r1, r2
 800d962:	4618      	mov	r0, r3
 800d964:	f7f5 fbd3 	bl	800310e <HAL_PCD_EP_SetStall>
 800d968:	4603      	mov	r3, r0
 800d96a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d96c:	7bbb      	ldrb	r3, [r7, #14]
 800d96e:	2b03      	cmp	r3, #3
 800d970:	d816      	bhi.n	800d9a0 <USBD_LL_StallEP+0x5c>
 800d972:	a201      	add	r2, pc, #4	@ (adr r2, 800d978 <USBD_LL_StallEP+0x34>)
 800d974:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d978:	0800d989 	.word	0x0800d989
 800d97c:	0800d98f 	.word	0x0800d98f
 800d980:	0800d995 	.word	0x0800d995
 800d984:	0800d99b 	.word	0x0800d99b
    case HAL_OK :
      usb_status = USBD_OK;
 800d988:	2300      	movs	r3, #0
 800d98a:	73fb      	strb	r3, [r7, #15]
    break;
 800d98c:	e00b      	b.n	800d9a6 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d98e:	2303      	movs	r3, #3
 800d990:	73fb      	strb	r3, [r7, #15]
    break;
 800d992:	e008      	b.n	800d9a6 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d994:	2301      	movs	r3, #1
 800d996:	73fb      	strb	r3, [r7, #15]
    break;
 800d998:	e005      	b.n	800d9a6 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d99a:	2303      	movs	r3, #3
 800d99c:	73fb      	strb	r3, [r7, #15]
    break;
 800d99e:	e002      	b.n	800d9a6 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800d9a0:	2303      	movs	r3, #3
 800d9a2:	73fb      	strb	r3, [r7, #15]
    break;
 800d9a4:	bf00      	nop
  }
  return usb_status;
 800d9a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d9a8:	4618      	mov	r0, r3
 800d9aa:	3710      	adds	r7, #16
 800d9ac:	46bd      	mov	sp, r7
 800d9ae:	bd80      	pop	{r7, pc}

0800d9b0 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d9b0:	b580      	push	{r7, lr}
 800d9b2:	b084      	sub	sp, #16
 800d9b4:	af00      	add	r7, sp, #0
 800d9b6:	6078      	str	r0, [r7, #4]
 800d9b8:	460b      	mov	r3, r1
 800d9ba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d9bc:	2300      	movs	r3, #0
 800d9be:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d9c0:	2300      	movs	r3, #0
 800d9c2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d9ca:	78fa      	ldrb	r2, [r7, #3]
 800d9cc:	4611      	mov	r1, r2
 800d9ce:	4618      	mov	r0, r3
 800d9d0:	f7f5 fbfd 	bl	80031ce <HAL_PCD_EP_ClrStall>
 800d9d4:	4603      	mov	r3, r0
 800d9d6:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d9d8:	7bbb      	ldrb	r3, [r7, #14]
 800d9da:	2b03      	cmp	r3, #3
 800d9dc:	d816      	bhi.n	800da0c <USBD_LL_ClearStallEP+0x5c>
 800d9de:	a201      	add	r2, pc, #4	@ (adr r2, 800d9e4 <USBD_LL_ClearStallEP+0x34>)
 800d9e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9e4:	0800d9f5 	.word	0x0800d9f5
 800d9e8:	0800d9fb 	.word	0x0800d9fb
 800d9ec:	0800da01 	.word	0x0800da01
 800d9f0:	0800da07 	.word	0x0800da07
    case HAL_OK :
      usb_status = USBD_OK;
 800d9f4:	2300      	movs	r3, #0
 800d9f6:	73fb      	strb	r3, [r7, #15]
    break;
 800d9f8:	e00b      	b.n	800da12 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d9fa:	2303      	movs	r3, #3
 800d9fc:	73fb      	strb	r3, [r7, #15]
    break;
 800d9fe:	e008      	b.n	800da12 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800da00:	2301      	movs	r3, #1
 800da02:	73fb      	strb	r3, [r7, #15]
    break;
 800da04:	e005      	b.n	800da12 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800da06:	2303      	movs	r3, #3
 800da08:	73fb      	strb	r3, [r7, #15]
    break;
 800da0a:	e002      	b.n	800da12 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800da0c:	2303      	movs	r3, #3
 800da0e:	73fb      	strb	r3, [r7, #15]
    break;
 800da10:	bf00      	nop
  }
  return usb_status;
 800da12:	7bfb      	ldrb	r3, [r7, #15]
}
 800da14:	4618      	mov	r0, r3
 800da16:	3710      	adds	r7, #16
 800da18:	46bd      	mov	sp, r7
 800da1a:	bd80      	pop	{r7, pc}

0800da1c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800da1c:	b480      	push	{r7}
 800da1e:	b085      	sub	sp, #20
 800da20:	af00      	add	r7, sp, #0
 800da22:	6078      	str	r0, [r7, #4]
 800da24:	460b      	mov	r3, r1
 800da26:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800da2e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800da30:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800da34:	2b00      	cmp	r3, #0
 800da36:	da0b      	bge.n	800da50 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800da38:	78fb      	ldrb	r3, [r7, #3]
 800da3a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800da3e:	68f9      	ldr	r1, [r7, #12]
 800da40:	4613      	mov	r3, r2
 800da42:	009b      	lsls	r3, r3, #2
 800da44:	4413      	add	r3, r2
 800da46:	00db      	lsls	r3, r3, #3
 800da48:	440b      	add	r3, r1
 800da4a:	3312      	adds	r3, #18
 800da4c:	781b      	ldrb	r3, [r3, #0]
 800da4e:	e00b      	b.n	800da68 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800da50:	78fb      	ldrb	r3, [r7, #3]
 800da52:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800da56:	68f9      	ldr	r1, [r7, #12]
 800da58:	4613      	mov	r3, r2
 800da5a:	009b      	lsls	r3, r3, #2
 800da5c:	4413      	add	r3, r2
 800da5e:	00db      	lsls	r3, r3, #3
 800da60:	440b      	add	r3, r1
 800da62:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800da66:	781b      	ldrb	r3, [r3, #0]
  }
}
 800da68:	4618      	mov	r0, r3
 800da6a:	3714      	adds	r7, #20
 800da6c:	46bd      	mov	sp, r7
 800da6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da72:	4770      	bx	lr

0800da74 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800da74:	b580      	push	{r7, lr}
 800da76:	b084      	sub	sp, #16
 800da78:	af00      	add	r7, sp, #0
 800da7a:	6078      	str	r0, [r7, #4]
 800da7c:	460b      	mov	r3, r1
 800da7e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800da80:	2300      	movs	r3, #0
 800da82:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800da84:	2300      	movs	r3, #0
 800da86:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800da8e:	78fa      	ldrb	r2, [r7, #3]
 800da90:	4611      	mov	r1, r2
 800da92:	4618      	mov	r0, r3
 800da94:	f7f5 f9f0 	bl	8002e78 <HAL_PCD_SetAddress>
 800da98:	4603      	mov	r3, r0
 800da9a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800da9c:	7bbb      	ldrb	r3, [r7, #14]
 800da9e:	2b03      	cmp	r3, #3
 800daa0:	d816      	bhi.n	800dad0 <USBD_LL_SetUSBAddress+0x5c>
 800daa2:	a201      	add	r2, pc, #4	@ (adr r2, 800daa8 <USBD_LL_SetUSBAddress+0x34>)
 800daa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800daa8:	0800dab9 	.word	0x0800dab9
 800daac:	0800dabf 	.word	0x0800dabf
 800dab0:	0800dac5 	.word	0x0800dac5
 800dab4:	0800dacb 	.word	0x0800dacb
    case HAL_OK :
      usb_status = USBD_OK;
 800dab8:	2300      	movs	r3, #0
 800daba:	73fb      	strb	r3, [r7, #15]
    break;
 800dabc:	e00b      	b.n	800dad6 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800dabe:	2303      	movs	r3, #3
 800dac0:	73fb      	strb	r3, [r7, #15]
    break;
 800dac2:	e008      	b.n	800dad6 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800dac4:	2301      	movs	r3, #1
 800dac6:	73fb      	strb	r3, [r7, #15]
    break;
 800dac8:	e005      	b.n	800dad6 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800daca:	2303      	movs	r3, #3
 800dacc:	73fb      	strb	r3, [r7, #15]
    break;
 800dace:	e002      	b.n	800dad6 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800dad0:	2303      	movs	r3, #3
 800dad2:	73fb      	strb	r3, [r7, #15]
    break;
 800dad4:	bf00      	nop
  }
  return usb_status;
 800dad6:	7bfb      	ldrb	r3, [r7, #15]
}
 800dad8:	4618      	mov	r0, r3
 800dada:	3710      	adds	r7, #16
 800dadc:	46bd      	mov	sp, r7
 800dade:	bd80      	pop	{r7, pc}

0800dae0 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800dae0:	b580      	push	{r7, lr}
 800dae2:	b086      	sub	sp, #24
 800dae4:	af00      	add	r7, sp, #0
 800dae6:	60f8      	str	r0, [r7, #12]
 800dae8:	607a      	str	r2, [r7, #4]
 800daea:	603b      	str	r3, [r7, #0]
 800daec:	460b      	mov	r3, r1
 800daee:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800daf0:	2300      	movs	r3, #0
 800daf2:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800daf4:	2300      	movs	r3, #0
 800daf6:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800daf8:	68fb      	ldr	r3, [r7, #12]
 800dafa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800dafe:	7af9      	ldrb	r1, [r7, #11]
 800db00:	683b      	ldr	r3, [r7, #0]
 800db02:	687a      	ldr	r2, [r7, #4]
 800db04:	f7f5 facc 	bl	80030a0 <HAL_PCD_EP_Transmit>
 800db08:	4603      	mov	r3, r0
 800db0a:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800db0c:	7dbb      	ldrb	r3, [r7, #22]
 800db0e:	2b03      	cmp	r3, #3
 800db10:	d816      	bhi.n	800db40 <USBD_LL_Transmit+0x60>
 800db12:	a201      	add	r2, pc, #4	@ (adr r2, 800db18 <USBD_LL_Transmit+0x38>)
 800db14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db18:	0800db29 	.word	0x0800db29
 800db1c:	0800db2f 	.word	0x0800db2f
 800db20:	0800db35 	.word	0x0800db35
 800db24:	0800db3b 	.word	0x0800db3b
    case HAL_OK :
      usb_status = USBD_OK;
 800db28:	2300      	movs	r3, #0
 800db2a:	75fb      	strb	r3, [r7, #23]
    break;
 800db2c:	e00b      	b.n	800db46 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800db2e:	2303      	movs	r3, #3
 800db30:	75fb      	strb	r3, [r7, #23]
    break;
 800db32:	e008      	b.n	800db46 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800db34:	2301      	movs	r3, #1
 800db36:	75fb      	strb	r3, [r7, #23]
    break;
 800db38:	e005      	b.n	800db46 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800db3a:	2303      	movs	r3, #3
 800db3c:	75fb      	strb	r3, [r7, #23]
    break;
 800db3e:	e002      	b.n	800db46 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 800db40:	2303      	movs	r3, #3
 800db42:	75fb      	strb	r3, [r7, #23]
    break;
 800db44:	bf00      	nop
  }
  return usb_status;
 800db46:	7dfb      	ldrb	r3, [r7, #23]
}
 800db48:	4618      	mov	r0, r3
 800db4a:	3718      	adds	r7, #24
 800db4c:	46bd      	mov	sp, r7
 800db4e:	bd80      	pop	{r7, pc}

0800db50 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800db50:	b580      	push	{r7, lr}
 800db52:	b086      	sub	sp, #24
 800db54:	af00      	add	r7, sp, #0
 800db56:	60f8      	str	r0, [r7, #12]
 800db58:	607a      	str	r2, [r7, #4]
 800db5a:	603b      	str	r3, [r7, #0]
 800db5c:	460b      	mov	r3, r1
 800db5e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db60:	2300      	movs	r3, #0
 800db62:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800db64:	2300      	movs	r3, #0
 800db66:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800db68:	68fb      	ldr	r3, [r7, #12]
 800db6a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800db6e:	7af9      	ldrb	r1, [r7, #11]
 800db70:	683b      	ldr	r3, [r7, #0]
 800db72:	687a      	ldr	r2, [r7, #4]
 800db74:	f7f5 fa4b 	bl	800300e <HAL_PCD_EP_Receive>
 800db78:	4603      	mov	r3, r0
 800db7a:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800db7c:	7dbb      	ldrb	r3, [r7, #22]
 800db7e:	2b03      	cmp	r3, #3
 800db80:	d816      	bhi.n	800dbb0 <USBD_LL_PrepareReceive+0x60>
 800db82:	a201      	add	r2, pc, #4	@ (adr r2, 800db88 <USBD_LL_PrepareReceive+0x38>)
 800db84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db88:	0800db99 	.word	0x0800db99
 800db8c:	0800db9f 	.word	0x0800db9f
 800db90:	0800dba5 	.word	0x0800dba5
 800db94:	0800dbab 	.word	0x0800dbab
    case HAL_OK :
      usb_status = USBD_OK;
 800db98:	2300      	movs	r3, #0
 800db9a:	75fb      	strb	r3, [r7, #23]
    break;
 800db9c:	e00b      	b.n	800dbb6 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800db9e:	2303      	movs	r3, #3
 800dba0:	75fb      	strb	r3, [r7, #23]
    break;
 800dba2:	e008      	b.n	800dbb6 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800dba4:	2301      	movs	r3, #1
 800dba6:	75fb      	strb	r3, [r7, #23]
    break;
 800dba8:	e005      	b.n	800dbb6 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800dbaa:	2303      	movs	r3, #3
 800dbac:	75fb      	strb	r3, [r7, #23]
    break;
 800dbae:	e002      	b.n	800dbb6 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 800dbb0:	2303      	movs	r3, #3
 800dbb2:	75fb      	strb	r3, [r7, #23]
    break;
 800dbb4:	bf00      	nop
  }
  return usb_status;
 800dbb6:	7dfb      	ldrb	r3, [r7, #23]
}
 800dbb8:	4618      	mov	r0, r3
 800dbba:	3718      	adds	r7, #24
 800dbbc:	46bd      	mov	sp, r7
 800dbbe:	bd80      	pop	{r7, pc}

0800dbc0 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dbc0:	b580      	push	{r7, lr}
 800dbc2:	b082      	sub	sp, #8
 800dbc4:	af00      	add	r7, sp, #0
 800dbc6:	6078      	str	r0, [r7, #4]
 800dbc8:	460b      	mov	r3, r1
 800dbca:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800dbd2:	78fa      	ldrb	r2, [r7, #3]
 800dbd4:	4611      	mov	r1, r2
 800dbd6:	4618      	mov	r0, r3
 800dbd8:	f7f5 fa4a 	bl	8003070 <HAL_PCD_EP_GetRxCount>
 800dbdc:	4603      	mov	r3, r0
}
 800dbde:	4618      	mov	r0, r3
 800dbe0:	3708      	adds	r7, #8
 800dbe2:	46bd      	mov	sp, r7
 800dbe4:	bd80      	pop	{r7, pc}
	...

0800dbe8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800dbe8:	b580      	push	{r7, lr}
 800dbea:	b082      	sub	sp, #8
 800dbec:	af00      	add	r7, sp, #0
 800dbee:	6078      	str	r0, [r7, #4]
 800dbf0:	460b      	mov	r3, r1
 800dbf2:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800dbf4:	78fb      	ldrb	r3, [r7, #3]
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d002      	beq.n	800dc00 <HAL_PCDEx_LPM_Callback+0x18>
 800dbfa:	2b01      	cmp	r3, #1
 800dbfc:	d013      	beq.n	800dc26 <HAL_PCDEx_LPM_Callback+0x3e>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800dbfe:	e023      	b.n	800dc48 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	7a9b      	ldrb	r3, [r3, #10]
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	d007      	beq.n	800dc18 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800dc08:	f000 f83c 	bl	800dc84 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dc0c:	4b10      	ldr	r3, [pc, #64]	@ (800dc50 <HAL_PCDEx_LPM_Callback+0x68>)
 800dc0e:	691b      	ldr	r3, [r3, #16]
 800dc10:	4a0f      	ldr	r2, [pc, #60]	@ (800dc50 <HAL_PCDEx_LPM_Callback+0x68>)
 800dc12:	f023 0306 	bic.w	r3, r3, #6
 800dc16:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800dc1e:	4618      	mov	r0, r3
 800dc20:	f7fd f840 	bl	800aca4 <USBD_LL_Resume>
    break;
 800dc24:	e010      	b.n	800dc48 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800dc2c:	4618      	mov	r0, r3
 800dc2e:	f7fd f81d 	bl	800ac6c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	7a9b      	ldrb	r3, [r3, #10]
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	d005      	beq.n	800dc46 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dc3a:	4b05      	ldr	r3, [pc, #20]	@ (800dc50 <HAL_PCDEx_LPM_Callback+0x68>)
 800dc3c:	691b      	ldr	r3, [r3, #16]
 800dc3e:	4a04      	ldr	r2, [pc, #16]	@ (800dc50 <HAL_PCDEx_LPM_Callback+0x68>)
 800dc40:	f043 0306 	orr.w	r3, r3, #6
 800dc44:	6113      	str	r3, [r2, #16]
    break;
 800dc46:	bf00      	nop
}
 800dc48:	bf00      	nop
 800dc4a:	3708      	adds	r7, #8
 800dc4c:	46bd      	mov	sp, r7
 800dc4e:	bd80      	pop	{r7, pc}
 800dc50:	e000ed00 	.word	0xe000ed00

0800dc54 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800dc54:	b480      	push	{r7}
 800dc56:	b083      	sub	sp, #12
 800dc58:	af00      	add	r7, sp, #0
 800dc5a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800dc5c:	4b03      	ldr	r3, [pc, #12]	@ (800dc6c <USBD_static_malloc+0x18>)
}
 800dc5e:	4618      	mov	r0, r3
 800dc60:	370c      	adds	r7, #12
 800dc62:	46bd      	mov	sp, r7
 800dc64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc68:	4770      	bx	lr
 800dc6a:	bf00      	nop
 800dc6c:	200050c4 	.word	0x200050c4

0800dc70 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800dc70:	b480      	push	{r7}
 800dc72:	b083      	sub	sp, #12
 800dc74:	af00      	add	r7, sp, #0
 800dc76:	6078      	str	r0, [r7, #4]

}
 800dc78:	bf00      	nop
 800dc7a:	370c      	adds	r7, #12
 800dc7c:	46bd      	mov	sp, r7
 800dc7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc82:	4770      	bx	lr

0800dc84 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800dc84:	b580      	push	{r7, lr}
 800dc86:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800dc88:	f7f2 fcb0 	bl	80005ec <SystemClock_Config>
}
 800dc8c:	bf00      	nop
 800dc8e:	bd80      	pop	{r7, pc}

0800dc90 <memset>:
 800dc90:	4402      	add	r2, r0
 800dc92:	4603      	mov	r3, r0
 800dc94:	4293      	cmp	r3, r2
 800dc96:	d100      	bne.n	800dc9a <memset+0xa>
 800dc98:	4770      	bx	lr
 800dc9a:	f803 1b01 	strb.w	r1, [r3], #1
 800dc9e:	e7f9      	b.n	800dc94 <memset+0x4>

0800dca0 <_reclaim_reent>:
 800dca0:	4b2d      	ldr	r3, [pc, #180]	@ (800dd58 <_reclaim_reent+0xb8>)
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	4283      	cmp	r3, r0
 800dca6:	b570      	push	{r4, r5, r6, lr}
 800dca8:	4604      	mov	r4, r0
 800dcaa:	d053      	beq.n	800dd54 <_reclaim_reent+0xb4>
 800dcac:	69c3      	ldr	r3, [r0, #28]
 800dcae:	b31b      	cbz	r3, 800dcf8 <_reclaim_reent+0x58>
 800dcb0:	68db      	ldr	r3, [r3, #12]
 800dcb2:	b163      	cbz	r3, 800dcce <_reclaim_reent+0x2e>
 800dcb4:	2500      	movs	r5, #0
 800dcb6:	69e3      	ldr	r3, [r4, #28]
 800dcb8:	68db      	ldr	r3, [r3, #12]
 800dcba:	5959      	ldr	r1, [r3, r5]
 800dcbc:	b9b1      	cbnz	r1, 800dcec <_reclaim_reent+0x4c>
 800dcbe:	3504      	adds	r5, #4
 800dcc0:	2d80      	cmp	r5, #128	@ 0x80
 800dcc2:	d1f8      	bne.n	800dcb6 <_reclaim_reent+0x16>
 800dcc4:	69e3      	ldr	r3, [r4, #28]
 800dcc6:	4620      	mov	r0, r4
 800dcc8:	68d9      	ldr	r1, [r3, #12]
 800dcca:	f000 f86d 	bl	800dda8 <_free_r>
 800dcce:	69e3      	ldr	r3, [r4, #28]
 800dcd0:	6819      	ldr	r1, [r3, #0]
 800dcd2:	b111      	cbz	r1, 800dcda <_reclaim_reent+0x3a>
 800dcd4:	4620      	mov	r0, r4
 800dcd6:	f000 f867 	bl	800dda8 <_free_r>
 800dcda:	69e3      	ldr	r3, [r4, #28]
 800dcdc:	689d      	ldr	r5, [r3, #8]
 800dcde:	b15d      	cbz	r5, 800dcf8 <_reclaim_reent+0x58>
 800dce0:	4629      	mov	r1, r5
 800dce2:	4620      	mov	r0, r4
 800dce4:	682d      	ldr	r5, [r5, #0]
 800dce6:	f000 f85f 	bl	800dda8 <_free_r>
 800dcea:	e7f8      	b.n	800dcde <_reclaim_reent+0x3e>
 800dcec:	680e      	ldr	r6, [r1, #0]
 800dcee:	4620      	mov	r0, r4
 800dcf0:	f000 f85a 	bl	800dda8 <_free_r>
 800dcf4:	4631      	mov	r1, r6
 800dcf6:	e7e1      	b.n	800dcbc <_reclaim_reent+0x1c>
 800dcf8:	6961      	ldr	r1, [r4, #20]
 800dcfa:	b111      	cbz	r1, 800dd02 <_reclaim_reent+0x62>
 800dcfc:	4620      	mov	r0, r4
 800dcfe:	f000 f853 	bl	800dda8 <_free_r>
 800dd02:	69e1      	ldr	r1, [r4, #28]
 800dd04:	b111      	cbz	r1, 800dd0c <_reclaim_reent+0x6c>
 800dd06:	4620      	mov	r0, r4
 800dd08:	f000 f84e 	bl	800dda8 <_free_r>
 800dd0c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800dd0e:	b111      	cbz	r1, 800dd16 <_reclaim_reent+0x76>
 800dd10:	4620      	mov	r0, r4
 800dd12:	f000 f849 	bl	800dda8 <_free_r>
 800dd16:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dd18:	b111      	cbz	r1, 800dd20 <_reclaim_reent+0x80>
 800dd1a:	4620      	mov	r0, r4
 800dd1c:	f000 f844 	bl	800dda8 <_free_r>
 800dd20:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800dd22:	b111      	cbz	r1, 800dd2a <_reclaim_reent+0x8a>
 800dd24:	4620      	mov	r0, r4
 800dd26:	f000 f83f 	bl	800dda8 <_free_r>
 800dd2a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800dd2c:	b111      	cbz	r1, 800dd34 <_reclaim_reent+0x94>
 800dd2e:	4620      	mov	r0, r4
 800dd30:	f000 f83a 	bl	800dda8 <_free_r>
 800dd34:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800dd36:	b111      	cbz	r1, 800dd3e <_reclaim_reent+0x9e>
 800dd38:	4620      	mov	r0, r4
 800dd3a:	f000 f835 	bl	800dda8 <_free_r>
 800dd3e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800dd40:	b111      	cbz	r1, 800dd48 <_reclaim_reent+0xa8>
 800dd42:	4620      	mov	r0, r4
 800dd44:	f000 f830 	bl	800dda8 <_free_r>
 800dd48:	6a23      	ldr	r3, [r4, #32]
 800dd4a:	b11b      	cbz	r3, 800dd54 <_reclaim_reent+0xb4>
 800dd4c:	4620      	mov	r0, r4
 800dd4e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800dd52:	4718      	bx	r3
 800dd54:	bd70      	pop	{r4, r5, r6, pc}
 800dd56:	bf00      	nop
 800dd58:	20000124 	.word	0x20000124

0800dd5c <__libc_init_array>:
 800dd5c:	b570      	push	{r4, r5, r6, lr}
 800dd5e:	4d0d      	ldr	r5, [pc, #52]	@ (800dd94 <__libc_init_array+0x38>)
 800dd60:	4c0d      	ldr	r4, [pc, #52]	@ (800dd98 <__libc_init_array+0x3c>)
 800dd62:	1b64      	subs	r4, r4, r5
 800dd64:	10a4      	asrs	r4, r4, #2
 800dd66:	2600      	movs	r6, #0
 800dd68:	42a6      	cmp	r6, r4
 800dd6a:	d109      	bne.n	800dd80 <__libc_init_array+0x24>
 800dd6c:	4d0b      	ldr	r5, [pc, #44]	@ (800dd9c <__libc_init_array+0x40>)
 800dd6e:	4c0c      	ldr	r4, [pc, #48]	@ (800dda0 <__libc_init_array+0x44>)
 800dd70:	f000 f870 	bl	800de54 <_init>
 800dd74:	1b64      	subs	r4, r4, r5
 800dd76:	10a4      	asrs	r4, r4, #2
 800dd78:	2600      	movs	r6, #0
 800dd7a:	42a6      	cmp	r6, r4
 800dd7c:	d105      	bne.n	800dd8a <__libc_init_array+0x2e>
 800dd7e:	bd70      	pop	{r4, r5, r6, pc}
 800dd80:	f855 3b04 	ldr.w	r3, [r5], #4
 800dd84:	4798      	blx	r3
 800dd86:	3601      	adds	r6, #1
 800dd88:	e7ee      	b.n	800dd68 <__libc_init_array+0xc>
 800dd8a:	f855 3b04 	ldr.w	r3, [r5], #4
 800dd8e:	4798      	blx	r3
 800dd90:	3601      	adds	r6, #1
 800dd92:	e7f2      	b.n	800dd7a <__libc_init_array+0x1e>
 800dd94:	0800dfa4 	.word	0x0800dfa4
 800dd98:	0800dfa4 	.word	0x0800dfa4
 800dd9c:	0800dfa4 	.word	0x0800dfa4
 800dda0:	0800dfa8 	.word	0x0800dfa8

0800dda4 <__retarget_lock_acquire_recursive>:
 800dda4:	4770      	bx	lr

0800dda6 <__retarget_lock_release_recursive>:
 800dda6:	4770      	bx	lr

0800dda8 <_free_r>:
 800dda8:	b538      	push	{r3, r4, r5, lr}
 800ddaa:	4605      	mov	r5, r0
 800ddac:	2900      	cmp	r1, #0
 800ddae:	d041      	beq.n	800de34 <_free_r+0x8c>
 800ddb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ddb4:	1f0c      	subs	r4, r1, #4
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	bfb8      	it	lt
 800ddba:	18e4      	addlt	r4, r4, r3
 800ddbc:	f000 f83e 	bl	800de3c <__malloc_lock>
 800ddc0:	4a1d      	ldr	r2, [pc, #116]	@ (800de38 <_free_r+0x90>)
 800ddc2:	6813      	ldr	r3, [r2, #0]
 800ddc4:	b933      	cbnz	r3, 800ddd4 <_free_r+0x2c>
 800ddc6:	6063      	str	r3, [r4, #4]
 800ddc8:	6014      	str	r4, [r2, #0]
 800ddca:	4628      	mov	r0, r5
 800ddcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ddd0:	f000 b83a 	b.w	800de48 <__malloc_unlock>
 800ddd4:	42a3      	cmp	r3, r4
 800ddd6:	d908      	bls.n	800ddea <_free_r+0x42>
 800ddd8:	6820      	ldr	r0, [r4, #0]
 800ddda:	1821      	adds	r1, r4, r0
 800dddc:	428b      	cmp	r3, r1
 800ddde:	bf01      	itttt	eq
 800dde0:	6819      	ldreq	r1, [r3, #0]
 800dde2:	685b      	ldreq	r3, [r3, #4]
 800dde4:	1809      	addeq	r1, r1, r0
 800dde6:	6021      	streq	r1, [r4, #0]
 800dde8:	e7ed      	b.n	800ddc6 <_free_r+0x1e>
 800ddea:	461a      	mov	r2, r3
 800ddec:	685b      	ldr	r3, [r3, #4]
 800ddee:	b10b      	cbz	r3, 800ddf4 <_free_r+0x4c>
 800ddf0:	42a3      	cmp	r3, r4
 800ddf2:	d9fa      	bls.n	800ddea <_free_r+0x42>
 800ddf4:	6811      	ldr	r1, [r2, #0]
 800ddf6:	1850      	adds	r0, r2, r1
 800ddf8:	42a0      	cmp	r0, r4
 800ddfa:	d10b      	bne.n	800de14 <_free_r+0x6c>
 800ddfc:	6820      	ldr	r0, [r4, #0]
 800ddfe:	4401      	add	r1, r0
 800de00:	1850      	adds	r0, r2, r1
 800de02:	4283      	cmp	r3, r0
 800de04:	6011      	str	r1, [r2, #0]
 800de06:	d1e0      	bne.n	800ddca <_free_r+0x22>
 800de08:	6818      	ldr	r0, [r3, #0]
 800de0a:	685b      	ldr	r3, [r3, #4]
 800de0c:	6053      	str	r3, [r2, #4]
 800de0e:	4408      	add	r0, r1
 800de10:	6010      	str	r0, [r2, #0]
 800de12:	e7da      	b.n	800ddca <_free_r+0x22>
 800de14:	d902      	bls.n	800de1c <_free_r+0x74>
 800de16:	230c      	movs	r3, #12
 800de18:	602b      	str	r3, [r5, #0]
 800de1a:	e7d6      	b.n	800ddca <_free_r+0x22>
 800de1c:	6820      	ldr	r0, [r4, #0]
 800de1e:	1821      	adds	r1, r4, r0
 800de20:	428b      	cmp	r3, r1
 800de22:	bf04      	itt	eq
 800de24:	6819      	ldreq	r1, [r3, #0]
 800de26:	685b      	ldreq	r3, [r3, #4]
 800de28:	6063      	str	r3, [r4, #4]
 800de2a:	bf04      	itt	eq
 800de2c:	1809      	addeq	r1, r1, r0
 800de2e:	6021      	streq	r1, [r4, #0]
 800de30:	6054      	str	r4, [r2, #4]
 800de32:	e7ca      	b.n	800ddca <_free_r+0x22>
 800de34:	bd38      	pop	{r3, r4, r5, pc}
 800de36:	bf00      	nop
 800de38:	20005478 	.word	0x20005478

0800de3c <__malloc_lock>:
 800de3c:	4801      	ldr	r0, [pc, #4]	@ (800de44 <__malloc_lock+0x8>)
 800de3e:	f7ff bfb1 	b.w	800dda4 <__retarget_lock_acquire_recursive>
 800de42:	bf00      	nop
 800de44:	20005474 	.word	0x20005474

0800de48 <__malloc_unlock>:
 800de48:	4801      	ldr	r0, [pc, #4]	@ (800de50 <__malloc_unlock+0x8>)
 800de4a:	f7ff bfac 	b.w	800dda6 <__retarget_lock_release_recursive>
 800de4e:	bf00      	nop
 800de50:	20005474 	.word	0x20005474

0800de54 <_init>:
 800de54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de56:	bf00      	nop
 800de58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de5a:	bc08      	pop	{r3}
 800de5c:	469e      	mov	lr, r3
 800de5e:	4770      	bx	lr

0800de60 <_fini>:
 800de60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de62:	bf00      	nop
 800de64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de66:	bc08      	pop	{r3}
 800de68:	469e      	mov	lr, r3
 800de6a:	4770      	bx	lr
