{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1514258631564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1514258631565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 26 11:23:51 2017 " "Processing started: Tue Dec 26 11:23:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1514258631565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1514258631565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project9 -c project9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project9 -c project9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1514258631565 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1514258632137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project9.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 project9 " "Found entity 1: project9" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514258632282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514258632282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel8.v 1 1 " "Found 1 design units, including 1 entities, in source file sel8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEL8 " "Found entity 1: SEL8" {  } { { "SEL8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/SEL8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514258632301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514258632301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel9.v 1 1 " "Found 1 design units, including 1 entities, in source file sel9.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEL9 " "Found entity 1: SEL9" {  } { { "SEL9.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/SEL9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514258632322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514258632322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamic_scanning.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dynamic_scanning.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic_scanning " "Found entity 1: dynamic_scanning" {  } { { "dynamic_scanning.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/dynamic_scanning.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514258632342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514258632342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514258632361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514258632361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/frequency_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514258632372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514258632372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_shake.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_shake.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_shake " "Found entity 1: keyboard_shake" {  } { { "keyboard_shake.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/keyboard_shake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514258632381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514258632381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ks8.v 1 1 " "Found 1 design units, including 1 entities, in source file ks8.v" { { "Info" "ISGN_ENTITY_NAME" "1 KS8 " "Found entity 1: KS8" {  } { { "KS8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/KS8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514258632398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514258632398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8.v 1 1 " "Found 1 design units, including 1 entities, in source file register8.v" { { "Info" "ISGN_ENTITY_NAME" "1 register8 " "Found entity 1: register8" {  } { { "register8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/register8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514258632417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514258632417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag.v 1 1 " "Found 1 design units, including 1 entities, in source file flag.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flag " "Found entity 1: Flag" {  } { { "Flag.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/Flag.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514258632436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514258632436 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "out packed SEL8.v(6) " "Verilog HDL Port Declaration warning at SEL8.v(6): data type declaration for \"out\" declares packed dimensions but the port declaration declaration does not" {  } { { "SEL8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/SEL8.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1514258632437 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out SEL8.v(5) " "HDL info at SEL8.v(5): see declaration for object \"out\"" {  } { { "SEL8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/SEL8.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514258632437 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "out packed SEL9.v(6) " "Verilog HDL Port Declaration warning at SEL9.v(6): data type declaration for \"out\" declares packed dimensions but the port declaration declaration does not" {  } { { "SEL9.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/SEL9.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1514258632438 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out SEL9.v(5) " "HDL info at SEL9.v(5): see declaration for object \"out\"" {  } { { "SEL9.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/SEL9.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514258632438 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KS8.v(5) " "Verilog HDL Instantiation warning at KS8.v(5): instance has no name" {  } { { "KS8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/KS8.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1514258632444 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KS8.v(6) " "Verilog HDL Instantiation warning at KS8.v(6): instance has no name" {  } { { "KS8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/KS8.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1514258632445 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KS8.v(7) " "Verilog HDL Instantiation warning at KS8.v(7): instance has no name" {  } { { "KS8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/KS8.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1514258632445 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KS8.v(8) " "Verilog HDL Instantiation warning at KS8.v(8): instance has no name" {  } { { "KS8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/KS8.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1514258632445 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KS8.v(9) " "Verilog HDL Instantiation warning at KS8.v(9): instance has no name" {  } { { "KS8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/KS8.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1514258632445 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KS8.v(10) " "Verilog HDL Instantiation warning at KS8.v(10): instance has no name" {  } { { "KS8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/KS8.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1514258632446 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KS8.v(11) " "Verilog HDL Instantiation warning at KS8.v(11): instance has no name" {  } { { "KS8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/KS8.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1514258632446 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KS8.v(12) " "Verilog HDL Instantiation warning at KS8.v(12): instance has no name" {  } { { "KS8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/KS8.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1514258632446 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project9 " "Elaborating entity \"project9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1514258632558 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst16 " "Block or symbol \"VCC\" of instance \"inst16\" overlaps another block or symbol" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 296 88 120 312 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1514258632571 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "F " "Found inconsistent dimensions for element \"F\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 320 464 512 336 "F\[2\]" "" } { 432 464 512 448 "F\[3\]" "" } { 688 472 520 704 "F\[7..0\]" "" } { 208 464 512 224 "F\[1\]" "" } { 96 464 512 112 "F\[0\]" "" } { 32 344 384 48 "F\[0\]" "" } { 48 344 384 64 "F\[1\]" "" } { 64 344 384 80 "F\[2\]" "" } { 80 344 384 96 "F\[3\]" "" } { 96 344 384 112 "F\[4\]" "" } { 112 344 384 128 "F\[5\]" "" } { 128 344 384 144 "F\[6\]" "" } { 144 344 384 160 "F\[7\]" "" } { 96 832 880 112 "F\[4\]" "" } { 208 832 880 224 "F\[5\]" "" } { 320 832 880 336 "F\[6\]" "" } { 432 832 880 448 "F\[7\]" "" } { 648 1264 1440 664 "F" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514258632571 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "F " "Converted elements in bus name \"F\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "F\[2\] F2 " "Converted element name(s) from \"F\[2\]\" to \"F2\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 320 464 512 336 "F\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632572 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "F\[3\] F3 " "Converted element name(s) from \"F\[3\]\" to \"F3\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 432 464 512 448 "F\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632572 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "F\[7..0\] F7..0 " "Converted element name(s) from \"F\[7..0\]\" to \"F7..0\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 688 472 520 704 "F\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632572 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "F\[1\] F1 " "Converted element name(s) from \"F\[1\]\" to \"F1\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 208 464 512 224 "F\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632572 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "F\[0\] F0 " "Converted element name(s) from \"F\[0\]\" to \"F0\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 96 464 512 112 "F\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632572 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "F\[0\] F0 " "Converted element name(s) from \"F\[0\]\" to \"F0\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 32 344 384 48 "F\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632572 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "F\[1\] F1 " "Converted element name(s) from \"F\[1\]\" to \"F1\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 48 344 384 64 "F\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632572 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "F\[2\] F2 " "Converted element name(s) from \"F\[2\]\" to \"F2\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 64 344 384 80 "F\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632572 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "F\[3\] F3 " "Converted element name(s) from \"F\[3\]\" to \"F3\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 80 344 384 96 "F\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632572 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "F\[4\] F4 " "Converted element name(s) from \"F\[4\]\" to \"F4\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 96 344 384 112 "F\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632572 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "F\[5\] F5 " "Converted element name(s) from \"F\[5\]\" to \"F5\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 112 344 384 128 "F\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632572 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "F\[6\] F6 " "Converted element name(s) from \"F\[6\]\" to \"F6\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 128 344 384 144 "F\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632572 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "F\[7\] F7 " "Converted element name(s) from \"F\[7\]\" to \"F7\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 144 344 384 160 "F\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632572 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "F\[4\] F4 " "Converted element name(s) from \"F\[4\]\" to \"F4\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 96 832 880 112 "F\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632572 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "F\[5\] F5 " "Converted element name(s) from \"F\[5\]\" to \"F5\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 208 832 880 224 "F\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632572 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "F\[6\] F6 " "Converted element name(s) from \"F\[6\]\" to \"F6\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 320 832 880 336 "F\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632572 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "F\[7\] F7 " "Converted element name(s) from \"F\[7\]\" to \"F7\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 432 832 880 448 "F\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632572 ""}  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 320 464 512 336 "F\[2\]" "" } { 432 464 512 448 "F\[3\]" "" } { 688 472 520 704 "F\[7..0\]" "" } { 208 464 512 224 "F\[1\]" "" } { 96 464 512 112 "F\[0\]" "" } { 32 344 384 48 "F\[0\]" "" } { 48 344 384 64 "F\[1\]" "" } { 64 344 384 80 "F\[2\]" "" } { 80 344 384 96 "F\[3\]" "" } { 96 344 384 112 "F\[4\]" "" } { 112 344 384 128 "F\[5\]" "" } { 128 344 384 144 "F\[6\]" "" } { 144 344 384 160 "F\[7\]" "" } { 96 832 880 112 "F\[4\]" "" } { 208 832 880 224 "F\[5\]" "" } { 320 832 880 336 "F\[6\]" "" } { 432 832 880 448 "F\[7\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1514258632572 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SW " "Converted elements in bus name \"SW\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[7..0\] SW7..0 " "Converted element name(s) from \"SW\[7..0\]\" to \"SW7..0\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 352 464 517 368 "SW\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632575 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[7..0\] SW7..0 " "Converted element name(s) from \"SW\[7..0\]\" to \"SW7..0\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 464 464 517 480 "SW\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632575 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[7..0\] SW7..0 " "Converted element name(s) from \"SW\[7..0\]\" to \"SW7..0\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 672 472 525 688 "SW\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632575 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[7..0\] SW7..0 " "Converted element name(s) from \"SW\[7..0\]\" to \"SW7..0\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 240 464 517 256 "SW\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632575 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[7..0\] SW7..0 " "Converted element name(s) from \"SW\[7..0\]\" to \"SW7..0\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 128 464 517 144 "SW\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632575 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[7..0\] SW7..0 " "Converted element name(s) from \"SW\[7..0\]\" to \"SW7..0\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 128 832 885 144 "SW\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632575 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[7..0\] SW7..0 " "Converted element name(s) from \"SW\[7..0\]\" to \"SW7..0\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 240 832 885 256 "SW\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632575 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[7..0\] SW7..0 " "Converted element name(s) from \"SW\[7..0\]\" to \"SW7..0\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 352 832 885 368 "SW\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632575 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[7..0\] SW7..0 " "Converted element name(s) from \"SW\[7..0\]\" to \"SW7..0\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 464 832 885 480 "SW\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632575 ""}  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 352 464 517 368 "SW\[7..0\]" "" } { 464 464 517 480 "SW\[7..0\]" "" } { 672 472 525 688 "SW\[7..0\]" "" } { 240 464 517 256 "SW\[7..0\]" "" } { 128 464 517 144 "SW\[7..0\]" "" } { 128 832 885 144 "SW\[7..0\]" "" } { 240 832 885 256 "SW\[7..0\]" "" } { 352 832 885 368 "SW\[7..0\]" "" } { 464 832 885 480 "SW\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1514258632575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led led:inst13 " "Elaborating entity \"led\" for hierarchy \"led:inst13\"" {  } { { "project9.bdf" "inst13" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 528 1088 1264 704 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632633 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a led.v(6) " "Verilog HDL Always Construct warning at led.v(6): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/led.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1514258632663 "|project9|led:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b led.v(6) " "Verilog HDL Always Construct warning at led.v(6): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/led.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1514258632663 "|project9|led:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c led.v(6) " "Verilog HDL Always Construct warning at led.v(6): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/led.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1514258632663 "|project9|led:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d led.v(6) " "Verilog HDL Always Construct warning at led.v(6): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/led.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1514258632664 "|project9|led:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e led.v(6) " "Verilog HDL Always Construct warning at led.v(6): inferring latch(es) for variable \"e\", which holds its previous value in one or more paths through the always construct" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/led.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1514258632664 "|project9|led:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f led.v(6) " "Verilog HDL Always Construct warning at led.v(6): inferring latch(es) for variable \"f\", which holds its previous value in one or more paths through the always construct" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/led.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1514258632664 "|project9|led:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g led.v(6) " "Verilog HDL Always Construct warning at led.v(6): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/led.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1514258632664 "|project9|led:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g led.v(6) " "Inferred latch for \"g\" at led.v(6)" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/led.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514258632664 "|project9|led:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f led.v(6) " "Inferred latch for \"f\" at led.v(6)" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/led.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514258632664 "|project9|led:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e led.v(6) " "Inferred latch for \"e\" at led.v(6)" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/led.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514258632664 "|project9|led:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d led.v(6) " "Inferred latch for \"d\" at led.v(6)" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/led.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514258632664 "|project9|led:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c led.v(6) " "Inferred latch for \"c\" at led.v(6)" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/led.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514258632665 "|project9|led:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b led.v(6) " "Inferred latch for \"b\" at led.v(6)" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/led.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514258632665 "|project9|led:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a led.v(6) " "Inferred latch for \"a\" at led.v(6)" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/led.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514258632665 "|project9|led:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEL8 SEL8:inst1 " "Elaborating entity \"SEL8\" for hierarchy \"SEL8:inst1\"" {  } { { "project9.bdf" "inst1" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 528 920 1080 640 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEL9 SEL9:inst14 " "Elaborating entity \"SEL9\" for hierarchy \"SEL9:inst14\"" {  } { { "project9.bdf" "inst14" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 528 520 688 768 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8 register8:inst2 " "Elaborating entity \"register8\" for hierarchy \"register8:inst2\"" {  } { { "project9.bdf" "inst2" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 64 512 688 176 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:inst12 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:inst12\"" {  } { { "project9.bdf" "inst12" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 264 144 328 376 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 74138:inst10 " "Elaborating entity \"74138\" for hierarchy \"74138:inst10\"" {  } { { "project9.bdf" "inst10" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 24 224 344 184 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74138:inst10 " "Elaborated megafunction instantiation \"74138:inst10\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 24 224 344 184 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514258632827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KS8 KS8:inst " "Elaborating entity \"KS8\" for hierarchy \"KS8:inst\"" {  } { { "project9.bdf" "inst" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 440 184 400 520 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_shake KS8:inst\|keyboard_shake:comb_3 " "Elaborating entity \"keyboard_shake\" for hierarchy \"KS8:inst\|keyboard_shake:comb_3\"" {  } { { "KS8.v" "comb_3" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/KS8.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_scanning dynamic_scanning:inst11 " "Elaborating entity \"dynamic_scanning\" for hierarchy \"dynamic_scanning:inst11\"" {  } { { "project9.bdf" "inst11" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 616 728 888 808 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74160 dynamic_scanning:inst11\|74160:inst " "Elaborating entity \"74160\" for hierarchy \"dynamic_scanning:inst11\|74160:inst\"" {  } { { "dynamic_scanning.bdf" "inst" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/dynamic_scanning.bdf" { { 224 312 432 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dynamic_scanning:inst11\|74160:inst " "Elaborated megafunction instantiation \"dynamic_scanning:inst11\|74160:inst\"" {  } { { "dynamic_scanning.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/dynamic_scanning.bdf" { { 224 312 432 408 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514258632990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flag Flag:inst20 " "Elaborating entity \"Flag\" for hierarchy \"Flag:inst20\"" {  } { { "project9.bdf" "inst20" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 152 1304 1480 328 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514258632993 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led:inst13\|g " "LATCH primitive \"led:inst13\|g\" is permanently enabled" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/led.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1514258633292 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led:inst13\|f " "LATCH primitive \"led:inst13\|f\" is permanently enabled" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/led.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1514258633293 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led:inst13\|e " "LATCH primitive \"led:inst13\|e\" is permanently enabled" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/led.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1514258633293 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led:inst13\|d " "LATCH primitive \"led:inst13\|d\" is permanently enabled" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/led.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1514258633293 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led:inst13\|c " "LATCH primitive \"led:inst13\|c\" is permanently enabled" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/led.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1514258633293 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led:inst13\|b " "LATCH primitive \"led:inst13\|b\" is permanently enabled" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/led.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1514258633293 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led:inst13\|a " "LATCH primitive \"led:inst13\|a\" is permanently enabled" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/led.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1514258633293 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "B VCC " "Pin \"B\" is stuck at VCC" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 584 1264 1440 600 "B" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514258634442 "|project9|B"} { "Warning" "WMLS_MLS_STUCK_PIN" "C VCC " "Pin \"C\" is stuck at VCC" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 600 1264 1440 616 "C" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514258634442 "|project9|C"} { "Warning" "WMLS_MLS_STUCK_PIN" "G GND " "Pin \"G\" is stuck at GND" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 664 1264 1440 680 "G" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514258634442 "|project9|G"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZERO\[7\] GND " "Pin \"ZERO\[7\]\" is stuck at GND" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 176 1504 1680 192 "ZERO\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514258634442 "|project9|ZERO[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZERO\[0\] VCC " "Pin \"ZERO\[0\]\" is stuck at VCC" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 176 1504 1680 192 "ZERO\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514258634442 "|project9|ZERO[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1514258634442 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1514258634608 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "45 " "45 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1514258634912 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1514258635414 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514258635414 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_in\[7\] " "No output dependent on input pin \"F_in\[7\]\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 480 0 168 496 "F_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514258635776 "|project9|F_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_in\[6\] " "No output dependent on input pin \"F_in\[6\]\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 480 0 168 496 "F_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514258635776 "|project9|F_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_in\[5\] " "No output dependent on input pin \"F_in\[5\]\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 480 0 168 496 "F_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514258635776 "|project9|F_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_in\[4\] " "No output dependent on input pin \"F_in\[4\]\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 480 0 168 496 "F_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514258635776 "|project9|F_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_in\[3\] " "No output dependent on input pin \"F_in\[3\]\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 480 0 168 496 "F_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514258635776 "|project9|F_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_in\[2\] " "No output dependent on input pin \"F_in\[2\]\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 480 0 168 496 "F_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514258635776 "|project9|F_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_in\[1\] " "No output dependent on input pin \"F_in\[1\]\"" {  } { { "project9.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/9/project9.bdf" { { 480 0 168 496 "F_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514258635776 "|project9|F_in[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1514258635776 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "412 " "Implemented 412 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1514258635779 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1514258635779 ""} { "Info" "ICUT_CUT_TM_LCELLS" "368 " "Implemented 368 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1514258635779 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1514258635779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "523 " "Peak virtual memory: 523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1514258635948 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 26 11:23:55 2017 " "Processing ended: Tue Dec 26 11:23:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1514258635948 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1514258635948 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1514258635948 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1514258635948 ""}
