

14:11 JUL 28 '97 B$SS.:E05SI                                               1    
    1      /*M* B$SS Based definition of a Safe-Store frame.  */
    2      /*T***********************************************************/
    3      /*T*                                                         */
    4      /*T* Copyright (c) Bull HN Information Systems Inc., 1997    */
    5      /*T*                                                         */
    6      /*T***********************************************************/
    7
    8      DCL 1 B$SS BASED DALIGNED,              /* 64 WORD FRAME IN SAFE STORE STACK       */
    9            2 HWMR UBIN(20) UNAL,            /* HIGH WATER MARK REG (RPM) */
   10            2 * UBIN(16) UNAL,               /* RHU */
   11            2 FPT,                            /* SET ON PMME ONLY                        */
   12              3 ALT BIT(1) UNAL,              /* ALTERNATE RETURN SET                    */
   13              3 FCG UBIN(5) UNAL,             /* FUNCTIONAL CODE GROUP                   */
   14              3 CODE UBIN(12) UNAL,           /* FPT CODE                                */
   15            2 AUTOPT UBIN(18) UNAL,           /* AUTO POINTER                            */
   16            2 INST,                           /* EVEN-ODD INSTRUCTION PAIR               */
   17              3 EVEN UBIN(36),
   18              3 ODD UBIN(36),
   19            2 IC UBIN(18) UNAL,          /* CONTENTS OF THE INSTRUCTION COUNTER     */
   20            2 IR,                             /* INDICATOR REGISTER                      */
   21              3 ZERO BIT(1) UNAL,             /* ZERO                                    */
   22              3 NEG BIT(1) UNAL,              /* NEGATIVE                                */
   23              3 CARRY BIT(1) UNAL,            /* CARRY                                   */
   24              3 OF BIT(1) UNAL,               /* OVERFLOW                                */
   25              3 EXOF BIT(1) UNAL,             /* EXPONENT OVERFLOW                       */
   26              3 EXUF BIT(1) UNAL,             /* EXPONENT UNDERFLOW                      */
   27              3 OFM BIT(1) UNAL,              /* OVERFLOW MASK                           */
   28              3 TR BIT(1) UNAL,               /* TALLY RUNOUT                            */
   29              3 PE BIT(1) UNAL,               /* PARITY ERROR                            */
   30              3 PM BIT(1) UNAL,               /* PARITY MASK                             */
   31              3 MM BIT(1) UNAL,               /* MASTER MODE                             */
   32              3 TRC BIT(1) UNAL,              /* TRUNCATION (EIS ONLY)                   */
   33              3 MIR BIT(1) UNAL,              /* MULTI-WORD INTERRUPT                    */
   34              3 EXUFM BIT(1) UNAL,            /* EXPONENT UNDERFLOW MASK                 */
   35              3 HEX BIT(1) UNAL,              /* HEX FLOATING POINT                 */
   36              3 * BIT(3) UNAL,
   37            2 * BIT(9) UNAL,
14:11 JUL 28 '97 B$SS.:E05SI                                               2    
   38            2 MRT BIT(1) UNAL,               /* MODE REGISTER TRAP */
   39            2 SSF BIT(1) UNAL,                /* SAFE STORE STACK FAULT                  */
   40            2 FI BIT(1) UNAL,                 /* 0=FAULT   1=INTERRUPT                   */
   41            2 FC UBIN(5) UNAL,                /* FAULT CODE                              */
   42            2 * BIT(3) UNAL,
   43            2 CP# UBIN(2) UNAL,               /* CPU NUMBER                              */
   44            2 SCR BIT(2) UNAL,                /* STACK CONTROL REGISTER                  */
   45            2 IS_SEGID BIT(12) UNAL,          /* INST. SEGMENT SEGID                     */
   46            2 DSAR BIT(17) UNAL,              /* DATA STACK ADDR. REGISTER               */
   47            2 * BIT(1) UNAL,
   48            2 CPUREQ BIT(1) UNAL,             /* SET BY SOFTWARE IF IR.MIR SET           */
   49            2 CPUTYP UBIN(5) UNAL,            /* SET BY SW TO CPU TYPE IF IR.MIR SET     */
   50            2 * BIT(3) UNAL,
   51            2 EWSQ# UBIN(9) UNAL,             /* WORKING SPACE QUARTER #                 */
   52            2 RVA UBIN(36) UNAL,              /* VIRTUAL ADDR. OF FAULTING INST          */
   53            2 FPTCHK REDEF RVA UBIN(36),   /* FPT CHECKER STUFF */
   54            2 ISR,                            /* INSTRUCTION SEGMENT REGISTER            */
   55              3 BOUND UBIN(20) UNAL,
   56              3 FLAGS BIT(9) UNAL,
   57              3 WSR UBIN(3) UNAL,
   58              3 TYPE BIT(4) UNAL,
   59              3 BASE SBIN WORD,
   60            2 ASR,                            /* ARGUEMENT SEGMENT REGISTER              */
   61              3 BOUND UBIN(20) UNAL,
   62              3 FLAGS BIT(9) UNAL,
   63              3 WSR UBIN(3) UNAL,
   64              3 TYPE BIT(4) UNAL,
   65              3 BASE SBIN WORD,
   66            2 LSR,                            /* LINKAGE SEGMENT REGISTER                */
   67              3 BOUND UBIN(20) UNAL,
   68              3 FLAGS BIT(9) UNAL,
   69              3 WSR UBIN(3) UNAL,
   70              3 TYPE BIT(4) UNAL,
   71              3 BASE SBIN WORD,
   72            2 PSR,                            /* PARAMETER SEGMENT REGISTER              */
   73              3 BOUND UBIN(20) UNAL,
   74              3 FLAGS BIT(9) UNAL,
14:11 JUL 28 '97 B$SS.:E05SI                                               3    
   75              3 WSR UBIN(3) UNAL,
   76              3 TYPE BIT(4) UNAL,
   77              3 BASE SBIN WORD,
   78            2 PR0,                            /* POINTER REGISTER 0                      */
   79              3 AR0 UBIN(24) UNAL,            /* ADDRESS REGISTER 0                      */
   80              3 SID BIT(12) UNAL,             /* SEGID                                   */
   81            2 PR1,                            /* POINTER REGISTER 1                      */
   82              3 AR1 UBIN(24) UNAL,            /* ADDRESS REGISTER 1                      */
   83              3 SID BIT(12) UNAL,             /* SEGID                                   */
   84            2 PR2,                            /* POINTER REGISTER 2                      */
   85              3 AR2 UBIN(24) UNAL,            /* ADDRESS REGISTER 2                      */
   86              3 SID BIT(12) UNAL,             /* SEGID                                   */
   87            2 PR3,                            /* POINTER REGISTER 3                      */
   88              3 AR3 UBIN(24) UNAL,            /* ADDRESS REGISTER 3                      */
   89              3 SID BIT(12) UNAL,             /* SEGID                                   */
   90            2 PR4,                            /* POINTER REGISTER 4                      */
   91              3 AR4 UBIN(24) UNAL,            /* ADDRESS REGISTER 4                      */
   92              3 SID BIT(12) UNAL,             /* SEGID                                   */
   93            2 PR5,                            /* POINTER REGISTER 5                      */
   94              3 AR5 UBIN(24) UNAL,            /* ADDRESS REGISTER 5                      */
   95              3 SID BIT(12) UNAL,             /* SEGID                                   */
   96            2 PR6,                            /* POINTER REGISTER 6                      */
   97              3 AR6 UBIN(24) UNAL,            /* ADDRESS REGISTER 6                      */
   98              3 SID BIT(12) UNAL,             /* SEGID                                   */
   99            2 PR7,                            /* POINTER REGISTER 7                      */
  100              3 AR7 UBIN(24) UNAL,            /* ADDRESS REGISTER 7                      */
  101              3 SID BIT(12) UNAL,             /* SEGID                                   */
  102            2 DR0,                            /* DISCRIPTOR REGISTER 0                   */
  103              3 BOUND UBIN(20) UNAL,
  104              3 FLAGS BIT(9) UNAL,
  105              3 WSR UBIN(3) UNAL,
  106              3 TYPE UBIN(4) UNAL,
  107              3 BASE SBIN WORD,
  108            2 DR1,                            /* DISCRIPTOR REGISTER 1                   */
  109              3 BOUND UBIN(20) UNAL,
  110              3 FLAGS BIT(9) UNAL,
  111              3 WSR UBIN(3) UNAL,
14:11 JUL 28 '97 B$SS.:E05SI                                               4    
  112              3 TYPE UBIN(4) UNAL,
  113              3 BASE SBIN WORD,
  114            2 DR2,                            /* DISCRIPTOR REGISTER 2                   */
  115              3 BOUND UBIN(20) UNAL,
  116              3 FLAGS BIT(9) UNAL,
  117              3 WSR UBIN(3) UNAL,
  118              3 TYPE UBIN(4) UNAL,
  119              3 BASE SBIN WORD,
  120            2 DR3,                            /* DISCRIPTOR REGISTER 3                   */
  121              3 BOUND UBIN(20) UNAL,
  122              3 FLAGS BIT(9) UNAL,
  123              3 WSR UBIN(3) UNAL,
  124              3 TYPE UBIN(4) UNAL,
  125              3 BASE SBIN WORD,
  126            2 DR4,                            /* DISCRIPTOR REGISTER 4                   */
  127              3 BOUND UBIN(20) UNAL,
  128              3 FLAGS BIT(9) UNAL,
  129              3 WSR UBIN(3) UNAL,
  130              3 TYPE UBIN(4) UNAL,
  131              3 BASE SBIN WORD,
  132            2 DR5,                            /* DISCRIPTOR REGISTER 5                   */
  133              3 BOUND UBIN(20) UNAL,
  134              3 FLAGS BIT(9) UNAL,
  135              3 WSR UBIN(3) UNAL,
  136              3 TYPE UBIN(4) UNAL,
  137              3 BASE SBIN WORD,
  138            2 DR6,                            /* DISCRIPTOR REGISTER 6                   */
  139              3 BOUND UBIN(20) UNAL,
  140              3 FLAGS BIT(9) UNAL,
  141              3 WSR UBIN(3) UNAL,
  142              3 TYPE UBIN(4) UNAL,
  143              3 BASE SBIN WORD,
  144            2 DR7,                            /* DISCRIPTOR REGISTER 7                   */
  145              3 BOUND UBIN(20) UNAL,
  146              3 FLAGS BIT(9) UNAL,
  147              3 WSR UBIN(3) UNAL,
  148              3 TYPE UBIN(4) UNAL,
14:11 JUL 28 '97 B$SS.:E05SI                                               5    
  149              3 BASE SBIN WORD,
  150            2 X0 UBIN(18) UNAL,               /* INDEX REGISTER 0                        */
  151            2 X1 UBIN(18) UNAL,               /* INDEX REGISTER 1                        */
  152            2 X2 UBIN(18) UNAL,               /* INDEX REGISTER 2                        */
  153            2 X3 UBIN(18) UNAL,               /* INDEX REGISTER 3                        */
  154            2 X4 UBIN(18) UNAL,               /* INDEX REGISTER 4                        */
  155            2 X5 UBIN(18) UNAL,               /* INDEX REGISTER 5                        */
  156            2 X6 UBIN(18) UNAL,               /* INDEX REGISTER 6                        */
  157            2 X7 UBIN(18) UNAL,               /* INDEX REGISTER 7                        */
  158            2 A UBIN(36),                     /* ACCUMULATOR REGISTER                    */
  159            2 Q UBIN(36),                     /* QUOTIENT REGISTER                       */
  160            2 E BIT(8) UNAL,                  /* EXPONENT REGISTER                       */
  161            2 * BIT(19) UNAL,
  162            2 TCBFLG UBIN(9) UNAL,            /* COPIED FRAME TO TCB FLAG                */
  163            2 * BIT(36) UNAL,
  164            2 EIS0 UBIN(36) UNAL,
  165            2 EIS1 UBIN(36) UNAL,
  166            2 EIS2 UBIN(36) UNAL,
  167            2 EIS3 UBIN(36) UNAL,
  168            2 EIS4 UBIN(36) UNAL,
  169            2 EIS5 UBIN(36) UNAL,
  170            2 EIS6 UBIN(36) UNAL,
  171            2 EIS7 UBIN(36) UNAL,
  172            2 * BIT(36) UNAL,
  173            2 * BIT(36) UNAL,
  174            2 * BIT(36) UNAL,
  175            2 * BIT(36) UNAL,
  176            2 * BIT(36) UNAL,
  177            2 * BIT(36) UNAL,
  178            2 TIME BIT(72) UNAL;              /* 52 BIT REAL-TIME FROM SYSTEM CONTROLLER */

