{
  "module_name": "file.h",
  "hash_id": "f5f69b6b3045744b3a62ee7670906d94fbe8280b0357ece31bba028db3d179e1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/intel/iwlwifi/fw/file.h",
  "human_readable_source": " \n \n#ifndef __iwl_fw_file_h__\n#define __iwl_fw_file_h__\n\n#include <linux/netdevice.h>\n#include <linux/nl80211.h>\n\n \nstruct iwl_ucode_header {\n\t__le32 ver;\t \n\tunion {\n\t\tstruct {\n\t\t\t__le32 inst_size;\t \n\t\t\t__le32 data_size;\t \n\t\t\t__le32 init_size;\t \n\t\t\t__le32 init_data_size;\t \n\t\t\t__le32 boot_size;\t \n\t\t\tu8 data[0];\t\t \n\t\t} v1;\n\t\tstruct {\n\t\t\t__le32 build;\t\t \n\t\t\t__le32 inst_size;\t \n\t\t\t__le32 data_size;\t \n\t\t\t__le32 init_size;\t \n\t\t\t__le32 init_data_size;\t \n\t\t\t__le32 boot_size;\t \n\t\t\tu8 data[0];\t\t \n\t\t} v2;\n\t} u;\n};\n\n#define IWL_UCODE_TLV_DEBUG_BASE\t0x1000005\n#define IWL_UCODE_TLV_CONST_BASE\t0x100\n\n \n\nenum iwl_ucode_tlv_type {\n\tIWL_UCODE_TLV_INVALID\t\t= 0,  \n\tIWL_UCODE_TLV_INST\t\t= 1,\n\tIWL_UCODE_TLV_DATA\t\t= 2,\n\tIWL_UCODE_TLV_INIT\t\t= 3,\n\tIWL_UCODE_TLV_INIT_DATA\t\t= 4,\n\tIWL_UCODE_TLV_BOOT\t\t= 5,\n\tIWL_UCODE_TLV_PROBE_MAX_LEN\t= 6,  \n\tIWL_UCODE_TLV_PAN\t\t= 7,  \n\tIWL_UCODE_TLV_MEM_DESC\t\t= 7,  \n\tIWL_UCODE_TLV_RUNT_EVTLOG_PTR\t= 8,\n\tIWL_UCODE_TLV_RUNT_EVTLOG_SIZE\t= 9,\n\tIWL_UCODE_TLV_RUNT_ERRLOG_PTR\t= 10,\n\tIWL_UCODE_TLV_INIT_EVTLOG_PTR\t= 11,\n\tIWL_UCODE_TLV_INIT_EVTLOG_SIZE\t= 12,\n\tIWL_UCODE_TLV_INIT_ERRLOG_PTR\t= 13,\n\tIWL_UCODE_TLV_ENHANCE_SENS_TBL\t= 14,\n\tIWL_UCODE_TLV_PHY_CALIBRATION_SIZE = 15,\n\tIWL_UCODE_TLV_WOWLAN_INST\t= 16,\n\tIWL_UCODE_TLV_WOWLAN_DATA\t= 17,\n\tIWL_UCODE_TLV_FLAGS\t\t= 18,\n\tIWL_UCODE_TLV_SEC_RT\t\t= 19,\n\tIWL_UCODE_TLV_SEC_INIT\t\t= 20,\n\tIWL_UCODE_TLV_SEC_WOWLAN\t= 21,\n\tIWL_UCODE_TLV_DEF_CALIB\t\t= 22,\n\tIWL_UCODE_TLV_PHY_SKU\t\t= 23,\n\tIWL_UCODE_TLV_SECURE_SEC_RT\t= 24,\n\tIWL_UCODE_TLV_SECURE_SEC_INIT\t= 25,\n\tIWL_UCODE_TLV_SECURE_SEC_WOWLAN\t= 26,\n\tIWL_UCODE_TLV_NUM_OF_CPU\t= 27,\n\tIWL_UCODE_TLV_CSCHEME\t\t= 28,\n\tIWL_UCODE_TLV_API_CHANGES_SET\t= 29,\n\tIWL_UCODE_TLV_ENABLED_CAPABILITIES\t= 30,\n\tIWL_UCODE_TLV_N_SCAN_CHANNELS\t\t= 31,\n\tIWL_UCODE_TLV_PAGING\t\t= 32,\n\tIWL_UCODE_TLV_SEC_RT_USNIFFER\t= 34,\n\t \n\tIWL_UCODE_TLV_FW_VERSION\t= 36,\n\tIWL_UCODE_TLV_FW_DBG_DEST\t= 38,\n\tIWL_UCODE_TLV_FW_DBG_CONF\t= 39,\n\tIWL_UCODE_TLV_FW_DBG_TRIGGER\t= 40,\n\tIWL_UCODE_TLV_CMD_VERSIONS\t= 48,\n\tIWL_UCODE_TLV_FW_GSCAN_CAPA\t= 50,\n\tIWL_UCODE_TLV_FW_MEM_SEG\t= 51,\n\tIWL_UCODE_TLV_IML\t\t= 52,\n\tIWL_UCODE_TLV_UMAC_DEBUG_ADDRS\t= 54,\n\tIWL_UCODE_TLV_LMAC_DEBUG_ADDRS\t= 55,\n\tIWL_UCODE_TLV_FW_RECOVERY_INFO\t= 57,\n\tIWL_UCODE_TLV_HW_TYPE\t\t\t= 58,\n\tIWL_UCODE_TLV_FW_FSEQ_VERSION\t\t= 60,\n\tIWL_UCODE_TLV_PHY_INTEGRATION_VERSION\t= 61,\n\n\tIWL_UCODE_TLV_PNVM_VERSION\t\t= 62,\n\tIWL_UCODE_TLV_PNVM_SKU\t\t\t= 64,\n\n\tIWL_UCODE_TLV_SEC_TABLE_ADDR\t\t= 66,\n\tIWL_UCODE_TLV_D3_KEK_KCK_ADDR\t\t= 67,\n\tIWL_UCODE_TLV_CURRENT_PC\t\t= 68,\n\n\tIWL_UCODE_TLV_FW_NUM_STATIONS\t\t= IWL_UCODE_TLV_CONST_BASE + 0,\n\tIWL_UCODE_TLV_FW_NUM_BEACONS\t\t= IWL_UCODE_TLV_CONST_BASE + 2,\n\n\tIWL_UCODE_TLV_TYPE_DEBUG_INFO\t\t= IWL_UCODE_TLV_DEBUG_BASE + 0,\n\tIWL_UCODE_TLV_TYPE_BUFFER_ALLOCATION\t= IWL_UCODE_TLV_DEBUG_BASE + 1,\n\tIWL_UCODE_TLV_TYPE_HCMD\t\t\t= IWL_UCODE_TLV_DEBUG_BASE + 2,\n\tIWL_UCODE_TLV_TYPE_REGIONS\t\t= IWL_UCODE_TLV_DEBUG_BASE + 3,\n\tIWL_UCODE_TLV_TYPE_TRIGGERS\t\t= IWL_UCODE_TLV_DEBUG_BASE + 4,\n\tIWL_UCODE_TLV_TYPE_CONF_SET\t\t= IWL_UCODE_TLV_DEBUG_BASE + 5,\n\tIWL_UCODE_TLV_DEBUG_MAX = IWL_UCODE_TLV_TYPE_TRIGGERS,\n\n\t \n\tIWL_UCODE_TLV_FW_DBG_DUMP_LST\t= 0x1000,\n};\n\nstruct iwl_ucode_tlv {\n\t__le32 type;\t\t \n\t__le32 length;\t\t \n\tu8 data[];\n};\n\n#define IWL_TLV_UCODE_MAGIC\t\t0x0a4c5749\n#define FW_VER_HUMAN_READABLE_SZ\t64\n\nstruct iwl_tlv_ucode_header {\n\t \n\t__le32 zero;\n\t__le32 magic;\n\tu8 human_readable[FW_VER_HUMAN_READABLE_SZ];\n\t \n\t__le32 ver;\n\t__le32 build;\n\t__le64 ignore;\n\t \n\tu8 data[];\n};\n\n \nstruct iwl_ucode_api {\n\t__le32 api_index;\n\t__le32 api_flags;\n} __packed;\n\nstruct iwl_ucode_capa {\n\t__le32 api_index;\n\t__le32 api_capa;\n} __packed;\n\n \nenum iwl_ucode_tlv_flag {\n\tIWL_UCODE_TLV_FLAGS_PAN\t\t\t= BIT(0),\n\tIWL_UCODE_TLV_FLAGS_NEWSCAN\t\t= BIT(1),\n\tIWL_UCODE_TLV_FLAGS_MFP\t\t\t= BIT(2),\n\tIWL_UCODE_TLV_FLAGS_SHORT_BL\t\t= BIT(7),\n\tIWL_UCODE_TLV_FLAGS_D3_6_IPV6_ADDRS\t= BIT(10),\n\tIWL_UCODE_TLV_FLAGS_NO_BASIC_SSID\t= BIT(12),\n\tIWL_UCODE_TLV_FLAGS_NEW_NSOFFL_SMALL\t= BIT(15),\n\tIWL_UCODE_TLV_FLAGS_NEW_NSOFFL_LARGE\t= BIT(16),\n\tIWL_UCODE_TLV_FLAGS_UAPSD_SUPPORT\t= BIT(24),\n\tIWL_UCODE_TLV_FLAGS_EBS_SUPPORT\t\t= BIT(25),\n\tIWL_UCODE_TLV_FLAGS_P2P_PS_UAPSD\t= BIT(26),\n};\n\ntypedef unsigned int __bitwise iwl_ucode_tlv_api_t;\n\n \nenum iwl_ucode_tlv_api {\n\t \n\tIWL_UCODE_TLV_API_FRAGMENTED_SCAN\t= (__force iwl_ucode_tlv_api_t)8,\n\tIWL_UCODE_TLV_API_WIFI_MCC_UPDATE\t= (__force iwl_ucode_tlv_api_t)9,\n\tIWL_UCODE_TLV_API_LQ_SS_PARAMS\t\t= (__force iwl_ucode_tlv_api_t)18,\n\tIWL_UCODE_TLV_API_NEW_VERSION\t\t= (__force iwl_ucode_tlv_api_t)20,\n\tIWL_UCODE_TLV_API_SCAN_TSF_REPORT\t= (__force iwl_ucode_tlv_api_t)28,\n\tIWL_UCODE_TLV_API_TKIP_MIC_KEYS\t\t= (__force iwl_ucode_tlv_api_t)29,\n\tIWL_UCODE_TLV_API_STA_TYPE\t\t= (__force iwl_ucode_tlv_api_t)30,\n\tIWL_UCODE_TLV_API_NAN2_VER2\t\t= (__force iwl_ucode_tlv_api_t)31,\n\t \n\tIWL_UCODE_TLV_API_ADAPTIVE_DWELL\t= (__force iwl_ucode_tlv_api_t)32,\n\tIWL_UCODE_TLV_API_OCE\t\t\t= (__force iwl_ucode_tlv_api_t)33,\n\tIWL_UCODE_TLV_API_NEW_BEACON_TEMPLATE\t= (__force iwl_ucode_tlv_api_t)34,\n\tIWL_UCODE_TLV_API_NEW_RX_STATS\t\t= (__force iwl_ucode_tlv_api_t)35,\n\tIWL_UCODE_TLV_API_WOWLAN_KEY_MATERIAL\t= (__force iwl_ucode_tlv_api_t)36,\n\tIWL_UCODE_TLV_API_QUOTA_LOW_LATENCY\t= (__force iwl_ucode_tlv_api_t)38,\n\tIWL_UCODE_TLV_API_DEPRECATE_TTAK\t= (__force iwl_ucode_tlv_api_t)41,\n\tIWL_UCODE_TLV_API_ADAPTIVE_DWELL_V2\t= (__force iwl_ucode_tlv_api_t)42,\n\tIWL_UCODE_TLV_API_FRAG_EBS\t\t= (__force iwl_ucode_tlv_api_t)44,\n\tIWL_UCODE_TLV_API_REDUCE_TX_POWER\t= (__force iwl_ucode_tlv_api_t)45,\n\tIWL_UCODE_TLV_API_SHORT_BEACON_NOTIF\t= (__force iwl_ucode_tlv_api_t)46,\n\tIWL_UCODE_TLV_API_BEACON_FILTER_V4      = (__force iwl_ucode_tlv_api_t)47,\n\tIWL_UCODE_TLV_API_REGULATORY_NVM_INFO   = (__force iwl_ucode_tlv_api_t)48,\n\tIWL_UCODE_TLV_API_FTM_NEW_RANGE_REQ     = (__force iwl_ucode_tlv_api_t)49,\n\tIWL_UCODE_TLV_API_SCAN_OFFLOAD_CHANS    = (__force iwl_ucode_tlv_api_t)50,\n\tIWL_UCODE_TLV_API_MBSSID_HE\t\t= (__force iwl_ucode_tlv_api_t)52,\n\tIWL_UCODE_TLV_API_WOWLAN_TCP_SYN_WAKE\t= (__force iwl_ucode_tlv_api_t)53,\n\tIWL_UCODE_TLV_API_FTM_RTT_ACCURACY      = (__force iwl_ucode_tlv_api_t)54,\n\tIWL_UCODE_TLV_API_SAR_TABLE_VER         = (__force iwl_ucode_tlv_api_t)55,\n\tIWL_UCODE_TLV_API_REDUCED_SCAN_CONFIG   = (__force iwl_ucode_tlv_api_t)56,\n\tIWL_UCODE_TLV_API_ADWELL_HB_DEF_N_AP\t= (__force iwl_ucode_tlv_api_t)57,\n\tIWL_UCODE_TLV_API_SCAN_EXT_CHAN_VER\t= (__force iwl_ucode_tlv_api_t)58,\n\tIWL_UCODE_TLV_API_BAND_IN_RX_DATA\t= (__force iwl_ucode_tlv_api_t)59,\n\n\n#ifdef __CHECKER__\n\t \n#define NUM_IWL_UCODE_TLV_API 128\n#else\n\tNUM_IWL_UCODE_TLV_API\n#endif\n};\n\ntypedef unsigned int __bitwise iwl_ucode_tlv_capa_t;\n\n \nenum iwl_ucode_tlv_capa {\n\t \n\tIWL_UCODE_TLV_CAPA_D0I3_SUPPORT\t\t\t= (__force iwl_ucode_tlv_capa_t)0,\n\tIWL_UCODE_TLV_CAPA_LAR_SUPPORT\t\t\t= (__force iwl_ucode_tlv_capa_t)1,\n\tIWL_UCODE_TLV_CAPA_UMAC_SCAN\t\t\t= (__force iwl_ucode_tlv_capa_t)2,\n\tIWL_UCODE_TLV_CAPA_BEAMFORMER\t\t\t= (__force iwl_ucode_tlv_capa_t)3,\n\tIWL_UCODE_TLV_CAPA_TDLS_SUPPORT\t\t\t= (__force iwl_ucode_tlv_capa_t)6,\n\tIWL_UCODE_TLV_CAPA_TXPOWER_INSERTION_SUPPORT\t= (__force iwl_ucode_tlv_capa_t)8,\n\tIWL_UCODE_TLV_CAPA_DS_PARAM_SET_IE_SUPPORT\t= (__force iwl_ucode_tlv_capa_t)9,\n\tIWL_UCODE_TLV_CAPA_WFA_TPC_REP_IE_SUPPORT\t= (__force iwl_ucode_tlv_capa_t)10,\n\tIWL_UCODE_TLV_CAPA_QUIET_PERIOD_SUPPORT\t\t= (__force iwl_ucode_tlv_capa_t)11,\n\tIWL_UCODE_TLV_CAPA_DQA_SUPPORT\t\t\t= (__force iwl_ucode_tlv_capa_t)12,\n\tIWL_UCODE_TLV_CAPA_TDLS_CHANNEL_SWITCH\t\t= (__force iwl_ucode_tlv_capa_t)13,\n\tIWL_UCODE_TLV_CAPA_CNSLDTD_D3_D0_IMG\t\t= (__force iwl_ucode_tlv_capa_t)17,\n\tIWL_UCODE_TLV_CAPA_HOTSPOT_SUPPORT\t\t= (__force iwl_ucode_tlv_capa_t)18,\n\tIWL_UCODE_TLV_CAPA_CSUM_SUPPORT\t\t\t= (__force iwl_ucode_tlv_capa_t)21,\n\tIWL_UCODE_TLV_CAPA_RADIO_BEACON_STATS\t\t= (__force iwl_ucode_tlv_capa_t)22,\n\tIWL_UCODE_TLV_CAPA_P2P_SCM_UAPSD\t\t= (__force iwl_ucode_tlv_capa_t)26,\n\tIWL_UCODE_TLV_CAPA_BT_COEX_PLCR\t\t\t= (__force iwl_ucode_tlv_capa_t)28,\n\tIWL_UCODE_TLV_CAPA_LAR_MULTI_MCC\t\t= (__force iwl_ucode_tlv_capa_t)29,\n\tIWL_UCODE_TLV_CAPA_BT_COEX_RRC\t\t\t= (__force iwl_ucode_tlv_capa_t)30,\n\tIWL_UCODE_TLV_CAPA_GSCAN_SUPPORT\t\t= (__force iwl_ucode_tlv_capa_t)31,\n\n\t \n\tIWL_UCODE_TLV_CAPA_FRAGMENTED_PNVM_IMG\t\t= (__force iwl_ucode_tlv_capa_t)32,\n\tIWL_UCODE_TLV_CAPA_SOC_LATENCY_SUPPORT\t\t= (__force iwl_ucode_tlv_capa_t)37,\n\tIWL_UCODE_TLV_CAPA_STA_PM_NOTIF\t\t\t= (__force iwl_ucode_tlv_capa_t)38,\n\tIWL_UCODE_TLV_CAPA_BINDING_CDB_SUPPORT\t\t= (__force iwl_ucode_tlv_capa_t)39,\n\tIWL_UCODE_TLV_CAPA_CDB_SUPPORT\t\t\t= (__force iwl_ucode_tlv_capa_t)40,\n\tIWL_UCODE_TLV_CAPA_D0I3_END_FIRST\t\t= (__force iwl_ucode_tlv_capa_t)41,\n\tIWL_UCODE_TLV_CAPA_TLC_OFFLOAD                  = (__force iwl_ucode_tlv_capa_t)43,\n\tIWL_UCODE_TLV_CAPA_DYNAMIC_QUOTA                = (__force iwl_ucode_tlv_capa_t)44,\n\tIWL_UCODE_TLV_CAPA_COEX_SCHEMA_2\t\t= (__force iwl_ucode_tlv_capa_t)45,\n\tIWL_UCODE_TLV_CAPA_CHANNEL_SWITCH_CMD\t\t= (__force iwl_ucode_tlv_capa_t)46,\n\tIWL_UCODE_TLV_CAPA_FTM_CALIBRATED\t\t= (__force iwl_ucode_tlv_capa_t)47,\n\tIWL_UCODE_TLV_CAPA_ULTRA_HB_CHANNELS\t\t= (__force iwl_ucode_tlv_capa_t)48,\n\tIWL_UCODE_TLV_CAPA_CS_MODIFY\t\t\t= (__force iwl_ucode_tlv_capa_t)49,\n\tIWL_UCODE_TLV_CAPA_SET_LTR_GEN2\t\t\t= (__force iwl_ucode_tlv_capa_t)50,\n\tIWL_UCODE_TLV_CAPA_SET_PPAG\t\t\t= (__force iwl_ucode_tlv_capa_t)52,\n\tIWL_UCODE_TLV_CAPA_TAS_CFG\t\t\t= (__force iwl_ucode_tlv_capa_t)53,\n\tIWL_UCODE_TLV_CAPA_SESSION_PROT_CMD\t\t= (__force iwl_ucode_tlv_capa_t)54,\n\tIWL_UCODE_TLV_CAPA_PROTECTED_TWT\t\t= (__force iwl_ucode_tlv_capa_t)56,\n\tIWL_UCODE_TLV_CAPA_FW_RESET_HANDSHAKE\t\t= (__force iwl_ucode_tlv_capa_t)57,\n\tIWL_UCODE_TLV_CAPA_PASSIVE_6GHZ_SCAN\t\t= (__force iwl_ucode_tlv_capa_t)58,\n\tIWL_UCODE_TLV_CAPA_HIDDEN_6GHZ_SCAN\t\t= (__force iwl_ucode_tlv_capa_t)59,\n\tIWL_UCODE_TLV_CAPA_BROADCAST_TWT\t\t= (__force iwl_ucode_tlv_capa_t)60,\n\tIWL_UCODE_TLV_CAPA_COEX_HIGH_PRIO\t\t= (__force iwl_ucode_tlv_capa_t)61,\n\tIWL_UCODE_TLV_CAPA_RFIM_SUPPORT\t\t\t= (__force iwl_ucode_tlv_capa_t)62,\n\tIWL_UCODE_TLV_CAPA_BAID_ML_SUPPORT\t\t= (__force iwl_ucode_tlv_capa_t)63,\n\n\t \n\tIWL_UCODE_TLV_CAPA_EXTENDED_DTS_MEASURE\t\t= (__force iwl_ucode_tlv_capa_t)64,\n\tIWL_UCODE_TLV_CAPA_SHORT_PM_TIMEOUTS\t\t= (__force iwl_ucode_tlv_capa_t)65,\n\tIWL_UCODE_TLV_CAPA_BT_MPLUT_SUPPORT\t\t= (__force iwl_ucode_tlv_capa_t)67,\n\tIWL_UCODE_TLV_CAPA_MULTI_QUEUE_RX_SUPPORT\t= (__force iwl_ucode_tlv_capa_t)68,\n\tIWL_UCODE_TLV_CAPA_CSA_AND_TBTT_OFFLOAD\t\t= (__force iwl_ucode_tlv_capa_t)70,\n\tIWL_UCODE_TLV_CAPA_BEACON_ANT_SELECTION\t\t= (__force iwl_ucode_tlv_capa_t)71,\n\tIWL_UCODE_TLV_CAPA_BEACON_STORING\t\t= (__force iwl_ucode_tlv_capa_t)72,\n\tIWL_UCODE_TLV_CAPA_LAR_SUPPORT_V3\t\t= (__force iwl_ucode_tlv_capa_t)73,\n\tIWL_UCODE_TLV_CAPA_CT_KILL_BY_FW\t\t= (__force iwl_ucode_tlv_capa_t)74,\n\tIWL_UCODE_TLV_CAPA_TEMP_THS_REPORT_SUPPORT\t= (__force iwl_ucode_tlv_capa_t)75,\n\tIWL_UCODE_TLV_CAPA_CTDP_SUPPORT\t\t\t= (__force iwl_ucode_tlv_capa_t)76,\n\tIWL_UCODE_TLV_CAPA_USNIFFER_UNIFIED\t\t= (__force iwl_ucode_tlv_capa_t)77,\n\tIWL_UCODE_TLV_CAPA_EXTEND_SHARED_MEM_CFG\t= (__force iwl_ucode_tlv_capa_t)80,\n\tIWL_UCODE_TLV_CAPA_LQM_SUPPORT\t\t\t= (__force iwl_ucode_tlv_capa_t)81,\n\tIWL_UCODE_TLV_CAPA_TX_POWER_ACK\t\t\t= (__force iwl_ucode_tlv_capa_t)84,\n\tIWL_UCODE_TLV_CAPA_D3_DEBUG\t\t\t= (__force iwl_ucode_tlv_capa_t)87,\n\tIWL_UCODE_TLV_CAPA_LED_CMD_SUPPORT\t\t= (__force iwl_ucode_tlv_capa_t)88,\n\tIWL_UCODE_TLV_CAPA_MCC_UPDATE_11AX_SUPPORT\t= (__force iwl_ucode_tlv_capa_t)89,\n\tIWL_UCODE_TLV_CAPA_CSI_REPORTING\t\t= (__force iwl_ucode_tlv_capa_t)90,\n\tIWL_UCODE_TLV_CAPA_DBG_SUSPEND_RESUME_CMD_SUPP\t= (__force iwl_ucode_tlv_capa_t)92,\n\tIWL_UCODE_TLV_CAPA_DBG_BUF_ALLOC_CMD_SUPP\t= (__force iwl_ucode_tlv_capa_t)93,\n\n\t \n\tIWL_UCODE_TLV_CAPA_MLME_OFFLOAD\t\t\t= (__force iwl_ucode_tlv_capa_t)96,\n\n\t \n\tIWL_UCODE_TLV_CAPA_PSC_CHAN_SUPPORT\t\t= (__force iwl_ucode_tlv_capa_t)98,\n\n\tIWL_UCODE_TLV_CAPA_BIGTK_SUPPORT\t\t= (__force iwl_ucode_tlv_capa_t)100,\n\tIWL_UCODE_TLV_CAPA_DRAM_FRAG_SUPPORT\t\t= (__force iwl_ucode_tlv_capa_t)104,\n\tIWL_UCODE_TLV_CAPA_DUMP_COMPLETE_SUPPORT\t= (__force iwl_ucode_tlv_capa_t)105,\n\tIWL_UCODE_TLV_CAPA_SYNCED_TIME\t\t\t= (__force iwl_ucode_tlv_capa_t)106,\n\tIWL_UCODE_TLV_CAPA_TIME_SYNC_BOTH_FTM_TM        = (__force iwl_ucode_tlv_capa_t)108,\n\tIWL_UCODE_TLV_CAPA_BIGTK_TX_SUPPORT\t\t= (__force iwl_ucode_tlv_capa_t)109,\n\tIWL_UCODE_TLV_CAPA_MLD_API_SUPPORT\t\t= (__force iwl_ucode_tlv_capa_t)110,\n\tIWL_UCODE_TLV_CAPA_SCAN_DONT_TOGGLE_ANT         = (__force iwl_ucode_tlv_capa_t)111,\n\tIWL_UCODE_TLV_CAPA_PPAG_CHINA_BIOS_SUPPORT\t= (__force iwl_ucode_tlv_capa_t)112,\n\tIWL_UCODE_TLV_CAPA_OFFLOAD_BTM_SUPPORT\t\t= (__force iwl_ucode_tlv_capa_t)113,\n\tIWL_UCODE_TLV_CAPA_STA_EXP_MFP_SUPPORT\t\t= (__force iwl_ucode_tlv_capa_t)114,\n\tIWL_UCODE_TLV_CAPA_SNIFF_VALIDATE_SUPPORT\t= (__force iwl_ucode_tlv_capa_t)116,\n\n#ifdef __CHECKER__\n\t \n#define NUM_IWL_UCODE_TLV_CAPA 128\n#else\n\tNUM_IWL_UCODE_TLV_CAPA\n#endif\n};\n\n \n#define IWL_DEFAULT_STANDARD_PHY_CALIBRATE_TBL_SIZE\t18\n#define IWL_MAX_STANDARD_PHY_CALIBRATE_TBL_SIZE\t\t19\n#define IWL_MAX_PHY_CALIBRATE_TBL_SIZE\t\t\t253\n\n \n#define IWL_DEFAULT_MAX_PROBE_LENGTH\t200\n\n \n#define CPU1_CPU2_SEPARATOR_SECTION\t0xFFFFCCCC\n#define PAGING_SEPARATOR_SECTION\t0xAAAABBBB\n\n \n#define IWL_UCODE_MAJOR(ver)\t(((ver) & 0xFF000000) >> 24)\n#define IWL_UCODE_MINOR(ver)\t(((ver) & 0x00FF0000) >> 16)\n#define IWL_UCODE_API(ver)\t(((ver) & 0x0000FF00) >> 8)\n#define IWL_UCODE_SERIAL(ver)\t((ver) & 0x000000FF)\n\n \nstruct iwl_tlv_calib_ctrl {\n\t__le32 flow_trigger;\n\t__le32 event_trigger;\n} __packed;\n\nenum iwl_fw_phy_cfg {\n\tFW_PHY_CFG_RADIO_TYPE_POS = 0,\n\tFW_PHY_CFG_RADIO_TYPE = 0x3 << FW_PHY_CFG_RADIO_TYPE_POS,\n\tFW_PHY_CFG_RADIO_STEP_POS = 2,\n\tFW_PHY_CFG_RADIO_STEP = 0x3 << FW_PHY_CFG_RADIO_STEP_POS,\n\tFW_PHY_CFG_RADIO_DASH_POS = 4,\n\tFW_PHY_CFG_RADIO_DASH = 0x3 << FW_PHY_CFG_RADIO_DASH_POS,\n\tFW_PHY_CFG_TX_CHAIN_POS = 16,\n\tFW_PHY_CFG_TX_CHAIN = 0xf << FW_PHY_CFG_TX_CHAIN_POS,\n\tFW_PHY_CFG_RX_CHAIN_POS = 20,\n\tFW_PHY_CFG_RX_CHAIN = 0xf << FW_PHY_CFG_RX_CHAIN_POS,\n\tFW_PHY_CFG_CHAIN_SAD_POS = 23,\n\tFW_PHY_CFG_CHAIN_SAD_ENABLED = 0x1 << FW_PHY_CFG_CHAIN_SAD_POS,\n\tFW_PHY_CFG_CHAIN_SAD_ANT_A = 0x2 << FW_PHY_CFG_CHAIN_SAD_POS,\n\tFW_PHY_CFG_CHAIN_SAD_ANT_B = 0x4 << FW_PHY_CFG_CHAIN_SAD_POS,\n\tFW_PHY_CFG_SHARED_CLK = BIT(31),\n};\n\nenum iwl_fw_dbg_reg_operator {\n\tCSR_ASSIGN,\n\tCSR_SETBIT,\n\tCSR_CLEARBIT,\n\n\tPRPH_ASSIGN,\n\tPRPH_SETBIT,\n\tPRPH_CLEARBIT,\n\n\tINDIRECT_ASSIGN,\n\tINDIRECT_SETBIT,\n\tINDIRECT_CLEARBIT,\n\n\tPRPH_BLOCKBIT,\n};\n\n \nstruct iwl_fw_dbg_reg_op {\n\tu8 op;\n\tu8 reserved[3];\n\t__le32 addr;\n\t__le32 val;\n} __packed;\n\n \nenum iwl_fw_dbg_monitor_mode {\n\tSMEM_MODE = 0,\n\tEXTERNAL_MODE = 1,\n\tMARBH_MODE = 2,\n\tMIPI_MODE = 3,\n};\n\n \nstruct iwl_fw_dbg_mem_seg_tlv {\n\t__le32 data_type;\n\t__le32 ofs;\n\t__le32 len;\n} __packed;\n\n \nstruct iwl_fw_dbg_dest_tlv_v1 {\n\tu8 version;\n\tu8 monitor_mode;\n\tu8 size_power;\n\tu8 reserved;\n\t__le32 base_reg;\n\t__le32 end_reg;\n\t__le32 write_ptr_reg;\n\t__le32 wrap_count;\n\tu8 base_shift;\n\tu8 end_shift;\n\tstruct iwl_fw_dbg_reg_op reg_ops[];\n} __packed;\n\n \n#define IWL_LDBG_M2S_BUF_SIZE_MSK\t0x0fff0000\n \n#define IWL_LDBG_M2S_BUF_BA_MSK\t\t0x00000fff\n \n#define IWL_M2S_UNIT_SIZE\t\t\t0x100\n\nstruct iwl_fw_dbg_dest_tlv {\n\tu8 version;\n\tu8 monitor_mode;\n\tu8 size_power;\n\tu8 reserved;\n\t__le32 cfg_reg;\n\t__le32 write_ptr_reg;\n\t__le32 wrap_count;\n\tu8 base_shift;\n\tu8 size_shift;\n\tstruct iwl_fw_dbg_reg_op reg_ops[];\n} __packed;\n\nstruct iwl_fw_dbg_conf_hcmd {\n\tu8 id;\n\tu8 reserved;\n\t__le16 len;\n\tu8 data[];\n} __packed;\n\n \nenum iwl_fw_dbg_trigger_mode {\n\tIWL_FW_DBG_TRIGGER_START = BIT(0),\n\tIWL_FW_DBG_TRIGGER_STOP = BIT(1),\n\tIWL_FW_DBG_TRIGGER_MONITOR_ONLY = BIT(2),\n};\n\n \nenum iwl_fw_dbg_trigger_flags {\n\tIWL_FW_DBG_FORCE_RESTART = BIT(0),\n};\n\n \nenum iwl_fw_dbg_trigger_vif_type {\n\tIWL_FW_DBG_CONF_VIF_ANY = NL80211_IFTYPE_UNSPECIFIED,\n\tIWL_FW_DBG_CONF_VIF_IBSS = NL80211_IFTYPE_ADHOC,\n\tIWL_FW_DBG_CONF_VIF_STATION = NL80211_IFTYPE_STATION,\n\tIWL_FW_DBG_CONF_VIF_AP = NL80211_IFTYPE_AP,\n\tIWL_FW_DBG_CONF_VIF_P2P_CLIENT = NL80211_IFTYPE_P2P_CLIENT,\n\tIWL_FW_DBG_CONF_VIF_P2P_GO = NL80211_IFTYPE_P2P_GO,\n\tIWL_FW_DBG_CONF_VIF_P2P_DEVICE = NL80211_IFTYPE_P2P_DEVICE,\n};\n\n \nstruct iwl_fw_dbg_trigger_tlv {\n\t__le32 id;\n\t__le32 vif_type;\n\t__le32 stop_conf_ids;\n\t__le32 stop_delay;\n\tu8 mode;\n\tu8 start_conf_id;\n\t__le16 occurrences;\n\t__le16 trig_dis_ms;\n\tu8 flags;\n\tu8 reserved[5];\n\n\tu8 data[];\n} __packed;\n\n#define FW_DBG_START_FROM_ALIVE\t0\n#define FW_DBG_CONF_MAX\t\t32\n#define FW_DBG_INVALID\t\t0xff\n\n \nstruct iwl_fw_dbg_trigger_missed_bcon {\n\t__le32 stop_consec_missed_bcon;\n\t__le32 stop_consec_missed_bcon_since_rx;\n\t__le32 reserved2[2];\n\t__le32 start_consec_missed_bcon;\n\t__le32 start_consec_missed_bcon_since_rx;\n\t__le32 reserved1[2];\n} __packed;\n\n \nstruct iwl_fw_dbg_trigger_cmd {\n\tstruct cmd {\n\t\tu8 cmd_id;\n\t\tu8 group_id;\n\t} __packed cmds[16];\n} __packed;\n\n \nstruct iwl_fw_dbg_trigger_stats {\n\t__le32 stop_offset;\n\t__le32 stop_threshold;\n\t__le32 start_offset;\n\t__le32 start_threshold;\n} __packed;\n\n \nstruct iwl_fw_dbg_trigger_low_rssi {\n\t__le32 rssi;\n} __packed;\n\n \nstruct iwl_fw_dbg_trigger_mlme {\n\tu8 stop_auth_denied;\n\tu8 stop_auth_timeout;\n\tu8 stop_rx_deauth;\n\tu8 stop_tx_deauth;\n\n\tu8 stop_assoc_denied;\n\tu8 stop_assoc_timeout;\n\tu8 stop_connection_loss;\n\tu8 reserved;\n\n\tu8 start_auth_denied;\n\tu8 start_auth_timeout;\n\tu8 start_rx_deauth;\n\tu8 start_tx_deauth;\n\n\tu8 start_assoc_denied;\n\tu8 start_assoc_timeout;\n\tu8 start_connection_loss;\n\tu8 reserved2;\n} __packed;\n\n \nstruct iwl_fw_dbg_trigger_txq_timer {\n\t__le32 command_queue;\n\t__le32 bss;\n\t__le32 softap;\n\t__le32 p2p_go;\n\t__le32 p2p_client;\n\t__le32 p2p_device;\n\t__le32 ibss;\n\t__le32 tdls;\n\t__le32 reserved[4];\n} __packed;\n\n \nstruct iwl_fw_dbg_trigger_time_event {\n\tstruct {\n\t\t__le32 id;\n\t\t__le32 action_bitmap;\n\t\t__le32 status_bitmap;\n\t} __packed time_events[16];\n} __packed;\n\n \nstruct iwl_fw_dbg_trigger_ba {\n\t__le16 rx_ba_start;\n\t__le16 rx_ba_stop;\n\t__le16 tx_ba_start;\n\t__le16 tx_ba_stop;\n\t__le16 rx_bar;\n\t__le16 tx_bar;\n\t__le16 frame_timeout;\n} __packed;\n\n \nstruct iwl_fw_dbg_trigger_tdls {\n\tu8 action_bitmap;\n\tu8 peer_mode;\n\tu8 peer[ETH_ALEN];\n\tu8 reserved[4];\n} __packed;\n\n \nstruct iwl_fw_dbg_trigger_tx_status {\n\tstruct tx_status {\n\t\tu8 status;\n\t\tu8 reserved[3];\n\t} __packed statuses[16];\n\t__le32 reserved[2];\n} __packed;\n\n \nstruct iwl_fw_dbg_conf_tlv {\n\tu8 id;\n\tu8 usniffer;\n\tu8 reserved;\n\tu8 num_of_hcmds;\n\tstruct iwl_fw_dbg_conf_hcmd hcmd;\n} __packed;\n\n#define IWL_FW_CMD_VER_UNKNOWN 99\n\n \nstruct iwl_fw_cmd_version {\n\tu8 cmd;\n\tu8 group;\n\tu8 cmd_ver;\n\tu8 notif_ver;\n} __packed;\n\nstruct iwl_fw_tcm_error_addr {\n\t__le32 addr;\n};  \n\nstruct iwl_fw_dump_exclude {\n\t__le32 addr, size;\n};\n\nstatic inline size_t _iwl_tlv_array_len(const struct iwl_ucode_tlv *tlv,\n\t\t\t\t\tsize_t fixed_size, size_t var_size)\n{\n\tsize_t var_len = le32_to_cpu(tlv->length) - fixed_size;\n\n\tif (WARN_ON(var_len % var_size))\n\t\treturn 0;\n\n\treturn var_len / var_size;\n}\n\n#define iwl_tlv_array_len(_tlv_ptr, _struct_ptr, _memb)\t\t\t\\\n\t_iwl_tlv_array_len((_tlv_ptr), sizeof(*(_struct_ptr)),\t\t\\\n\t\t\t   sizeof(_struct_ptr->_memb[0]))\n\n#endif   \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}