--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK11
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RST         |    9.658(R)|      SLOW  |   -4.115(R)|      FAST  |CLK11_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock CLKh
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    3.500(R)|      SLOW  |    0.771(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    3.641(R)|      SLOW  |    0.862(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    2.814(R)|      SLOW  |    2.161(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    4.533(R)|      SLOW  |    0.502(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    5.114(R)|      SLOW  |   -0.296(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    3.987(R)|      SLOW  |    0.609(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    2.700(R)|      SLOW  |    0.364(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    3.257(R)|      SLOW  |    0.185(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    3.654(R)|      SLOW  |    0.650(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    4.592(R)|      SLOW  |    0.336(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    4.616(R)|      SLOW  |    0.104(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    5.311(R)|      SLOW  |   -1.028(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|    5.084(R)|      SLOW  |   -0.618(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    4.368(R)|      SLOW  |    0.355(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    3.609(R)|      SLOW  |    0.599(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    4.806(R)|      SLOW  |    0.833(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    7.108(R)|      SLOW  |    3.208(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    3.148(R)|      SLOW  |    2.279(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.385(R)|      FAST  |    2.575(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -0.586(R)|      FAST  |    3.787(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -0.515(R)|      FAST  |    4.148(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -0.583(R)|      FAST  |    3.620(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |    0.036(R)|      FAST  |    2.355(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    1.576(R)|      SLOW  |   -0.290(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -0.571(R)|      FAST  |    3.775(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    2.013(R)|      SLOW  |    1.742(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    1.831(R)|      SLOW  |    1.960(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    2.115(R)|      SLOW  |    2.073(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |    1.599(R)|      SLOW  |    2.669(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    2.396(R)|      SLOW  |    2.343(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    2.499(R)|      SLOW  |    2.332(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    3.057(R)|      SLOW  |    2.447(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    3.042(R)|      SLOW  |    2.425(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    1.522(R)|      SLOW  |    2.063(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    1.664(R)|      SLOW  |    1.099(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |    0.752(R)|      SLOW  |    2.842(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |    1.350(R)|      SLOW  |    3.086(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |    0.174(R)|      FAST  |    3.183(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |    0.111(R)|      FAST  |    2.763(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -0.226(R)|      FAST  |    3.194(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -0.350(R)|      FAST  |    3.644(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    2.520(R)|      SLOW  |    1.594(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    3.208(R)|      SLOW  |    1.895(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    2.334(R)|      SLOW  |    2.515(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    2.766(R)|      SLOW  |    2.502(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    2.824(R)|      SLOW  |    2.886(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    2.550(R)|      SLOW  |    2.873(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    1.598(R)|      SLOW  |    2.772(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    0.984(R)|      SLOW  |    2.189(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    5.128(R)|      SLOW  |    1.174(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    4.108(R)|      SLOW  |    1.281(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    2.357(R)|      SLOW  |    1.584(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    3.048(R)|      SLOW  |    1.418(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    3.086(R)|      SLOW  |    1.794(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    3.169(R)|      SLOW  |    1.977(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    3.747(R)|      SLOW  |    1.622(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    3.235(R)|      SLOW  |    1.899(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |    0.467(R)|      SLOW  |    3.354(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |    0.244(R)|      FAST  |    3.797(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    2.067(R)|      SLOW  |    1.979(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |    2.259(R)|      SLOW  |    2.070(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |    1.676(R)|      SLOW  |    3.437(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    3.088(R)|      SLOW  |    2.694(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |    1.383(R)|      SLOW  |    3.675(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |    0.815(R)|      SLOW  |    3.872(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |    0.398(R)|      FAST  |    3.472(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |    0.020(R)|      FAST  |    3.816(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -0.013(R)|      FAST  |    3.808(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -0.414(R)|      FAST  |    4.045(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -0.528(R)|      FAST  |    3.166(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -0.488(R)|      FAST  |    2.928(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -0.735(R)|      FAST  |    3.348(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -0.751(R)|      FAST  |    3.384(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    2.254(R)|      SLOW  |    2.309(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    1.978(R)|      SLOW  |    2.274(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |    1.537(R)|      SLOW  |    2.819(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    1.839(R)|      SLOW  |    3.117(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    2.202(R)|      SLOW  |    2.234(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    2.226(R)|      SLOW  |    2.607(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |    1.387(R)|      SLOW  |    2.317(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |    0.365(R)|      FAST  |    3.965(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<15>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    3.750(R)|      SLOW  |    0.505(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    3.891(R)|      SLOW  |    0.596(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    3.064(R)|      SLOW  |    1.895(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    4.783(R)|      SLOW  |    0.236(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    5.364(R)|      SLOW  |   -0.562(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    4.237(R)|      SLOW  |    0.343(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    2.950(R)|      SLOW  |    0.098(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    3.507(R)|      SLOW  |   -0.081(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    3.904(R)|      SLOW  |    0.384(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    4.842(R)|      SLOW  |    0.070(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    4.866(R)|      SLOW  |   -0.162(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    5.561(R)|      SLOW  |   -1.248(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|    5.334(R)|      SLOW  |   -0.884(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    4.618(R)|      SLOW  |    0.089(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    3.859(R)|      SLOW  |    0.333(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    5.056(R)|      SLOW  |    0.567(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    7.358(R)|      SLOW  |    2.942(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    3.398(R)|      SLOW  |    2.013(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.176(R)|      FAST  |    2.309(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -0.377(R)|      FAST  |    3.521(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -0.306(R)|      FAST  |    3.882(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -0.374(R)|      FAST  |    3.354(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |    0.245(R)|      FAST  |    2.089(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    1.826(R)|      SLOW  |   -0.556(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -0.362(R)|      FAST  |    3.509(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    2.263(R)|      SLOW  |    1.476(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    2.081(R)|      SLOW  |    1.694(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    2.365(R)|      SLOW  |    1.807(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |    1.849(R)|      SLOW  |    2.403(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    2.646(R)|      SLOW  |    2.077(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    2.749(R)|      SLOW  |    2.066(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    3.307(R)|      SLOW  |    2.181(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    3.292(R)|      SLOW  |    2.159(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    1.772(R)|      SLOW  |    1.797(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    1.914(R)|      SLOW  |    0.833(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |    1.002(R)|      SLOW  |    2.576(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |    1.600(R)|      SLOW  |    2.820(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |    0.383(R)|      FAST  |    2.917(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |    0.320(R)|      FAST  |    2.497(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -0.017(R)|      FAST  |    2.928(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -0.141(R)|      FAST  |    3.378(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    2.770(R)|      SLOW  |    1.328(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    3.458(R)|      SLOW  |    1.629(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    2.584(R)|      SLOW  |    2.249(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    3.016(R)|      SLOW  |    2.236(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    3.074(R)|      SLOW  |    2.620(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    2.800(R)|      SLOW  |    2.607(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    1.848(R)|      SLOW  |    2.506(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    1.234(R)|      SLOW  |    1.923(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    5.378(R)|      SLOW  |    0.908(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    4.358(R)|      SLOW  |    1.015(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    2.607(R)|      SLOW  |    1.318(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    3.298(R)|      SLOW  |    1.152(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    3.336(R)|      SLOW  |    1.528(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    3.419(R)|      SLOW  |    1.711(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    3.997(R)|      SLOW  |    1.356(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    3.485(R)|      SLOW  |    1.633(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |    0.717(R)|      SLOW  |    3.088(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |    0.453(R)|      FAST  |    3.531(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    2.317(R)|      SLOW  |    1.713(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |    2.509(R)|      SLOW  |    1.804(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |    1.926(R)|      SLOW  |    3.171(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    3.338(R)|      SLOW  |    2.428(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |    1.633(R)|      SLOW  |    3.409(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |    1.065(R)|      SLOW  |    3.606(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |    0.607(R)|      FAST  |    3.206(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |    0.229(R)|      FAST  |    3.550(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |    0.196(R)|      FAST  |    3.542(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -0.205(R)|      FAST  |    3.779(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -0.319(R)|      FAST  |    2.900(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -0.279(R)|      FAST  |    2.662(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -0.526(R)|      FAST  |    3.082(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -0.542(R)|      FAST  |    3.118(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    2.504(R)|      SLOW  |    2.043(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    2.228(R)|      SLOW  |    2.008(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |    1.787(R)|      SLOW  |    2.553(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    2.089(R)|      SLOW  |    2.851(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    2.452(R)|      SLOW  |    1.968(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    2.476(R)|      SLOW  |    2.341(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |    1.637(R)|      SLOW  |    2.051(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |    0.574(R)|      FAST  |    3.699(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<16>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.933(R)|      SLOW  |    1.362(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    3.074(R)|      SLOW  |    1.453(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    2.247(R)|      SLOW  |    2.752(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    3.966(R)|      SLOW  |    1.093(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    4.547(R)|      SLOW  |    0.295(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    3.420(R)|      SLOW  |    1.200(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    2.133(R)|      SLOW  |    0.955(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    2.690(R)|      SLOW  |    0.776(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    3.087(R)|      SLOW  |    1.241(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    4.025(R)|      SLOW  |    0.927(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    4.049(R)|      SLOW  |    0.695(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    4.744(R)|      SLOW  |   -0.572(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    4.517(R)|      SLOW  |   -0.027(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    3.801(R)|      SLOW  |    0.946(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    3.042(R)|      SLOW  |    1.190(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    4.239(R)|      SLOW  |    1.424(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    6.541(R)|      SLOW  |    3.799(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    2.581(R)|      SLOW  |    2.870(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.730(R)|      FAST  |    3.166(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -0.931(R)|      FAST  |    4.378(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -0.860(R)|      FAST  |    4.739(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -0.928(R)|      FAST  |    4.211(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.309(R)|      FAST  |    2.946(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    1.009(R)|      SLOW  |    0.301(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -0.916(R)|      FAST  |    4.366(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    1.446(R)|      SLOW  |    2.333(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    1.264(R)|      SLOW  |    2.551(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    1.548(R)|      SLOW  |    2.664(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |    1.032(R)|      SLOW  |    3.260(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    1.829(R)|      SLOW  |    2.934(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    1.932(R)|      SLOW  |    2.923(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    2.490(R)|      SLOW  |    3.038(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    2.475(R)|      SLOW  |    3.016(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    0.955(R)|      SLOW  |    2.654(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    1.097(R)|      SLOW  |    1.690(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |    0.320(R)|      FAST  |    3.433(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |    0.868(R)|      FAST  |    3.677(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -0.171(R)|      FAST  |    3.774(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -0.234(R)|      FAST  |    3.354(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -0.571(R)|      FAST  |    3.785(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -0.695(R)|      FAST  |    4.235(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    1.953(R)|      SLOW  |    2.185(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    2.641(R)|      SLOW  |    2.486(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    1.767(R)|      SLOW  |    3.106(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    2.199(R)|      SLOW  |    3.093(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    2.257(R)|      SLOW  |    3.477(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    1.983(R)|      SLOW  |    3.464(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    1.031(R)|      SLOW  |    3.363(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    0.584(R)|      FAST  |    2.780(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    4.561(R)|      SLOW  |    1.765(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    3.541(R)|      SLOW  |    1.872(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    1.790(R)|      SLOW  |    2.175(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    2.481(R)|      SLOW  |    2.009(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    2.519(R)|      SLOW  |    2.385(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    2.602(R)|      SLOW  |    2.568(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    3.180(R)|      SLOW  |    2.213(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    2.668(R)|      SLOW  |    2.490(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |    0.043(R)|      FAST  |    3.945(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -0.101(R)|      FAST  |    4.388(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    1.500(R)|      SLOW  |    2.570(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |    1.692(R)|      SLOW  |    2.661(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |    1.109(R)|      SLOW  |    4.028(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    2.521(R)|      SLOW  |    3.285(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |    0.816(R)|      SLOW  |    4.266(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |    0.340(R)|      FAST  |    4.463(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |    0.053(R)|      FAST  |    4.063(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -0.325(R)|      FAST  |    4.407(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -0.358(R)|      FAST  |    4.399(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -0.759(R)|      FAST  |    4.636(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -0.873(R)|      FAST  |    3.757(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -0.833(R)|      FAST  |    3.519(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.080(R)|      FAST  |    3.939(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.096(R)|      FAST  |    3.975(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    1.687(R)|      SLOW  |    2.900(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    1.411(R)|      SLOW  |    2.865(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |    0.970(R)|      SLOW  |    3.410(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    1.272(R)|      SLOW  |    3.708(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    1.635(R)|      SLOW  |    2.825(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    1.659(R)|      SLOW  |    3.198(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |    0.820(R)|      SLOW  |    2.908(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |    0.020(R)|      FAST  |    4.556(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<17>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.456(R)|      SLOW  |    1.864(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    2.597(R)|      SLOW  |    1.955(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    1.770(R)|      SLOW  |    3.254(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    3.489(R)|      SLOW  |    1.595(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    4.070(R)|      SLOW  |    0.797(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    2.943(R)|      SLOW  |    1.702(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.656(R)|      SLOW  |    1.457(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    2.213(R)|      SLOW  |    1.278(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    2.610(R)|      SLOW  |    1.743(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    3.548(R)|      SLOW  |    1.429(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.572(R)|      SLOW  |    1.197(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    4.267(R)|      SLOW  |   -0.070(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    4.040(R)|      SLOW  |    0.475(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    3.324(R)|      SLOW  |    1.448(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    2.565(R)|      SLOW  |    1.692(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    3.762(R)|      SLOW  |    1.926(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    6.064(R)|      SLOW  |    4.301(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    2.104(R)|      SLOW  |    3.372(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.069(R)|      FAST  |    3.668(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -1.270(R)|      FAST  |    4.880(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.199(R)|      FAST  |    5.241(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.267(R)|      FAST  |    4.713(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.648(R)|      FAST  |    3.448(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    0.664(R)|      FAST  |    0.803(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.255(R)|      FAST  |    4.868(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.969(R)|      SLOW  |    2.835(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    0.789(R)|      FAST  |    3.053(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    1.071(R)|      SLOW  |    3.166(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |    0.570(R)|      FAST  |    3.762(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    1.352(R)|      SLOW  |    3.436(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    1.455(R)|      SLOW  |    3.425(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    2.013(R)|      SLOW  |    3.540(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    1.998(R)|      SLOW  |    3.518(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    0.558(R)|      FAST  |    3.156(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.661(R)|      FAST  |    2.192(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.019(R)|      FAST  |    3.935(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |    0.529(R)|      FAST  |    4.179(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -0.510(R)|      FAST  |    4.276(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -0.573(R)|      FAST  |    3.856(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -0.910(R)|      FAST  |    4.287(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.034(R)|      FAST  |    4.737(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    1.476(R)|      SLOW  |    2.687(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    2.164(R)|      SLOW  |    2.988(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    1.290(R)|      SLOW  |    3.608(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    1.722(R)|      SLOW  |    3.595(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    1.780(R)|      SLOW  |    3.979(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    1.506(R)|      SLOW  |    3.966(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.654(R)|      FAST  |    3.865(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    0.245(R)|      FAST  |    3.282(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    4.084(R)|      SLOW  |    2.267(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    3.064(R)|      SLOW  |    2.374(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    1.313(R)|      SLOW  |    2.677(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    2.004(R)|      SLOW  |    2.511(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    2.042(R)|      SLOW  |    2.887(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    2.125(R)|      SLOW  |    3.070(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    2.703(R)|      SLOW  |    2.715(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    2.191(R)|      SLOW  |    2.992(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.296(R)|      FAST  |    4.447(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -0.440(R)|      FAST  |    4.890(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    1.023(R)|      SLOW  |    3.072(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |    1.215(R)|      SLOW  |    3.163(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |    0.632(R)|      SLOW  |    4.530(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    2.044(R)|      SLOW  |    3.787(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |    0.363(R)|      FAST  |    4.768(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |    0.001(R)|      FAST  |    4.965(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -0.286(R)|      FAST  |    4.565(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -0.664(R)|      FAST  |    4.909(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -0.697(R)|      FAST  |    4.901(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.098(R)|      FAST  |    5.138(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.212(R)|      FAST  |    4.259(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.172(R)|      FAST  |    4.021(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.419(R)|      FAST  |    4.441(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.435(R)|      FAST  |    4.477(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    1.210(R)|      SLOW  |    3.402(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.934(R)|      SLOW  |    3.367(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |    0.493(R)|      SLOW  |    3.912(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    0.795(R)|      SLOW  |    4.210(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    1.158(R)|      SLOW  |    3.327(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    1.182(R)|      SLOW  |    3.700(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |    0.399(R)|      FAST  |    3.410(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -0.319(R)|      FAST  |    5.058(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<18>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    0.801(R)|      FAST  |    3.773(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    0.825(R)|      FAST  |    3.864(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.407(R)|      FAST  |    5.163(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.686(R)|      SLOW  |    3.504(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    2.267(R)|      SLOW  |    2.706(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.140(R)|      SLOW  |    3.611(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.265(R)|      FAST  |    3.366(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    0.633(R)|      FAST  |    3.187(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    0.807(R)|      SLOW  |    3.652(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    1.745(R)|      SLOW  |    3.338(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    1.769(R)|      SLOW  |    3.106(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    2.464(R)|      SLOW  |    1.839(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.237(R)|      SLOW  |    2.384(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    1.521(R)|      SLOW  |    3.357(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    0.767(R)|      FAST  |    3.601(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.959(R)|      SLOW  |    3.835(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    4.261(R)|      SLOW  |    6.210(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    0.739(R)|      FAST  |    5.281(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -2.188(R)|      FAST  |    5.577(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.389(R)|      FAST  |    6.789(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.318(R)|      FAST  |    7.150(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -2.386(R)|      FAST  |    6.622(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.767(R)|      FAST  |    5.357(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.455(R)|      FAST  |    2.712(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -2.374(R)|      FAST  |    6.777(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.279(R)|      FAST  |    4.744(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.330(R)|      FAST  |    4.962(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.220(R)|      FAST  |    5.075(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.549(R)|      FAST  |    5.671(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.017(R)|      FAST  |    5.345(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.006(R)|      FAST  |    5.334(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.393(R)|      FAST  |    5.449(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.492(R)|      FAST  |    5.427(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.561(R)|      FAST  |    5.065(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.458(R)|      FAST  |    4.101(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.138(R)|      FAST  |    5.844(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.590(R)|      FAST  |    6.088(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.629(R)|      FAST  |    6.185(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.692(R)|      FAST  |    5.765(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.029(R)|      FAST  |    6.196(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -2.153(R)|      FAST  |    6.646(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.130(R)|      FAST  |    4.596(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.559(R)|      FAST  |    4.897(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.029(R)|      FAST  |    5.517(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.228(R)|      FAST  |    5.504(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    0.344(R)|      FAST  |    5.888(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.084(R)|      FAST  |    5.875(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.465(R)|      FAST  |    5.774(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.874(R)|      FAST  |    5.191(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    2.281(R)|      SLOW  |    4.176(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    1.261(R)|      SLOW  |    4.283(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |   -0.031(R)|      FAST  |    4.586(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.565(R)|      FAST  |    4.420(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.511(R)|      FAST  |    4.796(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.585(R)|      FAST  |    4.979(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.967(R)|      FAST  |    4.624(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    0.585(R)|      FAST  |    4.901(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.415(R)|      FAST  |    6.356(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.559(R)|      FAST  |    6.799(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.196(R)|      FAST  |    4.981(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.090(R)|      FAST  |    5.072(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.517(R)|      FAST  |    6.439(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.338(R)|      FAST  |    5.696(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.756(R)|      FAST  |    6.677(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.118(R)|      FAST  |    6.874(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.405(R)|      FAST  |    6.474(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -1.783(R)|      FAST  |    6.818(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -1.816(R)|      FAST  |    6.810(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.217(R)|      FAST  |    7.047(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.331(R)|      FAST  |    6.168(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.291(R)|      FAST  |    5.930(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.538(R)|      FAST  |    6.350(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -2.554(R)|      FAST  |    6.386(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.164(R)|      FAST  |    5.311(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.305(R)|      FAST  |    5.276(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.634(R)|      FAST  |    5.821(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.390(R)|      FAST  |    6.119(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.198(R)|      FAST  |    5.236(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.117(R)|      FAST  |    5.609(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.720(R)|      FAST  |    5.319(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.438(R)|      FAST  |    6.967(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<19>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    0.565(R)|      FAST  |    4.014(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    0.589(R)|      FAST  |    4.105(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.171(R)|      FAST  |    5.404(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.453(R)|      SLOW  |    3.745(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    2.034(R)|      SLOW  |    2.947(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    0.907(R)|      SLOW  |    3.852(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.029(R)|      FAST  |    3.607(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    0.397(R)|      FAST  |    3.428(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    0.574(R)|      SLOW  |    3.893(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    1.512(R)|      SLOW  |    3.579(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    1.536(R)|      SLOW  |    3.347(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    2.231(R)|      SLOW  |    2.080(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.004(R)|      SLOW  |    2.625(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    1.288(R)|      SLOW  |    3.598(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    0.531(R)|      FAST  |    3.842(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.726(R)|      SLOW  |    4.076(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    4.028(R)|      SLOW  |    6.451(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    0.503(R)|      FAST  |    5.522(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -2.424(R)|      FAST  |    5.818(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.625(R)|      FAST  |    7.030(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.554(R)|      FAST  |    7.391(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -2.622(R)|      FAST  |    6.863(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -2.003(R)|      FAST  |    5.598(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.691(R)|      FAST  |    2.953(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -2.610(R)|      FAST  |    7.018(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.515(R)|      FAST  |    4.985(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.566(R)|      FAST  |    5.203(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.456(R)|      FAST  |    5.316(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.785(R)|      FAST  |    5.912(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.253(R)|      FAST  |    5.586(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.242(R)|      FAST  |    5.575(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.157(R)|      FAST  |    5.690(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.256(R)|      FAST  |    5.668(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.797(R)|      FAST  |    5.306(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.694(R)|      FAST  |    4.342(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.374(R)|      FAST  |    6.085(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.826(R)|      FAST  |    6.329(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.865(R)|      FAST  |    6.426(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.928(R)|      FAST  |    6.006(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.265(R)|      FAST  |    6.437(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -2.389(R)|      FAST  |    6.887(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |   -0.106(R)|      FAST  |    4.837(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.323(R)|      FAST  |    5.138(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.265(R)|      FAST  |    5.758(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.008(R)|      FAST  |    5.745(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    0.108(R)|      FAST  |    6.129(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.152(R)|      FAST  |    6.116(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.701(R)|      FAST  |    6.015(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -1.110(R)|      FAST  |    5.432(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    2.048(R)|      SLOW  |    4.417(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    1.028(R)|      SLOW  |    4.524(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |   -0.267(R)|      FAST  |    4.827(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.329(R)|      FAST  |    4.661(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.275(R)|      FAST  |    5.037(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.349(R)|      FAST  |    5.220(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.731(R)|      FAST  |    4.865(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    0.349(R)|      FAST  |    5.142(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.651(R)|      FAST  |    6.597(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.795(R)|      FAST  |    7.040(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.432(R)|      FAST  |    5.222(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.326(R)|      FAST  |    5.313(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.753(R)|      FAST  |    6.680(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.102(R)|      FAST  |    5.937(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.992(R)|      FAST  |    6.918(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.354(R)|      FAST  |    7.115(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.641(R)|      FAST  |    6.715(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.019(R)|      FAST  |    7.059(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.052(R)|      FAST  |    7.051(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.453(R)|      FAST  |    7.288(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.567(R)|      FAST  |    6.409(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.527(R)|      FAST  |    6.171(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.774(R)|      FAST  |    6.591(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -2.790(R)|      FAST  |    6.627(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.400(R)|      FAST  |    5.552(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.541(R)|      FAST  |    5.517(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.870(R)|      FAST  |    6.062(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.626(R)|      FAST  |    6.360(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.434(R)|      FAST  |    5.477(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.353(R)|      FAST  |    5.850(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.956(R)|      FAST  |    5.560(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.674(R)|      FAST  |    7.208(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<20>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    0.592(R)|      FAST  |    3.995(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    0.616(R)|      FAST  |    4.086(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.198(R)|      FAST  |    5.385(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.472(R)|      SLOW  |    3.726(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    2.053(R)|      SLOW  |    2.928(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    0.926(R)|      SLOW  |    3.833(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.056(R)|      FAST  |    3.588(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    0.424(R)|      FAST  |    3.409(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    0.593(R)|      SLOW  |    3.874(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    1.531(R)|      SLOW  |    3.560(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    1.555(R)|      SLOW  |    3.328(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    2.250(R)|      SLOW  |    2.061(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.023(R)|      SLOW  |    2.606(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    1.307(R)|      SLOW  |    3.579(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    0.558(R)|      FAST  |    3.823(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.745(R)|      SLOW  |    4.057(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    4.047(R)|      SLOW  |    6.432(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    0.530(R)|      FAST  |    5.503(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -2.397(R)|      FAST  |    5.799(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.598(R)|      FAST  |    7.011(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.527(R)|      FAST  |    7.372(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -2.595(R)|      FAST  |    6.844(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.976(R)|      FAST  |    5.579(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.664(R)|      FAST  |    2.934(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -2.583(R)|      FAST  |    6.999(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.488(R)|      FAST  |    4.966(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.539(R)|      FAST  |    5.184(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.429(R)|      FAST  |    5.297(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.758(R)|      FAST  |    5.893(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.226(R)|      FAST  |    5.567(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.215(R)|      FAST  |    5.556(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.184(R)|      FAST  |    5.671(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.283(R)|      FAST  |    5.649(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.770(R)|      FAST  |    5.287(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.667(R)|      FAST  |    4.323(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.347(R)|      FAST  |    6.066(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.799(R)|      FAST  |    6.310(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.838(R)|      FAST  |    6.407(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.901(R)|      FAST  |    5.987(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.238(R)|      FAST  |    6.418(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -2.362(R)|      FAST  |    6.868(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |   -0.079(R)|      FAST  |    4.818(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.350(R)|      FAST  |    5.119(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.238(R)|      FAST  |    5.739(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.019(R)|      FAST  |    5.726(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    0.135(R)|      FAST  |    6.110(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.125(R)|      FAST  |    6.097(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.674(R)|      FAST  |    5.996(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -1.083(R)|      FAST  |    5.413(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    2.067(R)|      SLOW  |    4.398(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    1.047(R)|      SLOW  |    4.505(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |   -0.240(R)|      FAST  |    4.808(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.356(R)|      FAST  |    4.642(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.302(R)|      FAST  |    5.018(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.376(R)|      FAST  |    5.201(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.758(R)|      FAST  |    4.846(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    0.376(R)|      FAST  |    5.123(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.624(R)|      FAST  |    6.578(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.768(R)|      FAST  |    7.021(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.405(R)|      FAST  |    5.203(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.299(R)|      FAST  |    5.294(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.726(R)|      FAST  |    6.661(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.129(R)|      FAST  |    5.918(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.965(R)|      FAST  |    6.899(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.327(R)|      FAST  |    7.096(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.614(R)|      FAST  |    6.696(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -1.992(R)|      FAST  |    7.040(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.025(R)|      FAST  |    7.032(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.426(R)|      FAST  |    7.269(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.540(R)|      FAST  |    6.390(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.500(R)|      FAST  |    6.152(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.747(R)|      FAST  |    6.572(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -2.763(R)|      FAST  |    6.608(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.373(R)|      FAST  |    5.533(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.514(R)|      FAST  |    5.498(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.843(R)|      FAST  |    6.043(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.599(R)|      FAST  |    6.341(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.407(R)|      FAST  |    5.458(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.326(R)|      FAST  |    5.831(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.929(R)|      FAST  |    5.541(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.647(R)|      FAST  |    7.189(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<21>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.304(R)|      SLOW  |    2.024(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    2.445(R)|      SLOW  |    2.115(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    1.618(R)|      SLOW  |    3.414(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    3.337(R)|      SLOW  |    1.755(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.918(R)|      SLOW  |    0.957(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    2.791(R)|      SLOW  |    1.862(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.504(R)|      SLOW  |    1.617(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    2.061(R)|      SLOW  |    1.438(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    2.458(R)|      SLOW  |    1.903(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    3.396(R)|      SLOW  |    1.589(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.420(R)|      SLOW  |    1.357(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    4.115(R)|      SLOW  |    0.090(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    3.888(R)|      SLOW  |    0.635(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    3.172(R)|      SLOW  |    1.608(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    2.413(R)|      SLOW  |    1.852(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    3.610(R)|      SLOW  |    2.086(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    5.912(R)|      SLOW  |    4.461(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    1.952(R)|      SLOW  |    3.532(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.157(R)|      FAST  |    3.828(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -1.358(R)|      FAST  |    5.040(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.287(R)|      FAST  |    5.401(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.355(R)|      FAST  |    4.873(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.736(R)|      FAST  |    3.608(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    0.576(R)|      FAST  |    0.963(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.343(R)|      FAST  |    5.028(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.817(R)|      SLOW  |    2.995(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    0.701(R)|      FAST  |    3.213(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.919(R)|      SLOW  |    3.326(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |    0.482(R)|      FAST  |    3.922(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    1.200(R)|      SLOW  |    3.596(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    1.303(R)|      SLOW  |    3.585(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    1.861(R)|      SLOW  |    3.700(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    1.846(R)|      SLOW  |    3.678(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    0.470(R)|      FAST  |    3.316(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.573(R)|      FAST  |    2.352(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.107(R)|      FAST  |    4.095(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |    0.441(R)|      FAST  |    4.339(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -0.598(R)|      FAST  |    4.436(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -0.661(R)|      FAST  |    4.016(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -0.998(R)|      FAST  |    4.447(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.122(R)|      FAST  |    4.897(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    1.324(R)|      SLOW  |    2.847(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    2.012(R)|      SLOW  |    3.148(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    1.138(R)|      SLOW  |    3.768(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    1.570(R)|      SLOW  |    3.755(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    1.628(R)|      SLOW  |    4.139(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    1.354(R)|      SLOW  |    4.126(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.566(R)|      FAST  |    4.025(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    0.157(R)|      FAST  |    3.442(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    3.932(R)|      SLOW  |    2.427(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    2.912(R)|      SLOW  |    2.534(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    1.161(R)|      SLOW  |    2.837(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    1.852(R)|      SLOW  |    2.671(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    1.890(R)|      SLOW  |    3.047(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    1.973(R)|      SLOW  |    3.230(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    2.551(R)|      SLOW  |    2.875(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    2.039(R)|      SLOW  |    3.152(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.384(R)|      FAST  |    4.607(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -0.528(R)|      FAST  |    5.050(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    0.871(R)|      SLOW  |    3.232(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |    1.063(R)|      SLOW  |    3.323(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |    0.514(R)|      FAST  |    4.690(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    1.892(R)|      SLOW  |    3.947(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |    0.275(R)|      FAST  |    4.928(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.087(R)|      FAST  |    5.125(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -0.374(R)|      FAST  |    4.725(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -0.752(R)|      FAST  |    5.069(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -0.785(R)|      FAST  |    5.061(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.186(R)|      FAST  |    5.298(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.300(R)|      FAST  |    4.419(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.260(R)|      FAST  |    4.181(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.507(R)|      FAST  |    4.601(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.523(R)|      FAST  |    4.637(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    1.058(R)|      SLOW  |    3.562(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.782(R)|      SLOW  |    3.527(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |    0.397(R)|      FAST  |    4.072(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    0.643(R)|      SLOW  |    4.370(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    1.006(R)|      SLOW  |    3.487(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    1.030(R)|      SLOW  |    3.860(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |    0.311(R)|      FAST  |    3.570(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -0.407(R)|      FAST  |    5.218(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<22>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.307(R)|      SLOW  |    2.022(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    2.448(R)|      SLOW  |    2.113(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    1.621(R)|      SLOW  |    3.412(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    3.340(R)|      SLOW  |    1.753(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.921(R)|      SLOW  |    0.955(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    2.794(R)|      SLOW  |    1.860(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.507(R)|      SLOW  |    1.615(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    2.064(R)|      SLOW  |    1.436(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    2.461(R)|      SLOW  |    1.901(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    3.399(R)|      SLOW  |    1.587(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.423(R)|      SLOW  |    1.355(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    4.118(R)|      SLOW  |    0.088(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    3.891(R)|      SLOW  |    0.633(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    3.175(R)|      SLOW  |    1.606(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    2.416(R)|      SLOW  |    1.850(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    3.613(R)|      SLOW  |    2.084(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    5.915(R)|      SLOW  |    4.459(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    1.955(R)|      SLOW  |    3.530(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.190(R)|      FAST  |    3.826(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -1.391(R)|      FAST  |    5.038(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.320(R)|      FAST  |    5.399(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.388(R)|      FAST  |    4.871(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.769(R)|      FAST  |    3.606(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    0.543(R)|      FAST  |    0.961(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.376(R)|      FAST  |    5.026(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.820(R)|      SLOW  |    2.993(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    0.668(R)|      FAST  |    3.211(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.922(R)|      SLOW  |    3.324(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |    0.449(R)|      FAST  |    3.920(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    1.203(R)|      SLOW  |    3.594(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    1.306(R)|      SLOW  |    3.583(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    1.864(R)|      SLOW  |    3.698(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    1.849(R)|      SLOW  |    3.676(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    0.437(R)|      FAST  |    3.314(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.540(R)|      FAST  |    2.350(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.140(R)|      FAST  |    4.093(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |    0.408(R)|      FAST  |    4.337(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -0.631(R)|      FAST  |    4.434(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -0.694(R)|      FAST  |    4.014(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.031(R)|      FAST  |    4.445(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.155(R)|      FAST  |    4.895(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    1.327(R)|      SLOW  |    2.845(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    2.015(R)|      SLOW  |    3.146(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    1.141(R)|      SLOW  |    3.766(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    1.573(R)|      SLOW  |    3.753(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    1.631(R)|      SLOW  |    4.137(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    1.357(R)|      SLOW  |    4.124(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.533(R)|      FAST  |    4.023(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    0.124(R)|      FAST  |    3.440(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    3.935(R)|      SLOW  |    2.425(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    2.915(R)|      SLOW  |    2.532(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    1.164(R)|      SLOW  |    2.835(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    1.855(R)|      SLOW  |    2.669(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    1.893(R)|      SLOW  |    3.045(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    1.976(R)|      SLOW  |    3.228(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    2.554(R)|      SLOW  |    2.873(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    2.042(R)|      SLOW  |    3.150(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.417(R)|      FAST  |    4.605(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -0.561(R)|      FAST  |    5.048(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    0.874(R)|      SLOW  |    3.230(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |    1.066(R)|      SLOW  |    3.321(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |    0.483(R)|      SLOW  |    4.688(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    1.895(R)|      SLOW  |    3.945(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |    0.242(R)|      FAST  |    4.926(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.120(R)|      FAST  |    5.123(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -0.407(R)|      FAST  |    4.723(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -0.785(R)|      FAST  |    5.067(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -0.818(R)|      FAST  |    5.059(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.219(R)|      FAST  |    5.296(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.333(R)|      FAST  |    4.417(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.293(R)|      FAST  |    4.179(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.540(R)|      FAST  |    4.599(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.556(R)|      FAST  |    4.635(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    1.061(R)|      SLOW  |    3.560(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.785(R)|      SLOW  |    3.525(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |    0.364(R)|      FAST  |    4.070(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    0.646(R)|      SLOW  |    4.368(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    1.009(R)|      SLOW  |    3.485(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    1.033(R)|      SLOW  |    3.858(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |    0.278(R)|      FAST  |    3.568(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -0.440(R)|      FAST  |    5.216(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<23>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.287(R)|      SLOW  |    3.100(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.428(R)|      SLOW  |    3.191(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.802(R)|      FAST  |    4.490(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    2.320(R)|      SLOW  |    2.831(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    2.901(R)|      SLOW  |    2.033(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.774(R)|      SLOW  |    2.938(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.660(R)|      FAST  |    2.693(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    1.044(R)|      SLOW  |    2.514(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.441(R)|      SLOW  |    2.979(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.379(R)|      SLOW  |    2.665(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    2.403(R)|      SLOW  |    2.433(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.098(R)|      SLOW  |    1.166(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.871(R)|      SLOW  |    1.711(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.155(R)|      SLOW  |    2.684(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.396(R)|      SLOW  |    2.928(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.593(R)|      SLOW  |    3.162(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    4.895(R)|      SLOW  |    5.537(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    1.134(R)|      FAST  |    4.608(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.793(R)|      FAST  |    4.904(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -1.994(R)|      FAST  |    6.116(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.923(R)|      FAST  |    6.477(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.991(R)|      FAST  |    5.949(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.372(R)|      FAST  |    4.684(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.060(R)|      FAST  |    2.039(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.979(R)|      FAST  |    6.104(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.116(R)|      FAST  |    4.071(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    0.065(R)|      FAST  |    4.289(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.175(R)|      FAST  |    4.402(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.154(R)|      FAST  |    4.998(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.378(R)|      FAST  |    4.672(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.389(R)|      FAST  |    4.661(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.844(R)|      SLOW  |    4.776(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.887(R)|      FAST  |    4.754(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.166(R)|      FAST  |    4.392(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.063(R)|      FAST  |    3.428(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.743(R)|      FAST  |    5.171(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.195(R)|      FAST  |    5.415(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.234(R)|      FAST  |    5.512(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.297(R)|      FAST  |    5.092(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.634(R)|      FAST  |    5.523(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.758(R)|      FAST  |    5.973(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.525(R)|      FAST  |    3.923(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.995(R)|      SLOW  |    4.224(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.366(R)|      FAST  |    4.844(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.623(R)|      FAST  |    4.831(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    0.739(R)|      FAST  |    5.215(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.479(R)|      FAST  |    5.202(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.070(R)|      FAST  |    5.101(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.479(R)|      FAST  |    4.518(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    2.915(R)|      SLOW  |    3.503(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    1.895(R)|      SLOW  |    3.610(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.364(R)|      FAST  |    3.913(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.960(R)|      FAST  |    3.747(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.906(R)|      FAST  |    4.123(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.980(R)|      FAST  |    4.306(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    1.534(R)|      SLOW  |    3.951(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    1.022(R)|      SLOW  |    4.228(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.020(R)|      FAST  |    5.683(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.164(R)|      FAST  |    6.126(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    0.199(R)|      FAST  |    4.308(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |    0.305(R)|      FAST  |    4.399(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.122(R)|      FAST  |    5.766(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.875(R)|      SLOW  |    5.023(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.361(R)|      FAST  |    6.004(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.723(R)|      FAST  |    6.201(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.010(R)|      FAST  |    5.801(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -1.388(R)|      FAST  |    6.145(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -1.421(R)|      FAST  |    6.137(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.822(R)|      FAST  |    6.374(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.936(R)|      FAST  |    5.495(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.896(R)|      FAST  |    5.257(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.143(R)|      FAST  |    5.677(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -2.159(R)|      FAST  |    5.713(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.231(R)|      FAST  |    4.638(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.090(R)|      FAST  |    4.603(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.239(R)|      FAST  |    5.148(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    0.005(R)|      FAST  |    5.446(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    0.197(R)|      FAST  |    4.563(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    0.278(R)|      FAST  |    4.936(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.325(R)|      FAST  |    4.646(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.043(R)|      FAST  |    6.294(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<24>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.144(R)|      SLOW  |    2.195(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    2.285(R)|      SLOW  |    2.286(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    1.458(R)|      SLOW  |    3.585(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    3.177(R)|      SLOW  |    1.926(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.758(R)|      SLOW  |    1.128(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    2.631(R)|      SLOW  |    2.033(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.344(R)|      SLOW  |    1.788(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    1.901(R)|      SLOW  |    1.609(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    2.298(R)|      SLOW  |    2.074(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    3.236(R)|      SLOW  |    1.760(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.260(R)|      SLOW  |    1.528(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.955(R)|      SLOW  |    0.261(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    3.728(R)|      SLOW  |    0.806(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    3.012(R)|      SLOW  |    1.779(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    2.253(R)|      SLOW  |    2.023(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    3.450(R)|      SLOW  |    2.257(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    5.752(R)|      SLOW  |    4.632(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    1.792(R)|      SLOW  |    3.703(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.271(R)|      FAST  |    3.999(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -1.472(R)|      FAST  |    5.211(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.401(R)|      FAST  |    5.572(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.469(R)|      FAST  |    5.044(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.850(R)|      FAST  |    3.779(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    0.462(R)|      FAST  |    1.134(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.457(R)|      FAST  |    5.199(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.657(R)|      SLOW  |    3.166(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    0.587(R)|      FAST  |    3.384(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.759(R)|      SLOW  |    3.497(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |    0.368(R)|      FAST  |    4.093(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    1.040(R)|      SLOW  |    3.767(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    1.143(R)|      SLOW  |    3.756(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    1.701(R)|      SLOW  |    3.871(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    1.686(R)|      SLOW  |    3.849(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    0.356(R)|      FAST  |    3.487(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.459(R)|      FAST  |    2.523(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.221(R)|      FAST  |    4.266(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |    0.327(R)|      FAST  |    4.510(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -0.712(R)|      FAST  |    4.607(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -0.775(R)|      FAST  |    4.187(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.112(R)|      FAST  |    4.618(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.236(R)|      FAST  |    5.068(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    1.164(R)|      SLOW  |    3.018(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    1.852(R)|      SLOW  |    3.319(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.978(R)|      SLOW  |    3.939(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    1.410(R)|      SLOW  |    3.926(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    1.468(R)|      SLOW  |    4.310(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    1.194(R)|      SLOW  |    4.297(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.452(R)|      FAST  |    4.196(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    0.043(R)|      FAST  |    3.613(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    3.772(R)|      SLOW  |    2.598(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    2.752(R)|      SLOW  |    2.705(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    1.001(R)|      SLOW  |    3.008(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    1.692(R)|      SLOW  |    2.842(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    1.730(R)|      SLOW  |    3.218(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    1.813(R)|      SLOW  |    3.401(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    2.391(R)|      SLOW  |    3.046(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    1.879(R)|      SLOW  |    3.323(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.498(R)|      FAST  |    4.778(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -0.642(R)|      FAST  |    5.221(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    0.721(R)|      FAST  |    3.403(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |    0.903(R)|      SLOW  |    3.494(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |    0.400(R)|      FAST  |    4.861(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    1.732(R)|      SLOW  |    4.118(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |    0.161(R)|      FAST  |    5.099(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.201(R)|      FAST  |    5.296(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -0.488(R)|      FAST  |    4.896(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -0.866(R)|      FAST  |    5.240(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -0.899(R)|      FAST  |    5.232(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.300(R)|      FAST  |    5.469(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.414(R)|      FAST  |    4.590(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.374(R)|      FAST  |    4.352(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.621(R)|      FAST  |    4.772(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.637(R)|      FAST  |    4.808(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.898(R)|      SLOW  |    3.733(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.622(R)|      SLOW  |    3.698(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |    0.283(R)|      FAST  |    4.243(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    0.527(R)|      FAST  |    4.541(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    0.846(R)|      SLOW  |    3.658(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    0.870(R)|      SLOW  |    4.031(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |    0.197(R)|      FAST  |    3.741(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -0.521(R)|      FAST  |    5.389(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<25>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.325(R)|      SLOW  |    3.062(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.466(R)|      SLOW  |    3.153(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.824(R)|      FAST  |    4.452(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    2.358(R)|      SLOW  |    2.793(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    2.939(R)|      SLOW  |    1.995(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.812(R)|      SLOW  |    2.900(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.682(R)|      FAST  |    2.655(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    1.082(R)|      SLOW  |    2.476(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.479(R)|      SLOW  |    2.941(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.417(R)|      SLOW  |    2.627(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    2.441(R)|      SLOW  |    2.395(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.136(R)|      SLOW  |    1.128(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.909(R)|      SLOW  |    1.673(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.193(R)|      SLOW  |    2.646(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.434(R)|      SLOW  |    2.890(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.631(R)|      SLOW  |    3.124(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    4.933(R)|      SLOW  |    5.499(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    1.156(R)|      FAST  |    4.570(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.771(R)|      FAST  |    4.866(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -1.972(R)|      FAST  |    6.078(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.901(R)|      FAST  |    6.439(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.969(R)|      FAST  |    5.911(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.350(R)|      FAST  |    4.646(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.038(R)|      FAST  |    2.001(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.957(R)|      FAST  |    6.066(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.138(R)|      FAST  |    4.033(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    0.087(R)|      FAST  |    4.251(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.197(R)|      FAST  |    4.364(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.132(R)|      FAST  |    4.960(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.400(R)|      FAST  |    4.634(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.411(R)|      FAST  |    4.623(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.882(R)|      SLOW  |    4.738(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.909(R)|      FAST  |    4.716(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.144(R)|      FAST  |    4.354(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.041(R)|      FAST  |    3.390(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.721(R)|      FAST  |    5.133(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.173(R)|      FAST  |    5.377(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.212(R)|      FAST  |    5.474(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.275(R)|      FAST  |    5.054(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.612(R)|      FAST  |    5.485(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.736(R)|      FAST  |    5.935(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.547(R)|      FAST  |    3.885(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    1.033(R)|      SLOW  |    4.186(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.388(R)|      FAST  |    4.806(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.645(R)|      FAST  |    4.793(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    0.761(R)|      FAST  |    5.177(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.501(R)|      FAST  |    5.164(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.048(R)|      FAST  |    5.063(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.457(R)|      FAST  |    4.480(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    2.953(R)|      SLOW  |    3.465(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    1.933(R)|      SLOW  |    3.572(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.386(R)|      FAST  |    3.875(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.982(R)|      FAST  |    3.709(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.928(R)|      FAST  |    4.085(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    1.002(R)|      FAST  |    4.268(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    1.572(R)|      SLOW  |    3.913(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    1.060(R)|      SLOW  |    4.190(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.998(R)|      FAST  |    5.645(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.142(R)|      FAST  |    6.088(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    0.221(R)|      FAST  |    4.270(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |    0.327(R)|      FAST  |    4.361(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.100(R)|      FAST  |    5.728(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.913(R)|      SLOW  |    4.985(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.339(R)|      FAST  |    5.966(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.701(R)|      FAST  |    6.163(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -0.988(R)|      FAST  |    5.763(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -1.366(R)|      FAST  |    6.107(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -1.399(R)|      FAST  |    6.099(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.800(R)|      FAST  |    6.336(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.914(R)|      FAST  |    5.457(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.874(R)|      FAST  |    5.219(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.121(R)|      FAST  |    5.639(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -2.137(R)|      FAST  |    5.675(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.253(R)|      FAST  |    4.600(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.112(R)|      FAST  |    4.565(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.217(R)|      FAST  |    5.110(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    0.027(R)|      FAST  |    5.408(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    0.219(R)|      FAST  |    4.525(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    0.300(R)|      FAST  |    4.898(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.303(R)|      FAST  |    4.608(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.021(R)|      FAST  |    6.256(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<26>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.394(R)|      SLOW  |    2.977(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.535(R)|      SLOW  |    3.068(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.782(R)|      FAST  |    4.367(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    2.427(R)|      SLOW  |    2.708(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.008(R)|      SLOW  |    1.910(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.881(R)|      SLOW  |    2.815(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.640(R)|      FAST  |    2.570(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    1.151(R)|      SLOW  |    2.391(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.548(R)|      SLOW  |    2.856(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.486(R)|      SLOW  |    2.542(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    2.510(R)|      SLOW  |    2.310(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.205(R)|      SLOW  |    1.043(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.978(R)|      SLOW  |    1.588(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.262(R)|      SLOW  |    2.561(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.503(R)|      SLOW  |    2.805(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.700(R)|      SLOW  |    3.039(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    5.002(R)|      SLOW  |    5.414(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    1.114(R)|      FAST  |    4.485(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.813(R)|      FAST  |    4.781(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.014(R)|      FAST  |    5.993(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.943(R)|      FAST  |    6.354(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -2.011(R)|      FAST  |    5.826(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.392(R)|      FAST  |    4.561(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.080(R)|      FAST  |    1.916(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.999(R)|      FAST  |    5.981(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.096(R)|      FAST  |    3.948(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    0.045(R)|      FAST  |    4.166(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.155(R)|      FAST  |    4.279(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.174(R)|      FAST  |    4.875(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.358(R)|      FAST  |    4.549(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.393(R)|      SLOW  |    4.538(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.951(R)|      SLOW  |    4.653(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.936(R)|      SLOW  |    4.631(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.186(R)|      FAST  |    4.269(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.083(R)|      FAST  |    3.305(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.763(R)|      FAST  |    5.048(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.215(R)|      FAST  |    5.292(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.254(R)|      FAST  |    5.389(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.317(R)|      FAST  |    4.969(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.654(R)|      FAST  |    5.400(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.778(R)|      FAST  |    5.850(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.505(R)|      FAST  |    3.800(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    1.102(R)|      SLOW  |    4.101(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.346(R)|      FAST  |    4.721(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.660(R)|      SLOW  |    4.708(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    0.719(R)|      FAST  |    5.092(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.459(R)|      FAST  |    5.079(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.090(R)|      FAST  |    4.978(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.499(R)|      FAST  |    4.395(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    3.022(R)|      SLOW  |    3.380(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    2.002(R)|      SLOW  |    3.487(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.344(R)|      FAST  |    3.790(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.942(R)|      SLOW  |    3.624(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.980(R)|      SLOW  |    4.000(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    1.063(R)|      SLOW  |    4.183(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    1.641(R)|      SLOW  |    3.828(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    1.129(R)|      SLOW  |    4.105(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.040(R)|      FAST  |    5.560(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.184(R)|      FAST  |    6.003(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    0.179(R)|      FAST  |    4.185(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |    0.285(R)|      FAST  |    4.276(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.142(R)|      FAST  |    5.643(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.982(R)|      SLOW  |    4.900(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.381(R)|      FAST  |    5.881(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.743(R)|      FAST  |    6.078(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.030(R)|      FAST  |    5.678(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -1.408(R)|      FAST  |    6.022(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -1.441(R)|      FAST  |    6.014(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.842(R)|      FAST  |    6.251(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.956(R)|      FAST  |    5.372(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.916(R)|      FAST  |    5.134(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.163(R)|      FAST  |    5.554(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -2.179(R)|      FAST  |    5.590(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.211(R)|      FAST  |    4.515(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.070(R)|      FAST  |    4.480(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.259(R)|      FAST  |    5.025(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.015(R)|      FAST  |    5.323(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    0.177(R)|      FAST  |    4.440(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    0.258(R)|      FAST  |    4.813(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.345(R)|      FAST  |    4.523(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.063(R)|      FAST  |    6.171(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<27>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.255(R)|      SLOW  |    3.135(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.396(R)|      SLOW  |    3.226(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.730(R)|      FAST  |    4.525(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    2.288(R)|      SLOW  |    2.866(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    2.869(R)|      SLOW  |    2.068(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.742(R)|      SLOW  |    2.973(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.588(R)|      FAST  |    2.728(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    1.012(R)|      SLOW  |    2.549(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.409(R)|      SLOW  |    3.014(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.347(R)|      SLOW  |    2.700(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    2.371(R)|      SLOW  |    2.468(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.066(R)|      SLOW  |    1.201(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.839(R)|      SLOW  |    1.746(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.123(R)|      SLOW  |    2.719(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.364(R)|      SLOW  |    2.963(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.561(R)|      SLOW  |    3.197(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    4.863(R)|      SLOW  |    5.572(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    1.062(R)|      FAST  |    4.643(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.865(R)|      FAST  |    4.939(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.066(R)|      FAST  |    6.151(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.995(R)|      FAST  |    6.512(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -2.063(R)|      FAST  |    5.984(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.444(R)|      FAST  |    4.719(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.132(R)|      FAST  |    2.074(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -2.051(R)|      FAST  |    6.139(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.044(R)|      FAST  |    4.106(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.007(R)|      FAST  |    4.324(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.103(R)|      FAST  |    4.437(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.226(R)|      FAST  |    5.033(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.306(R)|      FAST  |    4.707(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.317(R)|      FAST  |    4.696(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.812(R)|      SLOW  |    4.811(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.815(R)|      FAST  |    4.789(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.238(R)|      FAST  |    4.427(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.135(R)|      FAST  |    3.463(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.815(R)|      FAST  |    5.206(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.267(R)|      FAST  |    5.450(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.306(R)|      FAST  |    5.547(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.369(R)|      FAST  |    5.127(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.706(R)|      FAST  |    5.558(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.830(R)|      FAST  |    6.008(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.453(R)|      FAST  |    3.958(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.963(R)|      SLOW  |    4.259(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.294(R)|      FAST  |    4.879(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.551(R)|      FAST  |    4.866(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    0.667(R)|      FAST  |    5.250(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.407(R)|      FAST  |    5.237(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.142(R)|      FAST  |    5.136(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.551(R)|      FAST  |    4.553(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    2.883(R)|      SLOW  |    3.538(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    1.863(R)|      SLOW  |    3.645(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.292(R)|      FAST  |    3.948(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.888(R)|      FAST  |    3.782(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.841(R)|      SLOW  |    4.158(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.924(R)|      SLOW  |    4.341(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    1.502(R)|      SLOW  |    3.986(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    0.990(R)|      SLOW  |    4.263(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.092(R)|      FAST  |    5.718(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.236(R)|      FAST  |    6.161(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    0.127(R)|      FAST  |    4.343(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |    0.233(R)|      FAST  |    4.434(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.194(R)|      FAST  |    5.801(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.843(R)|      SLOW  |    5.058(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.433(R)|      FAST  |    6.039(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.795(R)|      FAST  |    6.236(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.082(R)|      FAST  |    5.836(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -1.460(R)|      FAST  |    6.180(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -1.493(R)|      FAST  |    6.172(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.894(R)|      FAST  |    6.409(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.008(R)|      FAST  |    5.530(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.968(R)|      FAST  |    5.292(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.215(R)|      FAST  |    5.712(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -2.231(R)|      FAST  |    5.748(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.159(R)|      FAST  |    4.673(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.018(R)|      FAST  |    4.638(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.311(R)|      FAST  |    5.183(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.067(R)|      FAST  |    5.481(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    0.125(R)|      FAST  |    4.598(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    0.206(R)|      FAST  |    4.971(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.397(R)|      FAST  |    4.681(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.115(R)|      FAST  |    6.329(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<28>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.266(R)|      SLOW  |    3.130(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.407(R)|      SLOW  |    3.221(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.807(R)|      FAST  |    4.520(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    2.299(R)|      SLOW  |    2.861(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    2.880(R)|      SLOW  |    2.063(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.753(R)|      SLOW  |    2.968(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.665(R)|      FAST  |    2.723(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    1.033(R)|      FAST  |    2.544(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.420(R)|      SLOW  |    3.009(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.358(R)|      SLOW  |    2.695(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    2.382(R)|      SLOW  |    2.463(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.077(R)|      SLOW  |    1.196(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.850(R)|      SLOW  |    1.741(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.134(R)|      SLOW  |    2.714(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.375(R)|      SLOW  |    2.958(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.572(R)|      SLOW  |    3.192(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    4.874(R)|      SLOW  |    5.567(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    1.139(R)|      FAST  |    4.638(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.788(R)|      FAST  |    4.934(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -1.989(R)|      FAST  |    6.146(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.918(R)|      FAST  |    6.507(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.986(R)|      FAST  |    5.979(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.367(R)|      FAST  |    4.714(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.055(R)|      FAST  |    2.069(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.974(R)|      FAST  |    6.134(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.121(R)|      FAST  |    4.101(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    0.070(R)|      FAST  |    4.319(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.180(R)|      FAST  |    4.432(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.149(R)|      FAST  |    5.028(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.383(R)|      FAST  |    4.702(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.394(R)|      FAST  |    4.691(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.823(R)|      SLOW  |    4.806(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.892(R)|      FAST  |    4.784(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.161(R)|      FAST  |    4.422(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.058(R)|      FAST  |    3.458(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.738(R)|      FAST  |    5.201(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.190(R)|      FAST  |    5.445(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.229(R)|      FAST  |    5.542(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.292(R)|      FAST  |    5.122(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.629(R)|      FAST  |    5.553(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.753(R)|      FAST  |    6.003(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.530(R)|      FAST  |    3.953(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.974(R)|      SLOW  |    4.254(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.371(R)|      FAST  |    4.874(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.628(R)|      FAST  |    4.861(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    0.744(R)|      FAST  |    5.245(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.484(R)|      FAST  |    5.232(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.065(R)|      FAST  |    5.131(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.474(R)|      FAST  |    4.548(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    2.894(R)|      SLOW  |    3.533(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    1.874(R)|      SLOW  |    3.640(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.369(R)|      FAST  |    3.943(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.965(R)|      FAST  |    3.777(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.911(R)|      FAST  |    4.153(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.985(R)|      FAST  |    4.336(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    1.513(R)|      SLOW  |    3.981(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    1.001(R)|      SLOW  |    4.258(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.015(R)|      FAST  |    5.713(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.159(R)|      FAST  |    6.156(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    0.204(R)|      FAST  |    4.338(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |    0.310(R)|      FAST  |    4.429(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.117(R)|      FAST  |    5.796(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.854(R)|      SLOW  |    5.053(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.356(R)|      FAST  |    6.034(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.718(R)|      FAST  |    6.231(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.005(R)|      FAST  |    5.831(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -1.383(R)|      FAST  |    6.175(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -1.416(R)|      FAST  |    6.167(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.817(R)|      FAST  |    6.404(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.931(R)|      FAST  |    5.525(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.891(R)|      FAST  |    5.287(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.138(R)|      FAST  |    5.707(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -2.154(R)|      FAST  |    5.743(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.236(R)|      FAST  |    4.668(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.095(R)|      FAST  |    4.633(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.234(R)|      FAST  |    5.178(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    0.010(R)|      FAST  |    5.476(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    0.202(R)|      FAST  |    4.593(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    0.283(R)|      FAST  |    4.966(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.320(R)|      FAST  |    4.676(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.038(R)|      FAST  |    6.324(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<29>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    0.861(R)|      FAST  |    3.708(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    0.885(R)|      FAST  |    3.799(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.467(R)|      FAST  |    5.098(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.750(R)|      SLOW  |    3.439(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    2.331(R)|      SLOW  |    2.641(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.204(R)|      SLOW  |    3.546(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.325(R)|      FAST  |    3.301(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    0.693(R)|      FAST  |    3.122(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    0.871(R)|      SLOW  |    3.587(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    1.809(R)|      SLOW  |    3.273(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    1.833(R)|      SLOW  |    3.041(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    2.528(R)|      SLOW  |    1.774(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.301(R)|      SLOW  |    2.319(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    1.585(R)|      SLOW  |    3.292(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    0.827(R)|      FAST  |    3.536(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.023(R)|      SLOW  |    3.770(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    4.325(R)|      SLOW  |    6.145(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    0.799(R)|      FAST  |    5.216(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -2.128(R)|      FAST  |    5.512(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.329(R)|      FAST  |    6.724(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.258(R)|      FAST  |    7.085(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -2.326(R)|      FAST  |    6.557(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.707(R)|      FAST  |    5.292(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.395(R)|      FAST  |    2.647(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -2.314(R)|      FAST  |    6.712(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.219(R)|      FAST  |    4.679(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.270(R)|      FAST  |    4.897(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.160(R)|      FAST  |    5.010(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.489(R)|      FAST  |    5.606(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.043(R)|      FAST  |    5.280(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.054(R)|      FAST  |    5.269(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.453(R)|      FAST  |    5.384(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.552(R)|      FAST  |    5.362(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.501(R)|      FAST  |    5.000(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.398(R)|      FAST  |    4.036(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.078(R)|      FAST  |    5.779(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.530(R)|      FAST  |    6.023(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.569(R)|      FAST  |    6.120(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.632(R)|      FAST  |    5.700(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.969(R)|      FAST  |    6.131(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -2.093(R)|      FAST  |    6.581(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.190(R)|      FAST  |    4.531(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.619(R)|      FAST  |    4.832(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.031(R)|      FAST  |    5.452(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.288(R)|      FAST  |    5.439(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    0.404(R)|      FAST  |    5.823(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.144(R)|      FAST  |    5.810(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.405(R)|      FAST  |    5.709(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.814(R)|      FAST  |    5.126(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    2.345(R)|      SLOW  |    4.111(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    1.325(R)|      SLOW  |    4.218(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.029(R)|      FAST  |    4.521(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.625(R)|      FAST  |    4.355(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.571(R)|      FAST  |    4.731(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.645(R)|      FAST  |    4.914(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    1.027(R)|      FAST  |    4.559(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    0.645(R)|      FAST  |    4.836(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.355(R)|      FAST  |    6.291(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.499(R)|      FAST  |    6.734(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.136(R)|      FAST  |    4.916(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.030(R)|      FAST  |    5.007(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.457(R)|      FAST  |    6.374(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.398(R)|      FAST  |    5.631(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.696(R)|      FAST  |    6.612(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.058(R)|      FAST  |    6.809(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.345(R)|      FAST  |    6.409(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -1.723(R)|      FAST  |    6.753(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -1.756(R)|      FAST  |    6.745(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.157(R)|      FAST  |    6.982(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.271(R)|      FAST  |    6.103(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.231(R)|      FAST  |    5.865(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.478(R)|      FAST  |    6.285(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -2.494(R)|      FAST  |    6.321(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.104(R)|      FAST  |    5.246(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.245(R)|      FAST  |    5.211(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.574(R)|      FAST  |    5.756(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.330(R)|      FAST  |    6.054(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.138(R)|      FAST  |    5.171(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.057(R)|      FAST  |    5.544(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.660(R)|      FAST  |    5.254(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.378(R)|      FAST  |    6.902(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<30>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.018(R)|      SLOW  |    3.380(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.159(R)|      SLOW  |    3.471(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.530(R)|      FAST  |    4.770(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    2.051(R)|      SLOW  |    3.111(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    2.632(R)|      SLOW  |    2.313(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.505(R)|      SLOW  |    3.218(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.388(R)|      FAST  |    2.973(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    0.775(R)|      SLOW  |    2.794(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.172(R)|      SLOW  |    3.259(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.110(R)|      SLOW  |    2.945(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    2.134(R)|      SLOW  |    2.713(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    2.829(R)|      SLOW  |    1.446(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.602(R)|      SLOW  |    1.991(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    1.886(R)|      SLOW  |    2.964(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.127(R)|      SLOW  |    3.208(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.324(R)|      SLOW  |    3.442(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    4.626(R)|      SLOW  |    5.817(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    0.862(R)|      FAST  |    4.888(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -2.065(R)|      FAST  |    5.184(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.266(R)|      FAST  |    6.396(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.195(R)|      FAST  |    6.757(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -2.263(R)|      FAST  |    6.229(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.644(R)|      FAST  |    4.964(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.332(R)|      FAST  |    2.319(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -2.251(R)|      FAST  |    6.384(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.156(R)|      FAST  |    4.351(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.207(R)|      FAST  |    4.569(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.097(R)|      FAST  |    4.682(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.426(R)|      FAST  |    5.278(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.106(R)|      FAST  |    4.952(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.117(R)|      FAST  |    4.941(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.575(R)|      SLOW  |    5.056(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.615(R)|      FAST  |    5.034(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.438(R)|      FAST  |    4.672(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.335(R)|      FAST  |    3.708(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.015(R)|      FAST  |    5.451(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.467(R)|      FAST  |    5.695(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.506(R)|      FAST  |    5.792(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.569(R)|      FAST  |    5.372(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.906(R)|      FAST  |    5.803(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -2.030(R)|      FAST  |    6.253(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.253(R)|      FAST  |    4.203(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.726(R)|      SLOW  |    4.504(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.094(R)|      FAST  |    5.124(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.351(R)|      FAST  |    5.111(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    0.467(R)|      FAST  |    5.495(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.207(R)|      FAST  |    5.482(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.342(R)|      FAST  |    5.381(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.751(R)|      FAST  |    4.798(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    2.646(R)|      SLOW  |    3.783(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    1.626(R)|      SLOW  |    3.890(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.092(R)|      FAST  |    4.193(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.688(R)|      FAST  |    4.027(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.634(R)|      FAST  |    4.403(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.708(R)|      FAST  |    4.586(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    1.265(R)|      SLOW  |    4.231(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    0.753(R)|      SLOW  |    4.508(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.292(R)|      FAST  |    5.963(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.436(R)|      FAST  |    6.406(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.073(R)|      FAST  |    4.588(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |    0.033(R)|      FAST  |    4.679(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.394(R)|      FAST  |    6.046(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.606(R)|      SLOW  |    5.303(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.633(R)|      FAST  |    6.284(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.995(R)|      FAST  |    6.481(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.282(R)|      FAST  |    6.081(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -1.660(R)|      FAST  |    6.425(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -1.693(R)|      FAST  |    6.417(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.094(R)|      FAST  |    6.654(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.208(R)|      FAST  |    5.775(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.168(R)|      FAST  |    5.537(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.415(R)|      FAST  |    5.957(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -2.431(R)|      FAST  |    5.993(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.041(R)|      FAST  |    4.918(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.182(R)|      FAST  |    4.883(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.511(R)|      FAST  |    5.428(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.267(R)|      FAST  |    5.726(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.075(R)|      FAST  |    4.843(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    0.006(R)|      FAST  |    5.216(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.597(R)|      FAST  |    4.926(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.315(R)|      FAST  |    6.574(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<31>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.314(R)|      SLOW  |    3.078(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.455(R)|      SLOW  |    3.169(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.813(R)|      FAST  |    4.468(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    2.347(R)|      SLOW  |    2.809(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    2.928(R)|      SLOW  |    2.011(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.801(R)|      SLOW  |    2.916(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.671(R)|      FAST  |    2.671(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    1.071(R)|      SLOW  |    2.492(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.468(R)|      SLOW  |    2.957(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.406(R)|      SLOW  |    2.643(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    2.430(R)|      SLOW  |    2.411(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.125(R)|      SLOW  |    1.144(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.898(R)|      SLOW  |    1.689(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.182(R)|      SLOW  |    2.662(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.423(R)|      SLOW  |    2.906(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.620(R)|      SLOW  |    3.140(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    4.922(R)|      SLOW  |    5.515(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    1.145(R)|      FAST  |    4.586(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.782(R)|      FAST  |    4.882(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -1.983(R)|      FAST  |    6.094(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.912(R)|      FAST  |    6.455(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.980(R)|      FAST  |    5.927(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.361(R)|      FAST  |    4.662(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.049(R)|      FAST  |    2.017(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.968(R)|      FAST  |    6.082(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.127(R)|      FAST  |    4.049(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    0.076(R)|      FAST  |    4.267(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.186(R)|      FAST  |    4.380(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.143(R)|      FAST  |    4.976(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.389(R)|      FAST  |    4.650(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.400(R)|      FAST  |    4.639(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.871(R)|      SLOW  |    4.754(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.898(R)|      FAST  |    4.732(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.155(R)|      FAST  |    4.370(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.052(R)|      FAST  |    3.406(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.732(R)|      FAST  |    5.149(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.184(R)|      FAST  |    5.393(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.223(R)|      FAST  |    5.490(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.286(R)|      FAST  |    5.070(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.623(R)|      FAST  |    5.501(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.747(R)|      FAST  |    5.951(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.536(R)|      FAST  |    3.901(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    1.022(R)|      SLOW  |    4.202(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.377(R)|      FAST  |    4.822(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.634(R)|      FAST  |    4.809(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    0.750(R)|      FAST  |    5.193(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.490(R)|      FAST  |    5.180(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.059(R)|      FAST  |    5.079(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.468(R)|      FAST  |    4.496(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    2.942(R)|      SLOW  |    3.481(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    1.922(R)|      SLOW  |    3.588(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.375(R)|      FAST  |    3.891(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.971(R)|      FAST  |    3.725(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.917(R)|      FAST  |    4.101(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.991(R)|      FAST  |    4.284(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    1.561(R)|      SLOW  |    3.929(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    1.049(R)|      SLOW  |    4.206(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.009(R)|      FAST  |    5.661(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.153(R)|      FAST  |    6.104(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    0.210(R)|      FAST  |    4.286(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |    0.316(R)|      FAST  |    4.377(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.111(R)|      FAST  |    5.744(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.902(R)|      SLOW  |    5.001(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.350(R)|      FAST  |    5.982(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.712(R)|      FAST  |    6.179(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -0.999(R)|      FAST  |    5.779(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -1.377(R)|      FAST  |    6.123(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -1.410(R)|      FAST  |    6.115(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.811(R)|      FAST  |    6.352(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.925(R)|      FAST  |    5.473(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.885(R)|      FAST  |    5.235(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.132(R)|      FAST  |    5.655(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -2.148(R)|      FAST  |    5.691(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.242(R)|      FAST  |    4.616(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.101(R)|      FAST  |    4.581(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.228(R)|      FAST  |    5.126(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    0.016(R)|      FAST  |    5.424(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    0.208(R)|      FAST  |    4.541(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    0.289(R)|      FAST  |    4.914(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.314(R)|      FAST  |    4.624(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.032(R)|      FAST  |    6.272(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock u_txd
------------+------------+------------+------------+------------+-------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                         | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)        | Phase  |
------------+------------+------------+------------+------------+-------------------------+--------+
RST         |    2.549(F)|      SLOW  |   -1.031(F)|      FAST  |phy_mem1/uart1/u2/rxd_inv|   0.000|
------------+------------+------------+------------+------------+-------------------------+--------+

Clock CLK50 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_25      |        15.370(R)|      SLOW  |         9.430(R)|      FAST  |CLK50_IBUF        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock CLKh to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        18.910(R)|      SLOW  |        10.119(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        19.648(R)|      SLOW  |        10.662(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        19.755(R)|      SLOW  |        10.710(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        19.658(R)|      SLOW  |        11.079(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        19.124(R)|      SLOW  |        10.264(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        19.783(R)|      SLOW  |        10.745(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        19.609(R)|      SLOW  |        10.634(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        19.230(R)|      SLOW  |        11.342(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        18.664(R)|      SLOW  |        10.958(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        18.974(R)|      SLOW  |        11.039(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        17.062(R)|      SLOW  |         9.905(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        17.325(R)|      SLOW  |        10.077(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        17.294(R)|      SLOW  |        10.047(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        17.159(R)|      SLOW  |         9.966(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        17.771(R)|      SLOW  |        10.359(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        17.939(R)|      SLOW  |        10.471(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        17.814(R)|      SLOW  |        10.333(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        17.685(R)|      SLOW  |        10.249(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        17.808(R)|      SLOW  |        10.382(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        17.972(R)|      SLOW  |        10.492(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        17.987(R)|      SLOW  |        10.483(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        18.710(R)|      SLOW  |        10.889(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        18.007(R)|      SLOW  |        10.526(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        17.863(R)|      SLOW  |        10.441(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        19.039(R)|      SLOW  |        11.112(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        18.261(R)|      SLOW  |        10.605(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        17.780(R)|      SLOW  |        10.360(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        17.941(R)|      SLOW  |        10.499(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        17.791(R)|      SLOW  |        10.358(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        17.763(R)|      SLOW  |        10.329(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        16.167(R)|      SLOW  |         9.380(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        17.345(R)|      SLOW  |        10.091(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        16.779(R)|      SLOW  |         9.560(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        16.534(R)|      SLOW  |         9.060(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        15.193(R)|      SLOW  |         8.629(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        16.739(R)|      SLOW  |         9.411(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        18.016(R)|      SLOW  |        10.318(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        16.337(R)|      SLOW  |         9.173(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        16.522(R)|      SLOW  |         9.226(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        16.095(R)|      SLOW  |         8.990(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        16.059(R)|      SLOW  |         8.768(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        16.537(R)|      SLOW  |         9.498(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        17.291(R)|      SLOW  |         9.754(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        18.728(R)|      SLOW  |        10.509(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        16.823(R)|      SLOW  |         9.478(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        16.538(R)|      SLOW  |         9.381(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        16.212(R)|      SLOW  |         8.990(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        16.094(R)|      SLOW  |         8.768(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        16.253(R)|      SLOW  |         9.379(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        15.052(R)|      SLOW  |         8.657(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        11.817(R)|      SLOW  |         6.632(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        12.175(R)|      SLOW  |         6.839(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        12.041(R)|      SLOW  |         6.766(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        11.968(R)|      SLOW  |         6.731(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        15.141(R)|      SLOW  |         8.734(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        15.988(R)|      SLOW  |         9.176(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        16.218(R)|      SLOW  |         9.399(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        16.050(R)|      SLOW  |         9.261(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        15.792(R)|      SLOW  |         9.080(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        16.508(R)|      SLOW  |         9.540(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        16.880(R)|      SLOW  |         9.821(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        16.602(R)|      SLOW  |         9.627(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        16.396(R)|      SLOW  |         9.474(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        15.189(R)|      SLOW  |         8.809(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        17.073(R)|      SLOW  |         9.922(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        14.000(R)|      SLOW  |         8.057(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        15.760(R)|      SLOW  |         9.059(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        13.287(R)|      SLOW  |         7.611(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        16.473(R)|      SLOW  |         9.514(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        13.315(R)|      SLOW  |         7.634(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        17.707(R)|      SLOW  |         8.438(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        21.008(R)|      SLOW  |         7.624(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        20.285(R)|      SLOW  |         7.519(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        20.646(R)|      SLOW  |         7.368(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        21.355(R)|      SLOW  |         7.595(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        18.252(R)|      SLOW  |         8.656(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        16.611(R)|      SLOW  |         9.331(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        20.646(R)|      SLOW  |         7.481(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        18.488(R)|      SLOW  |         8.534(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        17.959(R)|      SLOW  |         8.587(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        18.197(R)|      SLOW  |         8.468(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        17.245(R)|      SLOW  |         8.279(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        17.230(R)|      SLOW  |         8.016(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        19.512(R)|      SLOW  |         8.562(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        19.512(R)|      SLOW  |         8.668(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        19.277(R)|      SLOW  |         8.400(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        16.965(R)|      SLOW  |         8.569(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        16.965(R)|      SLOW  |         8.576(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        16.916(R)|      SLOW  |         8.055(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        17.171(R)|      SLOW  |         8.028(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        19.695(R)|      SLOW  |         7.958(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        19.695(R)|      SLOW  |         7.958(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        21.019(R)|      SLOW  |         7.884(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        20.296(R)|      SLOW  |         7.659(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        19.201(R)|      SLOW  |         8.793(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        19.201(R)|      SLOW  |         8.798(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        18.196(R)|      SLOW  |         8.432(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        18.175(R)|      SLOW  |         8.354(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        18.176(R)|      SLOW  |         8.414(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        17.627(R)|      SLOW  |         8.346(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        17.888(R)|      SLOW  |         8.437(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        17.888(R)|      SLOW  |         8.308(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        13.571(R)|      SLOW  |         7.747(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        16.617(R)|      SLOW  |         9.563(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        14.386(R)|      SLOW  |         8.312(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        16.467(R)|      SLOW  |         9.502(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        12.784(R)|      SLOW  |         7.284(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        16.751(R)|      SLOW  |         9.700(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        15.625(R)|      SLOW  |         9.006(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        15.898(R)|      SLOW  |         9.290(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        15.114(R)|      SLOW  |         8.613(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        15.385(R)|      SLOW  |         8.879(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        16.846(R)|      SLOW  |         9.818(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.176(R)|      SLOW  |         9.351(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        16.491(R)|      SLOW  |         9.598(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        16.645(R)|      SLOW  |         9.704(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        16.466(R)|      SLOW  |         9.584(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        16.295(R)|      SLOW  |         9.449(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        17.000(R)|      SLOW  |         9.905(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        16.868(R)|      SLOW  |         9.817(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        14.468(R)|      SLOW  |         8.385(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        12.870(R)|      SLOW  |         7.360(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        14.686(R)|      SLOW  |         8.445(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        14.769(R)|      SLOW  |         8.514(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        15.844(R)|      SLOW  |         9.143(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        19.916(R)|      SLOW  |         8.796(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        19.916(R)|      SLOW  |         8.865(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        19.922(R)|      SLOW  |         9.111(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        19.922(R)|      SLOW  |         9.007(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        19.728(R)|      SLOW  |         8.931(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        19.541(R)|      SLOW  |         8.924(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        19.618(R)|      SLOW  |         8.886(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        19.308(R)|      SLOW  |         8.919(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        19.902(R)|      SLOW  |         7.721(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        19.902(R)|      SLOW  |         7.721(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        17.807(R)|      SLOW  |         8.628(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        17.807(R)|      SLOW  |         8.567(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        19.621(R)|      SLOW  |         8.106(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        18.179(R)|      SLOW  |         8.309(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        19.404(R)|      SLOW  |         7.984(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        19.959(R)|      SLOW  |         7.583(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        19.901(R)|      SLOW  |         7.653(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        19.901(R)|      SLOW  |         7.642(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        19.178(R)|      SLOW  |         7.782(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        19.540(R)|      SLOW  |         7.597(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        19.540(R)|      SLOW  |         7.884(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        18.796(R)|      SLOW  |         7.990(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        20.254(R)|      SLOW  |         7.806(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        20.254(R)|      SLOW  |         7.926(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        19.130(R)|      SLOW  |         8.530(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        19.046(R)|      SLOW  |         8.381(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        18.378(R)|      SLOW  |         8.315(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        18.071(R)|      SLOW  |         8.314(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        18.357(R)|      SLOW  |         8.483(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        18.169(R)|      SLOW  |         8.458(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        18.169(R)|      SLOW  |         8.458(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        19.621(R)|      SLOW  |         7.696(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        15.766(R)|      SLOW  |         9.107(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        18.143(R)|      SLOW  |        10.579(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        18.205(R)|      SLOW  |        10.667(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        22.036(R)|      SLOW  |        11.238(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        22.087(R)|      SLOW  |        11.198(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        22.338(R)|      SLOW  |        11.023(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        22.852(R)|      SLOW  |        11.339(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        21.813(R)|      SLOW  |        10.621(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        22.698(R)|      SLOW  |        11.180(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        24.147(R)|      SLOW  |        12.351(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        22.921(R)|      SLOW  |        11.696(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        20.261(R)|      SLOW  |        10.529(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        22.572(R)|      SLOW  |        10.838(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        20.569(R)|      SLOW  |        10.601(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        21.655(R)|      SLOW  |        10.748(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        21.656(R)|      SLOW  |        10.518(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        21.236(R)|      SLOW  |        10.397(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        21.756(R)|      SLOW  |        10.304(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        21.277(R)|      SLOW  |         9.949(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<15> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        18.644(R)|      SLOW  |         9.910(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        19.382(R)|      SLOW  |        10.453(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        19.489(R)|      SLOW  |        10.501(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        19.392(R)|      SLOW  |        10.870(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        18.858(R)|      SLOW  |        10.055(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        19.517(R)|      SLOW  |        10.536(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        19.343(R)|      SLOW  |        10.425(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        18.964(R)|      SLOW  |        11.133(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        18.398(R)|      SLOW  |        10.749(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        18.708(R)|      SLOW  |        10.830(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        16.796(R)|      SLOW  |         9.696(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        17.059(R)|      SLOW  |         9.868(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        17.028(R)|      SLOW  |         9.838(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        16.893(R)|      SLOW  |         9.757(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        17.505(R)|      SLOW  |        10.150(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        17.673(R)|      SLOW  |        10.262(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        17.548(R)|      SLOW  |        10.124(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        17.419(R)|      SLOW  |        10.040(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        17.542(R)|      SLOW  |        10.173(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        17.706(R)|      SLOW  |        10.283(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        17.721(R)|      SLOW  |        10.274(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        18.444(R)|      SLOW  |        10.680(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        17.741(R)|      SLOW  |        10.317(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        17.597(R)|      SLOW  |        10.232(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        18.773(R)|      SLOW  |        10.903(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        17.995(R)|      SLOW  |        10.396(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        17.514(R)|      SLOW  |        10.151(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        17.675(R)|      SLOW  |        10.290(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        17.525(R)|      SLOW  |        10.149(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        17.497(R)|      SLOW  |        10.120(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        15.901(R)|      SLOW  |         9.171(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        17.079(R)|      SLOW  |         9.882(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        16.513(R)|      SLOW  |         9.351(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        16.268(R)|      SLOW  |         8.851(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        14.927(R)|      SLOW  |         8.420(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        16.473(R)|      SLOW  |         9.202(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        17.750(R)|      SLOW  |        10.109(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        16.071(R)|      SLOW  |         8.964(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        16.256(R)|      SLOW  |         9.017(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        15.829(R)|      SLOW  |         8.781(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        15.793(R)|      SLOW  |         8.559(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        16.271(R)|      SLOW  |         9.289(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        17.025(R)|      SLOW  |         9.545(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        18.462(R)|      SLOW  |        10.300(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        16.557(R)|      SLOW  |         9.269(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        16.272(R)|      SLOW  |         9.172(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        15.946(R)|      SLOW  |         8.781(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        15.828(R)|      SLOW  |         8.559(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        15.987(R)|      SLOW  |         9.170(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        14.786(R)|      SLOW  |         8.448(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        11.551(R)|      SLOW  |         6.423(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        11.909(R)|      SLOW  |         6.630(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        11.775(R)|      SLOW  |         6.557(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        11.702(R)|      SLOW  |         6.522(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        14.875(R)|      SLOW  |         8.525(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        15.722(R)|      SLOW  |         8.967(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        15.952(R)|      SLOW  |         9.190(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        15.784(R)|      SLOW  |         9.052(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        15.526(R)|      SLOW  |         8.871(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        16.242(R)|      SLOW  |         9.331(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        16.614(R)|      SLOW  |         9.612(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        16.336(R)|      SLOW  |         9.418(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        16.130(R)|      SLOW  |         9.265(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        14.923(R)|      SLOW  |         8.600(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        16.807(R)|      SLOW  |         9.713(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        13.734(R)|      SLOW  |         7.848(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        15.494(R)|      SLOW  |         8.850(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        13.021(R)|      SLOW  |         7.402(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        16.207(R)|      SLOW  |         9.305(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        13.049(R)|      SLOW  |         7.425(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        17.441(R)|      SLOW  |         8.229(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        20.742(R)|      SLOW  |         7.415(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        20.019(R)|      SLOW  |         7.310(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        20.380(R)|      SLOW  |         7.159(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        21.089(R)|      SLOW  |         7.386(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        17.986(R)|      SLOW  |         8.447(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        16.345(R)|      SLOW  |         9.122(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        20.380(R)|      SLOW  |         7.272(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        18.222(R)|      SLOW  |         8.325(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        17.693(R)|      SLOW  |         8.378(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        17.931(R)|      SLOW  |         8.259(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        16.979(R)|      SLOW  |         8.070(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        16.964(R)|      SLOW  |         7.807(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        19.246(R)|      SLOW  |         8.353(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        19.246(R)|      SLOW  |         8.459(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        19.011(R)|      SLOW  |         8.191(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        16.699(R)|      SLOW  |         8.360(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        16.699(R)|      SLOW  |         8.367(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        16.650(R)|      SLOW  |         7.846(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        16.905(R)|      SLOW  |         7.819(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        19.429(R)|      SLOW  |         7.749(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        19.429(R)|      SLOW  |         7.749(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        20.753(R)|      SLOW  |         7.675(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        20.030(R)|      SLOW  |         7.450(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        18.935(R)|      SLOW  |         8.584(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        18.935(R)|      SLOW  |         8.589(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        17.930(R)|      SLOW  |         8.223(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        17.909(R)|      SLOW  |         8.145(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        17.910(R)|      SLOW  |         8.205(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        17.361(R)|      SLOW  |         8.137(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        17.622(R)|      SLOW  |         8.228(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        17.622(R)|      SLOW  |         8.099(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        13.305(R)|      SLOW  |         7.538(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        16.351(R)|      SLOW  |         9.354(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        14.120(R)|      SLOW  |         8.103(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        16.201(R)|      SLOW  |         9.293(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        12.518(R)|      SLOW  |         7.075(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        16.485(R)|      SLOW  |         9.491(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        15.359(R)|      SLOW  |         8.797(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        15.632(R)|      SLOW  |         9.081(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        14.848(R)|      SLOW  |         8.404(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        15.119(R)|      SLOW  |         8.670(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        16.580(R)|      SLOW  |         9.609(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        15.910(R)|      SLOW  |         9.142(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        16.225(R)|      SLOW  |         9.389(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        16.379(R)|      SLOW  |         9.495(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        16.200(R)|      SLOW  |         9.375(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        16.029(R)|      SLOW  |         9.240(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        16.734(R)|      SLOW  |         9.696(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        16.602(R)|      SLOW  |         9.608(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        14.202(R)|      SLOW  |         8.176(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        12.604(R)|      SLOW  |         7.151(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        14.420(R)|      SLOW  |         8.236(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        14.503(R)|      SLOW  |         8.305(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        15.578(R)|      SLOW  |         8.934(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        19.650(R)|      SLOW  |         8.587(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        19.650(R)|      SLOW  |         8.656(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        19.656(R)|      SLOW  |         8.902(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        19.656(R)|      SLOW  |         8.798(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        19.462(R)|      SLOW  |         8.722(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        19.275(R)|      SLOW  |         8.715(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        19.352(R)|      SLOW  |         8.677(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        19.042(R)|      SLOW  |         8.710(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        19.636(R)|      SLOW  |         7.512(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        19.636(R)|      SLOW  |         7.512(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        17.541(R)|      SLOW  |         8.419(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        17.541(R)|      SLOW  |         8.358(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        19.355(R)|      SLOW  |         7.897(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        17.913(R)|      SLOW  |         8.100(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        19.138(R)|      SLOW  |         7.775(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        19.693(R)|      SLOW  |         7.374(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        19.635(R)|      SLOW  |         7.444(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        19.635(R)|      SLOW  |         7.433(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        18.912(R)|      SLOW  |         7.573(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        19.274(R)|      SLOW  |         7.388(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        19.274(R)|      SLOW  |         7.675(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        18.530(R)|      SLOW  |         7.781(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        19.988(R)|      SLOW  |         7.597(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        19.988(R)|      SLOW  |         7.717(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        18.864(R)|      SLOW  |         8.321(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        18.780(R)|      SLOW  |         8.172(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        18.112(R)|      SLOW  |         8.106(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        17.805(R)|      SLOW  |         8.105(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        18.091(R)|      SLOW  |         8.274(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        17.903(R)|      SLOW  |         8.249(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        17.903(R)|      SLOW  |         8.249(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        19.355(R)|      SLOW  |         7.487(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        15.500(R)|      SLOW  |         8.898(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        17.877(R)|      SLOW  |        10.370(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        17.939(R)|      SLOW  |        10.458(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        21.770(R)|      SLOW  |        11.029(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        21.821(R)|      SLOW  |        10.989(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        22.072(R)|      SLOW  |        10.814(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        22.586(R)|      SLOW  |        11.130(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        21.547(R)|      SLOW  |        10.412(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        22.432(R)|      SLOW  |        10.971(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        23.881(R)|      SLOW  |        12.142(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        22.655(R)|      SLOW  |        11.487(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        19.995(R)|      SLOW  |        10.320(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        22.306(R)|      SLOW  |        10.629(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        20.303(R)|      SLOW  |        10.392(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        21.389(R)|      SLOW  |        10.539(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        21.390(R)|      SLOW  |        10.309(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        20.970(R)|      SLOW  |        10.188(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        21.490(R)|      SLOW  |        10.095(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        21.011(R)|      SLOW  |         9.740(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<16> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        19.501(R)|      SLOW  |        10.464(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        20.239(R)|      SLOW  |        11.007(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        20.346(R)|      SLOW  |        11.055(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        20.249(R)|      SLOW  |        11.424(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        19.715(R)|      SLOW  |        10.609(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        20.374(R)|      SLOW  |        11.090(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        20.200(R)|      SLOW  |        10.979(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        19.821(R)|      SLOW  |        11.687(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        19.255(R)|      SLOW  |        11.303(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        19.565(R)|      SLOW  |        11.384(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        17.653(R)|      SLOW  |        10.250(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        17.916(R)|      SLOW  |        10.422(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        17.885(R)|      SLOW  |        10.392(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        17.750(R)|      SLOW  |        10.311(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        18.362(R)|      SLOW  |        10.704(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        18.530(R)|      SLOW  |        10.816(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        18.405(R)|      SLOW  |        10.678(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        18.276(R)|      SLOW  |        10.594(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        18.399(R)|      SLOW  |        10.727(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        18.563(R)|      SLOW  |        10.837(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        18.578(R)|      SLOW  |        10.828(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        19.301(R)|      SLOW  |        11.234(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        18.598(R)|      SLOW  |        10.871(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        18.454(R)|      SLOW  |        10.786(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        19.630(R)|      SLOW  |        11.457(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        18.852(R)|      SLOW  |        10.950(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        18.371(R)|      SLOW  |        10.705(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        18.532(R)|      SLOW  |        10.844(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        18.382(R)|      SLOW  |        10.703(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        18.354(R)|      SLOW  |        10.674(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        16.758(R)|      SLOW  |         9.725(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        17.936(R)|      SLOW  |        10.436(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        17.370(R)|      SLOW  |         9.905(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        17.125(R)|      SLOW  |         9.405(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        15.784(R)|      SLOW  |         8.974(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        17.330(R)|      SLOW  |         9.756(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        18.607(R)|      SLOW  |        10.663(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        16.928(R)|      SLOW  |         9.518(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        17.113(R)|      SLOW  |         9.571(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        16.686(R)|      SLOW  |         9.335(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        16.650(R)|      SLOW  |         9.113(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        17.128(R)|      SLOW  |         9.843(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        17.882(R)|      SLOW  |        10.099(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        19.319(R)|      SLOW  |        10.854(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        17.414(R)|      SLOW  |         9.823(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        17.129(R)|      SLOW  |         9.726(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        16.803(R)|      SLOW  |         9.335(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        16.685(R)|      SLOW  |         9.113(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        16.844(R)|      SLOW  |         9.724(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        15.643(R)|      SLOW  |         9.002(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        12.408(R)|      SLOW  |         6.977(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        12.766(R)|      SLOW  |         7.184(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        12.632(R)|      SLOW  |         7.111(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        12.559(R)|      SLOW  |         7.076(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        15.732(R)|      SLOW  |         9.079(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        16.579(R)|      SLOW  |         9.521(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        16.809(R)|      SLOW  |         9.744(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        16.641(R)|      SLOW  |         9.606(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        16.383(R)|      SLOW  |         9.425(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.099(R)|      SLOW  |         9.885(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.471(R)|      SLOW  |        10.166(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.193(R)|      SLOW  |         9.972(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        16.987(R)|      SLOW  |         9.819(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        15.780(R)|      SLOW  |         9.154(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        17.664(R)|      SLOW  |        10.267(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        14.591(R)|      SLOW  |         8.402(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        16.351(R)|      SLOW  |         9.404(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        13.878(R)|      SLOW  |         7.956(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.064(R)|      SLOW  |         9.859(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        13.906(R)|      SLOW  |         7.979(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        18.298(R)|      SLOW  |         8.783(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        21.599(R)|      SLOW  |         7.969(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        20.876(R)|      SLOW  |         7.864(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        21.237(R)|      SLOW  |         7.713(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        21.946(R)|      SLOW  |         7.940(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        18.843(R)|      SLOW  |         9.001(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        17.202(R)|      SLOW  |         9.676(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        21.237(R)|      SLOW  |         7.826(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        19.079(R)|      SLOW  |         8.879(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        18.550(R)|      SLOW  |         8.932(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        18.788(R)|      SLOW  |         8.813(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        17.836(R)|      SLOW  |         8.624(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        17.821(R)|      SLOW  |         8.361(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        20.103(R)|      SLOW  |         8.907(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        20.103(R)|      SLOW  |         9.013(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        19.868(R)|      SLOW  |         8.745(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        17.556(R)|      SLOW  |         8.914(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        17.556(R)|      SLOW  |         8.921(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        17.507(R)|      SLOW  |         8.400(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        17.762(R)|      SLOW  |         8.373(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        20.286(R)|      SLOW  |         8.303(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        20.286(R)|      SLOW  |         8.303(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        21.610(R)|      SLOW  |         8.229(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        20.887(R)|      SLOW  |         8.004(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        19.792(R)|      SLOW  |         9.138(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        19.792(R)|      SLOW  |         9.143(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        18.787(R)|      SLOW  |         8.777(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        18.766(R)|      SLOW  |         8.699(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        18.767(R)|      SLOW  |         8.759(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        18.218(R)|      SLOW  |         8.691(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        18.479(R)|      SLOW  |         8.782(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        18.479(R)|      SLOW  |         8.653(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        14.162(R)|      SLOW  |         8.092(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        17.208(R)|      SLOW  |         9.908(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        14.977(R)|      SLOW  |         8.657(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.058(R)|      SLOW  |         9.847(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        13.375(R)|      SLOW  |         7.629(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.342(R)|      SLOW  |        10.045(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.216(R)|      SLOW  |         9.351(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        16.489(R)|      SLOW  |         9.635(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        15.705(R)|      SLOW  |         8.958(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        15.976(R)|      SLOW  |         9.224(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        17.437(R)|      SLOW  |        10.163(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.767(R)|      SLOW  |         9.696(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.082(R)|      SLOW  |         9.943(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.236(R)|      SLOW  |        10.049(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.057(R)|      SLOW  |         9.929(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        16.886(R)|      SLOW  |         9.794(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        17.591(R)|      SLOW  |        10.250(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        17.459(R)|      SLOW  |        10.162(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        15.059(R)|      SLOW  |         8.730(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        13.461(R)|      SLOW  |         7.705(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        15.277(R)|      SLOW  |         8.790(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        15.360(R)|      SLOW  |         8.859(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        16.435(R)|      SLOW  |         9.488(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        20.507(R)|      SLOW  |         9.141(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        20.507(R)|      SLOW  |         9.210(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        20.513(R)|      SLOW  |         9.456(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        20.513(R)|      SLOW  |         9.352(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        20.319(R)|      SLOW  |         9.276(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        20.132(R)|      SLOW  |         9.269(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        20.209(R)|      SLOW  |         9.231(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        19.899(R)|      SLOW  |         9.264(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        20.493(R)|      SLOW  |         8.066(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        20.493(R)|      SLOW  |         8.066(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        18.398(R)|      SLOW  |         8.973(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        18.398(R)|      SLOW  |         8.912(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        20.212(R)|      SLOW  |         8.451(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        18.770(R)|      SLOW  |         8.654(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        19.995(R)|      SLOW  |         8.329(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        20.550(R)|      SLOW  |         7.928(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        20.492(R)|      SLOW  |         7.998(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        20.492(R)|      SLOW  |         7.987(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        19.769(R)|      SLOW  |         8.127(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        20.131(R)|      SLOW  |         7.942(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        20.131(R)|      SLOW  |         8.229(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        19.387(R)|      SLOW  |         8.335(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        20.845(R)|      SLOW  |         8.151(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        20.845(R)|      SLOW  |         8.271(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        19.721(R)|      SLOW  |         8.875(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        19.637(R)|      SLOW  |         8.726(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        18.969(R)|      SLOW  |         8.660(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        18.662(R)|      SLOW  |         8.659(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        18.948(R)|      SLOW  |         8.828(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        18.760(R)|      SLOW  |         8.803(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        18.760(R)|      SLOW  |         8.803(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        20.212(R)|      SLOW  |         8.041(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        16.357(R)|      SLOW  |         9.452(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        18.734(R)|      SLOW  |        10.924(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        18.796(R)|      SLOW  |        11.012(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        22.627(R)|      SLOW  |        11.583(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        22.678(R)|      SLOW  |        11.543(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        22.929(R)|      SLOW  |        11.368(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        23.443(R)|      SLOW  |        11.684(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        22.404(R)|      SLOW  |        10.966(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        23.289(R)|      SLOW  |        11.525(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        24.738(R)|      SLOW  |        12.696(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        23.512(R)|      SLOW  |        12.041(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        20.852(R)|      SLOW  |        10.874(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.163(R)|      SLOW  |        11.183(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        21.160(R)|      SLOW  |        10.946(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        22.246(R)|      SLOW  |        11.093(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        22.247(R)|      SLOW  |        10.863(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        21.827(R)|      SLOW  |        10.742(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        22.347(R)|      SLOW  |        10.649(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        21.868(R)|      SLOW  |        10.294(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<17> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        20.003(R)|      SLOW  |        10.803(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        20.741(R)|      SLOW  |        11.346(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        20.848(R)|      SLOW  |        11.394(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        20.751(R)|      SLOW  |        11.763(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        20.217(R)|      SLOW  |        10.948(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        20.876(R)|      SLOW  |        11.429(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        20.702(R)|      SLOW  |        11.318(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        20.323(R)|      SLOW  |        12.026(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        19.757(R)|      SLOW  |        11.642(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        20.067(R)|      SLOW  |        11.723(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        18.155(R)|      SLOW  |        10.589(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        18.418(R)|      SLOW  |        10.761(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        18.387(R)|      SLOW  |        10.731(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        18.252(R)|      SLOW  |        10.650(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        18.864(R)|      SLOW  |        11.043(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        19.032(R)|      SLOW  |        11.155(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        18.907(R)|      SLOW  |        11.017(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        18.778(R)|      SLOW  |        10.933(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        18.901(R)|      SLOW  |        11.066(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        19.065(R)|      SLOW  |        11.176(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        19.080(R)|      SLOW  |        11.167(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        19.803(R)|      SLOW  |        11.573(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        19.100(R)|      SLOW  |        11.210(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        18.956(R)|      SLOW  |        11.125(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.132(R)|      SLOW  |        11.796(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        19.354(R)|      SLOW  |        11.289(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        18.873(R)|      SLOW  |        11.044(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        19.034(R)|      SLOW  |        11.183(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        18.884(R)|      SLOW  |        11.042(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        18.856(R)|      SLOW  |        11.013(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        17.260(R)|      SLOW  |        10.064(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        18.438(R)|      SLOW  |        10.775(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        17.872(R)|      SLOW  |        10.244(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        17.627(R)|      SLOW  |         9.744(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        16.286(R)|      SLOW  |         9.313(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        17.832(R)|      SLOW  |        10.095(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        19.109(R)|      SLOW  |        11.002(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        17.430(R)|      SLOW  |         9.857(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        17.615(R)|      SLOW  |         9.910(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        17.188(R)|      SLOW  |         9.674(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        17.152(R)|      SLOW  |         9.452(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        17.630(R)|      SLOW  |        10.182(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        18.384(R)|      SLOW  |        10.438(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        19.821(R)|      SLOW  |        11.193(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        17.916(R)|      SLOW  |        10.162(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        17.631(R)|      SLOW  |        10.065(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        17.305(R)|      SLOW  |         9.674(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        17.187(R)|      SLOW  |         9.452(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        17.346(R)|      SLOW  |        10.063(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        16.145(R)|      SLOW  |         9.341(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        12.910(R)|      SLOW  |         7.316(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        13.268(R)|      SLOW  |         7.523(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        13.134(R)|      SLOW  |         7.450(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        13.061(R)|      SLOW  |         7.415(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        16.234(R)|      SLOW  |         9.418(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        17.081(R)|      SLOW  |         9.860(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        17.311(R)|      SLOW  |        10.083(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        17.143(R)|      SLOW  |         9.945(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        16.885(R)|      SLOW  |         9.764(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.601(R)|      SLOW  |        10.224(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.973(R)|      SLOW  |        10.505(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.695(R)|      SLOW  |        10.311(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        17.489(R)|      SLOW  |        10.158(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        16.282(R)|      SLOW  |         9.493(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        18.166(R)|      SLOW  |        10.606(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        15.093(R)|      SLOW  |         8.741(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        16.853(R)|      SLOW  |         9.743(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        14.380(R)|      SLOW  |         8.295(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.566(R)|      SLOW  |        10.198(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        14.408(R)|      SLOW  |         8.318(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        18.800(R)|      SLOW  |         9.122(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        22.101(R)|      SLOW  |         8.308(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        21.378(R)|      SLOW  |         8.203(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        21.739(R)|      SLOW  |         8.052(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        22.448(R)|      SLOW  |         8.279(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        19.345(R)|      SLOW  |         9.340(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        17.704(R)|      SLOW  |        10.015(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        21.739(R)|      SLOW  |         8.165(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        19.581(R)|      SLOW  |         9.218(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        19.052(R)|      SLOW  |         9.271(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        19.290(R)|      SLOW  |         9.152(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        18.338(R)|      SLOW  |         8.963(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        18.323(R)|      SLOW  |         8.700(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        20.605(R)|      SLOW  |         9.246(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        20.605(R)|      SLOW  |         9.352(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        20.370(R)|      SLOW  |         9.084(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        18.058(R)|      SLOW  |         9.253(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        18.058(R)|      SLOW  |         9.260(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        18.009(R)|      SLOW  |         8.739(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        18.264(R)|      SLOW  |         8.712(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        20.788(R)|      SLOW  |         8.642(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        20.788(R)|      SLOW  |         8.642(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        22.112(R)|      SLOW  |         8.568(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        21.389(R)|      SLOW  |         8.343(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        20.294(R)|      SLOW  |         9.477(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        20.294(R)|      SLOW  |         9.482(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        19.289(R)|      SLOW  |         9.116(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        19.268(R)|      SLOW  |         9.038(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        19.269(R)|      SLOW  |         9.098(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        18.720(R)|      SLOW  |         9.030(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        18.981(R)|      SLOW  |         9.121(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        18.981(R)|      SLOW  |         8.992(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        14.664(R)|      SLOW  |         8.431(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        17.710(R)|      SLOW  |        10.247(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        15.479(R)|      SLOW  |         8.996(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.560(R)|      SLOW  |        10.186(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        13.877(R)|      SLOW  |         7.968(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.844(R)|      SLOW  |        10.384(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.718(R)|      SLOW  |         9.690(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        16.991(R)|      SLOW  |         9.974(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        16.207(R)|      SLOW  |         9.297(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        16.478(R)|      SLOW  |         9.563(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        17.939(R)|      SLOW  |        10.502(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.269(R)|      SLOW  |        10.035(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.584(R)|      SLOW  |        10.282(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.738(R)|      SLOW  |        10.388(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.559(R)|      SLOW  |        10.268(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        17.388(R)|      SLOW  |        10.133(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        18.093(R)|      SLOW  |        10.589(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        17.961(R)|      SLOW  |        10.501(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        15.561(R)|      SLOW  |         9.069(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        13.963(R)|      SLOW  |         8.044(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        15.779(R)|      SLOW  |         9.129(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        15.862(R)|      SLOW  |         9.198(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        16.937(R)|      SLOW  |         9.827(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.009(R)|      SLOW  |         9.480(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.009(R)|      SLOW  |         9.549(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.015(R)|      SLOW  |         9.795(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.015(R)|      SLOW  |         9.691(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        20.821(R)|      SLOW  |         9.615(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        20.634(R)|      SLOW  |         9.608(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        20.711(R)|      SLOW  |         9.570(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.401(R)|      SLOW  |         9.603(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        20.995(R)|      SLOW  |         8.405(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        20.995(R)|      SLOW  |         8.405(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        18.900(R)|      SLOW  |         9.312(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        18.900(R)|      SLOW  |         9.251(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        20.714(R)|      SLOW  |         8.790(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.272(R)|      SLOW  |         8.993(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        20.497(R)|      SLOW  |         8.668(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.052(R)|      SLOW  |         8.267(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        20.994(R)|      SLOW  |         8.337(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        20.994(R)|      SLOW  |         8.326(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        20.271(R)|      SLOW  |         8.466(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        20.633(R)|      SLOW  |         8.281(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        20.633(R)|      SLOW  |         8.568(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        19.889(R)|      SLOW  |         8.674(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        21.347(R)|      SLOW  |         8.490(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        21.347(R)|      SLOW  |         8.610(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.223(R)|      SLOW  |         9.214(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.139(R)|      SLOW  |         9.065(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.471(R)|      SLOW  |         8.999(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.164(R)|      SLOW  |         8.998(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.450(R)|      SLOW  |         9.167(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.262(R)|      SLOW  |         9.142(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.262(R)|      SLOW  |         9.142(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        20.714(R)|      SLOW  |         8.380(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        16.859(R)|      SLOW  |         9.791(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.236(R)|      SLOW  |        11.263(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.298(R)|      SLOW  |        11.351(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        23.129(R)|      SLOW  |        11.922(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        23.180(R)|      SLOW  |        11.882(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        23.431(R)|      SLOW  |        11.707(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        23.945(R)|      SLOW  |        12.023(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        22.906(R)|      SLOW  |        11.305(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        23.791(R)|      SLOW  |        11.864(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.240(R)|      SLOW  |        13.035(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        24.014(R)|      SLOW  |        12.380(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        21.354(R)|      SLOW  |        11.213(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.665(R)|      SLOW  |        11.522(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        21.662(R)|      SLOW  |        11.285(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        22.748(R)|      SLOW  |        11.432(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        22.749(R)|      SLOW  |        11.202(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        22.329(R)|      SLOW  |        11.081(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        22.849(R)|      SLOW  |        10.988(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        22.370(R)|      SLOW  |        10.633(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<18> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.912(R)|      SLOW  |        11.922(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.650(R)|      SLOW  |        12.465(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.757(R)|      SLOW  |        12.513(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.660(R)|      SLOW  |        12.882(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.126(R)|      SLOW  |        12.067(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.785(R)|      SLOW  |        12.548(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.611(R)|      SLOW  |        12.437(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        22.232(R)|      SLOW  |        13.145(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        21.666(R)|      SLOW  |        12.761(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.976(R)|      SLOW  |        12.842(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        20.064(R)|      SLOW  |        11.708(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.327(R)|      SLOW  |        11.880(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.296(R)|      SLOW  |        11.850(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.161(R)|      SLOW  |        11.769(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.773(R)|      SLOW  |        12.162(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.941(R)|      SLOW  |        12.274(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.816(R)|      SLOW  |        12.136(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.687(R)|      SLOW  |        12.052(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.810(R)|      SLOW  |        12.185(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.974(R)|      SLOW  |        12.295(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.989(R)|      SLOW  |        12.286(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        21.712(R)|      SLOW  |        12.692(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        21.009(R)|      SLOW  |        12.329(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.865(R)|      SLOW  |        12.244(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        22.041(R)|      SLOW  |        12.915(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        21.263(R)|      SLOW  |        12.408(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.782(R)|      SLOW  |        12.163(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.943(R)|      SLOW  |        12.302(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.793(R)|      SLOW  |        12.161(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.765(R)|      SLOW  |        12.132(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        19.169(R)|      SLOW  |        11.183(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.347(R)|      SLOW  |        11.894(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        19.781(R)|      SLOW  |        11.363(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.536(R)|      SLOW  |        10.863(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.195(R)|      SLOW  |        10.432(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.741(R)|      SLOW  |        11.214(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        21.018(R)|      SLOW  |        12.121(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.339(R)|      SLOW  |        10.976(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.524(R)|      SLOW  |        11.029(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        19.097(R)|      SLOW  |        10.793(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        19.061(R)|      SLOW  |        10.571(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.539(R)|      SLOW  |        11.301(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.293(R)|      SLOW  |        11.557(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.730(R)|      SLOW  |        12.312(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.825(R)|      SLOW  |        11.281(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.540(R)|      SLOW  |        11.184(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.214(R)|      SLOW  |        10.793(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.096(R)|      SLOW  |        10.571(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        19.255(R)|      SLOW  |        11.182(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.054(R)|      SLOW  |        10.460(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.819(R)|      SLOW  |         8.435(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.177(R)|      SLOW  |         8.642(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.043(R)|      SLOW  |         8.569(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.970(R)|      SLOW  |         8.534(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.143(R)|      SLOW  |        10.537(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.990(R)|      SLOW  |        10.979(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        19.220(R)|      SLOW  |        11.202(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        19.052(R)|      SLOW  |        11.064(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        18.794(R)|      SLOW  |        10.883(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        19.510(R)|      SLOW  |        11.343(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        19.882(R)|      SLOW  |        11.624(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        19.604(R)|      SLOW  |        11.430(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.398(R)|      SLOW  |        11.277(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        18.191(R)|      SLOW  |        10.612(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        20.075(R)|      SLOW  |        11.725(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.002(R)|      SLOW  |         9.860(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        18.762(R)|      SLOW  |        10.862(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        16.289(R)|      SLOW  |         9.414(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        19.475(R)|      SLOW  |        11.317(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        16.317(R)|      SLOW  |         9.437(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.709(R)|      SLOW  |        10.241(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        24.010(R)|      SLOW  |         9.427(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        23.287(R)|      SLOW  |         9.322(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.648(R)|      SLOW  |         9.171(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        24.357(R)|      SLOW  |         9.398(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        21.254(R)|      SLOW  |        10.459(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        19.613(R)|      SLOW  |        11.134(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.648(R)|      SLOW  |         9.284(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.490(R)|      SLOW  |        10.337(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.961(R)|      SLOW  |        10.390(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.199(R)|      SLOW  |        10.271(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.247(R)|      SLOW  |        10.082(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.232(R)|      SLOW  |         9.819(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.514(R)|      SLOW  |        10.365(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.514(R)|      SLOW  |        10.471(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        22.279(R)|      SLOW  |        10.203(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.967(R)|      SLOW  |        10.372(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.967(R)|      SLOW  |        10.379(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.918(R)|      SLOW  |         9.858(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        20.173(R)|      SLOW  |         9.831(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.697(R)|      SLOW  |         9.761(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.697(R)|      SLOW  |         9.761(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        24.021(R)|      SLOW  |         9.687(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        23.298(R)|      SLOW  |         9.462(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        22.203(R)|      SLOW  |        10.596(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        22.203(R)|      SLOW  |        10.601(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.198(R)|      SLOW  |        10.235(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.177(R)|      SLOW  |        10.157(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.178(R)|      SLOW  |        10.217(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.629(R)|      SLOW  |        10.149(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.890(R)|      SLOW  |        10.240(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.890(R)|      SLOW  |        10.111(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.573(R)|      SLOW  |         9.550(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.619(R)|      SLOW  |        11.366(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.388(R)|      SLOW  |        10.115(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        19.469(R)|      SLOW  |        11.305(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.786(R)|      SLOW  |         9.087(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        19.753(R)|      SLOW  |        11.503(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        18.627(R)|      SLOW  |        10.809(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.900(R)|      SLOW  |        11.093(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        18.116(R)|      SLOW  |        10.416(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        18.387(R)|      SLOW  |        10.682(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.848(R)|      SLOW  |        11.621(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        19.178(R)|      SLOW  |        11.154(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        19.493(R)|      SLOW  |        11.401(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        19.647(R)|      SLOW  |        11.507(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        19.468(R)|      SLOW  |        11.387(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        19.297(R)|      SLOW  |        11.252(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        20.002(R)|      SLOW  |        11.708(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        19.870(R)|      SLOW  |        11.620(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        17.470(R)|      SLOW  |        10.188(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.872(R)|      SLOW  |         9.163(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        17.688(R)|      SLOW  |        10.248(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.771(R)|      SLOW  |        10.317(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.846(R)|      SLOW  |        10.946(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.918(R)|      SLOW  |        10.599(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        22.918(R)|      SLOW  |        10.668(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        22.924(R)|      SLOW  |        10.914(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        22.924(R)|      SLOW  |        10.810(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        22.730(R)|      SLOW  |        10.734(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        22.543(R)|      SLOW  |        10.727(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        22.620(R)|      SLOW  |        10.689(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        22.310(R)|      SLOW  |        10.722(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.904(R)|      SLOW  |         9.524(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.904(R)|      SLOW  |         9.524(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.809(R)|      SLOW  |        10.431(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.809(R)|      SLOW  |        10.370(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.623(R)|      SLOW  |         9.909(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        21.181(R)|      SLOW  |        10.112(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        22.406(R)|      SLOW  |         9.787(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.961(R)|      SLOW  |         9.386(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.903(R)|      SLOW  |         9.456(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.903(R)|      SLOW  |         9.445(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        22.180(R)|      SLOW  |         9.585(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.542(R)|      SLOW  |         9.400(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.542(R)|      SLOW  |         9.687(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.798(R)|      SLOW  |         9.793(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        23.256(R)|      SLOW  |         9.609(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        23.256(R)|      SLOW  |         9.729(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        22.132(R)|      SLOW  |        10.333(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        22.048(R)|      SLOW  |        10.184(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        21.380(R)|      SLOW  |        10.118(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        21.073(R)|      SLOW  |        10.117(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        21.359(R)|      SLOW  |        10.286(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        21.171(R)|      SLOW  |        10.261(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        21.171(R)|      SLOW  |        10.261(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.623(R)|      SLOW  |         9.499(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        18.768(R)|      SLOW  |        10.910(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        21.145(R)|      SLOW  |        12.382(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        21.207(R)|      SLOW  |        12.470(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        25.038(R)|      SLOW  |        13.041(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.089(R)|      SLOW  |        13.001(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        25.340(R)|      SLOW  |        12.826(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.854(R)|      SLOW  |        13.142(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.815(R)|      SLOW  |        12.424(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        25.700(R)|      SLOW  |        12.983(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        27.149(R)|      SLOW  |        14.154(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        25.923(R)|      SLOW  |        13.499(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.263(R)|      SLOW  |        12.332(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        25.574(R)|      SLOW  |        12.641(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        23.571(R)|      SLOW  |        12.404(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        24.657(R)|      SLOW  |        12.551(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.658(R)|      SLOW  |        12.321(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.238(R)|      SLOW  |        12.200(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.758(R)|      SLOW  |        12.107(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.279(R)|      SLOW  |        11.752(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<19> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        22.153(R)|      SLOW  |        12.158(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.891(R)|      SLOW  |        12.701(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.998(R)|      SLOW  |        12.749(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.901(R)|      SLOW  |        13.118(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.367(R)|      SLOW  |        12.303(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        23.026(R)|      SLOW  |        12.784(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.852(R)|      SLOW  |        12.673(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        22.473(R)|      SLOW  |        13.381(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        21.907(R)|      SLOW  |        12.997(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        22.217(R)|      SLOW  |        13.078(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        20.305(R)|      SLOW  |        11.944(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.568(R)|      SLOW  |        12.116(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.537(R)|      SLOW  |        12.086(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.402(R)|      SLOW  |        12.005(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        21.014(R)|      SLOW  |        12.398(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        21.182(R)|      SLOW  |        12.510(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        21.057(R)|      SLOW  |        12.372(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.928(R)|      SLOW  |        12.288(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        21.051(R)|      SLOW  |        12.421(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        21.215(R)|      SLOW  |        12.531(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        21.230(R)|      SLOW  |        12.522(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        21.953(R)|      SLOW  |        12.928(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        21.250(R)|      SLOW  |        12.565(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        21.106(R)|      SLOW  |        12.480(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        22.282(R)|      SLOW  |        13.151(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        21.504(R)|      SLOW  |        12.644(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        21.023(R)|      SLOW  |        12.399(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        21.184(R)|      SLOW  |        12.538(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        21.034(R)|      SLOW  |        12.397(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        21.006(R)|      SLOW  |        12.368(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        19.410(R)|      SLOW  |        11.419(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.588(R)|      SLOW  |        12.130(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        20.022(R)|      SLOW  |        11.599(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.777(R)|      SLOW  |        11.099(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.436(R)|      SLOW  |        10.668(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.982(R)|      SLOW  |        11.450(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        21.259(R)|      SLOW  |        12.357(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.580(R)|      SLOW  |        11.212(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.765(R)|      SLOW  |        11.265(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        19.338(R)|      SLOW  |        11.029(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        19.302(R)|      SLOW  |        10.807(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.780(R)|      SLOW  |        11.537(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.534(R)|      SLOW  |        11.793(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.971(R)|      SLOW  |        12.548(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        20.066(R)|      SLOW  |        11.517(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.781(R)|      SLOW  |        11.420(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.455(R)|      SLOW  |        11.029(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.337(R)|      SLOW  |        10.807(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        19.496(R)|      SLOW  |        11.418(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.295(R)|      SLOW  |        10.696(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        15.060(R)|      SLOW  |         8.671(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.418(R)|      SLOW  |         8.878(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.284(R)|      SLOW  |         8.805(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        15.211(R)|      SLOW  |         8.770(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.384(R)|      SLOW  |        10.773(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        19.231(R)|      SLOW  |        11.215(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        19.461(R)|      SLOW  |        11.438(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        19.293(R)|      SLOW  |        11.300(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        19.035(R)|      SLOW  |        11.119(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        19.751(R)|      SLOW  |        11.579(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        20.123(R)|      SLOW  |        11.860(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        19.845(R)|      SLOW  |        11.666(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.639(R)|      SLOW  |        11.513(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        18.432(R)|      SLOW  |        10.848(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        20.316(R)|      SLOW  |        11.961(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.243(R)|      SLOW  |        10.096(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        19.003(R)|      SLOW  |        11.098(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        16.530(R)|      SLOW  |         9.650(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        19.716(R)|      SLOW  |        11.553(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        16.558(R)|      SLOW  |         9.673(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.950(R)|      SLOW  |        10.477(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        24.251(R)|      SLOW  |         9.663(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        23.528(R)|      SLOW  |         9.558(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.889(R)|      SLOW  |         9.407(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        24.598(R)|      SLOW  |         9.634(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        21.495(R)|      SLOW  |        10.695(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        19.854(R)|      SLOW  |        11.370(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.889(R)|      SLOW  |         9.520(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.731(R)|      SLOW  |        10.573(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        21.202(R)|      SLOW  |        10.626(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.440(R)|      SLOW  |        10.507(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.488(R)|      SLOW  |        10.318(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.473(R)|      SLOW  |        10.055(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.755(R)|      SLOW  |        10.601(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.755(R)|      SLOW  |        10.707(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        22.520(R)|      SLOW  |        10.439(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        20.208(R)|      SLOW  |        10.608(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        20.208(R)|      SLOW  |        10.615(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        20.159(R)|      SLOW  |        10.094(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        20.414(R)|      SLOW  |        10.067(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.938(R)|      SLOW  |         9.997(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.938(R)|      SLOW  |         9.997(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        24.262(R)|      SLOW  |         9.923(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        23.539(R)|      SLOW  |         9.698(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        22.444(R)|      SLOW  |        10.832(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        22.444(R)|      SLOW  |        10.837(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.439(R)|      SLOW  |        10.471(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.418(R)|      SLOW  |        10.393(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.419(R)|      SLOW  |        10.453(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.870(R)|      SLOW  |        10.385(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        21.131(R)|      SLOW  |        10.476(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        21.131(R)|      SLOW  |        10.347(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.814(R)|      SLOW  |         9.786(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.860(R)|      SLOW  |        11.602(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.629(R)|      SLOW  |        10.351(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        19.710(R)|      SLOW  |        11.541(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        16.027(R)|      SLOW  |         9.323(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        19.994(R)|      SLOW  |        11.739(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        18.868(R)|      SLOW  |        11.045(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        19.141(R)|      SLOW  |        11.329(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        18.357(R)|      SLOW  |        10.652(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        18.628(R)|      SLOW  |        10.918(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        20.089(R)|      SLOW  |        11.857(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        19.419(R)|      SLOW  |        11.390(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        19.734(R)|      SLOW  |        11.637(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        19.888(R)|      SLOW  |        11.743(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        19.709(R)|      SLOW  |        11.623(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        19.538(R)|      SLOW  |        11.488(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        20.243(R)|      SLOW  |        11.944(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        20.111(R)|      SLOW  |        11.856(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        17.711(R)|      SLOW  |        10.424(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        16.113(R)|      SLOW  |         9.399(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        17.929(R)|      SLOW  |        10.484(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        18.012(R)|      SLOW  |        10.553(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        19.087(R)|      SLOW  |        11.182(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        23.159(R)|      SLOW  |        10.835(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        23.159(R)|      SLOW  |        10.904(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        23.165(R)|      SLOW  |        11.150(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        23.165(R)|      SLOW  |        11.046(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        22.971(R)|      SLOW  |        10.970(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        22.784(R)|      SLOW  |        10.963(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        22.861(R)|      SLOW  |        10.925(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        22.551(R)|      SLOW  |        10.958(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        23.145(R)|      SLOW  |         9.760(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        23.145(R)|      SLOW  |         9.760(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        21.050(R)|      SLOW  |        10.667(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        21.050(R)|      SLOW  |        10.606(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.864(R)|      SLOW  |        10.145(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        21.422(R)|      SLOW  |        10.348(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        22.647(R)|      SLOW  |        10.023(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        23.202(R)|      SLOW  |         9.622(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        23.144(R)|      SLOW  |         9.692(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        23.144(R)|      SLOW  |         9.681(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        22.421(R)|      SLOW  |         9.821(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.783(R)|      SLOW  |         9.636(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.783(R)|      SLOW  |         9.923(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        22.039(R)|      SLOW  |        10.029(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        23.497(R)|      SLOW  |         9.845(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        23.497(R)|      SLOW  |         9.965(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        22.373(R)|      SLOW  |        10.569(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        22.289(R)|      SLOW  |        10.420(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        21.621(R)|      SLOW  |        10.354(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        21.314(R)|      SLOW  |        10.353(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        21.600(R)|      SLOW  |        10.522(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        21.412(R)|      SLOW  |        10.497(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        21.412(R)|      SLOW  |        10.497(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.864(R)|      SLOW  |         9.735(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        19.009(R)|      SLOW  |        11.146(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        21.386(R)|      SLOW  |        12.618(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        21.448(R)|      SLOW  |        12.706(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        25.279(R)|      SLOW  |        13.277(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.330(R)|      SLOW  |        13.237(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        25.581(R)|      SLOW  |        13.062(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        26.095(R)|      SLOW  |        13.378(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        25.056(R)|      SLOW  |        12.660(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        25.941(R)|      SLOW  |        13.219(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        27.390(R)|      SLOW  |        14.390(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        26.164(R)|      SLOW  |        13.735(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.504(R)|      SLOW  |        12.568(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        25.815(R)|      SLOW  |        12.877(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        23.812(R)|      SLOW  |        12.640(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        24.898(R)|      SLOW  |        12.787(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.899(R)|      SLOW  |        12.557(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.479(R)|      SLOW  |        12.436(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.999(R)|      SLOW  |        12.343(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.520(R)|      SLOW  |        11.988(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<20> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        22.134(R)|      SLOW  |        12.131(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.872(R)|      SLOW  |        12.674(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.979(R)|      SLOW  |        12.722(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.882(R)|      SLOW  |        13.091(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.348(R)|      SLOW  |        12.276(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        23.007(R)|      SLOW  |        12.757(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.833(R)|      SLOW  |        12.646(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        22.454(R)|      SLOW  |        13.354(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        21.888(R)|      SLOW  |        12.970(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        22.198(R)|      SLOW  |        13.051(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        20.286(R)|      SLOW  |        11.917(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.549(R)|      SLOW  |        12.089(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.518(R)|      SLOW  |        12.059(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.383(R)|      SLOW  |        11.978(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.995(R)|      SLOW  |        12.371(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        21.163(R)|      SLOW  |        12.483(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        21.038(R)|      SLOW  |        12.345(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.909(R)|      SLOW  |        12.261(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        21.032(R)|      SLOW  |        12.394(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        21.196(R)|      SLOW  |        12.504(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        21.211(R)|      SLOW  |        12.495(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        21.934(R)|      SLOW  |        12.901(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        21.231(R)|      SLOW  |        12.538(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        21.087(R)|      SLOW  |        12.453(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        22.263(R)|      SLOW  |        13.124(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        21.485(R)|      SLOW  |        12.617(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        21.004(R)|      SLOW  |        12.372(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        21.165(R)|      SLOW  |        12.511(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        21.015(R)|      SLOW  |        12.370(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.987(R)|      SLOW  |        12.341(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        19.391(R)|      SLOW  |        11.392(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.569(R)|      SLOW  |        12.103(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        20.003(R)|      SLOW  |        11.572(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.758(R)|      SLOW  |        11.072(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.417(R)|      SLOW  |        10.641(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.963(R)|      SLOW  |        11.423(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        21.240(R)|      SLOW  |        12.330(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.561(R)|      SLOW  |        11.185(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.746(R)|      SLOW  |        11.238(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        19.319(R)|      SLOW  |        11.002(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        19.283(R)|      SLOW  |        10.780(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.761(R)|      SLOW  |        11.510(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.515(R)|      SLOW  |        11.766(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.952(R)|      SLOW  |        12.521(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        20.047(R)|      SLOW  |        11.490(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.762(R)|      SLOW  |        11.393(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.436(R)|      SLOW  |        11.002(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.318(R)|      SLOW  |        10.780(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        19.477(R)|      SLOW  |        11.391(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.276(R)|      SLOW  |        10.669(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        15.041(R)|      SLOW  |         8.644(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.399(R)|      SLOW  |         8.851(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.265(R)|      SLOW  |         8.778(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        15.192(R)|      SLOW  |         8.743(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.365(R)|      SLOW  |        10.746(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        19.212(R)|      SLOW  |        11.188(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        19.442(R)|      SLOW  |        11.411(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        19.274(R)|      SLOW  |        11.273(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        19.016(R)|      SLOW  |        11.092(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        19.732(R)|      SLOW  |        11.552(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        20.104(R)|      SLOW  |        11.833(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        19.826(R)|      SLOW  |        11.639(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.620(R)|      SLOW  |        11.486(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        18.413(R)|      SLOW  |        10.821(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        20.297(R)|      SLOW  |        11.934(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.224(R)|      SLOW  |        10.069(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        18.984(R)|      SLOW  |        11.071(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        16.511(R)|      SLOW  |         9.623(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        19.697(R)|      SLOW  |        11.526(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        16.539(R)|      SLOW  |         9.646(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.931(R)|      SLOW  |        10.450(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        24.232(R)|      SLOW  |         9.636(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        23.509(R)|      SLOW  |         9.531(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.870(R)|      SLOW  |         9.380(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        24.579(R)|      SLOW  |         9.607(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        21.476(R)|      SLOW  |        10.668(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        19.835(R)|      SLOW  |        11.343(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.870(R)|      SLOW  |         9.493(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.712(R)|      SLOW  |        10.546(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        21.183(R)|      SLOW  |        10.599(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.421(R)|      SLOW  |        10.480(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.469(R)|      SLOW  |        10.291(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.454(R)|      SLOW  |        10.028(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.736(R)|      SLOW  |        10.574(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.736(R)|      SLOW  |        10.680(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        22.501(R)|      SLOW  |        10.412(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        20.189(R)|      SLOW  |        10.581(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        20.189(R)|      SLOW  |        10.588(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        20.140(R)|      SLOW  |        10.067(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        20.395(R)|      SLOW  |        10.040(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.919(R)|      SLOW  |         9.970(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.919(R)|      SLOW  |         9.970(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        24.243(R)|      SLOW  |         9.896(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        23.520(R)|      SLOW  |         9.671(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        22.425(R)|      SLOW  |        10.805(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        22.425(R)|      SLOW  |        10.810(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.420(R)|      SLOW  |        10.444(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.399(R)|      SLOW  |        10.366(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.400(R)|      SLOW  |        10.426(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.851(R)|      SLOW  |        10.358(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        21.112(R)|      SLOW  |        10.449(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        21.112(R)|      SLOW  |        10.320(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.795(R)|      SLOW  |         9.759(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.841(R)|      SLOW  |        11.575(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.610(R)|      SLOW  |        10.324(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        19.691(R)|      SLOW  |        11.514(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        16.008(R)|      SLOW  |         9.296(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        19.975(R)|      SLOW  |        11.712(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        18.849(R)|      SLOW  |        11.018(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        19.122(R)|      SLOW  |        11.302(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        18.338(R)|      SLOW  |        10.625(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        18.609(R)|      SLOW  |        10.891(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        20.070(R)|      SLOW  |        11.830(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        19.400(R)|      SLOW  |        11.363(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        19.715(R)|      SLOW  |        11.610(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        19.869(R)|      SLOW  |        11.716(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        19.690(R)|      SLOW  |        11.596(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        19.519(R)|      SLOW  |        11.461(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        20.224(R)|      SLOW  |        11.917(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        20.092(R)|      SLOW  |        11.829(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        17.692(R)|      SLOW  |        10.397(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        16.094(R)|      SLOW  |         9.372(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        17.910(R)|      SLOW  |        10.457(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.993(R)|      SLOW  |        10.526(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        19.068(R)|      SLOW  |        11.155(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        23.140(R)|      SLOW  |        10.808(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        23.140(R)|      SLOW  |        10.877(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        23.146(R)|      SLOW  |        11.123(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        23.146(R)|      SLOW  |        11.019(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        22.952(R)|      SLOW  |        10.943(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        22.765(R)|      SLOW  |        10.936(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        22.842(R)|      SLOW  |        10.898(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        22.532(R)|      SLOW  |        10.931(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        23.126(R)|      SLOW  |         9.733(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        23.126(R)|      SLOW  |         9.733(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        21.031(R)|      SLOW  |        10.640(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        21.031(R)|      SLOW  |        10.579(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.845(R)|      SLOW  |        10.118(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        21.403(R)|      SLOW  |        10.321(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        22.628(R)|      SLOW  |         9.996(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        23.183(R)|      SLOW  |         9.595(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        23.125(R)|      SLOW  |         9.665(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        23.125(R)|      SLOW  |         9.654(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        22.402(R)|      SLOW  |         9.794(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.764(R)|      SLOW  |         9.609(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.764(R)|      SLOW  |         9.896(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        22.020(R)|      SLOW  |        10.002(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        23.478(R)|      SLOW  |         9.818(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        23.478(R)|      SLOW  |         9.938(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        22.354(R)|      SLOW  |        10.542(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        22.270(R)|      SLOW  |        10.393(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        21.602(R)|      SLOW  |        10.327(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        21.295(R)|      SLOW  |        10.326(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        21.581(R)|      SLOW  |        10.495(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        21.393(R)|      SLOW  |        10.470(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        21.393(R)|      SLOW  |        10.470(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.845(R)|      SLOW  |         9.708(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        18.990(R)|      SLOW  |        11.119(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        21.367(R)|      SLOW  |        12.591(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        21.429(R)|      SLOW  |        12.679(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        25.260(R)|      SLOW  |        13.250(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.311(R)|      SLOW  |        13.210(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        25.562(R)|      SLOW  |        13.035(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        26.076(R)|      SLOW  |        13.351(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        25.037(R)|      SLOW  |        12.633(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        25.922(R)|      SLOW  |        13.192(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        27.371(R)|      SLOW  |        14.363(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        26.145(R)|      SLOW  |        13.708(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.485(R)|      SLOW  |        12.541(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        25.796(R)|      SLOW  |        12.850(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        23.793(R)|      SLOW  |        12.613(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        24.879(R)|      SLOW  |        12.760(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.880(R)|      SLOW  |        12.530(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.460(R)|      SLOW  |        12.409(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.980(R)|      SLOW  |        12.316(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.501(R)|      SLOW  |        11.961(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<21> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        20.163(R)|      SLOW  |        10.891(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        20.901(R)|      SLOW  |        11.434(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        21.008(R)|      SLOW  |        11.482(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        20.911(R)|      SLOW  |        11.851(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        20.377(R)|      SLOW  |        11.036(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        21.036(R)|      SLOW  |        11.517(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        20.862(R)|      SLOW  |        11.406(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        20.483(R)|      SLOW  |        12.114(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        19.917(R)|      SLOW  |        11.730(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        20.227(R)|      SLOW  |        11.811(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        18.315(R)|      SLOW  |        10.677(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        18.578(R)|      SLOW  |        10.849(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        18.547(R)|      SLOW  |        10.819(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        18.412(R)|      SLOW  |        10.738(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.024(R)|      SLOW  |        11.131(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        19.192(R)|      SLOW  |        11.243(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        19.067(R)|      SLOW  |        11.105(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        18.938(R)|      SLOW  |        11.021(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        19.061(R)|      SLOW  |        11.154(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        19.225(R)|      SLOW  |        11.264(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        19.240(R)|      SLOW  |        11.255(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        19.963(R)|      SLOW  |        11.661(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        19.260(R)|      SLOW  |        11.298(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        19.116(R)|      SLOW  |        11.213(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.292(R)|      SLOW  |        11.884(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        19.514(R)|      SLOW  |        11.377(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        19.033(R)|      SLOW  |        11.132(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        19.194(R)|      SLOW  |        11.271(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.044(R)|      SLOW  |        11.130(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.016(R)|      SLOW  |        11.101(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        17.420(R)|      SLOW  |        10.152(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        18.598(R)|      SLOW  |        10.863(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        18.032(R)|      SLOW  |        10.332(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        17.787(R)|      SLOW  |         9.832(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        16.446(R)|      SLOW  |         9.401(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        17.992(R)|      SLOW  |        10.183(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        19.269(R)|      SLOW  |        11.090(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        17.590(R)|      SLOW  |         9.945(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        17.775(R)|      SLOW  |         9.998(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        17.348(R)|      SLOW  |         9.762(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        17.312(R)|      SLOW  |         9.540(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        17.790(R)|      SLOW  |        10.270(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        18.544(R)|      SLOW  |        10.526(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        19.981(R)|      SLOW  |        11.281(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        18.076(R)|      SLOW  |        10.250(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        17.791(R)|      SLOW  |        10.153(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        17.465(R)|      SLOW  |         9.762(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        17.347(R)|      SLOW  |         9.540(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        17.506(R)|      SLOW  |        10.151(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        16.305(R)|      SLOW  |         9.429(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        13.070(R)|      SLOW  |         7.404(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        13.428(R)|      SLOW  |         7.611(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        13.294(R)|      SLOW  |         7.538(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        13.221(R)|      SLOW  |         7.503(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        16.394(R)|      SLOW  |         9.506(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        17.241(R)|      SLOW  |         9.948(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        17.471(R)|      SLOW  |        10.171(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        17.303(R)|      SLOW  |        10.033(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        17.045(R)|      SLOW  |         9.852(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.761(R)|      SLOW  |        10.312(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        18.133(R)|      SLOW  |        10.593(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.855(R)|      SLOW  |        10.399(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        17.649(R)|      SLOW  |        10.246(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        16.442(R)|      SLOW  |         9.581(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        18.326(R)|      SLOW  |        10.694(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        15.253(R)|      SLOW  |         8.829(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.013(R)|      SLOW  |         9.831(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        14.540(R)|      SLOW  |         8.383(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.726(R)|      SLOW  |        10.286(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        14.568(R)|      SLOW  |         8.406(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        18.960(R)|      SLOW  |         9.210(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        22.261(R)|      SLOW  |         8.396(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        21.538(R)|      SLOW  |         8.291(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        21.899(R)|      SLOW  |         8.140(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        22.608(R)|      SLOW  |         8.367(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        19.505(R)|      SLOW  |         9.428(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        17.864(R)|      SLOW  |        10.103(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        21.899(R)|      SLOW  |         8.253(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        19.741(R)|      SLOW  |         9.306(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        19.212(R)|      SLOW  |         9.359(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        19.450(R)|      SLOW  |         9.240(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        18.498(R)|      SLOW  |         9.051(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        18.483(R)|      SLOW  |         8.788(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        20.765(R)|      SLOW  |         9.334(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        20.765(R)|      SLOW  |         9.440(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        20.530(R)|      SLOW  |         9.172(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        18.218(R)|      SLOW  |         9.341(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        18.218(R)|      SLOW  |         9.348(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        18.169(R)|      SLOW  |         8.827(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        18.424(R)|      SLOW  |         8.800(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        20.948(R)|      SLOW  |         8.730(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        20.948(R)|      SLOW  |         8.730(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        22.272(R)|      SLOW  |         8.656(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        21.549(R)|      SLOW  |         8.431(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        20.454(R)|      SLOW  |         9.565(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        20.454(R)|      SLOW  |         9.570(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        19.449(R)|      SLOW  |         9.204(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        19.428(R)|      SLOW  |         9.126(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        19.429(R)|      SLOW  |         9.186(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        18.880(R)|      SLOW  |         9.118(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        19.141(R)|      SLOW  |         9.209(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        19.141(R)|      SLOW  |         9.080(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        14.824(R)|      SLOW  |         8.519(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        17.870(R)|      SLOW  |        10.335(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        15.639(R)|      SLOW  |         9.084(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.720(R)|      SLOW  |        10.274(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        14.037(R)|      SLOW  |         8.056(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.004(R)|      SLOW  |        10.472(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.878(R)|      SLOW  |         9.778(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        17.151(R)|      SLOW  |        10.062(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        16.367(R)|      SLOW  |         9.385(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        16.638(R)|      SLOW  |         9.651(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.099(R)|      SLOW  |        10.590(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.429(R)|      SLOW  |        10.123(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.744(R)|      SLOW  |        10.370(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.898(R)|      SLOW  |        10.476(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.719(R)|      SLOW  |        10.356(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        17.548(R)|      SLOW  |        10.221(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        18.253(R)|      SLOW  |        10.677(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        18.121(R)|      SLOW  |        10.589(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        15.721(R)|      SLOW  |         9.157(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.123(R)|      SLOW  |         8.132(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        15.939(R)|      SLOW  |         9.217(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.022(R)|      SLOW  |         9.286(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.097(R)|      SLOW  |         9.915(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.169(R)|      SLOW  |         9.568(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.169(R)|      SLOW  |         9.637(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.175(R)|      SLOW  |         9.883(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.175(R)|      SLOW  |         9.779(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        20.981(R)|      SLOW  |         9.703(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        20.794(R)|      SLOW  |         9.696(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        20.871(R)|      SLOW  |         9.658(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.561(R)|      SLOW  |         9.691(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.155(R)|      SLOW  |         8.493(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.155(R)|      SLOW  |         8.493(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.060(R)|      SLOW  |         9.400(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.060(R)|      SLOW  |         9.339(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        20.874(R)|      SLOW  |         8.878(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.432(R)|      SLOW  |         9.081(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        20.657(R)|      SLOW  |         8.756(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.212(R)|      SLOW  |         8.355(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        21.154(R)|      SLOW  |         8.425(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        21.154(R)|      SLOW  |         8.414(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        20.431(R)|      SLOW  |         8.554(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        20.793(R)|      SLOW  |         8.369(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        20.793(R)|      SLOW  |         8.656(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        20.049(R)|      SLOW  |         8.762(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        21.507(R)|      SLOW  |         8.578(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        21.507(R)|      SLOW  |         8.698(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.383(R)|      SLOW  |         9.302(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.299(R)|      SLOW  |         9.153(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.631(R)|      SLOW  |         9.087(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.324(R)|      SLOW  |         9.086(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.610(R)|      SLOW  |         9.255(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.422(R)|      SLOW  |         9.230(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.422(R)|      SLOW  |         9.230(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        20.874(R)|      SLOW  |         8.468(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        17.019(R)|      SLOW  |         9.879(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.396(R)|      SLOW  |        11.351(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.458(R)|      SLOW  |        11.439(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        23.289(R)|      SLOW  |        12.010(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        23.340(R)|      SLOW  |        11.970(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        23.591(R)|      SLOW  |        11.795(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.105(R)|      SLOW  |        12.111(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        23.066(R)|      SLOW  |        11.393(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        23.951(R)|      SLOW  |        11.952(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.400(R)|      SLOW  |        13.123(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        24.174(R)|      SLOW  |        12.468(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        21.514(R)|      SLOW  |        11.301(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.825(R)|      SLOW  |        11.610(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        21.822(R)|      SLOW  |        11.373(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        22.908(R)|      SLOW  |        11.520(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        22.909(R)|      SLOW  |        11.290(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        22.489(R)|      SLOW  |        11.169(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        23.009(R)|      SLOW  |        11.076(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        22.530(R)|      SLOW  |        10.721(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<22> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        20.161(R)|      SLOW  |        10.924(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        20.899(R)|      SLOW  |        11.467(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        21.006(R)|      SLOW  |        11.515(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        20.909(R)|      SLOW  |        11.884(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        20.375(R)|      SLOW  |        11.069(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        21.034(R)|      SLOW  |        11.550(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        20.860(R)|      SLOW  |        11.439(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        20.481(R)|      SLOW  |        12.147(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        19.915(R)|      SLOW  |        11.763(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        20.225(R)|      SLOW  |        11.844(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        18.313(R)|      SLOW  |        10.710(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        18.576(R)|      SLOW  |        10.882(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        18.545(R)|      SLOW  |        10.852(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        18.410(R)|      SLOW  |        10.771(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.022(R)|      SLOW  |        11.164(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        19.190(R)|      SLOW  |        11.276(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        19.065(R)|      SLOW  |        11.138(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        18.936(R)|      SLOW  |        11.054(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        19.059(R)|      SLOW  |        11.187(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        19.223(R)|      SLOW  |        11.297(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        19.238(R)|      SLOW  |        11.288(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        19.961(R)|      SLOW  |        11.694(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        19.258(R)|      SLOW  |        11.331(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        19.114(R)|      SLOW  |        11.246(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.290(R)|      SLOW  |        11.917(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        19.512(R)|      SLOW  |        11.410(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        19.031(R)|      SLOW  |        11.165(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        19.192(R)|      SLOW  |        11.304(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.042(R)|      SLOW  |        11.163(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.014(R)|      SLOW  |        11.134(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        17.418(R)|      SLOW  |        10.185(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        18.596(R)|      SLOW  |        10.896(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        18.030(R)|      SLOW  |        10.365(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        17.785(R)|      SLOW  |         9.865(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        16.444(R)|      SLOW  |         9.434(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        17.990(R)|      SLOW  |        10.216(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        19.267(R)|      SLOW  |        11.123(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        17.588(R)|      SLOW  |         9.978(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        17.773(R)|      SLOW  |        10.031(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        17.346(R)|      SLOW  |         9.795(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        17.310(R)|      SLOW  |         9.573(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        17.788(R)|      SLOW  |        10.303(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        18.542(R)|      SLOW  |        10.559(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        19.979(R)|      SLOW  |        11.314(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        18.074(R)|      SLOW  |        10.283(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        17.789(R)|      SLOW  |        10.186(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        17.463(R)|      SLOW  |         9.795(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        17.345(R)|      SLOW  |         9.573(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        17.504(R)|      SLOW  |        10.184(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        16.303(R)|      SLOW  |         9.462(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        13.068(R)|      SLOW  |         7.437(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        13.426(R)|      SLOW  |         7.644(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        13.292(R)|      SLOW  |         7.571(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        13.219(R)|      SLOW  |         7.536(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        16.392(R)|      SLOW  |         9.539(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        17.239(R)|      SLOW  |         9.981(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        17.469(R)|      SLOW  |        10.204(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        17.301(R)|      SLOW  |        10.066(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        17.043(R)|      SLOW  |         9.885(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.759(R)|      SLOW  |        10.345(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        18.131(R)|      SLOW  |        10.626(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.853(R)|      SLOW  |        10.432(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        17.647(R)|      SLOW  |        10.279(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        16.440(R)|      SLOW  |         9.614(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        18.324(R)|      SLOW  |        10.727(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        15.251(R)|      SLOW  |         8.862(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.011(R)|      SLOW  |         9.864(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        14.538(R)|      SLOW  |         8.416(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.724(R)|      SLOW  |        10.319(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        14.566(R)|      SLOW  |         8.439(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        18.958(R)|      SLOW  |         9.243(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        22.259(R)|      SLOW  |         8.429(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        21.536(R)|      SLOW  |         8.324(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        21.897(R)|      SLOW  |         8.173(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        22.606(R)|      SLOW  |         8.400(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        19.503(R)|      SLOW  |         9.461(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        17.862(R)|      SLOW  |        10.136(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        21.897(R)|      SLOW  |         8.286(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        19.739(R)|      SLOW  |         9.339(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        19.210(R)|      SLOW  |         9.392(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        19.448(R)|      SLOW  |         9.273(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        18.496(R)|      SLOW  |         9.084(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        18.481(R)|      SLOW  |         8.821(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        20.763(R)|      SLOW  |         9.367(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        20.763(R)|      SLOW  |         9.473(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        20.528(R)|      SLOW  |         9.205(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        18.216(R)|      SLOW  |         9.374(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        18.216(R)|      SLOW  |         9.381(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        18.167(R)|      SLOW  |         8.860(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        18.422(R)|      SLOW  |         8.833(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        20.946(R)|      SLOW  |         8.763(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        20.946(R)|      SLOW  |         8.763(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        22.270(R)|      SLOW  |         8.689(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        21.547(R)|      SLOW  |         8.464(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        20.452(R)|      SLOW  |         9.598(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        20.452(R)|      SLOW  |         9.603(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        19.447(R)|      SLOW  |         9.237(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        19.426(R)|      SLOW  |         9.159(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        19.427(R)|      SLOW  |         9.219(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        18.878(R)|      SLOW  |         9.151(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        19.139(R)|      SLOW  |         9.242(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        19.139(R)|      SLOW  |         9.113(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        14.822(R)|      SLOW  |         8.552(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        17.868(R)|      SLOW  |        10.368(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        15.637(R)|      SLOW  |         9.117(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.718(R)|      SLOW  |        10.307(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        14.035(R)|      SLOW  |         8.089(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.002(R)|      SLOW  |        10.505(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.876(R)|      SLOW  |         9.811(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        17.149(R)|      SLOW  |        10.095(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        16.365(R)|      SLOW  |         9.418(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        16.636(R)|      SLOW  |         9.684(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.097(R)|      SLOW  |        10.623(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.427(R)|      SLOW  |        10.156(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.742(R)|      SLOW  |        10.403(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.896(R)|      SLOW  |        10.509(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.717(R)|      SLOW  |        10.389(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        17.546(R)|      SLOW  |        10.254(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        18.251(R)|      SLOW  |        10.710(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        18.119(R)|      SLOW  |        10.622(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        15.719(R)|      SLOW  |         9.190(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.121(R)|      SLOW  |         8.165(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        15.937(R)|      SLOW  |         9.250(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.020(R)|      SLOW  |         9.319(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.095(R)|      SLOW  |         9.948(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.167(R)|      SLOW  |         9.601(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.167(R)|      SLOW  |         9.670(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.173(R)|      SLOW  |         9.916(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.173(R)|      SLOW  |         9.812(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        20.979(R)|      SLOW  |         9.736(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        20.792(R)|      SLOW  |         9.729(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        20.869(R)|      SLOW  |         9.691(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.559(R)|      SLOW  |         9.724(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.153(R)|      SLOW  |         8.526(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.153(R)|      SLOW  |         8.526(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.058(R)|      SLOW  |         9.433(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.058(R)|      SLOW  |         9.372(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        20.872(R)|      SLOW  |         8.911(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.430(R)|      SLOW  |         9.114(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        20.655(R)|      SLOW  |         8.789(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.210(R)|      SLOW  |         8.388(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        21.152(R)|      SLOW  |         8.458(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        21.152(R)|      SLOW  |         8.447(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        20.429(R)|      SLOW  |         8.587(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        20.791(R)|      SLOW  |         8.402(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        20.791(R)|      SLOW  |         8.689(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        20.047(R)|      SLOW  |         8.795(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        21.505(R)|      SLOW  |         8.611(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        21.505(R)|      SLOW  |         8.731(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.381(R)|      SLOW  |         9.335(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.297(R)|      SLOW  |         9.186(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.629(R)|      SLOW  |         9.120(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.322(R)|      SLOW  |         9.119(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.608(R)|      SLOW  |         9.288(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.420(R)|      SLOW  |         9.263(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.420(R)|      SLOW  |         9.263(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        20.872(R)|      SLOW  |         8.501(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        17.017(R)|      SLOW  |         9.912(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.394(R)|      SLOW  |        11.384(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.456(R)|      SLOW  |        11.472(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        23.287(R)|      SLOW  |        12.043(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        23.338(R)|      SLOW  |        12.003(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        23.589(R)|      SLOW  |        11.828(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.103(R)|      SLOW  |        12.144(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        23.064(R)|      SLOW  |        11.426(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        23.949(R)|      SLOW  |        11.985(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.398(R)|      SLOW  |        13.156(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        24.172(R)|      SLOW  |        12.501(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        21.512(R)|      SLOW  |        11.334(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.823(R)|      SLOW  |        11.643(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        21.820(R)|      SLOW  |        11.406(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        22.906(R)|      SLOW  |        11.553(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        22.907(R)|      SLOW  |        11.323(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        22.487(R)|      SLOW  |        11.202(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        23.007(R)|      SLOW  |        11.109(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        22.528(R)|      SLOW  |        10.754(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<23> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.239(R)|      SLOW  |        11.527(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        21.977(R)|      SLOW  |        12.070(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.084(R)|      SLOW  |        12.118(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        21.987(R)|      SLOW  |        12.487(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        21.453(R)|      SLOW  |        11.672(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.112(R)|      SLOW  |        12.153(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        21.938(R)|      SLOW  |        12.042(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        21.559(R)|      SLOW  |        12.750(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        20.993(R)|      SLOW  |        12.366(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.303(R)|      SLOW  |        12.447(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.391(R)|      SLOW  |        11.313(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.654(R)|      SLOW  |        11.485(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.623(R)|      SLOW  |        11.455(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.488(R)|      SLOW  |        11.374(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.100(R)|      SLOW  |        11.767(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.268(R)|      SLOW  |        11.879(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.143(R)|      SLOW  |        11.741(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.014(R)|      SLOW  |        11.657(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.137(R)|      SLOW  |        11.790(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.301(R)|      SLOW  |        11.900(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.316(R)|      SLOW  |        11.891(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        21.039(R)|      SLOW  |        12.297(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.336(R)|      SLOW  |        11.934(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.192(R)|      SLOW  |        11.849(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.368(R)|      SLOW  |        12.520(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.590(R)|      SLOW  |        12.013(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.109(R)|      SLOW  |        11.768(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.270(R)|      SLOW  |        11.907(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.120(R)|      SLOW  |        11.766(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.092(R)|      SLOW  |        11.737(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.496(R)|      SLOW  |        10.788(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.674(R)|      SLOW  |        11.499(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        19.108(R)|      SLOW  |        10.968(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        18.863(R)|      SLOW  |        10.468(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        17.522(R)|      SLOW  |        10.037(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.068(R)|      SLOW  |        10.819(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        20.345(R)|      SLOW  |        11.726(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        18.666(R)|      SLOW  |        10.581(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        18.851(R)|      SLOW  |        10.634(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.424(R)|      SLOW  |        10.398(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.388(R)|      SLOW  |        10.176(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        18.866(R)|      SLOW  |        10.906(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        19.620(R)|      SLOW  |        11.162(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.057(R)|      SLOW  |        11.917(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.152(R)|      SLOW  |        10.886(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        18.867(R)|      SLOW  |        10.789(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        18.541(R)|      SLOW  |        10.398(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.423(R)|      SLOW  |        10.176(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.582(R)|      SLOW  |        10.787(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.381(R)|      SLOW  |        10.065(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.146(R)|      SLOW  |         8.040(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.504(R)|      SLOW  |         8.247(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.370(R)|      SLOW  |         8.174(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.297(R)|      SLOW  |         8.139(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        17.470(R)|      SLOW  |        10.142(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.317(R)|      SLOW  |        10.584(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.547(R)|      SLOW  |        10.807(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.379(R)|      SLOW  |        10.669(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        18.121(R)|      SLOW  |        10.488(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        18.837(R)|      SLOW  |        10.948(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        19.209(R)|      SLOW  |        11.229(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        18.931(R)|      SLOW  |        11.035(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.725(R)|      SLOW  |        10.882(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.518(R)|      SLOW  |        10.217(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.402(R)|      SLOW  |        11.330(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.329(R)|      SLOW  |         9.465(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        18.089(R)|      SLOW  |        10.467(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.616(R)|      SLOW  |         9.019(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.802(R)|      SLOW  |        10.922(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.644(R)|      SLOW  |         9.042(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.036(R)|      SLOW  |         9.846(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.337(R)|      SLOW  |         9.032(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.614(R)|      SLOW  |         8.927(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.975(R)|      SLOW  |         8.776(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.684(R)|      SLOW  |         9.003(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.581(R)|      SLOW  |        10.064(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.940(R)|      SLOW  |        10.739(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.975(R)|      SLOW  |         8.889(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.817(R)|      SLOW  |         9.942(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.288(R)|      SLOW  |         9.995(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.526(R)|      SLOW  |         9.876(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.574(R)|      SLOW  |         9.687(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.559(R)|      SLOW  |         9.424(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.841(R)|      SLOW  |         9.970(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.841(R)|      SLOW  |        10.076(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.606(R)|      SLOW  |         9.808(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.294(R)|      SLOW  |         9.977(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.294(R)|      SLOW  |         9.984(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.245(R)|      SLOW  |         9.463(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.500(R)|      SLOW  |         9.436(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.024(R)|      SLOW  |         9.366(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.024(R)|      SLOW  |         9.366(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.348(R)|      SLOW  |         9.292(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.625(R)|      SLOW  |         9.067(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.530(R)|      SLOW  |        10.201(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.530(R)|      SLOW  |        10.206(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.525(R)|      SLOW  |         9.840(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.504(R)|      SLOW  |         9.762(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.505(R)|      SLOW  |         9.822(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.956(R)|      SLOW  |         9.754(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.217(R)|      SLOW  |         9.845(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.217(R)|      SLOW  |         9.716(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        15.900(R)|      SLOW  |         9.155(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        18.946(R)|      SLOW  |        10.971(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        16.715(R)|      SLOW  |         9.720(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.796(R)|      SLOW  |        10.910(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.113(R)|      SLOW  |         8.692(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        19.080(R)|      SLOW  |        11.108(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.954(R)|      SLOW  |        10.414(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.227(R)|      SLOW  |        10.698(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.443(R)|      SLOW  |        10.021(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.714(R)|      SLOW  |        10.287(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.175(R)|      SLOW  |        11.226(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        18.505(R)|      SLOW  |        10.759(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        18.820(R)|      SLOW  |        11.006(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        18.974(R)|      SLOW  |        11.112(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        18.795(R)|      SLOW  |        10.992(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        18.624(R)|      SLOW  |        10.857(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        19.329(R)|      SLOW  |        11.313(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        19.197(R)|      SLOW  |        11.225(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.797(R)|      SLOW  |         9.793(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.199(R)|      SLOW  |         8.768(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        17.015(R)|      SLOW  |         9.853(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.098(R)|      SLOW  |         9.922(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.173(R)|      SLOW  |        10.551(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.245(R)|      SLOW  |        10.204(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        22.245(R)|      SLOW  |        10.273(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        22.251(R)|      SLOW  |        10.519(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        22.251(R)|      SLOW  |        10.415(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        22.057(R)|      SLOW  |        10.339(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.870(R)|      SLOW  |        10.332(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.947(R)|      SLOW  |        10.294(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.637(R)|      SLOW  |        10.327(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.231(R)|      SLOW  |         9.129(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.231(R)|      SLOW  |         9.129(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.136(R)|      SLOW  |        10.036(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.136(R)|      SLOW  |         9.975(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.950(R)|      SLOW  |         9.514(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.508(R)|      SLOW  |         9.717(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.733(R)|      SLOW  |         9.392(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.288(R)|      SLOW  |         8.991(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.230(R)|      SLOW  |         9.061(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.230(R)|      SLOW  |         9.050(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.507(R)|      SLOW  |         9.190(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.869(R)|      SLOW  |         9.005(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.869(R)|      SLOW  |         9.292(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.125(R)|      SLOW  |         9.398(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.583(R)|      SLOW  |         9.214(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.583(R)|      SLOW  |         9.334(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.459(R)|      SLOW  |         9.938(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.375(R)|      SLOW  |         9.789(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.707(R)|      SLOW  |         9.723(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.400(R)|      SLOW  |         9.722(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.686(R)|      SLOW  |         9.891(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.498(R)|      SLOW  |         9.866(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.498(R)|      SLOW  |         9.866(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.950(R)|      SLOW  |         9.104(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        18.095(R)|      SLOW  |        10.515(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        20.472(R)|      SLOW  |        11.987(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        20.534(R)|      SLOW  |        12.075(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        24.365(R)|      SLOW  |        12.646(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.416(R)|      SLOW  |        12.606(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        24.667(R)|      SLOW  |        12.431(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.181(R)|      SLOW  |        12.747(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.142(R)|      SLOW  |        12.029(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        25.027(R)|      SLOW  |        12.588(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        26.476(R)|      SLOW  |        13.759(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        25.250(R)|      SLOW  |        13.104(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.590(R)|      SLOW  |        11.937(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        24.901(R)|      SLOW  |        12.246(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        22.898(R)|      SLOW  |        12.009(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        23.984(R)|      SLOW  |        12.156(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.985(R)|      SLOW  |        11.926(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.565(R)|      SLOW  |        11.805(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.085(R)|      SLOW  |        11.712(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.606(R)|      SLOW  |        11.357(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<24> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        20.334(R)|      SLOW  |        11.005(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        21.072(R)|      SLOW  |        11.548(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        21.179(R)|      SLOW  |        11.596(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        21.082(R)|      SLOW  |        11.965(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        20.548(R)|      SLOW  |        11.150(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        21.207(R)|      SLOW  |        11.631(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        21.033(R)|      SLOW  |        11.520(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        20.654(R)|      SLOW  |        12.228(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        20.088(R)|      SLOW  |        11.844(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        20.398(R)|      SLOW  |        11.925(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        18.486(R)|      SLOW  |        10.791(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        18.749(R)|      SLOW  |        10.963(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        18.718(R)|      SLOW  |        10.933(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        18.583(R)|      SLOW  |        10.852(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.195(R)|      SLOW  |        11.245(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        19.363(R)|      SLOW  |        11.357(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        19.238(R)|      SLOW  |        11.219(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        19.109(R)|      SLOW  |        11.135(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        19.232(R)|      SLOW  |        11.268(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        19.396(R)|      SLOW  |        11.378(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        19.411(R)|      SLOW  |        11.369(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.134(R)|      SLOW  |        11.775(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        19.431(R)|      SLOW  |        11.412(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        19.287(R)|      SLOW  |        11.327(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.463(R)|      SLOW  |        11.998(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        19.685(R)|      SLOW  |        11.491(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        19.204(R)|      SLOW  |        11.246(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        19.365(R)|      SLOW  |        11.385(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.215(R)|      SLOW  |        11.244(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.187(R)|      SLOW  |        11.215(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        17.591(R)|      SLOW  |        10.266(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        18.769(R)|      SLOW  |        10.977(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        18.203(R)|      SLOW  |        10.446(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        17.958(R)|      SLOW  |         9.946(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        16.617(R)|      SLOW  |         9.515(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        18.163(R)|      SLOW  |        10.297(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        19.440(R)|      SLOW  |        11.204(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        17.761(R)|      SLOW  |        10.059(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        17.946(R)|      SLOW  |        10.112(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        17.519(R)|      SLOW  |         9.876(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        17.483(R)|      SLOW  |         9.654(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        17.961(R)|      SLOW  |        10.384(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        18.715(R)|      SLOW  |        10.640(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        20.152(R)|      SLOW  |        11.395(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        18.247(R)|      SLOW  |        10.364(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        17.962(R)|      SLOW  |        10.267(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        17.636(R)|      SLOW  |         9.876(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        17.518(R)|      SLOW  |         9.654(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        17.677(R)|      SLOW  |        10.265(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        16.476(R)|      SLOW  |         9.543(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        13.241(R)|      SLOW  |         7.518(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        13.599(R)|      SLOW  |         7.725(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        13.465(R)|      SLOW  |         7.652(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        13.392(R)|      SLOW  |         7.617(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        16.565(R)|      SLOW  |         9.620(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        17.412(R)|      SLOW  |        10.062(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        17.642(R)|      SLOW  |        10.285(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        17.474(R)|      SLOW  |        10.147(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        17.216(R)|      SLOW  |         9.966(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.932(R)|      SLOW  |        10.426(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        18.304(R)|      SLOW  |        10.707(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        18.026(R)|      SLOW  |        10.513(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        17.820(R)|      SLOW  |        10.360(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        16.613(R)|      SLOW  |         9.695(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        18.497(R)|      SLOW  |        10.808(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        15.424(R)|      SLOW  |         8.943(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.184(R)|      SLOW  |         9.945(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        14.711(R)|      SLOW  |         8.497(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.897(R)|      SLOW  |        10.400(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        14.739(R)|      SLOW  |         8.520(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        19.131(R)|      SLOW  |         9.324(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        22.432(R)|      SLOW  |         8.510(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        21.709(R)|      SLOW  |         8.405(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.070(R)|      SLOW  |         8.254(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        22.779(R)|      SLOW  |         8.481(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        19.676(R)|      SLOW  |         9.542(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.035(R)|      SLOW  |        10.217(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.070(R)|      SLOW  |         8.367(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        19.912(R)|      SLOW  |         9.420(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        19.383(R)|      SLOW  |         9.473(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        19.621(R)|      SLOW  |         9.354(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        18.669(R)|      SLOW  |         9.165(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        18.654(R)|      SLOW  |         8.902(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        20.936(R)|      SLOW  |         9.448(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        20.936(R)|      SLOW  |         9.554(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        20.701(R)|      SLOW  |         9.286(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        18.389(R)|      SLOW  |         9.455(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        18.389(R)|      SLOW  |         9.462(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        18.340(R)|      SLOW  |         8.941(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        18.595(R)|      SLOW  |         8.914(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        21.119(R)|      SLOW  |         8.844(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        21.119(R)|      SLOW  |         8.844(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        22.443(R)|      SLOW  |         8.770(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        21.720(R)|      SLOW  |         8.545(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        20.625(R)|      SLOW  |         9.679(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        20.625(R)|      SLOW  |         9.684(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        19.620(R)|      SLOW  |         9.318(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        19.599(R)|      SLOW  |         9.240(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        19.600(R)|      SLOW  |         9.300(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.051(R)|      SLOW  |         9.232(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        19.312(R)|      SLOW  |         9.323(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        19.312(R)|      SLOW  |         9.194(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        14.995(R)|      SLOW  |         8.633(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        18.041(R)|      SLOW  |        10.449(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        15.810(R)|      SLOW  |         9.198(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.891(R)|      SLOW  |        10.388(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        14.208(R)|      SLOW  |         8.170(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.175(R)|      SLOW  |        10.586(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.049(R)|      SLOW  |         9.892(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        17.322(R)|      SLOW  |        10.176(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        16.538(R)|      SLOW  |         9.499(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        16.809(R)|      SLOW  |         9.765(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.270(R)|      SLOW  |        10.704(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.600(R)|      SLOW  |        10.237(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.915(R)|      SLOW  |        10.484(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        18.069(R)|      SLOW  |        10.590(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.890(R)|      SLOW  |        10.470(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        17.719(R)|      SLOW  |        10.335(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        18.424(R)|      SLOW  |        10.791(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        18.292(R)|      SLOW  |        10.703(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        15.892(R)|      SLOW  |         9.271(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.294(R)|      SLOW  |         8.246(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.110(R)|      SLOW  |         9.331(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.193(R)|      SLOW  |         9.400(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.268(R)|      SLOW  |        10.029(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.340(R)|      SLOW  |         9.682(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.340(R)|      SLOW  |         9.751(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.346(R)|      SLOW  |         9.997(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.346(R)|      SLOW  |         9.893(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.152(R)|      SLOW  |         9.817(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        20.965(R)|      SLOW  |         9.810(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.042(R)|      SLOW  |         9.772(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.732(R)|      SLOW  |         9.805(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.326(R)|      SLOW  |         8.607(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.326(R)|      SLOW  |         8.607(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.231(R)|      SLOW  |         9.514(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.231(R)|      SLOW  |         9.453(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.045(R)|      SLOW  |         8.992(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.603(R)|      SLOW  |         9.195(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        20.828(R)|      SLOW  |         8.870(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.383(R)|      SLOW  |         8.469(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        21.325(R)|      SLOW  |         8.539(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        21.325(R)|      SLOW  |         8.528(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        20.602(R)|      SLOW  |         8.668(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        20.964(R)|      SLOW  |         8.483(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        20.964(R)|      SLOW  |         8.770(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        20.220(R)|      SLOW  |         8.876(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        21.678(R)|      SLOW  |         8.692(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        21.678(R)|      SLOW  |         8.812(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.554(R)|      SLOW  |         9.416(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.470(R)|      SLOW  |         9.267(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.802(R)|      SLOW  |         9.201(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.495(R)|      SLOW  |         9.200(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.781(R)|      SLOW  |         9.369(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.593(R)|      SLOW  |         9.344(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.593(R)|      SLOW  |         9.344(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.045(R)|      SLOW  |         8.582(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        17.190(R)|      SLOW  |         9.993(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.567(R)|      SLOW  |        11.465(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.629(R)|      SLOW  |        11.553(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        23.460(R)|      SLOW  |        12.124(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        23.511(R)|      SLOW  |        12.084(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        23.762(R)|      SLOW  |        11.909(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.276(R)|      SLOW  |        12.225(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        23.237(R)|      SLOW  |        11.507(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        24.122(R)|      SLOW  |        12.066(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.571(R)|      SLOW  |        13.237(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        24.345(R)|      SLOW  |        12.582(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        21.685(R)|      SLOW  |        11.415(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.996(R)|      SLOW  |        11.724(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        21.993(R)|      SLOW  |        11.487(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        23.079(R)|      SLOW  |        11.634(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.080(R)|      SLOW  |        11.404(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        22.660(R)|      SLOW  |        11.283(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        23.180(R)|      SLOW  |        11.190(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        22.701(R)|      SLOW  |        10.835(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<25> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.201(R)|      SLOW  |        11.505(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        21.939(R)|      SLOW  |        12.048(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.046(R)|      SLOW  |        12.096(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        21.949(R)|      SLOW  |        12.465(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        21.415(R)|      SLOW  |        11.650(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.074(R)|      SLOW  |        12.131(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        21.900(R)|      SLOW  |        12.020(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        21.521(R)|      SLOW  |        12.728(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        20.955(R)|      SLOW  |        12.344(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.265(R)|      SLOW  |        12.425(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.353(R)|      SLOW  |        11.291(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.616(R)|      SLOW  |        11.463(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.585(R)|      SLOW  |        11.433(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.450(R)|      SLOW  |        11.352(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.062(R)|      SLOW  |        11.745(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.230(R)|      SLOW  |        11.857(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.105(R)|      SLOW  |        11.719(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        19.976(R)|      SLOW  |        11.635(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.099(R)|      SLOW  |        11.768(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.263(R)|      SLOW  |        11.878(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.278(R)|      SLOW  |        11.869(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        21.001(R)|      SLOW  |        12.275(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.298(R)|      SLOW  |        11.912(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.154(R)|      SLOW  |        11.827(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.330(R)|      SLOW  |        12.498(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.552(R)|      SLOW  |        11.991(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.071(R)|      SLOW  |        11.746(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.232(R)|      SLOW  |        11.885(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.082(R)|      SLOW  |        11.744(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.054(R)|      SLOW  |        11.715(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.458(R)|      SLOW  |        10.766(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.636(R)|      SLOW  |        11.477(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        19.070(R)|      SLOW  |        10.946(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        18.825(R)|      SLOW  |        10.446(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        17.484(R)|      SLOW  |        10.015(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.030(R)|      SLOW  |        10.797(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        20.307(R)|      SLOW  |        11.704(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        18.628(R)|      SLOW  |        10.559(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        18.813(R)|      SLOW  |        10.612(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.386(R)|      SLOW  |        10.376(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.350(R)|      SLOW  |        10.154(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        18.828(R)|      SLOW  |        10.884(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        19.582(R)|      SLOW  |        11.140(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.019(R)|      SLOW  |        11.895(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.114(R)|      SLOW  |        10.864(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        18.829(R)|      SLOW  |        10.767(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        18.503(R)|      SLOW  |        10.376(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.385(R)|      SLOW  |        10.154(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.544(R)|      SLOW  |        10.765(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.343(R)|      SLOW  |        10.043(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.108(R)|      SLOW  |         8.018(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.466(R)|      SLOW  |         8.225(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.332(R)|      SLOW  |         8.152(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.259(R)|      SLOW  |         8.117(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        17.432(R)|      SLOW  |        10.120(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.279(R)|      SLOW  |        10.562(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.509(R)|      SLOW  |        10.785(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.341(R)|      SLOW  |        10.647(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        18.083(R)|      SLOW  |        10.466(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        18.799(R)|      SLOW  |        10.926(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        19.171(R)|      SLOW  |        11.207(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        18.893(R)|      SLOW  |        11.013(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.687(R)|      SLOW  |        10.860(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.480(R)|      SLOW  |        10.195(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.364(R)|      SLOW  |        11.308(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.291(R)|      SLOW  |         9.443(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        18.051(R)|      SLOW  |        10.445(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.578(R)|      SLOW  |         8.997(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.764(R)|      SLOW  |        10.900(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.606(R)|      SLOW  |         9.020(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        19.998(R)|      SLOW  |         9.824(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.299(R)|      SLOW  |         9.010(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.576(R)|      SLOW  |         8.905(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.937(R)|      SLOW  |         8.754(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.646(R)|      SLOW  |         8.981(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.543(R)|      SLOW  |        10.042(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.902(R)|      SLOW  |        10.717(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.937(R)|      SLOW  |         8.867(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.779(R)|      SLOW  |         9.920(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.250(R)|      SLOW  |         9.973(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.488(R)|      SLOW  |         9.854(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.536(R)|      SLOW  |         9.665(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.521(R)|      SLOW  |         9.402(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.803(R)|      SLOW  |         9.948(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.803(R)|      SLOW  |        10.054(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.568(R)|      SLOW  |         9.786(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.256(R)|      SLOW  |         9.955(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.256(R)|      SLOW  |         9.962(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.207(R)|      SLOW  |         9.441(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.462(R)|      SLOW  |         9.414(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        21.986(R)|      SLOW  |         9.344(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        21.986(R)|      SLOW  |         9.344(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.310(R)|      SLOW  |         9.270(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.587(R)|      SLOW  |         9.045(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.492(R)|      SLOW  |        10.179(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.492(R)|      SLOW  |        10.184(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.487(R)|      SLOW  |         9.818(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.466(R)|      SLOW  |         9.740(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.467(R)|      SLOW  |         9.800(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.918(R)|      SLOW  |         9.732(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.179(R)|      SLOW  |         9.823(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.179(R)|      SLOW  |         9.694(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        15.862(R)|      SLOW  |         9.133(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        18.908(R)|      SLOW  |        10.949(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        16.677(R)|      SLOW  |         9.698(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.758(R)|      SLOW  |        10.888(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.075(R)|      SLOW  |         8.670(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        19.042(R)|      SLOW  |        11.086(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.916(R)|      SLOW  |        10.392(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.189(R)|      SLOW  |        10.676(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.405(R)|      SLOW  |         9.999(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.676(R)|      SLOW  |        10.265(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.137(R)|      SLOW  |        11.204(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        18.467(R)|      SLOW  |        10.737(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        18.782(R)|      SLOW  |        10.984(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        18.936(R)|      SLOW  |        11.090(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        18.757(R)|      SLOW  |        10.970(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        18.586(R)|      SLOW  |        10.835(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        19.291(R)|      SLOW  |        11.291(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        19.159(R)|      SLOW  |        11.203(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.759(R)|      SLOW  |         9.771(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.161(R)|      SLOW  |         8.746(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.977(R)|      SLOW  |         9.831(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.060(R)|      SLOW  |         9.900(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.135(R)|      SLOW  |        10.529(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.207(R)|      SLOW  |        10.182(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        22.207(R)|      SLOW  |        10.251(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        22.213(R)|      SLOW  |        10.497(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        22.213(R)|      SLOW  |        10.393(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        22.019(R)|      SLOW  |        10.317(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.832(R)|      SLOW  |        10.310(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.909(R)|      SLOW  |        10.272(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.599(R)|      SLOW  |        10.305(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.193(R)|      SLOW  |         9.107(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.193(R)|      SLOW  |         9.107(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.098(R)|      SLOW  |        10.014(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.098(R)|      SLOW  |         9.953(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.912(R)|      SLOW  |         9.492(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.470(R)|      SLOW  |         9.695(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.695(R)|      SLOW  |         9.370(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.250(R)|      SLOW  |         8.969(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.192(R)|      SLOW  |         9.039(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.192(R)|      SLOW  |         9.028(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.469(R)|      SLOW  |         9.168(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.831(R)|      SLOW  |         8.983(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.831(R)|      SLOW  |         9.270(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.087(R)|      SLOW  |         9.376(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.545(R)|      SLOW  |         9.192(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.545(R)|      SLOW  |         9.312(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.421(R)|      SLOW  |         9.916(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.337(R)|      SLOW  |         9.767(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.669(R)|      SLOW  |         9.701(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.362(R)|      SLOW  |         9.700(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.648(R)|      SLOW  |         9.869(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.460(R)|      SLOW  |         9.844(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.460(R)|      SLOW  |         9.844(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.912(R)|      SLOW  |         9.082(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        18.057(R)|      SLOW  |        10.493(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        20.434(R)|      SLOW  |        11.965(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        20.496(R)|      SLOW  |        12.053(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        24.327(R)|      SLOW  |        12.624(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.378(R)|      SLOW  |        12.584(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        24.629(R)|      SLOW  |        12.409(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.143(R)|      SLOW  |        12.725(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.104(R)|      SLOW  |        12.007(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        24.989(R)|      SLOW  |        12.566(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        26.438(R)|      SLOW  |        13.737(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        25.212(R)|      SLOW  |        13.082(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.552(R)|      SLOW  |        11.915(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        24.863(R)|      SLOW  |        12.224(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        22.860(R)|      SLOW  |        11.987(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        23.946(R)|      SLOW  |        12.134(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.947(R)|      SLOW  |        11.904(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.527(R)|      SLOW  |        11.783(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.047(R)|      SLOW  |        11.690(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.568(R)|      SLOW  |        11.335(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<26> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.116(R)|      SLOW  |        11.547(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        21.854(R)|      SLOW  |        12.090(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        21.961(R)|      SLOW  |        12.138(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        21.864(R)|      SLOW  |        12.507(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        21.330(R)|      SLOW  |        11.692(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        21.989(R)|      SLOW  |        12.173(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        21.815(R)|      SLOW  |        12.062(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        21.436(R)|      SLOW  |        12.770(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        20.870(R)|      SLOW  |        12.386(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.180(R)|      SLOW  |        12.467(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.268(R)|      SLOW  |        11.333(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.531(R)|      SLOW  |        11.505(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.500(R)|      SLOW  |        11.475(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.365(R)|      SLOW  |        11.394(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.977(R)|      SLOW  |        11.787(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.145(R)|      SLOW  |        11.899(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.020(R)|      SLOW  |        11.761(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        19.891(R)|      SLOW  |        11.677(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.014(R)|      SLOW  |        11.810(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.178(R)|      SLOW  |        11.920(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.193(R)|      SLOW  |        11.911(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.916(R)|      SLOW  |        12.317(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.213(R)|      SLOW  |        11.954(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.069(R)|      SLOW  |        11.869(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.245(R)|      SLOW  |        12.540(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.467(R)|      SLOW  |        12.033(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        19.986(R)|      SLOW  |        11.788(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.147(R)|      SLOW  |        11.927(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.997(R)|      SLOW  |        11.786(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.969(R)|      SLOW  |        11.757(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.373(R)|      SLOW  |        10.808(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.551(R)|      SLOW  |        11.519(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        18.985(R)|      SLOW  |        10.988(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        18.740(R)|      SLOW  |        10.488(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        17.399(R)|      SLOW  |        10.057(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        18.945(R)|      SLOW  |        10.839(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        20.222(R)|      SLOW  |        11.746(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        18.543(R)|      SLOW  |        10.601(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        18.728(R)|      SLOW  |        10.654(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.301(R)|      SLOW  |        10.418(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.265(R)|      SLOW  |        10.196(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        18.743(R)|      SLOW  |        10.926(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        19.497(R)|      SLOW  |        11.182(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        20.934(R)|      SLOW  |        11.937(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.029(R)|      SLOW  |        10.906(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        18.744(R)|      SLOW  |        10.809(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        18.418(R)|      SLOW  |        10.418(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.300(R)|      SLOW  |        10.196(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.459(R)|      SLOW  |        10.807(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.258(R)|      SLOW  |        10.085(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.023(R)|      SLOW  |         8.060(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.381(R)|      SLOW  |         8.267(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.247(R)|      SLOW  |         8.194(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.174(R)|      SLOW  |         8.159(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        17.347(R)|      SLOW  |        10.162(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.194(R)|      SLOW  |        10.604(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.424(R)|      SLOW  |        10.827(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.256(R)|      SLOW  |        10.689(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        17.998(R)|      SLOW  |        10.508(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        18.714(R)|      SLOW  |        10.968(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        19.086(R)|      SLOW  |        11.249(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        18.808(R)|      SLOW  |        11.055(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.602(R)|      SLOW  |        10.902(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.395(R)|      SLOW  |        10.237(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.279(R)|      SLOW  |        11.350(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.206(R)|      SLOW  |         9.485(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.966(R)|      SLOW  |        10.487(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.493(R)|      SLOW  |         9.039(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.679(R)|      SLOW  |        10.942(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.521(R)|      SLOW  |         9.062(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        19.913(R)|      SLOW  |         9.866(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.214(R)|      SLOW  |         9.052(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.491(R)|      SLOW  |         8.947(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.852(R)|      SLOW  |         8.796(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.561(R)|      SLOW  |         9.023(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.458(R)|      SLOW  |        10.084(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.817(R)|      SLOW  |        10.759(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.852(R)|      SLOW  |         8.909(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.694(R)|      SLOW  |         9.962(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.165(R)|      SLOW  |        10.015(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.403(R)|      SLOW  |         9.896(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.451(R)|      SLOW  |         9.707(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.436(R)|      SLOW  |         9.444(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.718(R)|      SLOW  |         9.990(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.718(R)|      SLOW  |        10.096(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.483(R)|      SLOW  |         9.828(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.171(R)|      SLOW  |         9.997(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.171(R)|      SLOW  |        10.004(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.122(R)|      SLOW  |         9.483(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.377(R)|      SLOW  |         9.456(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        21.901(R)|      SLOW  |         9.386(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        21.901(R)|      SLOW  |         9.386(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.225(R)|      SLOW  |         9.312(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.502(R)|      SLOW  |         9.087(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.407(R)|      SLOW  |        10.221(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.407(R)|      SLOW  |        10.226(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.402(R)|      SLOW  |         9.860(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.381(R)|      SLOW  |         9.782(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.382(R)|      SLOW  |         9.842(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.833(R)|      SLOW  |         9.774(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.094(R)|      SLOW  |         9.865(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.094(R)|      SLOW  |         9.736(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        15.777(R)|      SLOW  |         9.175(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        18.823(R)|      SLOW  |        10.991(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        16.592(R)|      SLOW  |         9.740(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.673(R)|      SLOW  |        10.930(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        14.990(R)|      SLOW  |         8.712(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.957(R)|      SLOW  |        11.128(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.831(R)|      SLOW  |        10.434(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.104(R)|      SLOW  |        10.718(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.320(R)|      SLOW  |        10.041(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.591(R)|      SLOW  |        10.307(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.052(R)|      SLOW  |        11.246(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        18.382(R)|      SLOW  |        10.779(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        18.697(R)|      SLOW  |        11.026(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        18.851(R)|      SLOW  |        11.132(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        18.672(R)|      SLOW  |        11.012(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        18.501(R)|      SLOW  |        10.877(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        19.206(R)|      SLOW  |        11.333(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        19.074(R)|      SLOW  |        11.245(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.674(R)|      SLOW  |         9.813(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.076(R)|      SLOW  |         8.788(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.892(R)|      SLOW  |         9.873(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.975(R)|      SLOW  |         9.942(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.050(R)|      SLOW  |        10.571(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.122(R)|      SLOW  |        10.224(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        22.122(R)|      SLOW  |        10.293(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        22.128(R)|      SLOW  |        10.539(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        22.128(R)|      SLOW  |        10.435(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.934(R)|      SLOW  |        10.359(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.747(R)|      SLOW  |        10.352(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.824(R)|      SLOW  |        10.314(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.514(R)|      SLOW  |        10.347(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.108(R)|      SLOW  |         9.149(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.108(R)|      SLOW  |         9.149(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.013(R)|      SLOW  |        10.056(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.013(R)|      SLOW  |         9.995(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.827(R)|      SLOW  |         9.534(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.385(R)|      SLOW  |         9.737(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.610(R)|      SLOW  |         9.412(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.165(R)|      SLOW  |         9.011(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.107(R)|      SLOW  |         9.081(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.107(R)|      SLOW  |         9.070(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.384(R)|      SLOW  |         9.210(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.746(R)|      SLOW  |         9.025(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.746(R)|      SLOW  |         9.312(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.002(R)|      SLOW  |         9.418(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.460(R)|      SLOW  |         9.234(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.460(R)|      SLOW  |         9.354(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.336(R)|      SLOW  |         9.958(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.252(R)|      SLOW  |         9.809(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.584(R)|      SLOW  |         9.743(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.277(R)|      SLOW  |         9.742(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.563(R)|      SLOW  |         9.911(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.375(R)|      SLOW  |         9.886(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.375(R)|      SLOW  |         9.886(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.827(R)|      SLOW  |         9.124(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        17.972(R)|      SLOW  |        10.535(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        20.349(R)|      SLOW  |        12.007(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        20.411(R)|      SLOW  |        12.095(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        24.242(R)|      SLOW  |        12.666(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.293(R)|      SLOW  |        12.626(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        24.544(R)|      SLOW  |        12.451(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.058(R)|      SLOW  |        12.767(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.019(R)|      SLOW  |        12.049(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        24.904(R)|      SLOW  |        12.608(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        26.353(R)|      SLOW  |        13.779(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        25.127(R)|      SLOW  |        13.124(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.467(R)|      SLOW  |        11.957(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        24.778(R)|      SLOW  |        12.266(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        22.775(R)|      SLOW  |        12.029(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        23.861(R)|      SLOW  |        12.176(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.862(R)|      SLOW  |        11.946(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.442(R)|      SLOW  |        11.825(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        23.962(R)|      SLOW  |        11.732(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.483(R)|      SLOW  |        11.377(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<27> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.274(R)|      SLOW  |        11.599(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.012(R)|      SLOW  |        12.142(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.119(R)|      SLOW  |        12.190(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.022(R)|      SLOW  |        12.559(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        21.488(R)|      SLOW  |        11.744(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.147(R)|      SLOW  |        12.225(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        21.973(R)|      SLOW  |        12.114(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        21.594(R)|      SLOW  |        12.822(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        21.028(R)|      SLOW  |        12.438(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.338(R)|      SLOW  |        12.519(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.426(R)|      SLOW  |        11.385(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.689(R)|      SLOW  |        11.557(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.658(R)|      SLOW  |        11.527(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.523(R)|      SLOW  |        11.446(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.135(R)|      SLOW  |        11.839(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.303(R)|      SLOW  |        11.951(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.178(R)|      SLOW  |        11.813(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.049(R)|      SLOW  |        11.729(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.172(R)|      SLOW  |        11.862(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.336(R)|      SLOW  |        11.972(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.351(R)|      SLOW  |        11.963(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        21.074(R)|      SLOW  |        12.369(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.371(R)|      SLOW  |        12.006(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.227(R)|      SLOW  |        11.921(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.403(R)|      SLOW  |        12.592(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.625(R)|      SLOW  |        12.085(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.144(R)|      SLOW  |        11.840(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.305(R)|      SLOW  |        11.979(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.155(R)|      SLOW  |        11.838(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.127(R)|      SLOW  |        11.809(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.531(R)|      SLOW  |        10.860(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.709(R)|      SLOW  |        11.571(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        19.143(R)|      SLOW  |        11.040(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        18.898(R)|      SLOW  |        10.540(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        17.557(R)|      SLOW  |        10.109(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.103(R)|      SLOW  |        10.891(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        20.380(R)|      SLOW  |        11.798(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        18.701(R)|      SLOW  |        10.653(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        18.886(R)|      SLOW  |        10.706(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.459(R)|      SLOW  |        10.470(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.423(R)|      SLOW  |        10.248(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        18.901(R)|      SLOW  |        10.978(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        19.655(R)|      SLOW  |        11.234(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.092(R)|      SLOW  |        11.989(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.187(R)|      SLOW  |        10.958(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        18.902(R)|      SLOW  |        10.861(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        18.576(R)|      SLOW  |        10.470(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.458(R)|      SLOW  |        10.248(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.617(R)|      SLOW  |        10.859(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.416(R)|      SLOW  |        10.137(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.181(R)|      SLOW  |         8.112(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.539(R)|      SLOW  |         8.319(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.405(R)|      SLOW  |         8.246(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.332(R)|      SLOW  |         8.211(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        17.505(R)|      SLOW  |        10.214(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.352(R)|      SLOW  |        10.656(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.582(R)|      SLOW  |        10.879(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.414(R)|      SLOW  |        10.741(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        18.156(R)|      SLOW  |        10.560(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        18.872(R)|      SLOW  |        11.020(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        19.244(R)|      SLOW  |        11.301(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        18.966(R)|      SLOW  |        11.107(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.760(R)|      SLOW  |        10.954(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.553(R)|      SLOW  |        10.289(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.437(R)|      SLOW  |        11.402(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.364(R)|      SLOW  |         9.537(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        18.124(R)|      SLOW  |        10.539(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.651(R)|      SLOW  |         9.091(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.837(R)|      SLOW  |        10.994(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.679(R)|      SLOW  |         9.114(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.071(R)|      SLOW  |         9.918(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.372(R)|      SLOW  |         9.104(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.649(R)|      SLOW  |         8.999(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.010(R)|      SLOW  |         8.848(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.719(R)|      SLOW  |         9.075(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.616(R)|      SLOW  |        10.136(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.975(R)|      SLOW  |        10.811(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.010(R)|      SLOW  |         8.961(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.852(R)|      SLOW  |        10.014(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.323(R)|      SLOW  |        10.067(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.561(R)|      SLOW  |         9.948(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.609(R)|      SLOW  |         9.759(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.594(R)|      SLOW  |         9.496(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.876(R)|      SLOW  |        10.042(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.876(R)|      SLOW  |        10.148(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.641(R)|      SLOW  |         9.880(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.329(R)|      SLOW  |        10.049(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.329(R)|      SLOW  |        10.056(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.280(R)|      SLOW  |         9.535(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.535(R)|      SLOW  |         9.508(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.059(R)|      SLOW  |         9.438(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.059(R)|      SLOW  |         9.438(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.383(R)|      SLOW  |         9.364(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.660(R)|      SLOW  |         9.139(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.565(R)|      SLOW  |        10.273(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.565(R)|      SLOW  |        10.278(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.560(R)|      SLOW  |         9.912(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.539(R)|      SLOW  |         9.834(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.540(R)|      SLOW  |         9.894(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.991(R)|      SLOW  |         9.826(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.252(R)|      SLOW  |         9.917(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.252(R)|      SLOW  |         9.788(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        15.935(R)|      SLOW  |         9.227(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        18.981(R)|      SLOW  |        11.043(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        16.750(R)|      SLOW  |         9.792(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.831(R)|      SLOW  |        10.982(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.148(R)|      SLOW  |         8.764(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        19.115(R)|      SLOW  |        11.180(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.989(R)|      SLOW  |        10.486(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.262(R)|      SLOW  |        10.770(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.478(R)|      SLOW  |        10.093(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.749(R)|      SLOW  |        10.359(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.210(R)|      SLOW  |        11.298(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        18.540(R)|      SLOW  |        10.831(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        18.855(R)|      SLOW  |        11.078(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        19.009(R)|      SLOW  |        11.184(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        18.830(R)|      SLOW  |        11.064(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        18.659(R)|      SLOW  |        10.929(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        19.364(R)|      SLOW  |        11.385(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        19.232(R)|      SLOW  |        11.297(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.832(R)|      SLOW  |         9.865(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.234(R)|      SLOW  |         8.840(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        17.050(R)|      SLOW  |         9.925(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.133(R)|      SLOW  |         9.994(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.208(R)|      SLOW  |        10.623(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.280(R)|      SLOW  |        10.276(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        22.280(R)|      SLOW  |        10.345(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        22.286(R)|      SLOW  |        10.591(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        22.286(R)|      SLOW  |        10.487(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        22.092(R)|      SLOW  |        10.411(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.905(R)|      SLOW  |        10.404(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.982(R)|      SLOW  |        10.366(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.672(R)|      SLOW  |        10.399(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.266(R)|      SLOW  |         9.201(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.266(R)|      SLOW  |         9.201(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.171(R)|      SLOW  |        10.108(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.171(R)|      SLOW  |        10.047(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.985(R)|      SLOW  |         9.586(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.543(R)|      SLOW  |         9.789(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.768(R)|      SLOW  |         9.464(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.323(R)|      SLOW  |         9.063(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.265(R)|      SLOW  |         9.133(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.265(R)|      SLOW  |         9.122(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.542(R)|      SLOW  |         9.262(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.904(R)|      SLOW  |         9.077(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.904(R)|      SLOW  |         9.364(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.160(R)|      SLOW  |         9.470(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.618(R)|      SLOW  |         9.286(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.618(R)|      SLOW  |         9.406(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.494(R)|      SLOW  |        10.010(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.410(R)|      SLOW  |         9.861(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.742(R)|      SLOW  |         9.795(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.435(R)|      SLOW  |         9.794(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.721(R)|      SLOW  |         9.963(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.533(R)|      SLOW  |         9.938(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.533(R)|      SLOW  |         9.938(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.985(R)|      SLOW  |         9.176(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        18.130(R)|      SLOW  |        10.587(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        20.507(R)|      SLOW  |        12.059(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        20.569(R)|      SLOW  |        12.147(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        24.400(R)|      SLOW  |        12.718(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.451(R)|      SLOW  |        12.678(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        24.702(R)|      SLOW  |        12.503(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.216(R)|      SLOW  |        12.819(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.177(R)|      SLOW  |        12.101(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        25.062(R)|      SLOW  |        12.660(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        26.511(R)|      SLOW  |        13.831(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        25.285(R)|      SLOW  |        13.176(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.625(R)|      SLOW  |        12.009(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        24.936(R)|      SLOW  |        12.318(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        22.933(R)|      SLOW  |        12.081(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        24.019(R)|      SLOW  |        12.228(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.020(R)|      SLOW  |        11.998(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.600(R)|      SLOW  |        11.877(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.120(R)|      SLOW  |        11.784(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.641(R)|      SLOW  |        11.429(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<28> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.269(R)|      SLOW  |        11.522(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.007(R)|      SLOW  |        12.065(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.114(R)|      SLOW  |        12.113(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.017(R)|      SLOW  |        12.482(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        21.483(R)|      SLOW  |        11.667(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.142(R)|      SLOW  |        12.148(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        21.968(R)|      SLOW  |        12.037(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        21.589(R)|      SLOW  |        12.745(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        21.023(R)|      SLOW  |        12.361(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.333(R)|      SLOW  |        12.442(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.421(R)|      SLOW  |        11.308(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.684(R)|      SLOW  |        11.480(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.653(R)|      SLOW  |        11.450(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.518(R)|      SLOW  |        11.369(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.130(R)|      SLOW  |        11.762(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.298(R)|      SLOW  |        11.874(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.173(R)|      SLOW  |        11.736(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.044(R)|      SLOW  |        11.652(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.167(R)|      SLOW  |        11.785(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.331(R)|      SLOW  |        11.895(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.346(R)|      SLOW  |        11.886(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        21.069(R)|      SLOW  |        12.292(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.366(R)|      SLOW  |        11.929(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.222(R)|      SLOW  |        11.844(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.398(R)|      SLOW  |        12.515(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.620(R)|      SLOW  |        12.008(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.139(R)|      SLOW  |        11.763(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.300(R)|      SLOW  |        11.902(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.150(R)|      SLOW  |        11.761(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.122(R)|      SLOW  |        11.732(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.526(R)|      SLOW  |        10.783(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.704(R)|      SLOW  |        11.494(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        19.138(R)|      SLOW  |        10.963(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        18.893(R)|      SLOW  |        10.463(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        17.552(R)|      SLOW  |        10.032(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.098(R)|      SLOW  |        10.814(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        20.375(R)|      SLOW  |        11.721(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        18.696(R)|      SLOW  |        10.576(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        18.881(R)|      SLOW  |        10.629(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.454(R)|      SLOW  |        10.393(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.418(R)|      SLOW  |        10.171(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        18.896(R)|      SLOW  |        10.901(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        19.650(R)|      SLOW  |        11.157(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.087(R)|      SLOW  |        11.912(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.182(R)|      SLOW  |        10.881(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        18.897(R)|      SLOW  |        10.784(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        18.571(R)|      SLOW  |        10.393(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.453(R)|      SLOW  |        10.171(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.612(R)|      SLOW  |        10.782(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.411(R)|      SLOW  |        10.060(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.176(R)|      SLOW  |         8.035(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.534(R)|      SLOW  |         8.242(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.400(R)|      SLOW  |         8.169(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.327(R)|      SLOW  |         8.134(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        17.500(R)|      SLOW  |        10.137(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.347(R)|      SLOW  |        10.579(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.577(R)|      SLOW  |        10.802(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.409(R)|      SLOW  |        10.664(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        18.151(R)|      SLOW  |        10.483(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        18.867(R)|      SLOW  |        10.943(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        19.239(R)|      SLOW  |        11.224(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        18.961(R)|      SLOW  |        11.030(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.755(R)|      SLOW  |        10.877(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.548(R)|      SLOW  |        10.212(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.432(R)|      SLOW  |        11.325(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.359(R)|      SLOW  |         9.460(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        18.119(R)|      SLOW  |        10.462(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.646(R)|      SLOW  |         9.014(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.832(R)|      SLOW  |        10.917(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.674(R)|      SLOW  |         9.037(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.066(R)|      SLOW  |         9.841(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.367(R)|      SLOW  |         9.027(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.644(R)|      SLOW  |         8.922(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.005(R)|      SLOW  |         8.771(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.714(R)|      SLOW  |         8.998(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.611(R)|      SLOW  |        10.059(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.970(R)|      SLOW  |        10.734(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.005(R)|      SLOW  |         8.884(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.847(R)|      SLOW  |         9.937(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.318(R)|      SLOW  |         9.990(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.556(R)|      SLOW  |         9.871(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.604(R)|      SLOW  |         9.682(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.589(R)|      SLOW  |         9.419(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.871(R)|      SLOW  |         9.965(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.871(R)|      SLOW  |        10.071(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.636(R)|      SLOW  |         9.803(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.324(R)|      SLOW  |         9.972(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.324(R)|      SLOW  |         9.979(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.275(R)|      SLOW  |         9.458(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.530(R)|      SLOW  |         9.431(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.054(R)|      SLOW  |         9.361(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.054(R)|      SLOW  |         9.361(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.378(R)|      SLOW  |         9.287(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.655(R)|      SLOW  |         9.062(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.560(R)|      SLOW  |        10.196(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.560(R)|      SLOW  |        10.201(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.555(R)|      SLOW  |         9.835(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.534(R)|      SLOW  |         9.757(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.535(R)|      SLOW  |         9.817(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.986(R)|      SLOW  |         9.749(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.247(R)|      SLOW  |         9.840(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.247(R)|      SLOW  |         9.711(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        15.930(R)|      SLOW  |         9.150(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        18.976(R)|      SLOW  |        10.966(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        16.745(R)|      SLOW  |         9.715(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.826(R)|      SLOW  |        10.905(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.143(R)|      SLOW  |         8.687(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        19.110(R)|      SLOW  |        11.103(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.984(R)|      SLOW  |        10.409(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.257(R)|      SLOW  |        10.693(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.473(R)|      SLOW  |        10.016(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.744(R)|      SLOW  |        10.282(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.205(R)|      SLOW  |        11.221(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        18.535(R)|      SLOW  |        10.754(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        18.850(R)|      SLOW  |        11.001(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        19.004(R)|      SLOW  |        11.107(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        18.825(R)|      SLOW  |        10.987(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        18.654(R)|      SLOW  |        10.852(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        19.359(R)|      SLOW  |        11.308(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        19.227(R)|      SLOW  |        11.220(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.827(R)|      SLOW  |         9.788(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.229(R)|      SLOW  |         8.763(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        17.045(R)|      SLOW  |         9.848(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.128(R)|      SLOW  |         9.917(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.203(R)|      SLOW  |        10.546(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.275(R)|      SLOW  |        10.199(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        22.275(R)|      SLOW  |        10.268(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        22.281(R)|      SLOW  |        10.514(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        22.281(R)|      SLOW  |        10.410(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        22.087(R)|      SLOW  |        10.334(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.900(R)|      SLOW  |        10.327(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.977(R)|      SLOW  |        10.289(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.667(R)|      SLOW  |        10.322(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.261(R)|      SLOW  |         9.124(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.261(R)|      SLOW  |         9.124(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.166(R)|      SLOW  |        10.031(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.166(R)|      SLOW  |         9.970(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.980(R)|      SLOW  |         9.509(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.538(R)|      SLOW  |         9.712(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.763(R)|      SLOW  |         9.387(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.318(R)|      SLOW  |         8.986(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.260(R)|      SLOW  |         9.056(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.260(R)|      SLOW  |         9.045(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.537(R)|      SLOW  |         9.185(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.899(R)|      SLOW  |         9.000(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.899(R)|      SLOW  |         9.287(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.155(R)|      SLOW  |         9.393(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.613(R)|      SLOW  |         9.209(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.613(R)|      SLOW  |         9.329(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.489(R)|      SLOW  |         9.933(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.405(R)|      SLOW  |         9.784(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.737(R)|      SLOW  |         9.718(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.430(R)|      SLOW  |         9.717(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.716(R)|      SLOW  |         9.886(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.528(R)|      SLOW  |         9.861(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.528(R)|      SLOW  |         9.861(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.980(R)|      SLOW  |         9.099(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        18.125(R)|      SLOW  |        10.510(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        20.502(R)|      SLOW  |        11.982(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        20.564(R)|      SLOW  |        12.070(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        24.395(R)|      SLOW  |        12.641(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.446(R)|      SLOW  |        12.601(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        24.697(R)|      SLOW  |        12.426(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.211(R)|      SLOW  |        12.742(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.172(R)|      SLOW  |        12.024(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        25.057(R)|      SLOW  |        12.583(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        26.506(R)|      SLOW  |        13.754(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        25.280(R)|      SLOW  |        13.099(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.620(R)|      SLOW  |        11.932(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        24.931(R)|      SLOW  |        12.241(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        22.928(R)|      SLOW  |        12.004(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        24.014(R)|      SLOW  |        12.151(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.015(R)|      SLOW  |        11.921(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.595(R)|      SLOW  |        11.800(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.115(R)|      SLOW  |        11.707(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.636(R)|      SLOW  |        11.352(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<29> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.847(R)|      SLOW  |        11.862(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.585(R)|      SLOW  |        12.405(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.692(R)|      SLOW  |        12.453(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.595(R)|      SLOW  |        12.822(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.061(R)|      SLOW  |        12.007(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.720(R)|      SLOW  |        12.488(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.546(R)|      SLOW  |        12.377(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        22.167(R)|      SLOW  |        13.085(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        21.601(R)|      SLOW  |        12.701(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.911(R)|      SLOW  |        12.782(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.999(R)|      SLOW  |        11.648(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.262(R)|      SLOW  |        11.820(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.231(R)|      SLOW  |        11.790(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.096(R)|      SLOW  |        11.709(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.708(R)|      SLOW  |        12.102(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.876(R)|      SLOW  |        12.214(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.751(R)|      SLOW  |        12.076(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.622(R)|      SLOW  |        11.992(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.745(R)|      SLOW  |        12.125(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.909(R)|      SLOW  |        12.235(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.924(R)|      SLOW  |        12.226(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        21.647(R)|      SLOW  |        12.632(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.944(R)|      SLOW  |        12.269(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.800(R)|      SLOW  |        12.184(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.976(R)|      SLOW  |        12.855(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        21.198(R)|      SLOW  |        12.348(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.717(R)|      SLOW  |        12.103(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.878(R)|      SLOW  |        12.242(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.728(R)|      SLOW  |        12.101(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.700(R)|      SLOW  |        12.072(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        19.104(R)|      SLOW  |        11.123(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.282(R)|      SLOW  |        11.834(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        19.716(R)|      SLOW  |        11.303(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.471(R)|      SLOW  |        10.803(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.130(R)|      SLOW  |        10.372(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.676(R)|      SLOW  |        11.154(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        20.953(R)|      SLOW  |        12.061(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.274(R)|      SLOW  |        10.916(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.459(R)|      SLOW  |        10.969(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        19.032(R)|      SLOW  |        10.733(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.996(R)|      SLOW  |        10.511(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.474(R)|      SLOW  |        11.241(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.228(R)|      SLOW  |        11.497(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.665(R)|      SLOW  |        12.252(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.760(R)|      SLOW  |        11.221(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.475(R)|      SLOW  |        11.124(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.149(R)|      SLOW  |        10.733(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.031(R)|      SLOW  |        10.511(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        19.190(R)|      SLOW  |        11.122(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.989(R)|      SLOW  |        10.400(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.754(R)|      SLOW  |         8.375(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.112(R)|      SLOW  |         8.582(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.978(R)|      SLOW  |         8.509(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.905(R)|      SLOW  |         8.474(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.078(R)|      SLOW  |        10.477(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.925(R)|      SLOW  |        10.919(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        19.155(R)|      SLOW  |        11.142(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.987(R)|      SLOW  |        11.004(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        18.729(R)|      SLOW  |        10.823(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        19.445(R)|      SLOW  |        11.283(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        19.817(R)|      SLOW  |        11.564(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        19.539(R)|      SLOW  |        11.370(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.333(R)|      SLOW  |        11.217(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        18.126(R)|      SLOW  |        10.552(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        20.010(R)|      SLOW  |        11.665(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.937(R)|      SLOW  |         9.800(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        18.697(R)|      SLOW  |        10.802(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        16.224(R)|      SLOW  |         9.354(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        19.410(R)|      SLOW  |        11.257(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        16.252(R)|      SLOW  |         9.377(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.644(R)|      SLOW  |        10.181(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.945(R)|      SLOW  |         9.367(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        23.222(R)|      SLOW  |         9.262(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.583(R)|      SLOW  |         9.111(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        24.292(R)|      SLOW  |         9.338(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        21.189(R)|      SLOW  |        10.399(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        19.548(R)|      SLOW  |        11.074(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.583(R)|      SLOW  |         9.224(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.425(R)|      SLOW  |        10.277(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.896(R)|      SLOW  |        10.330(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.134(R)|      SLOW  |        10.211(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.182(R)|      SLOW  |        10.022(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.167(R)|      SLOW  |         9.759(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.449(R)|      SLOW  |        10.305(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.449(R)|      SLOW  |        10.411(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        22.214(R)|      SLOW  |        10.143(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.902(R)|      SLOW  |        10.312(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.902(R)|      SLOW  |        10.319(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.853(R)|      SLOW  |         9.798(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        20.108(R)|      SLOW  |         9.771(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.632(R)|      SLOW  |         9.701(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.632(R)|      SLOW  |         9.701(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.956(R)|      SLOW  |         9.627(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        23.233(R)|      SLOW  |         9.402(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        22.138(R)|      SLOW  |        10.536(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        22.138(R)|      SLOW  |        10.541(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.133(R)|      SLOW  |        10.175(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.112(R)|      SLOW  |        10.097(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.113(R)|      SLOW  |        10.157(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.564(R)|      SLOW  |        10.089(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.825(R)|      SLOW  |        10.180(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.825(R)|      SLOW  |        10.051(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.508(R)|      SLOW  |         9.490(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.554(R)|      SLOW  |        11.306(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.323(R)|      SLOW  |        10.055(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        19.404(R)|      SLOW  |        11.245(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.721(R)|      SLOW  |         9.027(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        19.688(R)|      SLOW  |        11.443(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        18.562(R)|      SLOW  |        10.749(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.835(R)|      SLOW  |        11.033(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        18.051(R)|      SLOW  |        10.356(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        18.322(R)|      SLOW  |        10.622(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.783(R)|      SLOW  |        11.561(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        19.113(R)|      SLOW  |        11.094(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        19.428(R)|      SLOW  |        11.341(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        19.582(R)|      SLOW  |        11.447(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        19.403(R)|      SLOW  |        11.327(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        19.232(R)|      SLOW  |        11.192(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        19.937(R)|      SLOW  |        11.648(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        19.805(R)|      SLOW  |        11.560(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        17.405(R)|      SLOW  |        10.128(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.807(R)|      SLOW  |         9.103(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        17.623(R)|      SLOW  |        10.188(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.706(R)|      SLOW  |        10.257(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.781(R)|      SLOW  |        10.886(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.853(R)|      SLOW  |        10.539(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        22.853(R)|      SLOW  |        10.608(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        22.859(R)|      SLOW  |        10.854(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        22.859(R)|      SLOW  |        10.750(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        22.665(R)|      SLOW  |        10.674(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        22.478(R)|      SLOW  |        10.667(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        22.555(R)|      SLOW  |        10.629(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        22.245(R)|      SLOW  |        10.662(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.839(R)|      SLOW  |         9.464(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.839(R)|      SLOW  |         9.464(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.744(R)|      SLOW  |        10.371(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.744(R)|      SLOW  |        10.310(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.558(R)|      SLOW  |         9.849(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        21.116(R)|      SLOW  |        10.052(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        22.341(R)|      SLOW  |         9.727(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.896(R)|      SLOW  |         9.326(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.838(R)|      SLOW  |         9.396(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.838(R)|      SLOW  |         9.385(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        22.115(R)|      SLOW  |         9.525(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.477(R)|      SLOW  |         9.340(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.477(R)|      SLOW  |         9.627(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.733(R)|      SLOW  |         9.733(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        23.191(R)|      SLOW  |         9.549(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        23.191(R)|      SLOW  |         9.669(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        22.067(R)|      SLOW  |        10.273(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.983(R)|      SLOW  |        10.124(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        21.315(R)|      SLOW  |        10.058(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        21.008(R)|      SLOW  |        10.057(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        21.294(R)|      SLOW  |        10.226(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        21.106(R)|      SLOW  |        10.201(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        21.106(R)|      SLOW  |        10.201(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.558(R)|      SLOW  |         9.439(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        18.703(R)|      SLOW  |        10.850(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        21.080(R)|      SLOW  |        12.322(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        21.142(R)|      SLOW  |        12.410(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        24.973(R)|      SLOW  |        12.981(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.024(R)|      SLOW  |        12.941(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        25.275(R)|      SLOW  |        12.766(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.789(R)|      SLOW  |        13.082(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.750(R)|      SLOW  |        12.364(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        25.635(R)|      SLOW  |        12.923(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        27.084(R)|      SLOW  |        14.094(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        25.858(R)|      SLOW  |        13.439(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.198(R)|      SLOW  |        12.272(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        25.509(R)|      SLOW  |        12.581(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        23.506(R)|      SLOW  |        12.344(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        24.592(R)|      SLOW  |        12.491(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.593(R)|      SLOW  |        12.261(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.173(R)|      SLOW  |        12.140(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.693(R)|      SLOW  |        12.047(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.214(R)|      SLOW  |        11.692(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<30> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.519(R)|      SLOW  |        11.799(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.257(R)|      SLOW  |        12.342(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.364(R)|      SLOW  |        12.390(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.267(R)|      SLOW  |        12.759(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        21.733(R)|      SLOW  |        11.944(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.392(R)|      SLOW  |        12.425(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.218(R)|      SLOW  |        12.314(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        21.839(R)|      SLOW  |        13.022(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        21.273(R)|      SLOW  |        12.638(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.583(R)|      SLOW  |        12.719(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.671(R)|      SLOW  |        11.585(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.934(R)|      SLOW  |        11.757(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.903(R)|      SLOW  |        11.727(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.768(R)|      SLOW  |        11.646(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.380(R)|      SLOW  |        12.039(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.548(R)|      SLOW  |        12.151(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.423(R)|      SLOW  |        12.013(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.294(R)|      SLOW  |        11.929(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.417(R)|      SLOW  |        12.062(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.581(R)|      SLOW  |        12.172(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.596(R)|      SLOW  |        12.163(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        21.319(R)|      SLOW  |        12.569(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.616(R)|      SLOW  |        12.206(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.472(R)|      SLOW  |        12.121(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.648(R)|      SLOW  |        12.792(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.870(R)|      SLOW  |        12.285(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.389(R)|      SLOW  |        12.040(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.550(R)|      SLOW  |        12.179(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.400(R)|      SLOW  |        12.038(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.372(R)|      SLOW  |        12.009(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.776(R)|      SLOW  |        11.060(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.954(R)|      SLOW  |        11.771(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        19.388(R)|      SLOW  |        11.240(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.143(R)|      SLOW  |        10.740(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        17.802(R)|      SLOW  |        10.309(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.348(R)|      SLOW  |        11.091(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        20.625(R)|      SLOW  |        11.998(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        18.946(R)|      SLOW  |        10.853(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.131(R)|      SLOW  |        10.906(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.704(R)|      SLOW  |        10.670(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.668(R)|      SLOW  |        10.448(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.146(R)|      SLOW  |        11.178(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        19.900(R)|      SLOW  |        11.434(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.337(R)|      SLOW  |        12.189(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.432(R)|      SLOW  |        11.158(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.147(R)|      SLOW  |        11.061(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        18.821(R)|      SLOW  |        10.670(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.703(R)|      SLOW  |        10.448(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.862(R)|      SLOW  |        11.059(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.661(R)|      SLOW  |        10.337(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.426(R)|      SLOW  |         8.312(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.784(R)|      SLOW  |         8.519(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.650(R)|      SLOW  |         8.446(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.577(R)|      SLOW  |         8.411(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        17.750(R)|      SLOW  |        10.414(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.597(R)|      SLOW  |        10.856(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.827(R)|      SLOW  |        11.079(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.659(R)|      SLOW  |        10.941(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        18.401(R)|      SLOW  |        10.760(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        19.117(R)|      SLOW  |        11.220(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        19.489(R)|      SLOW  |        11.501(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        19.211(R)|      SLOW  |        11.307(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.005(R)|      SLOW  |        11.154(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.798(R)|      SLOW  |        10.489(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.682(R)|      SLOW  |        11.602(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.609(R)|      SLOW  |         9.737(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        18.369(R)|      SLOW  |        10.739(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.896(R)|      SLOW  |         9.291(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        19.082(R)|      SLOW  |        11.194(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.924(R)|      SLOW  |         9.314(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.316(R)|      SLOW  |        10.118(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.617(R)|      SLOW  |         9.304(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.894(R)|      SLOW  |         9.199(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.255(R)|      SLOW  |         9.048(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.964(R)|      SLOW  |         9.275(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.861(R)|      SLOW  |        10.336(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        19.220(R)|      SLOW  |        11.011(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.255(R)|      SLOW  |         9.161(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.097(R)|      SLOW  |        10.214(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.568(R)|      SLOW  |        10.267(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.806(R)|      SLOW  |        10.148(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.854(R)|      SLOW  |         9.959(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.839(R)|      SLOW  |         9.696(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.121(R)|      SLOW  |        10.242(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.121(R)|      SLOW  |        10.348(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.886(R)|      SLOW  |        10.080(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.574(R)|      SLOW  |        10.249(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.574(R)|      SLOW  |        10.256(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.525(R)|      SLOW  |         9.735(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.780(R)|      SLOW  |         9.708(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.304(R)|      SLOW  |         9.638(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.304(R)|      SLOW  |         9.638(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.628(R)|      SLOW  |         9.564(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.905(R)|      SLOW  |         9.339(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.810(R)|      SLOW  |        10.473(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.810(R)|      SLOW  |        10.478(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.805(R)|      SLOW  |        10.112(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.784(R)|      SLOW  |        10.034(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.785(R)|      SLOW  |        10.094(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.236(R)|      SLOW  |        10.026(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.497(R)|      SLOW  |        10.117(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.497(R)|      SLOW  |         9.988(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.180(R)|      SLOW  |         9.427(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.226(R)|      SLOW  |        11.243(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        16.995(R)|      SLOW  |         9.992(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        19.076(R)|      SLOW  |        11.182(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.393(R)|      SLOW  |         8.964(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        19.360(R)|      SLOW  |        11.380(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        18.234(R)|      SLOW  |        10.686(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.507(R)|      SLOW  |        10.970(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.723(R)|      SLOW  |        10.293(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.994(R)|      SLOW  |        10.559(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.455(R)|      SLOW  |        11.498(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        18.785(R)|      SLOW  |        11.031(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        19.100(R)|      SLOW  |        11.278(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        19.254(R)|      SLOW  |        11.384(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        19.075(R)|      SLOW  |        11.264(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        18.904(R)|      SLOW  |        11.129(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        19.609(R)|      SLOW  |        11.585(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        19.477(R)|      SLOW  |        11.497(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        17.077(R)|      SLOW  |        10.065(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.479(R)|      SLOW  |         9.040(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        17.295(R)|      SLOW  |        10.125(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.378(R)|      SLOW  |        10.194(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.453(R)|      SLOW  |        10.823(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.525(R)|      SLOW  |        10.476(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        22.525(R)|      SLOW  |        10.545(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        22.531(R)|      SLOW  |        10.791(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        22.531(R)|      SLOW  |        10.687(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        22.337(R)|      SLOW  |        10.611(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        22.150(R)|      SLOW  |        10.604(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        22.227(R)|      SLOW  |        10.566(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.917(R)|      SLOW  |        10.599(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.511(R)|      SLOW  |         9.401(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.511(R)|      SLOW  |         9.401(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.416(R)|      SLOW  |        10.308(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.416(R)|      SLOW  |        10.247(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.230(R)|      SLOW  |         9.786(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.788(R)|      SLOW  |         9.989(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        22.013(R)|      SLOW  |         9.664(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.568(R)|      SLOW  |         9.263(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.510(R)|      SLOW  |         9.333(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.510(R)|      SLOW  |         9.322(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.787(R)|      SLOW  |         9.462(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.149(R)|      SLOW  |         9.277(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.149(R)|      SLOW  |         9.564(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.405(R)|      SLOW  |         9.670(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.863(R)|      SLOW  |         9.486(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.863(R)|      SLOW  |         9.606(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.739(R)|      SLOW  |        10.210(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.655(R)|      SLOW  |        10.061(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.987(R)|      SLOW  |         9.995(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.680(R)|      SLOW  |         9.994(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.966(R)|      SLOW  |        10.163(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.778(R)|      SLOW  |        10.138(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.778(R)|      SLOW  |        10.138(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.230(R)|      SLOW  |         9.376(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        18.375(R)|      SLOW  |        10.787(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        20.752(R)|      SLOW  |        12.259(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        20.814(R)|      SLOW  |        12.347(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        24.645(R)|      SLOW  |        12.918(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.696(R)|      SLOW  |        12.878(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        24.947(R)|      SLOW  |        12.703(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.461(R)|      SLOW  |        13.019(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.422(R)|      SLOW  |        12.301(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        25.307(R)|      SLOW  |        12.860(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        26.756(R)|      SLOW  |        14.031(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        25.530(R)|      SLOW  |        13.376(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.870(R)|      SLOW  |        12.209(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        25.181(R)|      SLOW  |        12.518(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        23.178(R)|      SLOW  |        12.281(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        24.264(R)|      SLOW  |        12.428(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.265(R)|      SLOW  |        12.198(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.845(R)|      SLOW  |        12.077(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.365(R)|      SLOW  |        11.984(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.886(R)|      SLOW  |        11.629(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<31> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.217(R)|      SLOW  |        11.516(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        21.955(R)|      SLOW  |        12.059(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.062(R)|      SLOW  |        12.107(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        21.965(R)|      SLOW  |        12.476(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        21.431(R)|      SLOW  |        11.661(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.090(R)|      SLOW  |        12.142(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        21.916(R)|      SLOW  |        12.031(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        21.537(R)|      SLOW  |        12.739(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        20.971(R)|      SLOW  |        12.355(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.281(R)|      SLOW  |        12.436(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.369(R)|      SLOW  |        11.302(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.632(R)|      SLOW  |        11.474(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.601(R)|      SLOW  |        11.444(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.466(R)|      SLOW  |        11.363(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.078(R)|      SLOW  |        11.756(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.246(R)|      SLOW  |        11.868(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.121(R)|      SLOW  |        11.730(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        19.992(R)|      SLOW  |        11.646(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.115(R)|      SLOW  |        11.779(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.279(R)|      SLOW  |        11.889(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.294(R)|      SLOW  |        11.880(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        21.017(R)|      SLOW  |        12.286(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.314(R)|      SLOW  |        11.923(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.170(R)|      SLOW  |        11.838(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.346(R)|      SLOW  |        12.509(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.568(R)|      SLOW  |        12.002(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.087(R)|      SLOW  |        11.757(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.248(R)|      SLOW  |        11.896(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.098(R)|      SLOW  |        11.755(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.070(R)|      SLOW  |        11.726(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.474(R)|      SLOW  |        10.777(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.652(R)|      SLOW  |        11.488(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        19.086(R)|      SLOW  |        10.957(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        18.841(R)|      SLOW  |        10.457(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        17.500(R)|      SLOW  |        10.026(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.046(R)|      SLOW  |        10.808(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        20.323(R)|      SLOW  |        11.715(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        18.644(R)|      SLOW  |        10.570(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        18.829(R)|      SLOW  |        10.623(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.402(R)|      SLOW  |        10.387(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.366(R)|      SLOW  |        10.165(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        18.844(R)|      SLOW  |        10.895(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        19.598(R)|      SLOW  |        11.151(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.035(R)|      SLOW  |        11.906(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.130(R)|      SLOW  |        10.875(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        18.845(R)|      SLOW  |        10.778(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        18.519(R)|      SLOW  |        10.387(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.401(R)|      SLOW  |        10.165(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.560(R)|      SLOW  |        10.776(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.359(R)|      SLOW  |        10.054(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.124(R)|      SLOW  |         8.029(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.482(R)|      SLOW  |         8.236(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.348(R)|      SLOW  |         8.163(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.275(R)|      SLOW  |         8.128(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        17.448(R)|      SLOW  |        10.131(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.295(R)|      SLOW  |        10.573(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.525(R)|      SLOW  |        10.796(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.357(R)|      SLOW  |        10.658(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        18.099(R)|      SLOW  |        10.477(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        18.815(R)|      SLOW  |        10.937(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        19.187(R)|      SLOW  |        11.218(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        18.909(R)|      SLOW  |        11.024(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.703(R)|      SLOW  |        10.871(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.496(R)|      SLOW  |        10.206(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.380(R)|      SLOW  |        11.319(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.307(R)|      SLOW  |         9.454(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        18.067(R)|      SLOW  |        10.456(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.594(R)|      SLOW  |         9.008(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.780(R)|      SLOW  |        10.911(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.622(R)|      SLOW  |         9.031(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.014(R)|      SLOW  |         9.835(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.315(R)|      SLOW  |         9.021(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.592(R)|      SLOW  |         8.916(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.953(R)|      SLOW  |         8.765(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.662(R)|      SLOW  |         8.992(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.559(R)|      SLOW  |        10.053(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.918(R)|      SLOW  |        10.728(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.953(R)|      SLOW  |         8.878(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.795(R)|      SLOW  |         9.931(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.266(R)|      SLOW  |         9.984(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.504(R)|      SLOW  |         9.865(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.552(R)|      SLOW  |         9.676(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.537(R)|      SLOW  |         9.413(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.819(R)|      SLOW  |         9.959(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.819(R)|      SLOW  |        10.065(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.584(R)|      SLOW  |         9.797(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.272(R)|      SLOW  |         9.966(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.272(R)|      SLOW  |         9.973(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.223(R)|      SLOW  |         9.452(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.478(R)|      SLOW  |         9.425(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.002(R)|      SLOW  |         9.355(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.002(R)|      SLOW  |         9.355(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.326(R)|      SLOW  |         9.281(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.603(R)|      SLOW  |         9.056(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.508(R)|      SLOW  |        10.190(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.508(R)|      SLOW  |        10.195(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.503(R)|      SLOW  |         9.829(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.482(R)|      SLOW  |         9.751(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.483(R)|      SLOW  |         9.811(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.934(R)|      SLOW  |         9.743(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.195(R)|      SLOW  |         9.834(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.195(R)|      SLOW  |         9.705(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        15.878(R)|      SLOW  |         9.144(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        18.924(R)|      SLOW  |        10.960(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        16.693(R)|      SLOW  |         9.709(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.774(R)|      SLOW  |        10.899(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.091(R)|      SLOW  |         8.681(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        19.058(R)|      SLOW  |        11.097(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.932(R)|      SLOW  |        10.403(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.205(R)|      SLOW  |        10.687(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.421(R)|      SLOW  |        10.010(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.692(R)|      SLOW  |        10.276(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.153(R)|      SLOW  |        11.215(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        18.483(R)|      SLOW  |        10.748(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        18.798(R)|      SLOW  |        10.995(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        18.952(R)|      SLOW  |        11.101(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        18.773(R)|      SLOW  |        10.981(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        18.602(R)|      SLOW  |        10.846(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        19.307(R)|      SLOW  |        11.302(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        19.175(R)|      SLOW  |        11.214(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.775(R)|      SLOW  |         9.782(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.177(R)|      SLOW  |         8.757(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.993(R)|      SLOW  |         9.842(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.076(R)|      SLOW  |         9.911(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.151(R)|      SLOW  |        10.540(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.223(R)|      SLOW  |        10.193(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        22.223(R)|      SLOW  |        10.262(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        22.229(R)|      SLOW  |        10.508(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        22.229(R)|      SLOW  |        10.404(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        22.035(R)|      SLOW  |        10.328(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.848(R)|      SLOW  |        10.321(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.925(R)|      SLOW  |        10.283(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.615(R)|      SLOW  |        10.316(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.209(R)|      SLOW  |         9.118(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.209(R)|      SLOW  |         9.118(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.114(R)|      SLOW  |        10.025(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.114(R)|      SLOW  |         9.964(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.928(R)|      SLOW  |         9.503(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.486(R)|      SLOW  |         9.706(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.711(R)|      SLOW  |         9.381(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.266(R)|      SLOW  |         8.980(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.208(R)|      SLOW  |         9.050(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.208(R)|      SLOW  |         9.039(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.485(R)|      SLOW  |         9.179(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.847(R)|      SLOW  |         8.994(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.847(R)|      SLOW  |         9.281(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.103(R)|      SLOW  |         9.387(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.561(R)|      SLOW  |         9.203(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.561(R)|      SLOW  |         9.323(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.437(R)|      SLOW  |         9.927(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.353(R)|      SLOW  |         9.778(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.685(R)|      SLOW  |         9.712(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.378(R)|      SLOW  |         9.711(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.664(R)|      SLOW  |         9.880(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.476(R)|      SLOW  |         9.855(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.476(R)|      SLOW  |         9.855(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.928(R)|      SLOW  |         9.093(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        18.073(R)|      SLOW  |        10.504(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        20.450(R)|      SLOW  |        11.976(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        20.512(R)|      SLOW  |        12.064(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        24.343(R)|      SLOW  |        12.635(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.394(R)|      SLOW  |        12.595(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        24.645(R)|      SLOW  |        12.420(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.159(R)|      SLOW  |        12.736(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.120(R)|      SLOW  |        12.018(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        25.005(R)|      SLOW  |        12.577(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        26.454(R)|      SLOW  |        13.748(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        25.228(R)|      SLOW  |        13.093(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.568(R)|      SLOW  |        11.926(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        24.879(R)|      SLOW  |        12.235(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        22.876(R)|      SLOW  |        11.998(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        23.962(R)|      SLOW  |        12.145(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.963(R)|      SLOW  |        11.915(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.543(R)|      SLOW  |        11.794(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.063(R)|      SLOW  |        11.701(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.584(R)|      SLOW  |        11.346(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK11
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11          |    3.978|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50          |    1.547|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLKh
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.617|         |         |         |
SW<15>         |   12.617|         |         |         |
SW<16>         |   12.617|         |         |         |
SW<17>         |   12.617|         |         |         |
SW<18>         |   12.617|         |         |         |
SW<19>         |   12.617|         |         |         |
SW<20>         |   12.617|         |         |         |
SW<21>         |   12.617|         |         |         |
SW<22>         |   12.617|         |         |         |
SW<23>         |   12.617|         |         |         |
SW<24>         |   12.617|         |         |         |
SW<25>         |   12.617|         |         |         |
SW<26>         |   12.617|         |         |         |
SW<27>         |   12.617|         |         |         |
SW<28>         |   12.617|         |         |         |
SW<29>         |   12.617|         |         |         |
SW<30>         |   12.617|         |         |         |
SW<31>         |   12.617|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<15>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.617|         |         |         |
SW<15>         |   12.617|         |         |         |
SW<16>         |   12.617|         |         |         |
SW<17>         |   12.617|         |         |         |
SW<18>         |   12.617|         |         |         |
SW<19>         |   12.617|         |         |         |
SW<20>         |   12.617|         |         |         |
SW<21>         |   12.617|         |         |         |
SW<22>         |   12.617|         |         |         |
SW<23>         |   12.617|         |         |         |
SW<24>         |   12.617|         |         |         |
SW<25>         |   12.617|         |         |         |
SW<26>         |   12.617|         |         |         |
SW<27>         |   12.617|         |         |         |
SW<28>         |   12.617|         |         |         |
SW<29>         |   12.617|         |         |         |
SW<30>         |   12.617|         |         |         |
SW<31>         |   12.617|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<16>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.617|         |         |         |
SW<15>         |   12.617|         |         |         |
SW<16>         |   12.617|         |         |         |
SW<17>         |   12.617|         |         |         |
SW<18>         |   12.617|         |         |         |
SW<19>         |   12.617|         |         |         |
SW<20>         |   12.617|         |         |         |
SW<21>         |   12.617|         |         |         |
SW<22>         |   12.617|         |         |         |
SW<23>         |   12.617|         |         |         |
SW<24>         |   12.617|         |         |         |
SW<25>         |   12.617|         |         |         |
SW<26>         |   12.617|         |         |         |
SW<27>         |   12.617|         |         |         |
SW<28>         |   12.617|         |         |         |
SW<29>         |   12.617|         |         |         |
SW<30>         |   12.617|         |         |         |
SW<31>         |   12.617|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<17>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.617|         |         |         |
SW<15>         |   12.617|         |         |         |
SW<16>         |   12.617|         |         |         |
SW<17>         |   12.617|         |         |         |
SW<18>         |   12.617|         |         |         |
SW<19>         |   12.617|         |         |         |
SW<20>         |   12.617|         |         |         |
SW<21>         |   12.617|         |         |         |
SW<22>         |   12.617|         |         |         |
SW<23>         |   12.617|         |         |         |
SW<24>         |   12.617|         |         |         |
SW<25>         |   12.617|         |         |         |
SW<26>         |   12.617|         |         |         |
SW<27>         |   12.617|         |         |         |
SW<28>         |   12.617|         |         |         |
SW<29>         |   12.617|         |         |         |
SW<30>         |   12.617|         |         |         |
SW<31>         |   12.617|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<18>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.617|         |         |         |
SW<15>         |   12.617|         |         |         |
SW<16>         |   12.617|         |         |         |
SW<17>         |   12.617|         |         |         |
SW<18>         |   12.617|         |         |         |
SW<19>         |   12.617|         |         |         |
SW<20>         |   12.617|         |         |         |
SW<21>         |   12.617|         |         |         |
SW<22>         |   12.617|         |         |         |
SW<23>         |   12.617|         |         |         |
SW<24>         |   12.617|         |         |         |
SW<25>         |   12.617|         |         |         |
SW<26>         |   12.617|         |         |         |
SW<27>         |   12.617|         |         |         |
SW<28>         |   12.617|         |         |         |
SW<29>         |   12.617|         |         |         |
SW<30>         |   12.617|         |         |         |
SW<31>         |   12.617|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<19>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.617|         |         |         |
SW<15>         |   12.617|         |         |         |
SW<16>         |   12.617|         |         |         |
SW<17>         |   12.617|         |         |         |
SW<18>         |   12.617|         |         |         |
SW<19>         |   12.617|         |         |         |
SW<20>         |   12.617|         |         |         |
SW<21>         |   12.617|         |         |         |
SW<22>         |   12.617|         |         |         |
SW<23>         |   12.617|         |         |         |
SW<24>         |   12.617|         |         |         |
SW<25>         |   12.617|         |         |         |
SW<26>         |   12.617|         |         |         |
SW<27>         |   12.617|         |         |         |
SW<28>         |   12.617|         |         |         |
SW<29>         |   12.617|         |         |         |
SW<30>         |   12.617|         |         |         |
SW<31>         |   12.617|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<20>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.617|         |         |         |
SW<15>         |   12.617|         |         |         |
SW<16>         |   12.617|         |         |         |
SW<17>         |   12.617|         |         |         |
SW<18>         |   12.617|         |         |         |
SW<19>         |   12.617|         |         |         |
SW<20>         |   12.617|         |         |         |
SW<21>         |   12.617|         |         |         |
SW<22>         |   12.617|         |         |         |
SW<23>         |   12.617|         |         |         |
SW<24>         |   12.617|         |         |         |
SW<25>         |   12.617|         |         |         |
SW<26>         |   12.617|         |         |         |
SW<27>         |   12.617|         |         |         |
SW<28>         |   12.617|         |         |         |
SW<29>         |   12.617|         |         |         |
SW<30>         |   12.617|         |         |         |
SW<31>         |   12.617|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<21>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.617|         |         |         |
SW<15>         |   12.617|         |         |         |
SW<16>         |   12.617|         |         |         |
SW<17>         |   12.617|         |         |         |
SW<18>         |   12.617|         |         |         |
SW<19>         |   12.617|         |         |         |
SW<20>         |   12.617|         |         |         |
SW<21>         |   12.617|         |         |         |
SW<22>         |   12.617|         |         |         |
SW<23>         |   12.617|         |         |         |
SW<24>         |   12.617|         |         |         |
SW<25>         |   12.617|         |         |         |
SW<26>         |   12.617|         |         |         |
SW<27>         |   12.617|         |         |         |
SW<28>         |   12.617|         |         |         |
SW<29>         |   12.617|         |         |         |
SW<30>         |   12.617|         |         |         |
SW<31>         |   12.617|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<22>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.617|         |         |         |
SW<15>         |   12.617|         |         |         |
SW<16>         |   12.617|         |         |         |
SW<17>         |   12.617|         |         |         |
SW<18>         |   12.617|         |         |         |
SW<19>         |   12.617|         |         |         |
SW<20>         |   12.617|         |         |         |
SW<21>         |   12.617|         |         |         |
SW<22>         |   12.617|         |         |         |
SW<23>         |   12.617|         |         |         |
SW<24>         |   12.617|         |         |         |
SW<25>         |   12.617|         |         |         |
SW<26>         |   12.617|         |         |         |
SW<27>         |   12.617|         |         |         |
SW<28>         |   12.617|         |         |         |
SW<29>         |   12.617|         |         |         |
SW<30>         |   12.617|         |         |         |
SW<31>         |   12.617|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<23>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.617|         |         |         |
SW<15>         |   12.617|         |         |         |
SW<16>         |   12.617|         |         |         |
SW<17>         |   12.617|         |         |         |
SW<18>         |   12.617|         |         |         |
SW<19>         |   12.617|         |         |         |
SW<20>         |   12.617|         |         |         |
SW<21>         |   12.617|         |         |         |
SW<22>         |   12.617|         |         |         |
SW<23>         |   12.617|         |         |         |
SW<24>         |   12.617|         |         |         |
SW<25>         |   12.617|         |         |         |
SW<26>         |   12.617|         |         |         |
SW<27>         |   12.617|         |         |         |
SW<28>         |   12.617|         |         |         |
SW<29>         |   12.617|         |         |         |
SW<30>         |   12.617|         |         |         |
SW<31>         |   12.617|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<24>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.617|         |         |         |
SW<15>         |   12.617|         |         |         |
SW<16>         |   12.617|         |         |         |
SW<17>         |   12.617|         |         |         |
SW<18>         |   12.617|         |         |         |
SW<19>         |   12.617|         |         |         |
SW<20>         |   12.617|         |         |         |
SW<21>         |   12.617|         |         |         |
SW<22>         |   12.617|         |         |         |
SW<23>         |   12.617|         |         |         |
SW<24>         |   12.617|         |         |         |
SW<25>         |   12.617|         |         |         |
SW<26>         |   12.617|         |         |         |
SW<27>         |   12.617|         |         |         |
SW<28>         |   12.617|         |         |         |
SW<29>         |   12.617|         |         |         |
SW<30>         |   12.617|         |         |         |
SW<31>         |   12.617|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<25>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.617|         |         |         |
SW<15>         |   12.617|         |         |         |
SW<16>         |   12.617|         |         |         |
SW<17>         |   12.617|         |         |         |
SW<18>         |   12.617|         |         |         |
SW<19>         |   12.617|         |         |         |
SW<20>         |   12.617|         |         |         |
SW<21>         |   12.617|         |         |         |
SW<22>         |   12.617|         |         |         |
SW<23>         |   12.617|         |         |         |
SW<24>         |   12.617|         |         |         |
SW<25>         |   12.617|         |         |         |
SW<26>         |   12.617|         |         |         |
SW<27>         |   12.617|         |         |         |
SW<28>         |   12.617|         |         |         |
SW<29>         |   12.617|         |         |         |
SW<30>         |   12.617|         |         |         |
SW<31>         |   12.617|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<26>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.617|         |         |         |
SW<15>         |   12.617|         |         |         |
SW<16>         |   12.617|         |         |         |
SW<17>         |   12.617|         |         |         |
SW<18>         |   12.617|         |         |         |
SW<19>         |   12.617|         |         |         |
SW<20>         |   12.617|         |         |         |
SW<21>         |   12.617|         |         |         |
SW<22>         |   12.617|         |         |         |
SW<23>         |   12.617|         |         |         |
SW<24>         |   12.617|         |         |         |
SW<25>         |   12.617|         |         |         |
SW<26>         |   12.617|         |         |         |
SW<27>         |   12.617|         |         |         |
SW<28>         |   12.617|         |         |         |
SW<29>         |   12.617|         |         |         |
SW<30>         |   12.617|         |         |         |
SW<31>         |   12.617|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<27>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.617|         |         |         |
SW<15>         |   12.617|         |         |         |
SW<16>         |   12.617|         |         |         |
SW<17>         |   12.617|         |         |         |
SW<18>         |   12.617|         |         |         |
SW<19>         |   12.617|         |         |         |
SW<20>         |   12.617|         |         |         |
SW<21>         |   12.617|         |         |         |
SW<22>         |   12.617|         |         |         |
SW<23>         |   12.617|         |         |         |
SW<24>         |   12.617|         |         |         |
SW<25>         |   12.617|         |         |         |
SW<26>         |   12.617|         |         |         |
SW<27>         |   12.617|         |         |         |
SW<28>         |   12.617|         |         |         |
SW<29>         |   12.617|         |         |         |
SW<30>         |   12.617|         |         |         |
SW<31>         |   12.617|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<28>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.617|         |         |         |
SW<15>         |   12.617|         |         |         |
SW<16>         |   12.617|         |         |         |
SW<17>         |   12.617|         |         |         |
SW<18>         |   12.617|         |         |         |
SW<19>         |   12.617|         |         |         |
SW<20>         |   12.617|         |         |         |
SW<21>         |   12.617|         |         |         |
SW<22>         |   12.617|         |         |         |
SW<23>         |   12.617|         |         |         |
SW<24>         |   12.617|         |         |         |
SW<25>         |   12.617|         |         |         |
SW<26>         |   12.617|         |         |         |
SW<27>         |   12.617|         |         |         |
SW<28>         |   12.617|         |         |         |
SW<29>         |   12.617|         |         |         |
SW<30>         |   12.617|         |         |         |
SW<31>         |   12.617|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<29>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.617|         |         |         |
SW<15>         |   12.617|         |         |         |
SW<16>         |   12.617|         |         |         |
SW<17>         |   12.617|         |         |         |
SW<18>         |   12.617|         |         |         |
SW<19>         |   12.617|         |         |         |
SW<20>         |   12.617|         |         |         |
SW<21>         |   12.617|         |         |         |
SW<22>         |   12.617|         |         |         |
SW<23>         |   12.617|         |         |         |
SW<24>         |   12.617|         |         |         |
SW<25>         |   12.617|         |         |         |
SW<26>         |   12.617|         |         |         |
SW<27>         |   12.617|         |         |         |
SW<28>         |   12.617|         |         |         |
SW<29>         |   12.617|         |         |         |
SW<30>         |   12.617|         |         |         |
SW<31>         |   12.617|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<30>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.617|         |         |         |
SW<15>         |   12.617|         |         |         |
SW<16>         |   12.617|         |         |         |
SW<17>         |   12.617|         |         |         |
SW<18>         |   12.617|         |         |         |
SW<19>         |   12.617|         |         |         |
SW<20>         |   12.617|         |         |         |
SW<21>         |   12.617|         |         |         |
SW<22>         |   12.617|         |         |         |
SW<23>         |   12.617|         |         |         |
SW<24>         |   12.617|         |         |         |
SW<25>         |   12.617|         |         |         |
SW<26>         |   12.617|         |         |         |
SW<27>         |   12.617|         |         |         |
SW<28>         |   12.617|         |         |         |
SW<29>         |   12.617|         |         |         |
SW<30>         |   12.617|         |         |         |
SW<31>         |   12.617|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<31>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   12.617|         |         |         |
SW<15>         |   12.617|         |         |         |
SW<16>         |   12.617|         |         |         |
SW<17>         |   12.617|         |         |         |
SW<18>         |   12.617|         |         |         |
SW<19>         |   12.617|         |         |         |
SW<20>         |   12.617|         |         |         |
SW<21>         |   12.617|         |         |         |
SW<22>         |   12.617|         |         |         |
SW<23>         |   12.617|         |         |         |
SW<24>         |   12.617|         |         |         |
SW<25>         |   12.617|         |         |         |
SW<26>         |   12.617|         |         |         |
SW<27>         |   12.617|         |         |         |
SW<28>         |   12.617|         |         |         |
SW<29>         |   12.617|         |         |         |
SW<30>         |   12.617|         |         |         |
SW<31>         |   12.617|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_txd
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |         |         |    7.862|         |
SW<15>         |         |         |    7.862|         |
SW<16>         |         |         |    7.862|         |
SW<17>         |         |         |    7.862|         |
SW<18>         |         |         |    7.862|         |
SW<19>         |         |         |    7.862|         |
SW<20>         |         |         |    7.862|         |
SW<21>         |         |         |    7.862|         |
SW<22>         |         |         |    7.862|         |
SW<23>         |         |         |    7.862|         |
SW<24>         |         |         |    7.862|         |
SW<25>         |         |         |    7.862|         |
SW<26>         |         |         |    7.862|         |
SW<27>         |         |         |    7.862|         |
SW<28>         |         |         |    7.862|         |
SW<29>         |         |         |    7.862|         |
SW<30>         |         |         |    7.862|         |
SW<31>         |         |         |    7.862|         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
RST            |enet_reset     |   13.875|
SW<0>          |led<0>         |   19.743|
SW<0>          |led<1>         |   19.694|
SW<0>          |led<2>         |   19.737|
SW<0>          |led<3>         |   19.868|
SW<0>          |led<4>         |   18.832|
SW<0>          |led<5>         |   20.163|
SW<0>          |led<6>         |   21.802|
SW<0>          |led<7>         |   20.568|
SW<0>          |led<8>         |   19.154|
SW<0>          |led<9>         |   21.226|
SW<0>          |led<10>        |   19.424|
SW<0>          |led<11>        |   19.276|
SW<0>          |led<12>        |   18.278|
SW<0>          |led<13>        |   18.024|
SW<0>          |led<14>        |   19.192|
SW<0>          |led<15>        |   18.584|
SW<1>          |led<0>         |   23.732|
SW<1>          |led<1>         |   23.158|
SW<1>          |led<2>         |   25.020|
SW<1>          |led<3>         |   24.095|
SW<1>          |led<4>         |   22.961|
SW<1>          |led<5>         |   23.281|
SW<1>          |led<6>         |   26.577|
SW<1>          |led<7>         |   24.938|
SW<1>          |led<8>         |   23.327|
SW<1>          |led<9>         |   24.328|
SW<1>          |led<10>        |   21.576|
SW<1>          |led<11>        |   24.617|
SW<1>          |led<12>        |   20.454|
SW<1>          |led<13>        |   20.166|
SW<1>          |led<14>        |   21.050|
SW<1>          |led<15>        |   21.954|
SW<2>          |led<0>         |   22.545|
SW<2>          |led<1>         |   22.639|
SW<2>          |led<2>         |   23.597|
SW<2>          |led<3>         |   22.957|
SW<2>          |led<4>         |   21.862|
SW<2>          |led<5>         |   22.571|
SW<2>          |led<6>         |   25.515|
SW<2>          |led<7>         |   23.776|
SW<2>          |led<8>         |   20.875|
SW<2>          |led<9>         |   24.968|
SW<2>          |led<10>        |   22.668|
SW<2>          |led<11>        |   25.748|
SW<2>          |led<12>        |   21.342|
SW<2>          |led<13>        |   21.396|
SW<2>          |led<14>        |   21.108|
SW<2>          |led<15>        |   21.869|
SW<3>          |led<0>         |   21.062|
SW<3>          |led<1>         |   20.139|
SW<3>          |led<2>         |   22.084|
SW<3>          |led<3>         |   20.794|
SW<3>          |led<4>         |   19.202|
SW<3>          |led<5>         |   19.687|
SW<3>          |led<6>         |   22.667|
SW<3>          |led<7>         |   20.471|
SW<3>          |led<8>         |   19.730|
SW<3>          |led<9>         |   21.714|
SW<3>          |led<10>        |   18.739|
SW<3>          |led<11>        |   20.315|
SW<3>          |led<12>        |   18.580|
SW<3>          |led<13>        |   18.519|
SW<3>          |led<14>        |   19.312|
SW<3>          |led<15>        |   19.214|
SW<4>          |led<0>         |   21.282|
SW<4>          |led<1>         |   20.844|
SW<4>          |led<2>         |   22.676|
SW<4>          |led<3>         |   20.931|
SW<4>          |led<4>         |   19.113|
SW<4>          |led<5>         |   19.283|
SW<4>          |led<6>         |   22.241|
SW<4>          |led<7>         |   20.379|
SW<4>          |led<8>         |   18.814|
SW<4>          |led<9>         |   21.164|
SW<4>          |led<10>        |   18.395|
SW<4>          |led<11>        |   19.912|
SW<4>          |led<12>        |   18.780|
SW<4>          |led<13>        |   18.296|
SW<4>          |led<14>        |   19.473|
SW<4>          |led<15>        |   18.308|
SW<5>          |led<0>         |   20.419|
SW<5>          |led<1>         |   19.535|
SW<5>          |led<2>         |   21.054|
SW<5>          |led<3>         |   20.702|
SW<5>          |led<4>         |   20.015|
SW<5>          |led<5>         |   20.260|
SW<5>          |led<6>         |   23.215|
SW<5>          |led<7>         |   21.200|
SW<5>          |led<8>         |   18.397|
SW<5>          |led<9>         |   20.146|
SW<5>          |led<10>        |   18.184|
SW<5>          |led<11>        |   19.491|
SW<5>          |led<12>        |   18.493|
SW<5>          |led<13>        |   18.165|
SW<5>          |led<14>        |   19.407|
SW<5>          |led<15>        |   18.332|
SW<6>          |led<0>         |   15.441|
SW<6>          |led<1>         |   14.919|
SW<6>          |led<2>         |   15.349|
SW<6>          |led<3>         |   16.344|
SW<6>          |led<4>         |   14.939|
SW<6>          |led<5>         |   16.083|
SW<6>          |led<6>         |   16.711|
SW<6>          |led<7>         |   16.686|
SW<6>          |led<8>         |   14.325|
SW<6>          |led<9>         |   14.739|
SW<6>          |led<10>        |   14.350|
SW<6>          |led<11>        |   14.125|
SW<6>          |led<12>        |   13.449|
SW<6>          |led<13>        |   13.595|
SW<6>          |led<14>        |   13.506|
SW<6>          |led<15>        |   14.399|
---------------+---------------+---------+


Analysis completed Thu Jul 30 12:03:25 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 336 MB



