Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Oct  3 18:38:19 2016
| Host         : liucheng-laptop running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_control_sets -verbose -file base_sys_wrapper_control_sets_placed.rpt
| Design       : base_sys_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   153 |
| Unused register locations in slices containing registers |   491 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             492 |          139 |
| No           | No                    | Yes                    |              51 |           25 |
| No           | Yes                   | No                     |             350 |          138 |
| Yes          | No                    | No                     |             772 |          194 |
| Yes          | No                    | Yes                    |              60 |           13 |
| Yes          | Yes                   | No                     |            1336 |          383 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                                       Enable Signal                                                                                                                                       |                                                                                                                               Set/Reset Signal                                                                                                                              | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int_reg[12]                                                                                                                                                  |                1 |              1 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                            |                1 |              1 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                            |                1 |              1 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                 |                1 |              1 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                 |                1 |              1 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_cntlr_reset                                                                                                                                                                   |                1 |              1 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                   |                1 |              2 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                                    |                1 |              2 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                           |                1 |              2 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                           |                1 |              2 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                                            |                2 |              2 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                |                1 |              2 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                                |                1 |              2 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                                                 |                1 |              2 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                   |                1 |              2 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                            |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                            |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                         |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/gen_single_thread.active_target_hot_reg[0]                                                                                                                                  | base_sys_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                        |                1 |              3 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                     |                                                                                                                                                                                                                                                                             |                1 |              3 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_hot_reg[0]                                                                                                                                                                 | base_sys_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                        |                1 |              3 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                         | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                           |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                              |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                   | base_sys_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                     |                2 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                           | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_0                                                                                                                   |                2 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                                                                                                                                      | base_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                                                                |                2 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                                                   |                2 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                       | base_sys_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                       | base_sys_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]                             |                                                                                                                                                                                                                                                                             |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                  |                                                                                                                                                                                                                                                                             |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/pushed_commands_reg[3]                                                                                                                           | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                   |                2 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                       | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_0                                                                                                                   |                2 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[3]                                                                                                              | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                      |                2 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                     |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/p_1_out                                                                                                                                                                                     |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | base_sys_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                              |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                                    |                3 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                             | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                       |                2 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_ASYNC_WRITE.REG3_WREADY/p_0_out                                                                                                                                              |                1 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                                    |                2 |              4 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                               |                2 |              5 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/sig_axi2ip_wrce[0]                                                                                                                                                                             | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                     |                2 |              5 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                             | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                  |                2 |              5 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                           |                1 |              5 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                   |                2 |              5 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                        |                1 |              5 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]                        |                                                                                                                                                                                                                                                                             |                1 |              5 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                             |                                                                                                                                                                                                                                                                             |                1 |              5 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_cside_hw_reset_reg                                                                                                                                                                 |                3 |              5 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1_n_0                                                                                                                                          |                1 |              5 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                             | base_sys_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                        |                1 |              6 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                             | base_sys_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                        |                1 |              6 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/sig_mm2s_status_reg0                                                                                                                                                                         |                1 |              6 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/m_valid_i_reg_0                                                                                                                                                      |                2 |              6 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/s_ready_i_reg_1                                                                                                                                                      |                3 |              6 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                           | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                2 |              7 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                               |                                                                                                                                                                                                                                                                             |                2 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                                 |                                                                                                                                                                                                                                                                             |                2 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                          |                                                                                                                                                                                                                                                                             |                1 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                                                 |                                                                                                                                                                                                                                                                             |                2 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                     | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                   |                3 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                     |                                                                                                                                                                                                                                                                             |                1 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                                                                | base_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                                                                |                3 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                               |                                                                                                                                                                                                                                                                             |                4 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                      | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_0                                                                                                                   |                4 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                             | base_sys_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                        |                3 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                     |                5 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                      | base_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[7]_i_1_n_0                                                                                                                                                 |                2 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                      | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_0                                                                                                                   |                4 |              8 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                           | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_0                                                                                                                   |                3 |              9 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                       | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_0                                                                                                                   |                3 |              9 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                                   | base_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int_reg[12]                                                                                                                                                  |                4 |              9 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                          | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][1]                                                 |                2 |             10 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                  | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                        |                3 |             10 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                             | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                   |                2 |             10 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                     | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][1]                                            |                2 |             10 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][1]                                    |                2 |             10 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                     | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                           |                2 |             10 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_sm_state0                                                                                                                                                                               |                3 |             10 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/GEN_AXI_LITE_ASYNC2AXI.I_AXI_RST_RSYNC/sig_axilite_por2rst                                                                                                                                  |                3 |             11 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/GEN_AXI_LITE_ASYNC2AXI.I_AXI_LITE_RST_RSYNC/sig_axi_por2rst                                                                                                                                 |                4 |             12 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                                      | base_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                                                                |                4 |             12 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[15]_0                                                                                                       |                5 |             13 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                         |                                                                                                                                                                                                                                                                             |                4 |             13 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg_reg_n_0                                                                                                         | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[15]_0                                                                                                       |                5 |             13 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                              |                                                                                                                                                                                                                                                                             |                3 |             14 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                              | base_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                                                                |                5 |             14 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg                                                                                                                                                                      |                5 |             14 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                2 |             14 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                    | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[15]_0                                                                                                       |                4 |             16 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                |                                                                                                                                                                                                                                                                             |                7 |             16 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                                 |                8 |             16 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1__0_n_0                                                                                                 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[15]_0                                                                                                       |                4 |             16 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_ASYNC_READ.axi2ip_rdce[15]_i_1_n_0                                                                                                                                           |                4 |             16 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                |                                                                                                                                                                                                                                                                             |                7 |             16 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[15]_0                                                                                                       |                5 |             18 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[15]_0                                                                                                       |                5 |             18 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2                                                                                                                                 |                                                                                                                                                                                                                                                                             |                5 |             20 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                        | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg  |                4 |             22 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                   | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg |                5 |             22 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[15]_0                                                                                                       |                9 |             22 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                        |               11 |             22 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/sig_axi2ip_wrce[1]                                                                                                                                                                             | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                     |                9 |             23 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               12 |             25 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                          |                                                                                                                                                                                                                                                                             |                4 |             28 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                                                             |                                                                                                                                                                                                                                                                             |                6 |             28 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                          |                                                                                                                                                                                                                                                                             |                4 |             28 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                            |                                                                                                                                                                                                                                                                             |                8 |             28 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                                             |                                                                                                                                                                                                                                                                             |                7 |             28 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                              |                                                                                                                                                                                                                                                                             |                6 |             28 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                                                                |               18 |             30 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/arready_d12                                                                                                                                                                                    | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/SR[0]                                                                                                                                                                                       |               10 |             32 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/sig_sa_register_lsb_reg[0][0]                                                                                                                                                                  | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                     |               10 |             32 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/E[0]                                                                                                                                                                                           | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                     |                5 |             32 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_calc_error_reg0                                                                                                                 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[15]_0                                                                                                       |                7 |             32 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[15]_0                                                                                                       |                9 |             32 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/rvalid                                                                                                                                                                                         | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_cside_hw_reset_reg                                                                                                                                                                 |                9 |             32 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/pushed_commands_reg[3]                                                                                                                           | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                8 |             33 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[15]_0                                                                                                       |               13 |             33 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[3]                                                                                                              | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |                9 |             33 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc3_reg_reg_n_0                                                                                                         | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[15]_0                                                                                                       |               12 |             33 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                            |                                                                                                                                                                                                                                                                             |                9 |             34 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                   | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[15]_0                                                                                                       |               16 |             39 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_btt_cntr_im0[22]_i_1__0_n_0                                                                                                     | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[15]_0                                                                                                       |               13 |             39 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                       |                                                                                                                                                                                                                                                                             |                6 |             46 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                       |                                                                                                                                                                                                                                                                             |                6 |             46 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                              |                                                                                                                                                                                                                                                                             |               11 |             47 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                7 |             47 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                                                                                                                 | base_sys_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                        |               10 |             47 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                                                                                                                 | base_sys_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                        |               11 |             47 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                            | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1_n_0                                                                                                           |                8 |             49 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_posted_to_axi_2_reg                           | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1__0_n_0                                                                                                        |                8 |             49 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/E[0]                                                                                                                                                                                                       | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_0                                                                                                                   |               14 |             57 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                   | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_0                                                                                                                   |               20 |             57 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | base_sys_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                         |               16 |             59 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_reg_0                                                                                                                   |               24 |             63 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                       |                                                                                                                                                                                                                                                                             |               17 |             64 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                     | base_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                                                                |               14 |             64 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                       | base_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[63].axi_rdata_int[63]_i_1_n_0                                                                                                                             |               21 |             64 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                      |                                                                                                                                                                                                                                                                             |               14 |             64 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                           |                                                                                                                                                                                                                                                                             |               10 |             64 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0][0]                                                                                                                                                      |                                                                                                                                                                                                                                                                             |               15 |             65 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                               |                                                                                                                                                                                                                                                                             |               14 |             65 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                             |               31 |             67 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                               |                                                                                                                                                                                                                                                                             |               15 |             67 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                                                     | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               19 |             75 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                                           | base_sys_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                              |               19 |             75 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                             |               79 |            227 |
|  base_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                             |               63 |            268 |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


