# ACCEL-v1
• Implemented an INT8 CNN accelerator with a row-stationary systolic array and double-buffered SRAM controller. • Built UART-based CSR interface for host control and Python golden model for functional verification. • Achieved full synthesis and timing closure on Cyclone V FPGA.
