#! /opt/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/local/lib/ivl/system.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/local/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/local/lib/ivl/va_math.vpi";
S_0x7fcaef3059e0 .scope module, "GCB_tb" "GCB_tb" 2 151;
 .timescale 0 0;
v0x7fcaef33e710_0 .var "clock", 0 0;
v0x7fcaef33e820_0 .var "data_in", 15 0;
v0x7fcaef33e8b0_0 .net "done", 0 0, v0x7fcaef33a7a0_0;  1 drivers
v0x7fcaef33e940_0 .net "eq", 0 0, L_0x7fcaef33eff0;  1 drivers
v0x7fcaef33e9d0_0 .net "gt", 0 0, L_0x7fcaef33f110;  1 drivers
v0x7fcaef33ea60_0 .net "ldA", 0 0, v0x7fcaef33a990_0;  1 drivers
v0x7fcaef33eaf0_0 .net "ldB", 0 0, v0x7fcaef33aa70_0;  1 drivers
v0x7fcaef33eb80_0 .net "lt", 0 0, L_0x7fcaef33eed0;  1 drivers
v0x7fcaef33ec10_0 .net "sel1", 0 0, v0x7fcaef33abb0_0;  1 drivers
v0x7fcaef33ed20_0 .net "sel2", 0 0, v0x7fcaef33ac50_0;  1 drivers
v0x7fcaef33edb0_0 .net "sel_in", 0 0, v0x7fcaef33ad60_0;  1 drivers
v0x7fcaef33ee40_0 .var "start", 0 0;
S_0x7fcaef305b50 .scope module, "CON" "GCD_controlpath" 2 160, 2 42 0, S_0x7fcaef3059e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /OUTPUT 1 "done";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /OUTPUT 1 "ldA";
    .port_info 4 /OUTPUT 1 "ldB";
    .port_info 5 /OUTPUT 1 "sel1";
    .port_info 6 /OUTPUT 1 "sel2";
    .port_info 7 /OUTPUT 1 "sel_in";
    .port_info 8 /INPUT 1 "lt";
    .port_info 9 /INPUT 1 "eq";
    .port_info 10 /INPUT 1 "gt";
P_0x7fcaef306820 .param/l "S0" 0 2 48, C4<000>;
P_0x7fcaef306860 .param/l "S1" 0 2 48, C4<001>;
P_0x7fcaef3068a0 .param/l "S2" 0 2 48, C4<010>;
P_0x7fcaef3068e0 .param/l "S3" 0 2 48, C4<011>;
P_0x7fcaef306920 .param/l "S4" 0 2 48, C4<100>;
P_0x7fcaef306960 .param/l "S5" 0 2 48, C4<101>;
v0x7fcaef324930_0 .net "clock", 0 0, v0x7fcaef33e710_0;  1 drivers
v0x7fcaef33a7a0_0 .var "done", 0 0;
v0x7fcaef33a840_0 .net "eq", 0 0, L_0x7fcaef33eff0;  alias, 1 drivers
v0x7fcaef33a8f0_0 .net "gt", 0 0, L_0x7fcaef33f110;  alias, 1 drivers
v0x7fcaef33a990_0 .var "ldA", 0 0;
v0x7fcaef33aa70_0 .var "ldB", 0 0;
v0x7fcaef33ab10_0 .net "lt", 0 0, L_0x7fcaef33eed0;  alias, 1 drivers
v0x7fcaef33abb0_0 .var "sel1", 0 0;
v0x7fcaef33ac50_0 .var "sel2", 0 0;
v0x7fcaef33ad60_0 .var "sel_in", 0 0;
v0x7fcaef33adf0_0 .net "start", 0 0, v0x7fcaef33ee40_0;  1 drivers
v0x7fcaef33ae90_0 .var "state", 2 0;
E_0x7fcaef324650 .event edge, v0x7fcaef33ae90_0;
E_0x7fcaef324160 .event posedge, v0x7fcaef324930_0;
S_0x7fcaef33b050 .scope module, "DP" "GCD_datapath" 2 156, 2 135 0, S_0x7fcaef3059e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "gt";
    .port_info 1 /OUTPUT 1 "lt";
    .port_info 2 /OUTPUT 1 "eq";
    .port_info 3 /INPUT 1 "ldA";
    .port_info 4 /INPUT 1 "ldB";
    .port_info 5 /INPUT 1 "sel1";
    .port_info 6 /INPUT 1 "sel2";
    .port_info 7 /INPUT 1 "sel_in";
    .port_info 8 /INPUT 16 "data_in";
    .port_info 9 /INPUT 1 "clock";
v0x7fcaef33d9e0_0 .net "Aout", 15 0, v0x7fcaef33b730_0;  1 drivers
v0x7fcaef33db10_0 .net "Bout", 15 0, v0x7fcaef33bc90_0;  1 drivers
v0x7fcaef33dc20_0 .net "Bus", 15 0, v0x7fcaef33d330_0;  1 drivers
v0x7fcaef33dcb0_0 .net "SubOut", 15 0, v0x7fcaef33d8e0_0;  1 drivers
v0x7fcaef33dd40_0 .net "X", 15 0, v0x7fcaef33c810_0;  1 drivers
v0x7fcaef33de50_0 .net "Y", 15 0, v0x7fcaef33cd80_0;  1 drivers
v0x7fcaef33dee0_0 .net "clock", 0 0, v0x7fcaef33e710_0;  alias, 1 drivers
v0x7fcaef33df70_0 .net "data_in", 15 0, v0x7fcaef33e820_0;  1 drivers
v0x7fcaef33e000_0 .net "eq", 0 0, L_0x7fcaef33eff0;  alias, 1 drivers
v0x7fcaef33e110_0 .net "gt", 0 0, L_0x7fcaef33f110;  alias, 1 drivers
v0x7fcaef33e1e0_0 .net "ldA", 0 0, v0x7fcaef33a990_0;  alias, 1 drivers
v0x7fcaef33e2b0_0 .net "ldB", 0 0, v0x7fcaef33aa70_0;  alias, 1 drivers
v0x7fcaef33e380_0 .net "lt", 0 0, L_0x7fcaef33eed0;  alias, 1 drivers
v0x7fcaef33e450_0 .net "sel1", 0 0, v0x7fcaef33abb0_0;  alias, 1 drivers
v0x7fcaef33e520_0 .net "sel2", 0 0, v0x7fcaef33ac50_0;  alias, 1 drivers
v0x7fcaef33e5f0_0 .net "sel_in", 0 0, v0x7fcaef33ad60_0;  alias, 1 drivers
S_0x7fcaef33b300 .scope module, "A" "REGISTER_16b" 2 142, 2 21 0, S_0x7fcaef33b050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "in";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "clock";
v0x7fcaef33b520_0 .net "clock", 0 0, v0x7fcaef33e710_0;  alias, 1 drivers
v0x7fcaef33b5d0_0 .net "in", 15 0, v0x7fcaef33d330_0;  alias, 1 drivers
v0x7fcaef33b660_0 .net "load", 0 0, v0x7fcaef33a990_0;  alias, 1 drivers
v0x7fcaef33b730_0 .var "out", 15 0;
S_0x7fcaef33b820 .scope module, "B" "REGISTER_16b" 2 143, 2 21 0, S_0x7fcaef33b050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "in";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "clock";
v0x7fcaef33ba50_0 .net "clock", 0 0, v0x7fcaef33e710_0;  alias, 1 drivers
v0x7fcaef33bb20_0 .net "in", 15 0, v0x7fcaef33d330_0;  alias, 1 drivers
v0x7fcaef33bbc0_0 .net "load", 0 0, v0x7fcaef33aa70_0;  alias, 1 drivers
v0x7fcaef33bc90_0 .var "out", 15 0;
S_0x7fcaef33bd70 .scope module, "COMP" "COMPARATOR" 2 148, 2 32 0, S_0x7fcaef33b050;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /OUTPUT 1 "eq";
    .port_info 3 /OUTPUT 1 "gt";
    .port_info 4 /OUTPUT 1 "lt";
v0x7fcaef33bfe0_0 .net "eq", 0 0, L_0x7fcaef33eff0;  alias, 1 drivers
v0x7fcaef33c090_0 .net "gt", 0 0, L_0x7fcaef33f110;  alias, 1 drivers
v0x7fcaef33c140_0 .net "in1", 15 0, v0x7fcaef33b730_0;  alias, 1 drivers
v0x7fcaef33c210_0 .net "in2", 15 0, v0x7fcaef33bc90_0;  alias, 1 drivers
v0x7fcaef33c2c0_0 .net "lt", 0 0, L_0x7fcaef33eed0;  alias, 1 drivers
L_0x7fcaef33eed0 .cmp/gt 16, v0x7fcaef33bc90_0, v0x7fcaef33b730_0;
L_0x7fcaef33eff0 .cmp/eq 16, v0x7fcaef33b730_0, v0x7fcaef33bc90_0;
L_0x7fcaef33f110 .cmp/gt 16, v0x7fcaef33b730_0, v0x7fcaef33bc90_0;
S_0x7fcaef33c3d0 .scope module, "MUX_in1" "MUX_2to1" 2 144, 2 1 0, S_0x7fcaef33b050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /INPUT 16 "in2";
    .port_info 3 /INPUT 1 "sel";
v0x7fcaef33c640_0 .net "in1", 15 0, v0x7fcaef33b730_0;  alias, 1 drivers
v0x7fcaef33c730_0 .net "in2", 15 0, v0x7fcaef33bc90_0;  alias, 1 drivers
v0x7fcaef33c810_0 .var "out", 15 0;
v0x7fcaef33c8a0_0 .net "sel", 0 0, v0x7fcaef33abb0_0;  alias, 1 drivers
E_0x7fcaef33bf30 .event edge, v0x7fcaef33abb0_0, v0x7fcaef33bc90_0, v0x7fcaef33b730_0;
S_0x7fcaef33c990 .scope module, "MUX_in2" "MUX_2to1" 2 145, 2 1 0, S_0x7fcaef33b050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /INPUT 16 "in2";
    .port_info 3 /INPUT 1 "sel";
v0x7fcaef33cc40_0 .net "in1", 15 0, v0x7fcaef33b730_0;  alias, 1 drivers
v0x7fcaef33cce0_0 .net "in2", 15 0, v0x7fcaef33bc90_0;  alias, 1 drivers
v0x7fcaef33cd80_0 .var "out", 15 0;
v0x7fcaef33ce40_0 .net "sel", 0 0, v0x7fcaef33ac50_0;  alias, 1 drivers
E_0x7fcaef33cbf0 .event edge, v0x7fcaef33ac50_0, v0x7fcaef33bc90_0, v0x7fcaef33b730_0;
S_0x7fcaef33cf40 .scope module, "MUX_load" "MUX_2to1" 2 146, 2 1 0, S_0x7fcaef33b050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /INPUT 16 "in2";
    .port_info 3 /INPUT 1 "sel";
v0x7fcaef33d1c0_0 .net "in1", 15 0, v0x7fcaef33d8e0_0;  alias, 1 drivers
v0x7fcaef33d280_0 .net "in2", 15 0, v0x7fcaef33e820_0;  alias, 1 drivers
v0x7fcaef33d330_0 .var "out", 15 0;
v0x7fcaef33d420_0 .net "sel", 0 0, v0x7fcaef33ad60_0;  alias, 1 drivers
E_0x7fcaef33d160 .event edge, v0x7fcaef33ad60_0, v0x7fcaef33d280_0, v0x7fcaef33d1c0_0;
S_0x7fcaef33d500 .scope module, "SB" "SUBTRACTOR" 2 147, 2 13 0, S_0x7fcaef33b050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /INPUT 16 "in2";
v0x7fcaef33d760_0 .net "in1", 15 0, v0x7fcaef33c810_0;  alias, 1 drivers
v0x7fcaef33d830_0 .net "in2", 15 0, v0x7fcaef33cd80_0;  alias, 1 drivers
v0x7fcaef33d8e0_0 .var "out", 15 0;
E_0x7fcaef33d710 .event edge, v0x7fcaef33c810_0, v0x7fcaef33cd80_0;
    .scope S_0x7fcaef33b300;
T_0 ;
    %wait E_0x7fcaef324160;
    %load/vec4 v0x7fcaef33b660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fcaef33b5d0_0;
    %assign/vec4 v0x7fcaef33b730_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fcaef33b820;
T_1 ;
    %wait E_0x7fcaef324160;
    %load/vec4 v0x7fcaef33bbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fcaef33bb20_0;
    %assign/vec4 v0x7fcaef33bc90_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fcaef33c3d0;
T_2 ;
    %wait E_0x7fcaef33bf30;
    %load/vec4 v0x7fcaef33c8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fcaef33c730_0;
    %assign/vec4 v0x7fcaef33c810_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fcaef33c640_0;
    %assign/vec4 v0x7fcaef33c810_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fcaef33c990;
T_3 ;
    %wait E_0x7fcaef33cbf0;
    %load/vec4 v0x7fcaef33ce40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fcaef33cce0_0;
    %assign/vec4 v0x7fcaef33cd80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fcaef33cc40_0;
    %assign/vec4 v0x7fcaef33cd80_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fcaef33cf40;
T_4 ;
    %wait E_0x7fcaef33d160;
    %load/vec4 v0x7fcaef33d420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fcaef33d280_0;
    %assign/vec4 v0x7fcaef33d330_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fcaef33d1c0_0;
    %assign/vec4 v0x7fcaef33d330_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fcaef33d500;
T_5 ;
    %wait E_0x7fcaef33d710;
    %load/vec4 v0x7fcaef33d760_0;
    %load/vec4 v0x7fcaef33d830_0;
    %sub;
    %store/vec4 v0x7fcaef33d8e0_0, 0, 16;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fcaef305b50;
T_6 ;
    %wait E_0x7fcaef324160;
    %load/vec4 v0x7fcaef33ae90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fcaef33ae90_0, 0;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x7fcaef33adf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fcaef33ae90_0, 0;
T_6.8 ;
    %jmp T_6.7;
T_6.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fcaef33ae90_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %delay 2, 0;
    %load/vec4 v0x7fcaef33a840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fcaef33ae90_0, 0;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0x7fcaef33ab10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fcaef33ae90_0, 0;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x7fcaef33a8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fcaef33ae90_0, 0;
T_6.14 ;
T_6.13 ;
T_6.11 ;
    %jmp T_6.7;
T_6.3 ;
    %delay 2, 0;
    %load/vec4 v0x7fcaef33a840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.16, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fcaef33ae90_0, 0;
    %jmp T_6.17;
T_6.16 ;
    %load/vec4 v0x7fcaef33ab10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fcaef33ae90_0, 0;
    %jmp T_6.19;
T_6.18 ;
    %load/vec4 v0x7fcaef33a8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.20, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fcaef33ae90_0, 0;
T_6.20 ;
T_6.19 ;
T_6.17 ;
    %jmp T_6.7;
T_6.4 ;
    %delay 2, 0;
    %load/vec4 v0x7fcaef33a840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.22, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fcaef33ae90_0, 0;
    %jmp T_6.23;
T_6.22 ;
    %load/vec4 v0x7fcaef33ab10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.24, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fcaef33ae90_0, 0;
    %jmp T_6.25;
T_6.24 ;
    %load/vec4 v0x7fcaef33a8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.26, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fcaef33ae90_0, 0;
T_6.26 ;
T_6.25 ;
T_6.23 ;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fcaef33ae90_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fcaef305b50;
T_7 ;
    %wait E_0x7fcaef324650;
    %load/vec4 v0x7fcaef33ae90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcaef33a990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcaef33aa70_0, 0, 1;
    %jmp T_7.7;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcaef33ad60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcaef33a990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcaef33aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcaef33a7a0_0, 0, 1;
    %jmp T_7.7;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcaef33ad60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcaef33a990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcaef33aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcaef33a7a0_0, 0, 1;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x7fcaef33a840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcaef33a7a0_0, 0, 1;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x7fcaef33ab10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcaef33abb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcaef33ac50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcaef33ad60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcaef33a990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcaef33aa70_0, 0, 1;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x7fcaef33a8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcaef33abb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcaef33ac50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcaef33ad60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcaef33a990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcaef33aa70_0, 0, 1;
T_7.12 ;
T_7.11 ;
T_7.9 ;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x7fcaef33a840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcaef33a7a0_0, 0, 1;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0x7fcaef33ab10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcaef33abb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcaef33ac50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcaef33ad60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcaef33a990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcaef33aa70_0, 0, 1;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v0x7fcaef33a8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcaef33abb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcaef33ac50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcaef33ad60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcaef33a990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcaef33aa70_0, 0, 1;
T_7.18 ;
T_7.17 ;
T_7.15 ;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x7fcaef33a840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcaef33a7a0_0, 0, 1;
    %jmp T_7.21;
T_7.20 ;
    %load/vec4 v0x7fcaef33ab10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.22, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcaef33abb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcaef33ac50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcaef33ad60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcaef33a990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcaef33aa70_0, 0, 1;
    %jmp T_7.23;
T_7.22 ;
    %load/vec4 v0x7fcaef33a8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.24, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcaef33abb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcaef33ac50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcaef33ad60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcaef33a990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcaef33aa70_0, 0, 1;
T_7.24 ;
T_7.23 ;
T_7.21 ;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcaef33a7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcaef33abb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcaef33ac50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcaef33a990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcaef33aa70_0, 0, 1;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fcaef3059e0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcaef33e710_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcaef33ee40_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 168 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x7fcaef3059e0;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0x7fcaef33e710_0;
    %inv;
    %store/vec4 v0x7fcaef33e710_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fcaef3059e0;
T_10 ;
    %delay 12, 0;
    %pushi/vec4 143, 0, 16;
    %store/vec4 v0x7fcaef33e820_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 78, 0, 16;
    %store/vec4 v0x7fcaef33e820_0, 0, 16;
    %end;
    .thread T_10;
    .scope S_0x7fcaef3059e0;
T_11 ;
    %vpi_call 2 179 "$monitor", $time, "%d %b", v0x7fcaef33d9e0_0, v0x7fcaef33e8b0_0 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Datapath & Controller/GCD_REP_SUBTR.v";
