Generated by Fabric Compiler ( version 2021.4-SP1.2 <build 96435> ) at Thu Jun  5 19:41:12 2025


Cell Usage:
GTP_DFF                       1 use
GTP_DFF_C                    47 uses
GTP_DFF_CE                   91 uses
GTP_DFF_E                    24 uses
GTP_DFF_P                     6 uses
GTP_DFF_PE                    9 uses
GTP_GRS                       1 use
GTP_INV                       3 uses
GTP_LUT1                     11 uses
GTP_LUT2                     17 uses
GTP_LUT3                     21 uses
GTP_LUT4                     22 uses
GTP_LUT5                    124 uses
GTP_LUT5CARRY                94 uses
GTP_LUT5M                   514 uses
GTP_MUX2LUT6                256 uses
GTP_MUX2LUT7                104 uses
GTP_MUX2LUT8                 32 uses
GTP_PLL_E1                    1 use
GTP_RAM16X1DP              1920 uses

I/O ports: 50
GTP_INBUF                  38 uses
GTP_OUTBUF                 11 uses
GTP_OUTBUFT                 1 use

Mapping Summary:
Total LUTs: 2723 of 17536 (15.53%)
	LUTs as dram: 1920 of 4440 (43.24%)
	LUTs as logic: 803
Total Registers: 178 of 26304 (0.68%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 50 of 240 (20.83%)


Number of unique control sets : 20
  CLK(clk_100m)                                    : 1
  CLK(~clk_100m), CE(N425)                         : 8
  CLK(~clk_100m), CE(N460)                         : 8
  CLK(~clk_100m), CE(N475)                         : 8
  CLK(nt_sclk), C(~nt_rst)                         : 2
  CLK(nt_sclk), P(SPI_SLAVE.CNT0.N27)              : 3
  CLK(~nt_sclk), P(SPI_SLAVE.CNT0.N27)             : 3
  CLK(clk_100m), C(~nt_rst)                        : 13
  CLK(clk_10m), C(~nt_rst)                         : 32
  CLK(clk_10m), C(~nt_rst), CE(u_divider.N7)       : 1
  CLK(~clk_100m), C(~nt_rst), CE(N388)             : 1
  CLK(~clk_100m), C(~nt_rst), CE(N400)             : 2
  CLK(~clk_100m), CP(~nt_rst), CE(N380)            : 4
      CLK(~clk_100m), C(~nt_rst), CE(N380)         : 2
      CLK(~clk_100m), P(~nt_rst), CE(N380)         : 2
  CLK(~clk_100m), CP(~nt_rst), CE(N372)            : 5
      CLK(~clk_100m), C(~nt_rst), CE(N372)         : 4
      CLK(~clk_100m), P(~nt_rst), CE(N372)         : 1
  CLK(nt_sclk), C(~nt_rst), CE(SPI_SLAVE.state)    : 7
  CLK(nt_sclk), C(~nt_rst), CE(SPI_SLAVE.rec_cnt03_done)       : 8
  CLK(~nt_sclk), C(~nt_rst), CE(SPI_SLAVE.send_buf_reload03)   : 8
  CLK(nt_ad2_clk), C(~nt_rst), CE(N9)              : 11
  CLK(clk_100m), C(~nt_rst), CE(N434)              : 21
  CLK(~clk_100m), CP(~nt_rst), CE(N407)            : 32
      CLK(~clk_100m), C(~nt_rst), CE(N407)         : 26
      CLK(~clk_100m), P(~nt_rst), CE(N407)         : 6


Number of DFF:CE Signals : 14
  N388(from GTP_LUT3:Z)                            : 1
  u_divider.N7(from GTP_LUT5CARRY:COUT)            : 1
  N400(from GTP_LUT3:Z)                            : 2
  N380(from GTP_LUT3:Z)                            : 4
  N372(from GTP_LUT5:Z)                            : 5
  SPI_SLAVE.state(from GTP_DFF_C:Q)                : 7
  N425(from GTP_LUT4:Z)                            : 8
  N460(from GTP_LUT4:Z)                            : 8
  N475(from GTP_LUT4:Z)                            : 8
  SPI_SLAVE.rec_cnt03_done(from GTP_LUT3:Z)        : 8
  SPI_SLAVE.send_buf_reload03(from GTP_LUT3:Z)     : 8
  N9(from GTP_LUT2:Z)                              : 11
  N434(from GTP_LUT4:Z)                            : 21
  N407(from GTP_LUT4:Z)                            : 32

Number of DFF:CLK Signals : 6
  nt_ad2_clk(from GTP_DFF_CE:Q)                    : 11
  ~nt_sclk(from GTP_INV:Z)                         : 11
  nt_sclk(from GTP_INBUF:O)                        : 20
  clk_10m(from GTP_PLL_E1:CLKOUT2)                 : 33
  clk_100m(from GTP_PLL_E1:CLKOUT0)                : 35
  ~clk_100m(from GTP_INV:Z)                        : 68

Number of DFF:CP Signals : 2
  SPI_SLAVE.CNT0.N27(from GTP_LUT2:Z)              : 6
  ~nt_rst(from GTP_INV:Z)                          : 147

Device Utilization Summary Of Each Module:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT      | FF      | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top                  | 2723     | 178     | 1920                | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 50     | 0           | 0           | 0            | 0        | 94            | 256          | 104          | 32           | 0       | 0        | 1       | 0        | 0          | 0             | 1         | 0        | 0        
| + SPI_SLAVE          | 13       | 45      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + CNT0             | 5        | 3       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + CNT1             | 4        | 3       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + PC2              | 0        | 3       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + pll_clk            | 0        | 0       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_divider          | 49       | 33      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 47            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk                      20.000       {0 10}         Declared                 0           2  {sys_clk}
 top|sclk                 1000.000     {0 500}        Declared                31           1  {sclk}
 clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
                          10.000       {0 5}          Generated (clk)        103           0  {pll_clk/u_pll_e1/CLKOUT0}
 clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
                          100.000      {0 50}         Generated (clk)         33           0  {pll_clk/u_pll_e1/CLKOUT2}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top|sclk                                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 top|sclk                     1.000 MHz     300.300 MHz       1000.000          3.330        498.335
 clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
                            100.000 MHz     100.695 MHz         10.000          9.931          0.069
 clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
                             10.000 MHz     234.192 MHz        100.000          4.270         95.730
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|sclk               top|sclk                   498.335       0.000              0             37
 clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
                        clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
                                                     0.069       0.000              0            182
 clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
                        clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
                                                    95.730       0.000              0             34
 clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
                        clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
                                                     1.028       0.000              0             33
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|sclk               top|sclk                     0.691       0.000              0             37
 clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
                        clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
                                                     0.691       0.000              0            182
 clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
                        clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
                                                     1.071       0.000              0             34
 clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
                        clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
                                                     6.918       0.000              0             33
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top|sclk                                          499.380       0.000              0             31
 clk|pll_clk/u_pll_e1/CLKOUT0_Inferred               4.380       0.000              0            103
 clk|pll_clk/u_pll_e1/CLKOUT2_Inferred              49.380       0.000              0             33
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : SPI_SLAVE/send_reload03/CLK (GTP_DFF_C)
Endpoint    : SPI_SLAVE/send_buf03[0]/CE (GTP_DFF_CE)
Path Group  : top|sclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.123
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sclk (rising edge)                            0.000       0.000 r                        
 sclk                                                    0.000       0.000 r       sclk (port)      
                                   net (fanout=1)        0.000       0.000         sclk             
                                                                                   sclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sclk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       2.811       4.022         nt_sclk          
                                                                           r       SPI_SLAVE/send_reload03/CLK (GTP_DFF_C)

                                   tco                   0.325       4.347 r       SPI_SLAVE/send_reload03/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       4.754         SPI_SLAVE/send_reload03
                                                                                   SPI_SLAVE/N0/I0 (GTP_LUT3)
                                   td                    0.239       4.993 f       SPI_SLAVE/N0/Z (GTP_LUT3)
                                   net (fanout=8)        0.485       5.478         SPI_SLAVE/send_buf_reload03
                                                                           f       SPI_SLAVE/send_buf03[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   5.478         Logic Levels: 1  
                                                                                   Logic: 0.564ns(38.736%), Route: 0.892ns(61.264%)
----------------------------------------------------------------------------------------------------

 Clock top|sclk (falling edge)                         500.000     500.000 f                        
 sclk                                                    0.000     500.000 f       sclk (port)      
                                   net (fanout=1)        0.000     500.000         sclk             
                                                                                   sclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       sclk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       0.000     501.312         nt_sclk          
                                                                                   SPI_SLAVE/CNT0/N70_1/I (GTP_INV)
                                   td                    0.000     501.312 r       SPI_SLAVE/CNT0/N70_1/Z (GTP_INV)
                                   net (fanout=11)       2.811     504.123         SPI_SLAVE/CNT0/N70_1
                                                                           r       SPI_SLAVE/send_buf03[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000     504.123                          
 clock uncertainty                                      -0.050     504.073                          

 Setup time                                             -0.260     503.813                          

 Data required time                                                503.813                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.813                          
 Data arrival time                                                   5.478                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.335                          
====================================================================================================

====================================================================================================

Startpoint  : SPI_SLAVE/send_reload03/CLK (GTP_DFF_C)
Endpoint    : SPI_SLAVE/send_buf03[1]/CE (GTP_DFF_CE)
Path Group  : top|sclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.123
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sclk (rising edge)                            0.000       0.000 r                        
 sclk                                                    0.000       0.000 r       sclk (port)      
                                   net (fanout=1)        0.000       0.000         sclk             
                                                                                   sclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sclk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       2.811       4.022         nt_sclk          
                                                                           r       SPI_SLAVE/send_reload03/CLK (GTP_DFF_C)

                                   tco                   0.325       4.347 r       SPI_SLAVE/send_reload03/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       4.754         SPI_SLAVE/send_reload03
                                                                                   SPI_SLAVE/N0/I0 (GTP_LUT3)
                                   td                    0.239       4.993 f       SPI_SLAVE/N0/Z (GTP_LUT3)
                                   net (fanout=8)        0.485       5.478         SPI_SLAVE/send_buf_reload03
                                                                           f       SPI_SLAVE/send_buf03[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   5.478         Logic Levels: 1  
                                                                                   Logic: 0.564ns(38.736%), Route: 0.892ns(61.264%)
----------------------------------------------------------------------------------------------------

 Clock top|sclk (falling edge)                         500.000     500.000 f                        
 sclk                                                    0.000     500.000 f       sclk (port)      
                                   net (fanout=1)        0.000     500.000         sclk             
                                                                                   sclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       sclk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       0.000     501.312         nt_sclk          
                                                                                   SPI_SLAVE/CNT0/N70_1/I (GTP_INV)
                                   td                    0.000     501.312 r       SPI_SLAVE/CNT0/N70_1/Z (GTP_INV)
                                   net (fanout=11)       2.811     504.123         SPI_SLAVE/CNT0/N70_1
                                                                           r       SPI_SLAVE/send_buf03[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000     504.123                          
 clock uncertainty                                      -0.050     504.073                          

 Setup time                                             -0.260     503.813                          

 Data required time                                                503.813                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.813                          
 Data arrival time                                                   5.478                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.335                          
====================================================================================================

====================================================================================================

Startpoint  : SPI_SLAVE/send_reload03/CLK (GTP_DFF_C)
Endpoint    : SPI_SLAVE/send_buf03[2]/CE (GTP_DFF_CE)
Path Group  : top|sclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.123
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sclk (rising edge)                            0.000       0.000 r                        
 sclk                                                    0.000       0.000 r       sclk (port)      
                                   net (fanout=1)        0.000       0.000         sclk             
                                                                                   sclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sclk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       2.811       4.022         nt_sclk          
                                                                           r       SPI_SLAVE/send_reload03/CLK (GTP_DFF_C)

                                   tco                   0.325       4.347 r       SPI_SLAVE/send_reload03/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       4.754         SPI_SLAVE/send_reload03
                                                                                   SPI_SLAVE/N0/I0 (GTP_LUT3)
                                   td                    0.239       4.993 f       SPI_SLAVE/N0/Z (GTP_LUT3)
                                   net (fanout=8)        0.485       5.478         SPI_SLAVE/send_buf_reload03
                                                                           f       SPI_SLAVE/send_buf03[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   5.478         Logic Levels: 1  
                                                                                   Logic: 0.564ns(38.736%), Route: 0.892ns(61.264%)
----------------------------------------------------------------------------------------------------

 Clock top|sclk (falling edge)                         500.000     500.000 f                        
 sclk                                                    0.000     500.000 f       sclk (port)      
                                   net (fanout=1)        0.000     500.000         sclk             
                                                                                   sclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       sclk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       0.000     501.312         nt_sclk          
                                                                                   SPI_SLAVE/CNT0/N70_1/I (GTP_INV)
                                   td                    0.000     501.312 r       SPI_SLAVE/CNT0/N70_1/Z (GTP_INV)
                                   net (fanout=11)       2.811     504.123         SPI_SLAVE/CNT0/N70_1
                                                                           r       SPI_SLAVE/send_buf03[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000     504.123                          
 clock uncertainty                                      -0.050     504.073                          

 Setup time                                             -0.260     503.813                          

 Data required time                                                503.813                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.813                          
 Data arrival time                                                   5.478                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.335                          
====================================================================================================

====================================================================================================

Startpoint  : SPI_SLAVE/rec_buf03[6]/CLK (GTP_DFF_CE)
Endpoint    : SPI_SLAVE/rec_data03[7]/D (GTP_DFF_CE)
Path Group  : top|sclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sclk (rising edge)                            0.000       0.000 r                        
 sclk                                                    0.000       0.000 r       sclk (port)      
                                   net (fanout=1)        0.000       0.000         sclk             
                                                                                   sclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sclk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       2.811       4.022         nt_sclk          
                                                                           r       SPI_SLAVE/rec_buf03[6]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.339 f       SPI_SLAVE/rec_buf03[6]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.407       4.746         SPI_SLAVE/rec_buf03 [6]
                                                                           f       SPI_SLAVE/rec_data03[7]/D (GTP_DFF_CE)

 Data arrival time                                                   4.746         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock top|sclk (rising edge)                            0.000       0.000 r                        
 sclk                                                    0.000       0.000 r       sclk (port)      
                                   net (fanout=1)        0.000       0.000         sclk             
                                                                                   sclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sclk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       2.811       4.022         nt_sclk          
                                                                           r       SPI_SLAVE/rec_data03[7]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Hold time                                               0.033       4.055                          

 Data required time                                                  4.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.055                          
 Data arrival time                                                   4.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : SPI_SLAVE/rec_buf03[0]/CLK (GTP_DFF_CE)
Endpoint    : SPI_SLAVE/rec_buf03[1]/D (GTP_DFF_CE)
Path Group  : top|sclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sclk (rising edge)                            0.000       0.000 r                        
 sclk                                                    0.000       0.000 r       sclk (port)      
                                   net (fanout=1)        0.000       0.000         sclk             
                                                                                   sclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sclk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       2.811       4.022         nt_sclk          
                                                                           r       SPI_SLAVE/rec_buf03[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.339 f       SPI_SLAVE/rec_buf03[0]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.485       4.824         SPI_SLAVE/rec_buf03 [0]
                                                                           f       SPI_SLAVE/rec_buf03[1]/D (GTP_DFF_CE)

 Data arrival time                                                   4.824         Logic Levels: 0  
                                                                                   Logic: 0.317ns(39.526%), Route: 0.485ns(60.474%)
----------------------------------------------------------------------------------------------------

 Clock top|sclk (rising edge)                            0.000       0.000 r                        
 sclk                                                    0.000       0.000 r       sclk (port)      
                                   net (fanout=1)        0.000       0.000         sclk             
                                                                                   sclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sclk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       2.811       4.022         nt_sclk          
                                                                           r       SPI_SLAVE/rec_buf03[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Hold time                                               0.033       4.055                          

 Data required time                                                  4.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.055                          
 Data arrival time                                                   4.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.769                          
====================================================================================================

====================================================================================================

Startpoint  : SPI_SLAVE/rec_buf03[1]/CLK (GTP_DFF_CE)
Endpoint    : SPI_SLAVE/rec_buf03[2]/D (GTP_DFF_CE)
Path Group  : top|sclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.022
  Launch Clock Delay      :  4.022
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|sclk (rising edge)                            0.000       0.000 r                        
 sclk                                                    0.000       0.000 r       sclk (port)      
                                   net (fanout=1)        0.000       0.000         sclk             
                                                                                   sclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sclk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       2.811       4.022         nt_sclk          
                                                                           r       SPI_SLAVE/rec_buf03[1]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.339 f       SPI_SLAVE/rec_buf03[1]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.485       4.824         SPI_SLAVE/rec_buf03 [1]
                                                                           f       SPI_SLAVE/rec_buf03[2]/D (GTP_DFF_CE)

 Data arrival time                                                   4.824         Logic Levels: 0  
                                                                                   Logic: 0.317ns(39.526%), Route: 0.485ns(60.474%)
----------------------------------------------------------------------------------------------------

 Clock top|sclk (rising edge)                            0.000       0.000 r                        
 sclk                                                    0.000       0.000 r       sclk (port)      
                                   net (fanout=1)        0.000       0.000         sclk             
                                                                                   sclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sclk_ibuf/O (GTP_INBUF)
                                   net (fanout=22)       2.811       4.022         nt_sclk          
                                                                           r       SPI_SLAVE/rec_buf03[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.022                          
 clock uncertainty                                       0.000       4.022                          

 Hold time                                               0.033       4.055                          

 Data required time                                                  4.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.055                          
 Data arrival time                                                   4.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.769                          
====================================================================================================

====================================================================================================

Startpoint  : data_index[1]/CLK (GTP_DFF_CE)
Endpoint    : spi_send_data[3]/D (GTP_DFF_CE)
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.166
  Launch Clock Delay      :  5.166
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.689 r       pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=36)       2.477       5.166         clk_100m         
                                                                           r       data_index[1]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.491 r       data_index[1]/Q (GTP_DFF_CE)
                                   net (fanout=657)      2.567       8.058         data_index[1]    
                                                                                   N321/I0 (GTP_LUT1)
                                   td                    0.174       8.232 f       N321/Z (GTP_LUT1)
                                   net (fanout=1280)     3.426      11.658         N321             
                                                                                   ad2_buffer_48_5/RADDR[0] (GTP_RAM16X1DP)
                                   td                    0.383      12.041 r       ad2_buffer_48_5/DO (GTP_RAM16X1DP)
                                   net (fanout=1)        0.407      12.448         _N2572           
                                                                                   ad2_buffer_mux_b_59[5]/I1 (GTP_LUT5M)
                                   td                    0.332      12.780 r       ad2_buffer_mux_b_59[5]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      12.780         _N6748           
                                                                                   ad2_buffer_mux_b_60[5]/I0 (GTP_MUX2LUT6)
                                   td                    0.002      12.782 r       ad2_buffer_mux_b_60[5]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      12.782         _N6758           
                                                                                   ad2_buffer_mux_b_61[5]/I0 (GTP_MUX2LUT7)
                                   td                    0.151      12.933 r       ad2_buffer_mux_b_61[5]/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000      12.933         _N6768           
                                                                                   ad2_buffer_mux_b_62[5]/I0 (GTP_MUX2LUT8)
                                   td                    0.078      13.011 r       ad2_buffer_mux_b_62[5]/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.407      13.418         _N6778           
                                                                                   N445_23[3]/ID (GTP_LUT5M)
                                   td                    0.235      13.653 f       N445_23[3]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.407      14.060         _N4779           
                                                                                   N445_28[3]/I1 (GTP_LUT5M)
                                   td                    0.282      14.342 r       N445_28[3]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      14.342         _N4819           
                                                                                   N445_33[3]/I1 (GTP_MUX2LUT6)
                                   td                    0.002      14.344 r       N445_33[3]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.407      14.751         _N4859           
                                                                                   spi_send_data[7:0]_165/I4 (GTP_LUT5)
                                   td                    0.164      14.915 r       spi_send_data[7:0]_165/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      14.915         _N7474           
                                                                           r       spi_send_data[3]/D (GTP_DFF_CE)

 Data arrival time                                                  14.915         Logic Levels: 10 
                                                                                   Logic: 2.128ns(21.828%), Route: 7.621ns(78.172%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      12.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      12.689 r       pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=36)       2.477      15.166         clk_100m         
                                                                           r       spi_send_data[3]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      15.166                          
 clock uncertainty                                      -0.150      15.016                          

 Setup time                                             -0.032      14.984                          

 Data required time                                                 14.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.984                          
 Data arrival time                                                  14.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.069                          
====================================================================================================

====================================================================================================

Startpoint  : data_index[1]/CLK (GTP_DFF_CE)
Endpoint    : spi_send_data[5]/D (GTP_DFF_CE)
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.166
  Launch Clock Delay      :  5.166
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.689 r       pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=36)       2.477       5.166         clk_100m         
                                                                           r       data_index[1]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.491 r       data_index[1]/Q (GTP_DFF_CE)
                                   net (fanout=657)      2.567       8.058         data_index[1]    
                                                                                   N321/I0 (GTP_LUT1)
                                   td                    0.174       8.232 f       N321/Z (GTP_LUT1)
                                   net (fanout=1280)     3.426      11.658         N321             
                                                                                   ad2_buffer_48_7/RADDR[0] (GTP_RAM16X1DP)
                                   td                    0.383      12.041 r       ad2_buffer_48_7/DO (GTP_RAM16X1DP)
                                   net (fanout=1)        0.407      12.448         _N2574           
                                                                                   ad2_buffer_mux_b_59[7]/I1 (GTP_LUT5M)
                                   td                    0.332      12.780 r       ad2_buffer_mux_b_59[7]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      12.780         _N6750           
                                                                                   ad2_buffer_mux_b_60[7]/I0 (GTP_MUX2LUT6)
                                   td                    0.002      12.782 r       ad2_buffer_mux_b_60[7]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      12.782         _N6760           
                                                                                   ad2_buffer_mux_b_61[7]/I0 (GTP_MUX2LUT7)
                                   td                    0.151      12.933 r       ad2_buffer_mux_b_61[7]/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000      12.933         _N6770           
                                                                                   ad2_buffer_mux_b_62[7]/I0 (GTP_MUX2LUT8)
                                   td                    0.078      13.011 r       ad2_buffer_mux_b_62[7]/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.407      13.418         _N6780           
                                                                                   N445_23[5]/ID (GTP_LUT5M)
                                   td                    0.235      13.653 f       N445_23[5]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.407      14.060         _N4781           
                                                                                   N445_28[5]/I1 (GTP_LUT5M)
                                   td                    0.282      14.342 r       N445_28[5]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      14.342         _N4821           
                                                                                   N445_33[5]/I1 (GTP_MUX2LUT6)
                                   td                    0.002      14.344 r       N445_33[5]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.407      14.751         _N4861           
                                                                                   spi_send_data[7:0]_178/I4 (GTP_LUT5)
                                   td                    0.164      14.915 r       spi_send_data[7:0]_178/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      14.915         _N7538           
                                                                           r       spi_send_data[5]/D (GTP_DFF_CE)

 Data arrival time                                                  14.915         Logic Levels: 10 
                                                                                   Logic: 2.128ns(21.828%), Route: 7.621ns(78.172%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      12.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      12.689 r       pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=36)       2.477      15.166         clk_100m         
                                                                           r       spi_send_data[5]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      15.166                          
 clock uncertainty                                      -0.150      15.016                          

 Setup time                                             -0.032      14.984                          

 Data required time                                                 14.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.984                          
 Data arrival time                                                  14.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.069                          
====================================================================================================

====================================================================================================

Startpoint  : data_index[1]/CLK (GTP_DFF_CE)
Endpoint    : spi_send_data[7]/D (GTP_DFF_CE)
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.166
  Launch Clock Delay      :  5.166
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.689 r       pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=36)       2.477       5.166         clk_100m         
                                                                           r       data_index[1]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.491 r       data_index[1]/Q (GTP_DFF_CE)
                                   net (fanout=657)      2.567       8.058         data_index[1]    
                                                                                   N321/I0 (GTP_LUT1)
                                   td                    0.174       8.232 f       N321/Z (GTP_LUT1)
                                   net (fanout=1280)     3.426      11.658         N321             
                                                                                   ad2_buffer_48_9/RADDR[0] (GTP_RAM16X1DP)
                                   td                    0.383      12.041 r       ad2_buffer_48_9/DO (GTP_RAM16X1DP)
                                   net (fanout=1)        0.407      12.448         _N2576           
                                                                                   ad2_buffer_mux_b_59[9]/I1 (GTP_LUT5M)
                                   td                    0.332      12.780 r       ad2_buffer_mux_b_59[9]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      12.780         _N6752           
                                                                                   ad2_buffer_mux_b_60[9]/I0 (GTP_MUX2LUT6)
                                   td                    0.002      12.782 r       ad2_buffer_mux_b_60[9]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      12.782         _N6762           
                                                                                   ad2_buffer_mux_b_61[9]/I0 (GTP_MUX2LUT7)
                                   td                    0.151      12.933 r       ad2_buffer_mux_b_61[9]/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000      12.933         _N6772           
                                                                                   ad2_buffer_mux_b_62[9]/I0 (GTP_MUX2LUT8)
                                   td                    0.078      13.011 r       ad2_buffer_mux_b_62[9]/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.407      13.418         _N6782           
                                                                                   N445_23[7]/ID (GTP_LUT5M)
                                   td                    0.235      13.653 f       N445_23[7]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.407      14.060         _N4783           
                                                                                   N445_28[7]/I1 (GTP_LUT5M)
                                   td                    0.282      14.342 r       N445_28[7]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      14.342         _N4823           
                                                                                   N445_33[7]/I1 (GTP_MUX2LUT6)
                                   td                    0.002      14.344 r       N445_33[7]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.407      14.751         _N4863           
                                                                                   spi_send_data[7:0]_217/I4 (GTP_LUT5)
                                   td                    0.164      14.915 r       spi_send_data[7:0]_217/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      14.915         _N7679           
                                                                           r       spi_send_data[7]/D (GTP_DFF_CE)

 Data arrival time                                                  14.915         Logic Levels: 10 
                                                                                   Logic: 2.128ns(21.828%), Route: 7.621ns(78.172%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      12.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      12.689 r       pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=36)       2.477      15.166         clk_100m         
                                                                           r       spi_send_data[7]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      15.166                          
 clock uncertainty                                      -0.150      15.016                          

 Setup time                                             -0.032      14.984                          

 Data required time                                                 14.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.984                          
 Data arrival time                                                  14.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.069                          
====================================================================================================

====================================================================================================

Startpoint  : SPI_SLAVE/rec_ready_sel/CLK (GTP_DFF_C)
Endpoint    : SPI_SLAVE/PC2/pulse_shift[0]/D (GTP_DFF_C)
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.166
  Launch Clock Delay      :  5.166
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.689 r       pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=36)       2.477       5.166         clk_100m         
                                                                           r       SPI_SLAVE/rec_ready_sel/CLK (GTP_DFF_C)

                                   tco                   0.317       5.483 f       SPI_SLAVE/rec_ready_sel/Q (GTP_DFF_C)
                                   net (fanout=1)        0.407       5.890         SPI_SLAVE/rec_ready_sel
                                                                           f       SPI_SLAVE/PC2/pulse_shift[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.890         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.689 r       pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=36)       2.477       5.166         clk_100m         
                                                                           r       SPI_SLAVE/PC2/pulse_shift[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.166                          
 clock uncertainty                                       0.000       5.166                          

 Hold time                                               0.033       5.199                          

 Data required time                                                  5.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.199                          
 Data arrival time                                                   5.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : div_cfg_buffer[0][0]/CLK (GTP_DFF_E)
Endpoint    : div_cfg[0]/D (GTP_DFF_CE)
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.267
  Launch Clock Delay      :  5.267
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         5.000       5.000 f                        
 sys_clk                                                 0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       6.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       7.269         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.790 f       pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=36)       0.000       7.790         clk_100m         
                                                                                   N367/I (GTP_INV) 
                                   td                    0.000       7.790 r       N367/Z (GTP_INV) 
                                   net (fanout=68)       2.477      10.267         N367             
                                                                           r       div_cfg_buffer[0][0]/CLK (GTP_DFF_E)

                                   tco                   0.317      10.584 f       div_cfg_buffer[0][0]/Q (GTP_DFF_E)
                                   net (fanout=1)        0.407      10.991         div_cfg_buffer[0] [0]
                                                                           f       div_cfg[0]/D (GTP_DFF_CE)

 Data arrival time                                                  10.991         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         5.000       5.000 f                        
 sys_clk                                                 0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       6.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       7.269         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.790 f       pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=36)       0.000       7.790         clk_100m         
                                                                                   N367/I (GTP_INV) 
                                   td                    0.000       7.790 r       N367/Z (GTP_INV) 
                                   net (fanout=68)       2.477      10.267         N367             
                                                                           r       div_cfg[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      10.267                          
 clock uncertainty                                       0.000      10.267                          

 Hold time                                               0.033      10.300                          

 Data required time                                                 10.300                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.300                          
 Data arrival time                                                  10.991                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : div_cfg_buffer[0][1]/CLK (GTP_DFF_E)
Endpoint    : div_cfg[1]/D (GTP_DFF_CE)
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.267
  Launch Clock Delay      :  5.267
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         5.000       5.000 f                        
 sys_clk                                                 0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       6.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       7.269         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.790 f       pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=36)       0.000       7.790         clk_100m         
                                                                                   N367/I (GTP_INV) 
                                   td                    0.000       7.790 r       N367/Z (GTP_INV) 
                                   net (fanout=68)       2.477      10.267         N367             
                                                                           r       div_cfg_buffer[0][1]/CLK (GTP_DFF_E)

                                   tco                   0.317      10.584 f       div_cfg_buffer[0][1]/Q (GTP_DFF_E)
                                   net (fanout=1)        0.407      10.991         div_cfg_buffer[0] [1]
                                                                           f       div_cfg[1]/D (GTP_DFF_CE)

 Data arrival time                                                  10.991         Logic Levels: 0  
                                                                                   Logic: 0.317ns(43.785%), Route: 0.407ns(56.215%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         5.000       5.000 f                        
 sys_clk                                                 0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       5.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       6.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       7.269         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.790 f       pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=36)       0.000       7.790         clk_100m         
                                                                                   N367/I (GTP_INV) 
                                   td                    0.000       7.790 r       N367/Z (GTP_INV) 
                                   net (fanout=68)       2.477      10.267         N367             
                                                                           r       div_cfg[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      10.267                          
 clock uncertainty                                       0.000      10.267                          

 Hold time                                               0.033      10.300                          

 Data required time                                                 10.300                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.300                          
 Data arrival time                                                  10.991                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_divider/clk_out/CLK (GTP_DFF_CE)
Endpoint    : u_divider/clk_out/D (GTP_DFF_CE)
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.171
  Launch Clock Delay      :  5.171
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.694 r       pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=33)       2.477       5.171         clk_10m          
                                                                           r       u_divider/clk_out/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.496 r       u_divider/clk_out/Q (GTP_DFF_CE)
                                   net (fanout=1935)     3.599       9.095         nt_ad2_clk       
                                                                                   u_divider/N16/I0 (GTP_LUT1)
                                   td                    0.164       9.259 r       u_divider/N16/Z (GTP_LUT1)
                                   net (fanout=1)        0.000       9.259         u_divider/N16    
                                                                           r       u_divider/clk_out/D (GTP_DFF_CE)

 Data arrival time                                                   9.259         Logic Levels: 1  
                                                                                   Logic: 0.489ns(11.962%), Route: 3.599ns(88.038%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957     102.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526     102.694 r       pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=33)       2.477     105.171         clk_10m          
                                                                           r       u_divider/clk_out/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000     105.171                          
 clock uncertainty                                      -0.150     105.021                          

 Setup time                                             -0.032     104.989                          

 Data required time                                                104.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.989                          
 Data arrival time                                                   9.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.730                          
====================================================================================================

====================================================================================================

Startpoint  : u_divider/cnt[1]/CLK (GTP_DFF_C)
Endpoint    : u_divider/cnt[31]/D (GTP_DFF_C)
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.171
  Launch Clock Delay      :  5.171
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.694 r       pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=33)       2.477       5.171         clk_10m          
                                                                           r       u_divider/cnt[1]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.496 r       u_divider/cnt[1]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.530       6.026         u_divider/cnt [1]
                                                                                   u_divider/N7.eq_0/I2 (GTP_LUT5CARRY)
                                   td                    0.292       6.318 r       u_divider/N7.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.318         u_divider/N7.co [0]
                                                                                   u_divider/N7.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.350 r       u_divider/N7.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.350         u_divider/N7.co [2]
                                                                                   u_divider/N7.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.382 r       u_divider/N7.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.382         u_divider/N7.co [4]
                                                                                   u_divider/N7.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.414 r       u_divider/N7.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.414         u_divider/N7.co [6]
                                                                                   u_divider/N7.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.446 r       u_divider/N7.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.446         u_divider/N7.co [8]
                                                                                   u_divider/N7.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.478 r       u_divider/N7.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.478         u_divider/N7.co [10]
                                                                                   u_divider/N7.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.510 r       u_divider/N7.eq_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.510         u_divider/N7.co [12]
                                                                                   u_divider/N7.eq_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.542 r       u_divider/N7.eq_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.542         u_divider/N7.co [14]
                                                                                   u_divider/N7.eq_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.574 r       u_divider/N7.eq_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.574         u_divider/N7.co [16]
                                                                                   u_divider/N7.eq_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.606 r       u_divider/N7.eq_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.606         u_divider/N7.co [18]
                                                                                   u_divider/N7.eq_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.638 r       u_divider/N7.eq_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.638         u_divider/N7.co [20]
                                                                                   u_divider/N7.eq_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.670 r       u_divider/N7.eq_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.670         u_divider/N7.co [22]
                                                                                   u_divider/N7.eq_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.702 r       u_divider/N7.eq_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.702         u_divider/N7.co [24]
                                                                                   u_divider/N7.eq_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.734 r       u_divider/N7.eq_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.734         u_divider/N7.co [26]
                                                                                   u_divider/N7.eq_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.766 r       u_divider/N7.eq_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.766         u_divider/N7.co [28]
                                                                                   u_divider/N7.eq_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.798 r       u_divider/N7.eq_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=33)       0.827       7.625         u_divider/N7     
                                                                                   u_divider/N22_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.228       7.853 f       u_divider/N22_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.853         u_divider/_N2743 
                                                                                   u_divider/N22_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.885 r       u_divider/N22_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.885         u_divider/_N2744 
                                                                                   u_divider/N22_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.917 r       u_divider/N22_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.917         u_divider/_N2745 
                                                                                   u_divider/N22_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.949 r       u_divider/N22_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.949         u_divider/_N2746 
                                                                                   u_divider/N22_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.981 r       u_divider/N22_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.981         u_divider/_N2747 
                                                                                   u_divider/N22_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.013 r       u_divider/N22_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.013         u_divider/_N2748 
                                                                                   u_divider/N22_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.045 r       u_divider/N22_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.045         u_divider/_N2749 
                                                                                   u_divider/N22_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.077 r       u_divider/N22_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.077         u_divider/_N2750 
                                                                                   u_divider/N22_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.109 r       u_divider/N22_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.109         u_divider/_N2751 
                                                                                   u_divider/N22_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.141 r       u_divider/N22_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.141         u_divider/_N2752 
                                                                                   u_divider/N22_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.173 r       u_divider/N22_1_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.173         u_divider/_N2753 
                                                                                   u_divider/N22_1_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.205 r       u_divider/N22_1_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.205         u_divider/_N2754 
                                                                                   u_divider/N22_1_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.237 r       u_divider/N22_1_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.237         u_divider/_N2755 
                                                                                   u_divider/N22_1_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.269 r       u_divider/N22_1_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.269         u_divider/_N2756 
                                                                                   u_divider/N22_1_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.301 r       u_divider/N22_1_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.301         u_divider/_N2757 
                                                                                   u_divider/N22_1_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.333 r       u_divider/N22_1_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.333         u_divider/_N2758 
                                                                                   u_divider/N22_1_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.365 r       u_divider/N22_1_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.365         u_divider/_N2759 
                                                                                   u_divider/N22_1_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.397 r       u_divider/N22_1_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.397         u_divider/_N2760 
                                                                                   u_divider/N22_1_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.429 r       u_divider/N22_1_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.429         u_divider/_N2761 
                                                                                   u_divider/N22_1_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.461 r       u_divider/N22_1_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.461         u_divider/_N2762 
                                                                                   u_divider/N22_1_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.493 r       u_divider/N22_1_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.493         u_divider/_N2763 
                                                                                   u_divider/N22_1_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.525 r       u_divider/N22_1_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.525         u_divider/_N2764 
                                                                                   u_divider/N22_1_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.557 r       u_divider/N22_1_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.557         u_divider/_N2765 
                                                                                   u_divider/N22_1_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.589 r       u_divider/N22_1_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.589         u_divider/_N2766 
                                                                                   u_divider/N22_1_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.621 r       u_divider/N22_1_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.621         u_divider/_N2767 
                                                                                   u_divider/N22_1_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.653 r       u_divider/N22_1_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.653         u_divider/_N2768 
                                                                                   u_divider/N22_1_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.685 r       u_divider/N22_1_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.685         u_divider/_N2769 
                                                                                   u_divider/N22_1_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.717 r       u_divider/N22_1_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.717         u_divider/_N2770 
                                                                                   u_divider/N22_1_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.749 r       u_divider/N22_1_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.749         u_divider/_N2771 
                                                                                   u_divider/N22_1_30/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.781 r       u_divider/N22_1_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.781         u_divider/_N2772 
                                                                                   u_divider/N22_1_31/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.997 f       u_divider/N22_1_31/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.997         u_divider/N63 [31]
                                                                           f       u_divider/cnt[31]/D (GTP_DFF_C)

 Data arrival time                                                   8.997         Logic Levels: 47 
                                                                                   Logic: 2.469ns(64.532%), Route: 1.357ns(35.468%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957     102.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526     102.694 r       pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=33)       2.477     105.171         clk_10m          
                                                                           r       u_divider/cnt[31]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     105.171                          
 clock uncertainty                                      -0.150     105.021                          

 Setup time                                             -0.017     105.004                          

 Data required time                                                105.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.004                          
 Data arrival time                                                   8.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.007                          
====================================================================================================

====================================================================================================

Startpoint  : u_divider/cnt[1]/CLK (GTP_DFF_C)
Endpoint    : u_divider/cnt[30]/D (GTP_DFF_C)
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.171
  Launch Clock Delay      :  5.171
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.694 r       pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=33)       2.477       5.171         clk_10m          
                                                                           r       u_divider/cnt[1]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.496 r       u_divider/cnt[1]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.530       6.026         u_divider/cnt [1]
                                                                                   u_divider/N7.eq_0/I2 (GTP_LUT5CARRY)
                                   td                    0.292       6.318 r       u_divider/N7.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.318         u_divider/N7.co [0]
                                                                                   u_divider/N7.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.350 r       u_divider/N7.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.350         u_divider/N7.co [2]
                                                                                   u_divider/N7.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.382 r       u_divider/N7.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.382         u_divider/N7.co [4]
                                                                                   u_divider/N7.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.414 r       u_divider/N7.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.414         u_divider/N7.co [6]
                                                                                   u_divider/N7.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.446 r       u_divider/N7.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.446         u_divider/N7.co [8]
                                                                                   u_divider/N7.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.478 r       u_divider/N7.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.478         u_divider/N7.co [10]
                                                                                   u_divider/N7.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.510 r       u_divider/N7.eq_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.510         u_divider/N7.co [12]
                                                                                   u_divider/N7.eq_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.542 r       u_divider/N7.eq_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.542         u_divider/N7.co [14]
                                                                                   u_divider/N7.eq_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.574 r       u_divider/N7.eq_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.574         u_divider/N7.co [16]
                                                                                   u_divider/N7.eq_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.606 r       u_divider/N7.eq_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.606         u_divider/N7.co [18]
                                                                                   u_divider/N7.eq_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.638 r       u_divider/N7.eq_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.638         u_divider/N7.co [20]
                                                                                   u_divider/N7.eq_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.670 r       u_divider/N7.eq_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.670         u_divider/N7.co [22]
                                                                                   u_divider/N7.eq_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.702 r       u_divider/N7.eq_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.702         u_divider/N7.co [24]
                                                                                   u_divider/N7.eq_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.734 r       u_divider/N7.eq_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.734         u_divider/N7.co [26]
                                                                                   u_divider/N7.eq_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.766 r       u_divider/N7.eq_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.766         u_divider/N7.co [28]
                                                                                   u_divider/N7.eq_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       6.798 r       u_divider/N7.eq_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=33)       0.827       7.625         u_divider/N7     
                                                                                   u_divider/N22_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.228       7.853 f       u_divider/N22_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.853         u_divider/_N2743 
                                                                                   u_divider/N22_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.885 r       u_divider/N22_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.885         u_divider/_N2744 
                                                                                   u_divider/N22_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.917 r       u_divider/N22_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.917         u_divider/_N2745 
                                                                                   u_divider/N22_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.949 r       u_divider/N22_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.949         u_divider/_N2746 
                                                                                   u_divider/N22_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032       7.981 r       u_divider/N22_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.981         u_divider/_N2747 
                                                                                   u_divider/N22_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.013 r       u_divider/N22_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.013         u_divider/_N2748 
                                                                                   u_divider/N22_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.045 r       u_divider/N22_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.045         u_divider/_N2749 
                                                                                   u_divider/N22_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.077 r       u_divider/N22_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.077         u_divider/_N2750 
                                                                                   u_divider/N22_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.109 r       u_divider/N22_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.109         u_divider/_N2751 
                                                                                   u_divider/N22_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.141 r       u_divider/N22_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.141         u_divider/_N2752 
                                                                                   u_divider/N22_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.173 r       u_divider/N22_1_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.173         u_divider/_N2753 
                                                                                   u_divider/N22_1_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.205 r       u_divider/N22_1_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.205         u_divider/_N2754 
                                                                                   u_divider/N22_1_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.237 r       u_divider/N22_1_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.237         u_divider/_N2755 
                                                                                   u_divider/N22_1_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.269 r       u_divider/N22_1_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.269         u_divider/_N2756 
                                                                                   u_divider/N22_1_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.301 r       u_divider/N22_1_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.301         u_divider/_N2757 
                                                                                   u_divider/N22_1_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.333 r       u_divider/N22_1_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.333         u_divider/_N2758 
                                                                                   u_divider/N22_1_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.365 r       u_divider/N22_1_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.365         u_divider/_N2759 
                                                                                   u_divider/N22_1_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.397 r       u_divider/N22_1_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.397         u_divider/_N2760 
                                                                                   u_divider/N22_1_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.429 r       u_divider/N22_1_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.429         u_divider/_N2761 
                                                                                   u_divider/N22_1_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.461 r       u_divider/N22_1_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.461         u_divider/_N2762 
                                                                                   u_divider/N22_1_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.493 r       u_divider/N22_1_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.493         u_divider/_N2763 
                                                                                   u_divider/N22_1_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.525 r       u_divider/N22_1_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.525         u_divider/_N2764 
                                                                                   u_divider/N22_1_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.557 r       u_divider/N22_1_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.557         u_divider/_N2765 
                                                                                   u_divider/N22_1_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.589 r       u_divider/N22_1_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.589         u_divider/_N2766 
                                                                                   u_divider/N22_1_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.621 r       u_divider/N22_1_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.621         u_divider/_N2767 
                                                                                   u_divider/N22_1_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.653 r       u_divider/N22_1_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.653         u_divider/_N2768 
                                                                                   u_divider/N22_1_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.685 r       u_divider/N22_1_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.685         u_divider/_N2769 
                                                                                   u_divider/N22_1_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.717 r       u_divider/N22_1_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.717         u_divider/_N2770 
                                                                                   u_divider/N22_1_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032       8.749 r       u_divider/N22_1_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.749         u_divider/_N2771 
                                                                                   u_divider/N22_1_30/CIN (GTP_LUT5CARRY)
                                   td                    0.216       8.965 f       u_divider/N22_1_30/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.965         u_divider/N63 [30]
                                                                           f       u_divider/cnt[30]/D (GTP_DFF_C)

 Data arrival time                                                   8.965         Logic Levels: 46 
                                                                                   Logic: 2.437ns(64.233%), Route: 1.357ns(35.767%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957     102.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526     102.694 r       pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=33)       2.477     105.171         clk_10m          
                                                                           r       u_divider/cnt[30]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     105.171                          
 clock uncertainty                                      -0.150     105.021                          

 Setup time                                             -0.017     105.004                          

 Data required time                                                105.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.004                          
 Data arrival time                                                   8.965                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.039                          
====================================================================================================

====================================================================================================

Startpoint  : u_divider/cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_divider/cnt[0]/D (GTP_DFF_C)
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.171
  Launch Clock Delay      :  5.171
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.694 r       pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=33)       2.477       5.171         clk_10m          
                                                                           r       u_divider/cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.488 f       u_divider/cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.563       6.051         u_divider/cnt [0]
                                                                                   u_divider/N63[0]_1/I0 (GTP_LUT2)
                                   td                    0.214       6.265 r       u_divider/N63[0]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       6.265         u_divider/N63 [0]
                                                                           r       u_divider/cnt[0]/D (GTP_DFF_C)

 Data arrival time                                                   6.265         Logic Levels: 1  
                                                                                   Logic: 0.531ns(48.537%), Route: 0.563ns(51.463%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.694 r       pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=33)       2.477       5.171         clk_10m          
                                                                           r       u_divider/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.171                          
 clock uncertainty                                       0.000       5.171                          

 Hold time                                               0.023       5.194                          

 Data required time                                                  5.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.194                          
 Data arrival time                                                   6.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.071                          
====================================================================================================

====================================================================================================

Startpoint  : u_divider/cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_divider/cnt[1]/D (GTP_DFF_C)
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.171
  Launch Clock Delay      :  5.171
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.694 r       pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=33)       2.477       5.171         clk_10m          
                                                                           r       u_divider/cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.488 f       u_divider/cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.563       6.051         u_divider/cnt [0]
                                                                                   u_divider/N22_1_1/I0 (GTP_LUT5CARRY)
                                   td                    0.214       6.265 r       u_divider/N22_1_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.265         u_divider/N63 [1]
                                                                           r       u_divider/cnt[1]/D (GTP_DFF_C)

 Data arrival time                                                   6.265         Logic Levels: 1  
                                                                                   Logic: 0.531ns(48.537%), Route: 0.563ns(51.463%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.694 r       pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=33)       2.477       5.171         clk_10m          
                                                                           r       u_divider/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.171                          
 clock uncertainty                                       0.000       5.171                          

 Hold time                                               0.023       5.194                          

 Data required time                                                  5.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.194                          
 Data arrival time                                                   6.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.071                          
====================================================================================================

====================================================================================================

Startpoint  : u_divider/cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_divider/cnt[2]/D (GTP_DFF_C)
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.171
  Launch Clock Delay      :  5.171
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.694 r       pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=33)       2.477       5.171         clk_10m          
                                                                           r       u_divider/cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.488 f       u_divider/cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.563       6.051         u_divider/cnt [0]
                                                                                   u_divider/N22_1_2/I0 (GTP_LUT5CARRY)
                                   td                    0.214       6.265 r       u_divider/N22_1_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.265         u_divider/N63 [2]
                                                                           r       u_divider/cnt[2]/D (GTP_DFF_C)

 Data arrival time                                                   6.265         Logic Levels: 1  
                                                                                   Logic: 0.531ns(48.537%), Route: 0.563ns(51.463%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.694 r       pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=33)       2.477       5.171         clk_10m          
                                                                           r       u_divider/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.171                          
 clock uncertainty                                       0.000       5.171                          

 Hold time                                               0.023       5.194                          

 Data required time                                                  5.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.194                          
 Data arrival time                                                   6.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.071                          
====================================================================================================

====================================================================================================

Startpoint  : div_cfg[0]/CLK (GTP_DFF_CE)
Endpoint    : u_divider/cnt[31]/D (GTP_DFF_C)
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.171
  Launch Clock Delay      :  5.267
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                        95.000      95.000 f                        
 sys_clk                                                 0.000      95.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000      95.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312      96.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      97.269         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      97.790 f       pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=36)       0.000      97.790         clk_100m         
                                                                                   N367/I (GTP_INV) 
                                   td                    0.000      97.790 r       N367/Z (GTP_INV) 
                                   net (fanout=68)       2.477     100.267         N367             
                                                                           r       div_cfg[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325     100.592 r       div_cfg[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.407     100.999         div_cfg[0]       
                                                                                   u_divider/N7.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.298     101.297 r       u_divider/N7.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.297         u_divider/N7.co [0]
                                                                                   u_divider/N7.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.329 r       u_divider/N7.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.329         u_divider/N7.co [2]
                                                                                   u_divider/N7.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.361 r       u_divider/N7.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.361         u_divider/N7.co [4]
                                                                                   u_divider/N7.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.393 r       u_divider/N7.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.393         u_divider/N7.co [6]
                                                                                   u_divider/N7.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.425 r       u_divider/N7.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.425         u_divider/N7.co [8]
                                                                                   u_divider/N7.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.457 r       u_divider/N7.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.457         u_divider/N7.co [10]
                                                                                   u_divider/N7.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.489 r       u_divider/N7.eq_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.489         u_divider/N7.co [12]
                                                                                   u_divider/N7.eq_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.521 r       u_divider/N7.eq_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.521         u_divider/N7.co [14]
                                                                                   u_divider/N7.eq_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.553 r       u_divider/N7.eq_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.553         u_divider/N7.co [16]
                                                                                   u_divider/N7.eq_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.585 r       u_divider/N7.eq_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.585         u_divider/N7.co [18]
                                                                                   u_divider/N7.eq_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.617 r       u_divider/N7.eq_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.617         u_divider/N7.co [20]
                                                                                   u_divider/N7.eq_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.649 r       u_divider/N7.eq_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.649         u_divider/N7.co [22]
                                                                                   u_divider/N7.eq_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.681 r       u_divider/N7.eq_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.681         u_divider/N7.co [24]
                                                                                   u_divider/N7.eq_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.713 r       u_divider/N7.eq_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.713         u_divider/N7.co [26]
                                                                                   u_divider/N7.eq_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.745 r       u_divider/N7.eq_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.745         u_divider/N7.co [28]
                                                                                   u_divider/N7.eq_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.777 r       u_divider/N7.eq_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=33)       0.827     102.604         u_divider/N7     
                                                                                   u_divider/N22_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.228     102.832 f       u_divider/N22_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     102.832         u_divider/_N2743 
                                                                                   u_divider/N22_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032     102.864 r       u_divider/N22_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     102.864         u_divider/_N2744 
                                                                                   u_divider/N22_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032     102.896 r       u_divider/N22_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     102.896         u_divider/_N2745 
                                                                                   u_divider/N22_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032     102.928 r       u_divider/N22_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     102.928         u_divider/_N2746 
                                                                                   u_divider/N22_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032     102.960 r       u_divider/N22_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     102.960         u_divider/_N2747 
                                                                                   u_divider/N22_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032     102.992 r       u_divider/N22_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     102.992         u_divider/_N2748 
                                                                                   u_divider/N22_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.024 r       u_divider/N22_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.024         u_divider/_N2749 
                                                                                   u_divider/N22_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.056 r       u_divider/N22_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.056         u_divider/_N2750 
                                                                                   u_divider/N22_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.088 r       u_divider/N22_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.088         u_divider/_N2751 
                                                                                   u_divider/N22_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.120 r       u_divider/N22_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.120         u_divider/_N2752 
                                                                                   u_divider/N22_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.152 r       u_divider/N22_1_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.152         u_divider/_N2753 
                                                                                   u_divider/N22_1_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.184 r       u_divider/N22_1_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.184         u_divider/_N2754 
                                                                                   u_divider/N22_1_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.216 r       u_divider/N22_1_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.216         u_divider/_N2755 
                                                                                   u_divider/N22_1_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.248 r       u_divider/N22_1_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.248         u_divider/_N2756 
                                                                                   u_divider/N22_1_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.280 r       u_divider/N22_1_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.280         u_divider/_N2757 
                                                                                   u_divider/N22_1_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.312 r       u_divider/N22_1_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.312         u_divider/_N2758 
                                                                                   u_divider/N22_1_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.344 r       u_divider/N22_1_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.344         u_divider/_N2759 
                                                                                   u_divider/N22_1_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.376 r       u_divider/N22_1_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.376         u_divider/_N2760 
                                                                                   u_divider/N22_1_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.408 r       u_divider/N22_1_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.408         u_divider/_N2761 
                                                                                   u_divider/N22_1_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.440 r       u_divider/N22_1_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.440         u_divider/_N2762 
                                                                                   u_divider/N22_1_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.472 r       u_divider/N22_1_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.472         u_divider/_N2763 
                                                                                   u_divider/N22_1_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.504 r       u_divider/N22_1_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.504         u_divider/_N2764 
                                                                                   u_divider/N22_1_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.536 r       u_divider/N22_1_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.536         u_divider/_N2765 
                                                                                   u_divider/N22_1_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.568 r       u_divider/N22_1_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.568         u_divider/_N2766 
                                                                                   u_divider/N22_1_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.600 r       u_divider/N22_1_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.600         u_divider/_N2767 
                                                                                   u_divider/N22_1_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.632 r       u_divider/N22_1_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.632         u_divider/_N2768 
                                                                                   u_divider/N22_1_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.664 r       u_divider/N22_1_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.664         u_divider/_N2769 
                                                                                   u_divider/N22_1_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.696 r       u_divider/N22_1_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.696         u_divider/_N2770 
                                                                                   u_divider/N22_1_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.728 r       u_divider/N22_1_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.728         u_divider/_N2771 
                                                                                   u_divider/N22_1_30/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.760 r       u_divider/N22_1_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.760         u_divider/_N2772 
                                                                                   u_divider/N22_1_31/CIN (GTP_LUT5CARRY)
                                   td                    0.216     103.976 f       u_divider/N22_1_31/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.976         u_divider/N63 [31]
                                                                           f       u_divider/cnt[31]/D (GTP_DFF_C)

 Data arrival time                                                 103.976         Logic Levels: 47 
                                                                                   Logic: 2.475ns(66.730%), Route: 1.234ns(33.270%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957     102.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526     102.694 r       pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=33)       2.477     105.171         clk_10m          
                                                                           r       u_divider/cnt[31]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     105.171                          
 clock uncertainty                                      -0.150     105.021                          

 Setup time                                             -0.017     105.004                          

 Data required time                                                105.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.004                          
 Data arrival time                                                 103.976                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.028                          
====================================================================================================

====================================================================================================

Startpoint  : div_cfg[0]/CLK (GTP_DFF_CE)
Endpoint    : u_divider/cnt[30]/D (GTP_DFF_C)
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.171
  Launch Clock Delay      :  5.267
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                        95.000      95.000 f                        
 sys_clk                                                 0.000      95.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000      95.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312      96.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      97.269         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      97.790 f       pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=36)       0.000      97.790         clk_100m         
                                                                                   N367/I (GTP_INV) 
                                   td                    0.000      97.790 r       N367/Z (GTP_INV) 
                                   net (fanout=68)       2.477     100.267         N367             
                                                                           r       div_cfg[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325     100.592 r       div_cfg[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.407     100.999         div_cfg[0]       
                                                                                   u_divider/N7.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.298     101.297 r       u_divider/N7.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.297         u_divider/N7.co [0]
                                                                                   u_divider/N7.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.329 r       u_divider/N7.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.329         u_divider/N7.co [2]
                                                                                   u_divider/N7.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.361 r       u_divider/N7.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.361         u_divider/N7.co [4]
                                                                                   u_divider/N7.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.393 r       u_divider/N7.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.393         u_divider/N7.co [6]
                                                                                   u_divider/N7.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.425 r       u_divider/N7.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.425         u_divider/N7.co [8]
                                                                                   u_divider/N7.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.457 r       u_divider/N7.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.457         u_divider/N7.co [10]
                                                                                   u_divider/N7.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.489 r       u_divider/N7.eq_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.489         u_divider/N7.co [12]
                                                                                   u_divider/N7.eq_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.521 r       u_divider/N7.eq_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.521         u_divider/N7.co [14]
                                                                                   u_divider/N7.eq_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.553 r       u_divider/N7.eq_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.553         u_divider/N7.co [16]
                                                                                   u_divider/N7.eq_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.585 r       u_divider/N7.eq_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.585         u_divider/N7.co [18]
                                                                                   u_divider/N7.eq_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.617 r       u_divider/N7.eq_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.617         u_divider/N7.co [20]
                                                                                   u_divider/N7.eq_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.649 r       u_divider/N7.eq_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.649         u_divider/N7.co [22]
                                                                                   u_divider/N7.eq_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.681 r       u_divider/N7.eq_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.681         u_divider/N7.co [24]
                                                                                   u_divider/N7.eq_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.713 r       u_divider/N7.eq_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.713         u_divider/N7.co [26]
                                                                                   u_divider/N7.eq_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.745 r       u_divider/N7.eq_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.745         u_divider/N7.co [28]
                                                                                   u_divider/N7.eq_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.777 r       u_divider/N7.eq_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=33)       0.827     102.604         u_divider/N7     
                                                                                   u_divider/N22_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.228     102.832 f       u_divider/N22_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     102.832         u_divider/_N2743 
                                                                                   u_divider/N22_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032     102.864 r       u_divider/N22_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     102.864         u_divider/_N2744 
                                                                                   u_divider/N22_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032     102.896 r       u_divider/N22_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     102.896         u_divider/_N2745 
                                                                                   u_divider/N22_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032     102.928 r       u_divider/N22_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     102.928         u_divider/_N2746 
                                                                                   u_divider/N22_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032     102.960 r       u_divider/N22_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     102.960         u_divider/_N2747 
                                                                                   u_divider/N22_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032     102.992 r       u_divider/N22_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     102.992         u_divider/_N2748 
                                                                                   u_divider/N22_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.024 r       u_divider/N22_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.024         u_divider/_N2749 
                                                                                   u_divider/N22_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.056 r       u_divider/N22_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.056         u_divider/_N2750 
                                                                                   u_divider/N22_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.088 r       u_divider/N22_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.088         u_divider/_N2751 
                                                                                   u_divider/N22_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.120 r       u_divider/N22_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.120         u_divider/_N2752 
                                                                                   u_divider/N22_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.152 r       u_divider/N22_1_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.152         u_divider/_N2753 
                                                                                   u_divider/N22_1_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.184 r       u_divider/N22_1_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.184         u_divider/_N2754 
                                                                                   u_divider/N22_1_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.216 r       u_divider/N22_1_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.216         u_divider/_N2755 
                                                                                   u_divider/N22_1_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.248 r       u_divider/N22_1_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.248         u_divider/_N2756 
                                                                                   u_divider/N22_1_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.280 r       u_divider/N22_1_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.280         u_divider/_N2757 
                                                                                   u_divider/N22_1_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.312 r       u_divider/N22_1_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.312         u_divider/_N2758 
                                                                                   u_divider/N22_1_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.344 r       u_divider/N22_1_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.344         u_divider/_N2759 
                                                                                   u_divider/N22_1_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.376 r       u_divider/N22_1_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.376         u_divider/_N2760 
                                                                                   u_divider/N22_1_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.408 r       u_divider/N22_1_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.408         u_divider/_N2761 
                                                                                   u_divider/N22_1_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.440 r       u_divider/N22_1_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.440         u_divider/_N2762 
                                                                                   u_divider/N22_1_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.472 r       u_divider/N22_1_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.472         u_divider/_N2763 
                                                                                   u_divider/N22_1_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.504 r       u_divider/N22_1_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.504         u_divider/_N2764 
                                                                                   u_divider/N22_1_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.536 r       u_divider/N22_1_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.536         u_divider/_N2765 
                                                                                   u_divider/N22_1_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.568 r       u_divider/N22_1_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.568         u_divider/_N2766 
                                                                                   u_divider/N22_1_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.600 r       u_divider/N22_1_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.600         u_divider/_N2767 
                                                                                   u_divider/N22_1_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.632 r       u_divider/N22_1_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.632         u_divider/_N2768 
                                                                                   u_divider/N22_1_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.664 r       u_divider/N22_1_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.664         u_divider/_N2769 
                                                                                   u_divider/N22_1_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.696 r       u_divider/N22_1_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.696         u_divider/_N2770 
                                                                                   u_divider/N22_1_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.728 r       u_divider/N22_1_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.728         u_divider/_N2771 
                                                                                   u_divider/N22_1_30/CIN (GTP_LUT5CARRY)
                                   td                    0.216     103.944 f       u_divider/N22_1_30/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.944         u_divider/N63 [30]
                                                                           f       u_divider/cnt[30]/D (GTP_DFF_C)

 Data arrival time                                                 103.944         Logic Levels: 46 
                                                                                   Logic: 2.443ns(66.440%), Route: 1.234ns(33.560%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957     102.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526     102.694 r       pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=33)       2.477     105.171         clk_10m          
                                                                           r       u_divider/cnt[30]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     105.171                          
 clock uncertainty                                      -0.150     105.021                          

 Setup time                                             -0.017     105.004                          

 Data required time                                                105.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.004                          
 Data arrival time                                                 103.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.060                          
====================================================================================================

====================================================================================================

Startpoint  : div_cfg[0]/CLK (GTP_DFF_CE)
Endpoint    : u_divider/cnt[29]/D (GTP_DFF_C)
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.171
  Launch Clock Delay      :  5.267
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                        95.000      95.000 f                        
 sys_clk                                                 0.000      95.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000      95.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312      96.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957      97.269         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      97.790 f       pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=36)       0.000      97.790         clk_100m         
                                                                                   N367/I (GTP_INV) 
                                   td                    0.000      97.790 r       N367/Z (GTP_INV) 
                                   net (fanout=68)       2.477     100.267         N367             
                                                                           r       div_cfg[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325     100.592 r       div_cfg[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.407     100.999         div_cfg[0]       
                                                                                   u_divider/N7.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.298     101.297 r       u_divider/N7.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.297         u_divider/N7.co [0]
                                                                                   u_divider/N7.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.329 r       u_divider/N7.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.329         u_divider/N7.co [2]
                                                                                   u_divider/N7.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.361 r       u_divider/N7.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.361         u_divider/N7.co [4]
                                                                                   u_divider/N7.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.393 r       u_divider/N7.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.393         u_divider/N7.co [6]
                                                                                   u_divider/N7.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.425 r       u_divider/N7.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.425         u_divider/N7.co [8]
                                                                                   u_divider/N7.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.457 r       u_divider/N7.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.457         u_divider/N7.co [10]
                                                                                   u_divider/N7.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.489 r       u_divider/N7.eq_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.489         u_divider/N7.co [12]
                                                                                   u_divider/N7.eq_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.521 r       u_divider/N7.eq_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.521         u_divider/N7.co [14]
                                                                                   u_divider/N7.eq_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.553 r       u_divider/N7.eq_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.553         u_divider/N7.co [16]
                                                                                   u_divider/N7.eq_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.585 r       u_divider/N7.eq_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.585         u_divider/N7.co [18]
                                                                                   u_divider/N7.eq_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.617 r       u_divider/N7.eq_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.617         u_divider/N7.co [20]
                                                                                   u_divider/N7.eq_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.649 r       u_divider/N7.eq_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.649         u_divider/N7.co [22]
                                                                                   u_divider/N7.eq_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.681 r       u_divider/N7.eq_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.681         u_divider/N7.co [24]
                                                                                   u_divider/N7.eq_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.713 r       u_divider/N7.eq_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.713         u_divider/N7.co [26]
                                                                                   u_divider/N7.eq_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.745 r       u_divider/N7.eq_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     101.745         u_divider/N7.co [28]
                                                                                   u_divider/N7.eq_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032     101.777 r       u_divider/N7.eq_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=33)       0.827     102.604         u_divider/N7     
                                                                                   u_divider/N22_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.228     102.832 f       u_divider/N22_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     102.832         u_divider/_N2743 
                                                                                   u_divider/N22_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.032     102.864 r       u_divider/N22_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     102.864         u_divider/_N2744 
                                                                                   u_divider/N22_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032     102.896 r       u_divider/N22_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     102.896         u_divider/_N2745 
                                                                                   u_divider/N22_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.032     102.928 r       u_divider/N22_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     102.928         u_divider/_N2746 
                                                                                   u_divider/N22_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032     102.960 r       u_divider/N22_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     102.960         u_divider/_N2747 
                                                                                   u_divider/N22_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032     102.992 r       u_divider/N22_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     102.992         u_divider/_N2748 
                                                                                   u_divider/N22_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.024 r       u_divider/N22_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.024         u_divider/_N2749 
                                                                                   u_divider/N22_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.056 r       u_divider/N22_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.056         u_divider/_N2750 
                                                                                   u_divider/N22_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.088 r       u_divider/N22_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.088         u_divider/_N2751 
                                                                                   u_divider/N22_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.120 r       u_divider/N22_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.120         u_divider/_N2752 
                                                                                   u_divider/N22_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.152 r       u_divider/N22_1_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.152         u_divider/_N2753 
                                                                                   u_divider/N22_1_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.184 r       u_divider/N22_1_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.184         u_divider/_N2754 
                                                                                   u_divider/N22_1_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.216 r       u_divider/N22_1_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.216         u_divider/_N2755 
                                                                                   u_divider/N22_1_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.248 r       u_divider/N22_1_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.248         u_divider/_N2756 
                                                                                   u_divider/N22_1_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.280 r       u_divider/N22_1_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.280         u_divider/_N2757 
                                                                                   u_divider/N22_1_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.312 r       u_divider/N22_1_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.312         u_divider/_N2758 
                                                                                   u_divider/N22_1_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.344 r       u_divider/N22_1_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.344         u_divider/_N2759 
                                                                                   u_divider/N22_1_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.376 r       u_divider/N22_1_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.376         u_divider/_N2760 
                                                                                   u_divider/N22_1_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.408 r       u_divider/N22_1_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.408         u_divider/_N2761 
                                                                                   u_divider/N22_1_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.440 r       u_divider/N22_1_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.440         u_divider/_N2762 
                                                                                   u_divider/N22_1_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.472 r       u_divider/N22_1_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.472         u_divider/_N2763 
                                                                                   u_divider/N22_1_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.504 r       u_divider/N22_1_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.504         u_divider/_N2764 
                                                                                   u_divider/N22_1_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.536 r       u_divider/N22_1_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.536         u_divider/_N2765 
                                                                                   u_divider/N22_1_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.568 r       u_divider/N22_1_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.568         u_divider/_N2766 
                                                                                   u_divider/N22_1_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.600 r       u_divider/N22_1_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.600         u_divider/_N2767 
                                                                                   u_divider/N22_1_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.632 r       u_divider/N22_1_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.632         u_divider/_N2768 
                                                                                   u_divider/N22_1_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.664 r       u_divider/N22_1_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.664         u_divider/_N2769 
                                                                                   u_divider/N22_1_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032     103.696 r       u_divider/N22_1_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.696         u_divider/_N2770 
                                                                                   u_divider/N22_1_29/CIN (GTP_LUT5CARRY)
                                   td                    0.216     103.912 f       u_divider/N22_1_29/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     103.912         u_divider/N63 [29]
                                                                           f       u_divider/cnt[29]/D (GTP_DFF_C)

 Data arrival time                                                 103.912         Logic Levels: 45 
                                                                                   Logic: 2.411ns(66.145%), Route: 1.234ns(33.855%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957     102.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526     102.694 r       pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=33)       2.477     105.171         clk_10m          
                                                                           r       u_divider/cnt[29]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     105.171                          
 clock uncertainty                                      -0.150     105.021                          

 Setup time                                             -0.017     105.004                          

 Data required time                                                105.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.004                          
 Data arrival time                                                 103.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.092                          
====================================================================================================

====================================================================================================

Startpoint  : div_cfg[30]/CLK (GTP_DFF_CE)
Endpoint    : u_divider/cnt[0]/D (GTP_DFF_C)
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.171
  Launch Clock Delay      :  5.267
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                       105.000     105.000 f                        
 sys_clk                                                 0.000     105.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000     105.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312     106.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957     107.269         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521     107.790 f       pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=36)       0.000     107.790         clk_100m         
                                                                                   N367/I (GTP_INV) 
                                   td                    0.000     107.790 r       N367/Z (GTP_INV) 
                                   net (fanout=68)       2.477     110.267         N367             
                                                                           r       div_cfg[30]/CLK (GTP_DFF_CE)

                                   tco                   0.317     110.584 f       div_cfg[30]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.407     110.991         div_cfg[30]      
                                                                                   u_divider/N7.eq_15/I1 (GTP_LUT5CARRY)
                                   td                    0.280     111.271 f       u_divider/N7.eq_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=33)       0.827     112.098         u_divider/N7     
                                                                                   u_divider/N63[0]_1/I1 (GTP_LUT2)
                                   td                    0.164     112.262 r       u_divider/N63[0]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000     112.262         u_divider/N63 [0]
                                                                           r       u_divider/cnt[0]/D (GTP_DFF_C)

 Data arrival time                                                 112.262         Logic Levels: 2  
                                                                                   Logic: 0.761ns(38.145%), Route: 1.234ns(61.855%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957     102.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526     102.694 r       pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=33)       2.477     105.171         clk_10m          
                                                                           r       u_divider/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     105.171                          
 clock uncertainty                                       0.150     105.321                          

 Hold time                                               0.023     105.344                          

 Data required time                                                105.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.344                          
 Data arrival time                                                 112.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.918                          
====================================================================================================

====================================================================================================

Startpoint  : div_cfg[30]/CLK (GTP_DFF_CE)
Endpoint    : u_divider/clk_out/CE (GTP_DFF_CE)
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.171
  Launch Clock Delay      :  5.267
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                       105.000     105.000 f                        
 sys_clk                                                 0.000     105.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000     105.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312     106.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957     107.269         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521     107.790 f       pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=36)       0.000     107.790         clk_100m         
                                                                                   N367/I (GTP_INV) 
                                   td                    0.000     107.790 r       N367/Z (GTP_INV) 
                                   net (fanout=68)       2.477     110.267         N367             
                                                                           r       div_cfg[30]/CLK (GTP_DFF_CE)

                                   tco                   0.317     110.584 f       div_cfg[30]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.407     110.991         div_cfg[30]      
                                                                                   u_divider/N7.eq_15/I1 (GTP_LUT5CARRY)
                                   td                    0.280     111.271 f       u_divider/N7.eq_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=33)       0.827     112.098         u_divider/N7     
                                                                           f       u_divider/clk_out/CE (GTP_DFF_CE)

 Data arrival time                                                 112.098         Logic Levels: 1  
                                                                                   Logic: 0.597ns(32.605%), Route: 1.234ns(67.395%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957     102.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526     102.694 r       pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=33)       2.477     105.171         clk_10m          
                                                                           r       u_divider/clk_out/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000     105.171                          
 clock uncertainty                                       0.150     105.321                          

 Hold time                                              -0.211     105.110                          

 Data required time                                                105.110                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.110                          
 Data arrival time                                                 112.098                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.988                          
====================================================================================================

====================================================================================================

Startpoint  : div_cfg[30]/CLK (GTP_DFF_CE)
Endpoint    : u_divider/cnt[1]/D (GTP_DFF_C)
Path Group  : clk|pll_clk/u_pll_e1/CLKOUT2_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.171
  Launch Clock Delay      :  5.267
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                       105.000     105.000 f                        
 sys_clk                                                 0.000     105.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000     105.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312     106.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957     107.269         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521     107.790 f       pll_clk/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=36)       0.000     107.790         clk_100m         
                                                                                   N367/I (GTP_INV) 
                                   td                    0.000     107.790 r       N367/Z (GTP_INV) 
                                   net (fanout=68)       2.477     110.267         N367             
                                                                           r       div_cfg[30]/CLK (GTP_DFF_CE)

                                   tco                   0.317     110.584 f       div_cfg[30]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.407     110.991         div_cfg[30]      
                                                                                   u_divider/N7.eq_15/I1 (GTP_LUT5CARRY)
                                   td                    0.280     111.271 f       u_divider/N7.eq_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=33)       0.827     112.098         u_divider/N7     
                                                                                   u_divider/N22_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.281     112.379 f       u_divider/N22_1_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     112.379         u_divider/N63 [1]
                                                                           f       u_divider/cnt[1]/D (GTP_DFF_C)

 Data arrival time                                                 112.379         Logic Levels: 2  
                                                                                   Logic: 0.878ns(41.572%), Route: 1.234ns(58.428%)
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957     102.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526     102.694 r       pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=33)       2.477     105.171         clk_10m          
                                                                           r       u_divider/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     105.171                          
 clock uncertainty                                       0.150     105.321                          

 Hold time                                               0.033     105.354                          

 Data required time                                                105.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.354                          
 Data arrival time                                                 112.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.025                          
====================================================================================================

====================================================================================================

Startpoint  : u_divider/clk_out/CLK (GTP_DFF_CE)
Endpoint    : ad0_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.694 r       pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=33)       2.477       5.171         clk_10m          
                                                                           r       u_divider/clk_out/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.488 f       u_divider/clk_out/Q (GTP_DFF_CE)
                                   net (fanout=1935)     4.149       9.637         nt_ad2_clk       
                                                                                   ad0_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.409      12.046 f       ad0_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      12.046         ad0_clk          
 ad0_clk                                                                   f       ad0_clk (port)   

 Data arrival time                                                  12.046         Logic Levels: 1  
                                                                                   Logic: 2.726ns(39.651%), Route: 4.149ns(60.349%)
====================================================================================================

====================================================================================================

Startpoint  : u_divider/clk_out/CLK (GTP_DFF_CE)
Endpoint    : ad1_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.694 r       pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=33)       2.477       5.171         clk_10m          
                                                                           r       u_divider/clk_out/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.488 f       u_divider/clk_out/Q (GTP_DFF_CE)
                                   net (fanout=1935)     4.149       9.637         nt_ad2_clk       
                                                                                   ad1_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.409      12.046 f       ad1_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      12.046         ad1_clk          
 ad1_clk                                                                   f       ad1_clk (port)   

 Data arrival time                                                  12.046         Logic Levels: 1  
                                                                                   Logic: 2.726ns(39.651%), Route: 4.149ns(60.349%)
====================================================================================================

====================================================================================================

Startpoint  : u_divider/clk_out/CLK (GTP_DFF_CE)
Endpoint    : ad2_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|pll_clk/u_pll_e1/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.957       2.168         nt_sys_clk       
                                                                                   pll_clk/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.694 r       pll_clk/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=33)       2.477       5.171         clk_10m          
                                                                           r       u_divider/clk_out/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.488 f       u_divider/clk_out/Q (GTP_DFF_CE)
                                   net (fanout=1935)     4.149       9.637         nt_ad2_clk       
                                                                                   ad2_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.409      12.046 f       ad2_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      12.046         ad2_clk          
 ad2_clk                                                                   f       ad2_clk (port)   

 Data arrival time                                                  12.046         Logic Levels: 1  
                                                                                   Logic: 2.726ns(39.651%), Route: 4.149ns(60.349%)
====================================================================================================

====================================================================================================

Startpoint  : mosi (port)
Endpoint    : SPI_SLAVE/rec_buf03[0]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 mosi                                                    0.000       0.000 r       mosi (port)      
                                   net (fanout=1)        0.000       0.000         mosi             
                                                                                   mosi_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       mosi_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.035       2.246         nt_mosi          
                                                                           r       SPI_SLAVE/rec_buf03[0]/D (GTP_DFF_CE)

 Data arrival time                                                   2.246         Logic Levels: 1  
                                                                                   Logic: 1.211ns(53.918%), Route: 1.035ns(46.082%)
====================================================================================================

====================================================================================================

Startpoint  : mosi (port)
Endpoint    : SPI_SLAVE/rec_data03[0]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 mosi                                                    0.000       0.000 r       mosi (port)      
                                   net (fanout=1)        0.000       0.000         mosi             
                                                                                   mosi_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       mosi_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.035       2.246         nt_mosi          
                                                                           r       SPI_SLAVE/rec_data03[0]/D (GTP_DFF_CE)

 Data arrival time                                                   2.246         Logic Levels: 1  
                                                                                   Logic: 1.211ns(53.918%), Route: 1.035ns(46.082%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : SPI_SLAVE/PC2/pulse_shift[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.000       0.000         rst              
                                                                                   rst_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_ibuf/O (GTP_INBUF)
                                   net (fanout=11)       0.000       1.211         nt_rst           
                                                                                   N5_0/I (GTP_INV) 
                                   td                    0.000       1.211 f       N5_0/Z (GTP_INV) 
                                   net (fanout=147)      1.439       2.650         N5_0             
                                                                           f       SPI_SLAVE/PC2/pulse_shift[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.650         Logic Levels: 2  
                                                                                   Logic: 1.211ns(45.698%), Route: 1.439ns(54.302%)
====================================================================================================

{top|sclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width                          SPI_SLAVE/CNT0/cnt_value[0]/CLK
 499.380     500.000         0.620           Low Pulse Width                           SPI_SLAVE/CNT0/cnt_value[0]/CLK
 499.380     500.000         0.620           Low Pulse Width                           SPI_SLAVE/CNT0/cnt_value[1]/CLK
====================================================================================================

{clk|pll_clk/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width                          SPI_SLAVE/PC2/pulse_shift[0]/CLK
 4.380       5.000           0.620           Low Pulse Width                           SPI_SLAVE/PC2/pulse_shift[0]/CLK
 4.380       5.000           0.620           High Pulse Width                          SPI_SLAVE/PC2/pulse_shift[1]/CLK
====================================================================================================

{clk|pll_clk/u_pll_e1/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           High Pulse Width                          u_divider/clk_out/CLK
 49.380      50.000          0.620           Low Pulse Width                           u_divider/clk_out/CLK
 49.380      50.000          0.620           High Pulse Width                          u_divider/cnt[0]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                            
+--------------------------------------------------------------------------------------------------------------------+
| Input      | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/08_SPI_ADC_ADrate/prj/compile/top_comp.adf       
|            | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/08_SPI_ADC_ADrate/prj/SPI_ADC_ADrate.fdc         
| Output     | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/08_SPI_ADC_ADrate/prj/synthesize/top_syn.adf     
|            | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/08_SPI_ADC_ADrate/prj/synthesize/top_syn.vm      
|            | D:/HuaweiMoveData/Users/quan9/Desktop/OSIC/prj/FPGA/08_SPI_ADC_ADrate/prj/synthesize/top.snr         
+--------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 251,076,608 bytes
Total CPU  time to synthesize completion : 14.219 sec
Process Total CPU  time to synthesize completion : 14.219 sec
Total real time to synthesize completion : 17.000 sec
