// Seed: 829978887
module module_0 (
    output wire id_0,
    input uwire id_1,
    input tri0 id_2,
    output wand id_3,
    input tri0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input supply1 id_7
);
  assign id_0 = -1;
  assign module_1.id_6 = 0;
  parameter id_9 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input wand id_2,
    output tri id_3,
    input wand id_4,
    output uwire id_5,
    output supply0 id_6,
    output supply0 id_7,
    output tri0 id_8
);
  reg id_10 = id_10, id_11 = 1, id_12 = id_4;
  or primCall (id_8, id_4, id_13, id_11, id_2, id_0);
  logic id_13;
  ;
  always if (1) id_10 <= id_10;
  module_0 modCall_1 (
      id_7,
      id_4,
      id_4,
      id_6,
      id_0,
      id_4,
      id_0,
      id_4
  );
endmodule : SymbolIdentifier
