<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p394" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_394{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_394{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_394{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_394{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t5_394{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_394{left:69px;bottom:1012px;letter-spacing:0.13px;}
#t7_394{left:151px;bottom:1012px;letter-spacing:0.15px;}
#t8_394{left:69px;bottom:990px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t9_394{left:69px;bottom:973px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ta_394{left:69px;bottom:956px;letter-spacing:-0.16px;word-spacing:-0.71px;}
#tb_394{left:69px;bottom:940px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#tc_394{left:69px;bottom:923px;letter-spacing:-0.15px;word-spacing:-0.65px;}
#td_394{left:69px;bottom:906px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#te_394{left:69px;bottom:889px;letter-spacing:-0.14px;word-spacing:-1.35px;}
#tf_394{left:69px;bottom:872px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tg_394{left:69px;bottom:524px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#th_394{left:69px;bottom:507px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_394{left:69px;bottom:490px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tj_394{left:69px;bottom:467px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_394{left:69px;bottom:451px;letter-spacing:-0.13px;word-spacing:-0.97px;}
#tl_394{left:69px;bottom:434px;letter-spacing:-0.18px;word-spacing:-1.22px;}
#tm_394{left:604px;bottom:434px;letter-spacing:-0.14px;word-spacing:-1.31px;}
#tn_394{left:69px;bottom:417px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#to_394{left:69px;bottom:394px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_394{left:69px;bottom:377px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tq_394{left:69px;bottom:360px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tr_394{left:69px;bottom:160px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_394{left:69px;bottom:137px;letter-spacing:-0.16px;word-spacing:-0.83px;}
#tt_394{left:237px;bottom:831px;letter-spacing:0.12px;word-spacing:0.02px;}
#tu_394{left:323px;bottom:831px;letter-spacing:0.12px;}
#tv_394{left:115px;bottom:800px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#tw_394{left:298px;bottom:808px;letter-spacing:-0.13px;word-spacing:0.06px;}
#tx_394{left:321px;bottom:791px;letter-spacing:-0.13px;}
#ty_394{left:441px;bottom:808px;letter-spacing:-0.15px;word-spacing:0.02px;}
#tz_394{left:497px;bottom:791px;letter-spacing:-0.13px;}
#t10_394{left:663px;bottom:800px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t11_394{left:78px;bottom:767px;letter-spacing:-0.12px;}
#t12_394{left:284px;bottom:767px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t13_394{left:423px;bottom:767px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t14_394{left:637px;bottom:767px;letter-spacing:-0.12px;}
#t15_394{left:78px;bottom:742px;letter-spacing:-0.12px;}
#t16_394{left:284px;bottom:742px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t17_394{left:423px;bottom:742px;letter-spacing:-0.2px;}
#t18_394{left:637px;bottom:742px;letter-spacing:-0.2px;}
#t19_394{left:78px;bottom:718px;letter-spacing:-0.12px;}
#t1a_394{left:284px;bottom:718px;letter-spacing:-0.13px;}
#t1b_394{left:423px;bottom:718px;letter-spacing:-0.13px;}
#t1c_394{left:423px;bottom:701px;letter-spacing:-0.12px;}
#t1d_394{left:637px;bottom:718px;letter-spacing:-0.14px;}
#t1e_394{left:78px;bottom:677px;letter-spacing:-0.11px;}
#t1f_394{left:284px;bottom:677px;letter-spacing:-0.12px;}
#t1g_394{left:423px;bottom:677px;letter-spacing:-0.19px;}
#t1h_394{left:637px;bottom:677px;letter-spacing:-0.19px;}
#t1i_394{left:78px;bottom:652px;letter-spacing:-0.12px;}
#t1j_394{left:284px;bottom:652px;letter-spacing:-0.12px;}
#t1k_394{left:423px;bottom:652px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1l_394{left:637px;bottom:652px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1m_394{left:78px;bottom:628px;letter-spacing:-0.13px;}
#t1n_394{left:284px;bottom:628px;letter-spacing:-0.19px;}
#t1o_394{left:423px;bottom:628px;letter-spacing:-0.1px;}
#t1p_394{left:637px;bottom:628px;letter-spacing:-0.13px;}
#t1q_394{left:78px;bottom:603px;letter-spacing:-0.13px;}
#t1r_394{left:284px;bottom:603px;letter-spacing:-0.14px;}
#t1s_394{left:423px;bottom:603px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1t_394{left:636px;bottom:603px;letter-spacing:-0.12px;}
#t1u_394{left:78px;bottom:579px;letter-spacing:-0.12px;}
#t1v_394{left:284px;bottom:579px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1w_394{left:284px;bottom:562px;letter-spacing:-0.11px;}
#t1x_394{left:423px;bottom:579px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1y_394{left:423px;bottom:562px;letter-spacing:-0.14px;}
#t1z_394{left:637px;bottom:579px;letter-spacing:-0.12px;}
#t20_394{left:342px;bottom:319px;letter-spacing:0.12px;word-spacing:0.02px;}
#t21_394{left:428px;bottom:319px;letter-spacing:0.13px;word-spacing:0.02px;}
#t22_394{left:146px;bottom:296px;letter-spacing:-0.14px;}
#t23_394{left:527px;bottom:296px;letter-spacing:-0.12px;}
#t24_394{left:150px;bottom:272px;letter-spacing:-0.1px;}
#t25_394{left:472px;bottom:272px;letter-spacing:-0.12px;}
#t26_394{left:150px;bottom:247px;letter-spacing:-0.09px;}
#t27_394{left:468px;bottom:247px;letter-spacing:-0.12px;}
#t28_394{left:150px;bottom:223px;letter-spacing:-0.1px;}
#t29_394{left:475px;bottom:223px;letter-spacing:-0.12px;}
#t2a_394{left:150px;bottom:199px;letter-spacing:-0.11px;}
#t2b_394{left:455px;bottom:199px;letter-spacing:-0.12px;}

.s1_394{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_394{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_394{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_394{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_394{font-size:14px;font-family:CourierNew_b62;color:#000;}
.s6_394{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_394{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_394{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts394" type="text/css" >

@font-face {
	font-family: CourierNew_b62;
	src: url("fonts/CourierNew_b62.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg394Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg394" style="-webkit-user-select: none;"><object width="935" height="1210" data="394/394.svg" type="image/svg+xml" id="pdf394" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_394" class="t s1_394">15-12 </span><span id="t2_394" class="t s1_394">Vol. 1 </span>
<span id="t3_394" class="t s2_394">PROGRAMMING WITH INTEL® AVX-512 </span>
<span id="t4_394" class="t s3_394">In contrast, the k3 opmask register is used as the predicate operand in the above example. Only the store opera- </span>
<span id="t5_394" class="t s3_394">tion on data elements corresponding to the non-zero bits in k3 will be performed. </span>
<span id="t6_394" class="t s4_394">15.6.4 </span><span id="t7_394" class="t s4_394">Static Rounding Mode and Suppress All Exceptions </span>
<span id="t8_394" class="t s3_394">In previous SIMD instruction extensions (up to AVX and AVX2), rounding control is generally specified in MXCSR, </span>
<span id="t9_394" class="t s3_394">with a handful of instructions providing per-instruction rounding override via encoding fields within the imm8 </span>
<span id="ta_394" class="t s3_394">operand. AVX-512 offers a more flexible encoding attribute to override MXCSR-based rounding control for floating- </span>
<span id="tb_394" class="t s3_394">pointing instructions with rounding semantics. This rounding attribute embedded in the EVEX prefix is called Static </span>
<span id="tc_394" class="t s3_394">(per instruction) Rounding Mode or Rounding Mode override. This attribute allows programmers to statically apply </span>
<span id="td_394" class="t s3_394">a specific arithmetic rounding mode irrespective of the value of RM bits in MXCSR. It is available only to register-to- </span>
<span id="te_394" class="t s3_394">register flavors of EVEX-encoded floating-point instructions with rounding semantic. The differences between these </span>
<span id="tf_394" class="t s3_394">three rounding control interfaces are summarized in Table 15-4. </span>
<span id="tg_394" class="t s3_394">The static rounding-mode override in Intel AVX-512 also implies the “suppress-all-exceptions” (SAE) attribute. The </span>
<span id="th_394" class="t s3_394">SAE effect is as if all the MXCSR mask bits are set, and none of the MXCSR flags will be updated. Using static </span>
<span id="ti_394" class="t s3_394">rounding-mode via EVEX without SAE is not supported. </span>
<span id="tj_394" class="t s3_394">Static Rounding Mode and SAE control can be enabled in the encoding of the instruction by setting the EVEX.b bit </span>
<span id="tk_394" class="t s3_394">to 1 in a register-register vector instruction. In such a case, vector length is assumed to be MAXVL (512-bit in case </span>
<span id="tl_394" class="t s3_394">of AVX-512 packed vector instructions) or 128-bit for scalar instructions. Table </span><span id="tm_394" class="t s3_394">15-5 summarizes the possible static </span>
<span id="tn_394" class="t s3_394">rounding-mode assignments in AVX-512 instructions. </span>
<span id="to_394" class="t s3_394">Note that some instructions already allow specifying the rounding mode statically via immediate bits. In such </span>
<span id="tp_394" class="t s3_394">cases, the immediate bits take precedence over the embedded rounding mode (in the same vein that they take </span>
<span id="tq_394" class="t s3_394">precedence over whatever MXCSR.RM says). </span>
<span id="tr_394" class="t s3_394">An example of use would be as follows: </span>
<span id="ts_394" class="t s5_394">vaddps zmm7 {k6}, zmm2, zmm4, {rd-sae} </span>
<span id="tt_394" class="t s6_394">Table 15-4. </span><span id="tu_394" class="t s6_394">Characteristics of Three Rounding Control Interfaces </span>
<span id="tv_394" class="t s7_394">Rounding Interface </span>
<span id="tw_394" class="t s7_394">Static Rounding </span>
<span id="tx_394" class="t s7_394">Override </span>
<span id="ty_394" class="t s7_394">Imm8 Embedded Rounding </span>
<span id="tz_394" class="t s7_394">Override </span>
<span id="t10_394" class="t s7_394">MXCSR Rounding Control </span>
<span id="t11_394" class="t s8_394">Semantic Requirement </span><span id="t12_394" class="t s8_394">FP rounding </span><span id="t13_394" class="t s8_394">FP rounding </span><span id="t14_394" class="t s8_394">FP rounding </span>
<span id="t15_394" class="t s8_394">Prefix Requirement </span><span id="t16_394" class="t s8_394">EVEX.B = 1 </span><span id="t17_394" class="t s8_394">NA </span><span id="t18_394" class="t s8_394">NA </span>
<span id="t19_394" class="t s8_394">Rounding Control </span><span id="t1a_394" class="t s8_394">EVEX.L’L </span><span id="t1b_394" class="t s8_394">IMM8[1:0] or MXCSR.RC </span>
<span id="t1c_394" class="t s8_394">(depending on IMM8[2]) </span>
<span id="t1d_394" class="t s8_394">MXCSR.RC </span>
<span id="t1e_394" class="t s8_394">Suppress All Exceptions (SAE) </span><span id="t1f_394" class="t s8_394">Implied </span><span id="t1g_394" class="t s8_394">no </span><span id="t1h_394" class="t s8_394">no </span>
<span id="t1i_394" class="t s8_394">SIMD FP Exception #XM </span><span id="t1j_394" class="t s8_394">All suppressed </span><span id="t1k_394" class="t s8_394">Can raise #I, #P (unless SPE is set) </span><span id="t1l_394" class="t s8_394">MXCSR masking controls </span>
<span id="t1m_394" class="t s8_394">MXCSR flag update </span><span id="t1n_394" class="t s8_394">No </span><span id="t1o_394" class="t s8_394">yes (except PE if SPE is set) </span><span id="t1p_394" class="t s8_394">Yes </span>
<span id="t1q_394" class="t s8_394">Precedence </span><span id="t1r_394" class="t s8_394">Above MXCSR.RC </span><span id="t1s_394" class="t s8_394">Above EVEX.L’L </span><span id="t1t_394" class="t s8_394">Default </span>
<span id="t1u_394" class="t s8_394">Scope </span><span id="t1v_394" class="t s8_394">512-bit, reg-reg, </span>
<span id="t1w_394" class="t s8_394">Scalar reg-reg </span>
<span id="t1x_394" class="t s8_394">ROUNDPx, ROUNDSx, </span>
<span id="t1y_394" class="t s8_394">VCVTPS2PH, VRNDSCALExx </span>
<span id="t1z_394" class="t s8_394">All SIMD operands, vector lengths </span>
<span id="t20_394" class="t s6_394">Table 15-5. </span><span id="t21_394" class="t s6_394">Static Rounding Mode </span>
<span id="t22_394" class="t s7_394">Function </span><span id="t23_394" class="t s7_394">Description </span>
<span id="t24_394" class="t s8_394">{rn-sae} </span><span id="t25_394" class="t s8_394">Round to nearest (even) + SAE </span>
<span id="t26_394" class="t s8_394">{rd-sae} </span><span id="t27_394" class="t s8_394">Round down (toward -inf) + SAE </span>
<span id="t28_394" class="t s8_394">{ru-sae} </span><span id="t29_394" class="t s8_394">Round up (toward +inf) + SAE </span>
<span id="t2a_394" class="t s8_394">{rz-sae} </span><span id="t2b_394" class="t s8_394">Round toward zero (Truncate) + SAE </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
