{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573047584999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573047584999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  6 10:39:44 2019 " "Processing started: Wed Nov  6 10:39:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573047584999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047584999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pocessor_arm -c pocessor_arm " "Command: quartus_map --read_settings_files=on --write_settings_files=off pocessor_arm -c pocessor_arm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047585000 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573047585157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573047585157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "Modulos/writeback.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/writeback.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047593240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/sl2.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/sl2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "Modulos/sl2.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/sl2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047593241 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 signext_tb.sv(9) " "Verilog HDL Expression warning at signext_tb.sv(9): truncated literal to match 9 bits" {  } { { "Modulos/signext_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/signext_tb.sv" 9 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1573047593241 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 signext_tb.sv(15) " "Verilog HDL Expression warning at signext_tb.sv(15): truncated literal to match 9 bits" {  } { { "Modulos/signext_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/signext_tb.sv" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1573047593241 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 signext_tb.sv(26) " "Verilog HDL Expression warning at signext_tb.sv(26): truncated literal to match 10 bits" {  } { { "Modulos/signext_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/signext_tb.sv" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1573047593241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/signext_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/signext_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext_tb " "Found entity 1: signext_tb" {  } { { "Modulos/signext_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/signext_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047593241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/signext.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/signext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "Modulos/signext.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/signext.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047593242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/regfile_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/regfile_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "Modulos/regfile_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/regfile_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047593242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "Modulos/regfile.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047593243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "Modulos/processor_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/processor_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047593243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/processor_arm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/processor_arm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_arm_tb " "Found entity 1: processor_arm_tb" {  } { { "Modulos/processor_arm_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/processor_arm_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047593243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/processor_arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/processor_arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_arm " "Found entity 1: processor_arm" {  } { { "Modulos/processor_arm.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/processor_arm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047593244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "Modulos/mux2.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/mux2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047593244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Modulos/memory.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047593245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/maindec_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/maindec_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec_tb " "Found entity 1: maindec_tb" {  } { { "Modulos/maindec_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/maindec_tb.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047593245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/maindec.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/maindec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "Modulos/maindec.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/maindec.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047593246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/imem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/imem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem_tb " "Found entity 1: imem_tb" {  } { { "Modulos/imem_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/imem_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047593246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "Modulos/imem.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047593246 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CLK_TIME Modulos/regfile_tb.sv 2 flopr_tb.sv(2) " "Verilog HDL macro warning at flopr_tb.sv(2): overriding existing definition for macro \"CLK_TIME\", which was defined in \"Modulos/regfile_tb.sv\", line 2" {  } { { "Modulos/flopr_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/flopr_tb.sv" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1573047593247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/flopr_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/flopr_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr_tb " "Found entity 1: flopr_tb" {  } { { "Modulos/flopr_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/flopr_tb.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047593247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "Modulos/flopr.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047593247 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CLK_TIME Modulos/regfile_tb.sv 2 fetch_tb.sv(2) " "Verilog HDL macro warning at fetch_tb.sv(2): overriding existing definition for macro \"CLK_TIME\", which was defined in \"Modulos/regfile_tb.sv\", line 2" {  } { { "Modulos/fetch_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/fetch_tb.sv" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1573047593247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/fetch_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/fetch_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_tb " "Found entity 1: fetch_tb" {  } { { "Modulos/fetch_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/fetch_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047593248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "Modulos/fetch.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047593248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/execute_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/execute_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute_tb " "Found entity 1: execute_tb" {  } { { "Modulos/execute_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/execute_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047593248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "Modulos/execute.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047593249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Modulos/dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-behave " "Found design unit 1: dmem-behave" {  } { { "Modulos/dmem.vhd" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/dmem.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593558 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "Modulos/dmem.vhd" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/dmem.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047593558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "Modulos/decode.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/decode.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047593559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Modulos/datapath.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047593559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "Modulos/controller.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047593560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/aludec.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/aludec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "Modulos/aludec.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/aludec.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047593560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "Modulos/alu_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/alu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047593561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "Modulos/alu.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047593562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/adder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/adder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_tb " "Found entity 1: adder_tb" {  } { { "Modulos/adder_tb.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/adder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047593562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "Modulos/adder.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047593562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047593562 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_arm " "Elaborating entity \"processor_arm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573047593611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:c " "Elaborating entity \"controller\" for hierarchy \"controller:c\"" {  } { { "Modulos/processor_arm.sv" "c" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/processor_arm.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573047593625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec controller:c\|maindec:decPpal " "Elaborating entity \"maindec\" for hierarchy \"controller:c\|maindec:decPpal\"" {  } { { "Modulos/controller.sv" "decPpal" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/controller.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573047593628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec controller:c\|aludec:decAlu " "Elaborating entity \"aludec\" for hierarchy \"controller:c\|aludec:decAlu\"" {  } { { "Modulos/controller.sv" "decAlu" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/controller.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573047593631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "Modulos/processor_arm.sv" "dp" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/processor_arm.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573047593633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch datapath:dp\|fetch:FETCH " "Elaborating entity \"fetch\" for hierarchy \"datapath:dp\|fetch:FETCH\"" {  } { { "Modulos/datapath.sv" "FETCH" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/datapath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573047593657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|fetch:FETCH\|flopr:PC " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|fetch:FETCH\|flopr:PC\"" {  } { { "Modulos/fetch.sv" "PC" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/fetch.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573047593663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:dp\|fetch:FETCH\|adder:Add " "Elaborating entity \"adder\" for hierarchy \"datapath:dp\|fetch:FETCH\|adder:Add\"" {  } { { "Modulos/fetch.sv" "Add" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/fetch.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573047593667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:IF_ID " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:IF_ID\"" {  } { { "Modulos/datapath.sv" "IF_ID" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573047593671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode datapath:dp\|decode:DECODE " "Elaborating entity \"decode\" for hierarchy \"datapath:dp\|decode:DECODE\"" {  } { { "Modulos/datapath.sv" "DECODE" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/datapath.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573047593679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|decode:DECODE\|mux2:ra2mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|decode:DECODE\|mux2:ra2mux\"" {  } { { "Modulos/decode.sv" "ra2mux" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/decode.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573047593687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:dp\|decode:DECODE\|regfile:registers " "Elaborating entity \"regfile\" for hierarchy \"datapath:dp\|decode:DECODE\|regfile:registers\"" {  } { { "Modulos/decode.sv" "registers" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/decode.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573047593689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext datapath:dp\|decode:DECODE\|signext:ext " "Elaborating entity \"signext\" for hierarchy \"datapath:dp\|decode:DECODE\|signext:ext\"" {  } { { "Modulos/decode.sv" "ext" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/decode.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573047593700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:ID_EX " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:ID_EX\"" {  } { { "Modulos/datapath.sv" "ID_EX" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/datapath.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573047593705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute datapath:dp\|execute:EXECUTE " "Elaborating entity \"execute\" for hierarchy \"datapath:dp\|execute:EXECUTE\"" {  } { { "Modulos/datapath.sv" "EXECUTE" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/datapath.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573047593722 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 execute.sv(24) " "Verilog HDL assignment warning at execute.sv(24): truncated value with size 5 to match size of target (4)" {  } { { "Modulos/execute.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/execute.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573047593724 "|processor_arm|datapath:dp|execute:EXECUTE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|execute:EXECUTE\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|execute:EXECUTE\|alu:ALU\"" {  } { { "Modulos/execute.sv" "ALU" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/execute.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573047593733 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(18) " "Verilog HDL assignment warning at alu.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "Modulos/alu.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/alu.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573047593734 "|processor_arm|datapath:dp|execute:EXECUTE|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:EX_MEM " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:EX_MEM\"" {  } { { "Modulos/datapath.sv" "EX_MEM" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/datapath.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573047593743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:dp\|memory:MEMORY " "Elaborating entity \"memory\" for hierarchy \"datapath:dp\|memory:MEMORY\"" {  } { { "Modulos/datapath.sv" "MEMORY" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/datapath.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573047593753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:MEM_WB " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:MEM_WB\"" {  } { { "Modulos/datapath.sv" "MEM_WB" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/datapath.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573047593754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback datapath:dp\|writeback:WRITEBACK " "Elaborating entity \"writeback\" for hierarchy \"datapath:dp\|writeback:WRITEBACK\"" {  } { { "Modulos/datapath.sv" "WRITEBACK" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/datapath.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573047593761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|writeback:WRITEBACK\|mux2:MtoRmux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|writeback:WRITEBACK\|mux2:MtoRmux\"" {  } { { "Modulos/writeback.sv" "MtoRmux" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/writeback.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573047593765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:instrMem " "Elaborating entity \"imem\" for hierarchy \"imem:instrMem\"" {  } { { "Modulos/processor_arm.sv" "instrMem" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/processor_arm.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573047593768 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 imem.sv(26) " "Net \"rom.data_a\" at imem.sv(26) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/imem.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/imem.sv" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1573047593769 "|processor_arm|imem:instrMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 imem.sv(26) " "Net \"rom.waddr_a\" at imem.sv(26) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/imem.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/imem.sv" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1573047593769 "|processor_arm|imem:instrMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 imem.sv(26) " "Net \"rom.we_a\" at imem.sv(26) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/imem.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/imem.sv" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1573047593769 "|processor_arm|imem:instrMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dataMem " "Elaborating entity \"dmem\" for hierarchy \"dmem:dataMem\"" {  } { { "Modulos/processor_arm.sv" "dataMem" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/processor_arm.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573047593772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr flopr:IF_ID_TOP " "Elaborating entity \"flopr\" for hierarchy \"flopr:IF_ID_TOP\"" {  } { { "Modulos/processor_arm.sv" "IF_ID_TOP" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/processor_arm.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573047594157 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dmem:dataMem\|mem_rtl_0 " "Inferred RAM node \"dmem:dataMem\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1573047595398 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 19 /home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/db/pocessor_arm.ram0_imem_37c714.hdl.mif " "Memory depth (32) in the design file differs from memory depth (19) in the Memory Initialization File \"/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/db/pocessor_arm.ram0_imem_37c714.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1573047595409 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:dp\|decode:DECODE\|regfile:registers\|registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:dp\|decode:DECODE\|regfile:registers\|registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pocessor_arm.ram0_regfile_4c9f4da2.hdl.mif " "Parameter INIT_FILE set to db/pocessor_arm.ram0_regfile_4c9f4da2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:dp\|decode:DECODE\|regfile:registers\|registers_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"datapath:dp\|decode:DECODE\|regfile:registers\|registers_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pocessor_arm.ram0_regfile_4c9f4da2.hdl.mif " "Parameter INIT_FILE set to db/pocessor_arm.ram0_regfile_4c9f4da2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dmem:dataMem\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dmem:dataMem\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573047595581 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1573047595581 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1573047595581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|decode:DECODE\|regfile:registers\|altsyncram:registers_rtl_0 " "Elaborated megafunction instantiation \"datapath:dp\|decode:DECODE\|regfile:registers\|altsyncram:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573047595731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|decode:DECODE\|regfile:registers\|altsyncram:registers_rtl_0 " "Instantiated megafunction \"datapath:dp\|decode:DECODE\|regfile:registers\|altsyncram:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/pocessor_arm.ram0_regfile_4c9f4da2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/pocessor_arm.ram0_regfile_4c9f4da2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595731 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573047595731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p2m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p2m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p2m1 " "Found entity 1: altsyncram_p2m1" {  } { { "db/altsyncram_p2m1.tdf" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/db/altsyncram_p2m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047595783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047595783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|decode:DECODE\|regfile:registers\|altsyncram:registers_rtl_1 " "Elaborated megafunction instantiation \"datapath:dp\|decode:DECODE\|regfile:registers\|altsyncram:registers_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573047595845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|decode:DECODE\|regfile:registers\|altsyncram:registers_rtl_1 " "Instantiated megafunction \"datapath:dp\|decode:DECODE\|regfile:registers\|altsyncram:registers_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/pocessor_arm.ram0_regfile_4c9f4da2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/pocessor_arm.ram0_regfile_4c9f4da2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595845 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573047595845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:dataMem\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"dmem:dataMem\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573047595906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:dataMem\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"dmem:dataMem\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573047595906 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573047595906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4tg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4tg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4tg1 " "Found entity 1: altsyncram_4tg1" {  } { { "db/altsyncram_4tg1.tdf" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/db/altsyncram_4tg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573047595949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047595949 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1573047596255 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573047596569 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "168 " "168 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573047597190 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "datapath:dp\|decode:DECODE\|regfile:registers\|altsyncram:registers_rtl_1\|altsyncram_p2m1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"datapath:dp\|decode:DECODE\|regfile:registers\|altsyncram:registers_rtl_1\|altsyncram_p2m1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_p2m1.tdf" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/db/altsyncram_p2m1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/ignalau/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/decode.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/decode.sv" 15 0 0 } } { "Modulos/datapath.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/datapath.sv" 48 0 0 } } { "Modulos/processor_arm.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/processor_arm.sv" 43 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573047597196 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "datapath:dp\|decode:DECODE\|regfile:registers\|altsyncram:registers_rtl_0\|altsyncram_p2m1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"datapath:dp\|decode:DECODE\|regfile:registers\|altsyncram:registers_rtl_0\|altsyncram_p2m1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_p2m1.tdf" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/db/altsyncram_p2m1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/ignalau/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Modulos/decode.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/decode.sv" 15 0 0 } } { "Modulos/datapath.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/datapath.sv" 48 0 0 } } { "Modulos/processor_arm.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/processor_arm.sv" 43 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573047597197 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573047597417 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573047597417 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dump " "No output dependent on input pin \"dump\"" {  } { { "Modulos/processor_arm.sv" "" { Text "/home/ignalau/Programacion/Famaf/Arquitectura/ARMv8/Modulos/processor_arm.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573047597604 "|processor_arm|dump"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1573047597604 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1374 " "Implemented 1374 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573047597605 ""} { "Info" "ICUT_CUT_TM_OPINS" "129 " "Implemented 129 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573047597605 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1050 " "Implemented 1050 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573047597605 ""} { "Info" "ICUT_CUT_TM_RAMS" "192 " "Implemented 192 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1573047597605 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573047597605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1080 " "Peak virtual memory: 1080 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573047597615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  6 10:39:57 2019 " "Processing ended: Wed Nov  6 10:39:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573047597615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573047597615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573047597615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573047597615 ""}
