<annotationInfo>
<item  id="9" filename="../layers_c/padding2d.cpp" linenumber="5" name="sext_ln5" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="sext_ln5_fu_421_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="10" filename="../layers_c/padding2d.cpp" linenumber="5" name="sext_ln5_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="sext_ln5_1_fu_349_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="11" filename="../layers_c/padding2d.cpp" linenumber="13" name="trunc_ln13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="trunc_ln13_fu_339_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="12" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_fu_343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_fu_424_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="mul_ln13_1_fu_360_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_2" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_2_fu_427_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_3" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="mul_ln13_fu_434_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/padding2d.cpp" linenumber="13" name="mul_ln13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="mul_ln13_fu_434_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_4" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="mul_ln13_1_fu_360_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/padding2d.cpp" linenumber="13" name="mul_ln13_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="mul_ln13_1_fu_360_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_5" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_5_fu_440_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/padding2d.cpp" linenumber="13" name="empty" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="empty_fu_366_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/padding2d.cpp" linenumber="13" name="empty_34" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="empty_34_fu_370_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/padding2d.cpp" linenumber="13" name="p_cast9" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="p_cast9_fu_443_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/padding2d.cpp" linenumber="13" name="p_cast8" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="p_cast8_fu_387_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/padding2d.cpp" linenumber="13" name="p_cast7" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="p_cast7_fu_446_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/padding2d.cpp" linenumber="13" name="p_cast6" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="p_cast6_fu_449_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="27" filename="../layers_c/padding2d.cpp" linenumber="13" name="empty_35" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="empty_35_fu_390_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="../layers_c/padding2d.cpp" linenumber="13" name="p_cast5" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="p_cast5_fu_452_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/padding2d.cpp" linenumber="13" name="p_cast4" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="p_cast4_fu_455_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_1_fu_458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_2" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_2_fu_463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_6" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_6_fu_469_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_3" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_3_fu_395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_7" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_7_fu_473_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/padding2d.cpp" linenumber="13" name="shl_ln13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="shl_ln13_fu_400_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_8" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_8_fu_476_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_4" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_4_fu_405_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_9" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_9_fu_479_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/padding2d.cpp" linenumber="13" name="trunc_ln13_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="trunc_ln13_1_fu_375_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_5" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_5_fu_383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_11" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_11_fu_411_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_12" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_12_fu_415_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_13_fu_482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/padding2d.cpp" linenumber="5" name="empty_36" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="empty_36_fu_379_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/padding2d.cpp" linenumber="5" name="empty_37" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="empty_37_fu_486_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_8" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_8_fu_490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_9" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_9_fu_495_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="../layers_c/padding2d.cpp" linenumber="13" name="zext_ln13_10" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln13_10_fu_501_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/padding2d.cpp" linenumber="13" name="icmp_ln13" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="icmp_ln13_fu_505_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/padding2d.cpp" linenumber="13" name="depth" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="depth_fu_510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/padding2d.cpp" linenumber="15" name="trunc_ln15" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="trunc_ln15_fu_516_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/padding2d.cpp" linenumber="15" name="icmp_ln15" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="icmp_ln15_fu_520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/padding2d.cpp" linenumber="19" name="zext_ln19" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln19_fu_526_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/padding2d.cpp" linenumber="20" name="add_ln20" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln20_fu_531_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/padding2d.cpp" linenumber="30" name="i_count" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="i_count_fu_537_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/padding2d.cpp" linenumber="23" name="add_ln23" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln23_fu_542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="83" filename="../layers_c/padding2d.cpp" linenumber="23" name="add_ln23_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln23_1_fu_547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="92" filename="../layers_c/padding2d.cpp" linenumber="23" name="icmp_ln23" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="icmp_ln23_fu_552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="../layers_c/padding2d.cpp" linenumber="23" name="height" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="height_fu_557_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="96" filename="../layers_c/padding2d.cpp" linenumber="30" name="add_ln30" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln30_fu_563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="101" filename="../layers_c/padding2d.cpp" linenumber="25" name="icmp_ln25" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="icmp_ln25_fu_572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="107" filename="../layers_c/padding2d.cpp" linenumber="29" name="zext_ln29" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln29_fu_578_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="110" filename="../layers_c/padding2d.cpp" linenumber="29" name="zext_ln29_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln29_1_fu_595_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="113" filename="../layers_c/padding2d.cpp" linenumber="30" name="add_ln30_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln30_1_fu_583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="114" filename="../layers_c/padding2d.cpp" linenumber="31" name="o_count_7" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="o_count_7_fu_589_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="118" filename="../layers_c/padding2d.cpp" linenumber="20" name="add_ln20_2" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln20_2_fu_600_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="122" filename="../layers_c/padding2d.cpp" linenumber="34" name="icmp_ln34" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="icmp_ln34_fu_605_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="128" filename="../layers_c/padding2d.cpp" linenumber="38" name="zext_ln38" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln38_fu_611_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="131" filename="../layers_c/padding2d.cpp" linenumber="39" name="o_count_8" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="o_count_8_fu_616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="135" filename="../layers_c/padding2d.cpp" linenumber="23" name="add_ln23_3" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln23_3_fu_622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="136" filename="../layers_c/padding2d.cpp" linenumber="23" name="add_ln23_4" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln23_4_fu_627_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="139" filename="../layers_c/padding2d.cpp" linenumber="20" name="add_ln20_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln20_1_fu_568_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="144" filename="../layers_c/padding2d.cpp" linenumber="43" name="trunc_ln43" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="trunc_ln43_fu_632_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="145" filename="../layers_c/padding2d.cpp" linenumber="43" name="icmp_ln43" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="icmp_ln43_fu_636_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="150" filename="../layers_c/padding2d.cpp" linenumber="47" name="zext_ln47" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="zext_ln47_fu_642_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="153" filename="../layers_c/padding2d.cpp" linenumber="48" name="o_count_6" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="o_count_6_fu_647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="157" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_6" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_6_fu_653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="158" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_7" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_7_fu_658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="159" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_10" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_10_fu_663_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="160" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_15" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_15_fu_668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="161" filename="../layers_c/padding2d.cpp" linenumber="13" name="add_ln13_16" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="add_ln13_16_fu_673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="7" filename="../layers_c/depthwise_conv2d.cpp" linenumber="21" name="icmp_ln21" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="icmp_ln21_fu_187_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="9" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="out_h" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="out_h_fu_193_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="12" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="shl_ln" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="shl_ln_fu_205_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="zext_ln41_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln41_4_fu_213_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="shl_ln41_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="shl_ln41_1_fu_217_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="zext_ln41_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln41_5_fu_225_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="sub_ln41" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sub_ln41_fu_229_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="shl_ln1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="shl_ln1_fu_235_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="zext_ln60_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln60_3_fu_242_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="shl_ln60_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="shl_ln60_1_fu_246_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="zext_ln60_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln60_4_fu_253_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="sub_ln60" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sub_ln60_fu_257_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/depthwise_conv2d.cpp" linenumber="79" name="add_ln79" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln79_fu_199_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/depthwise_conv2d.cpp" linenumber="79" name="shl_ln2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="shl_ln2_fu_263_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/depthwise_conv2d.cpp" linenumber="79" name="shl_ln79_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="shl_ln79_1_fu_270_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/depthwise_conv2d.cpp" linenumber="79" name="zext_ln79_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln79_3_fu_277_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/depthwise_conv2d.cpp" linenumber="79" name="sub_ln79" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sub_ln79_fu_281_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="27" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="p_shl9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl9_fu_287_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="p_shl9_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="p_shl9_cast_fu_295_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="tmp10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp10_fu_299_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="icmp_ln22" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="icmp_ln22_fu_305_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="out_w" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="out_w_fu_311_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="zext_ln41_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln41_6_fu_317_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="zext_ln41_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln41_7_fu_321_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln41_fu_325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="sext_ln41" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln41_fu_351_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="zext_ln41_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln41_3_fu_354_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="mul_ln41" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_15s_30_1_1_U6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/depthwise_conv2d.cpp" linenumber="47" name="add_ln47_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln47_1_fu_330_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="../layers_c/depthwise_conv2d.cpp" linenumber="47" name="sext_ln47" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln47_fu_359_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/depthwise_conv2d.cpp" linenumber="47" name="zext_ln47" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln47_fu_362_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="../layers_c/depthwise_conv2d.cpp" linenumber="47" name="mul_ln47" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_15s_30_1_1_U7" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/depthwise_conv2d.cpp" linenumber="53" name="add_ln53_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln53_1_fu_367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/depthwise_conv2d.cpp" linenumber="53" name="sext_ln53" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln53_fu_372_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/depthwise_conv2d.cpp" linenumber="53" name="zext_ln53" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln53_fu_375_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/depthwise_conv2d.cpp" linenumber="53" name="mul_ln53" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_12ns_28_1_1_U8" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="add_ln60_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln60_1_fu_336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="sext_ln60_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln60_1_fu_380_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="zext_ln60" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln60_fu_383_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="sext_ln60" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln60_fu_426_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="sub_ln60_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sub_ln60_1_fu_430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/depthwise_conv2d.cpp" linenumber="66" name="add_ln66" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln66_fu_388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/depthwise_conv2d.cpp" linenumber="66" name="sext_ln66" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln66_fu_406_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/depthwise_conv2d.cpp" linenumber="66" name="zext_ln66" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln66_fu_409_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/depthwise_conv2d.cpp" linenumber="66" name="mul_ln66" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_15s_30_1_1_U9" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="../layers_c/depthwise_conv2d.cpp" linenumber="72" name="add_ln72" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln72_fu_393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/depthwise_conv2d.cpp" linenumber="72" name="sext_ln72" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln72_fu_414_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/depthwise_conv2d.cpp" linenumber="72" name="zext_ln72" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln72_fu_417_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/depthwise_conv2d.cpp" linenumber="72" name="mul_ln72" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_15s_30_1_1_U10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/depthwise_conv2d.cpp" linenumber="79" name="add_ln79_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln79_1_fu_341_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="83" filename="../layers_c/depthwise_conv2d.cpp" linenumber="79" name="zext_ln79" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln79_fu_436_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="87" filename="../layers_c/depthwise_conv2d.cpp" linenumber="79" name="mul_ln79" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_12ns_28_1_1_U11" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="88" filename="../layers_c/depthwise_conv2d.cpp" linenumber="85" name="add_ln85" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln85_fu_440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="89" filename="../layers_c/depthwise_conv2d.cpp" linenumber="85" name="zext_ln85" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln85_fu_492_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="92" filename="../layers_c/depthwise_conv2d.cpp" linenumber="85" name="sext_ln85" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln85_fu_555_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="../layers_c/depthwise_conv2d.cpp" linenumber="85" name="sub_ln85" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sub_ln85_fu_559_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="94" filename="../layers_c/depthwise_conv2d.cpp" linenumber="91" name="add_ln91" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln91_fu_445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="95" filename="../layers_c/depthwise_conv2d.cpp" linenumber="91" name="zext_ln91" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln91_fu_496_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="99" filename="../layers_c/depthwise_conv2d.cpp" linenumber="91" name="mul_ln91" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="network_mul_mul_16s_15s_30_1_1_U12" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="100" filename="../layers_c/depthwise_conv2d.cpp" linenumber="92" name="trunc_ln" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln_fu_450_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="101" filename="../layers_c/depthwise_conv2d.cpp" linenumber="92" name="trunc_ln92_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln92_1_fu_459_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="102" filename="../layers_c/depthwise_conv2d.cpp" linenumber="93" name="tmp" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_fu_500_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="103" filename="../layers_c/depthwise_conv2d.cpp" linenumber="93" name="sext_ln93" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln93_fu_509_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="104" filename="../layers_c/depthwise_conv2d.cpp" linenumber="97" name="tmp_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_7_reg_823" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="105" filename="../layers_c/depthwise_conv2d.cpp" linenumber="97" name="sext_ln97" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln97_fu_513_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="106" filename="../layers_c/depthwise_conv2d.cpp" linenumber="95" name="trunc_ln10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln10_fu_531_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="107" filename="../layers_c/depthwise_conv2d.cpp" linenumber="98" name="trunc_ln11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln11_fu_540_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="108" filename="../layers_c/depthwise_conv2d.cpp" linenumber="94" name="tmp_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_8_reg_873" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="109" filename="../layers_c/depthwise_conv2d.cpp" linenumber="94" name="sext_ln94" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln94_fu_588_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="110" filename="../layers_c/depthwise_conv2d.cpp" linenumber="101" name="tmp_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="tmp_9_reg_878" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="111" filename="../layers_c/depthwise_conv2d.cpp" linenumber="101" name="sext_ln101" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln101_fu_591_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="112" filename="../layers_c/depthwise_conv2d.cpp" linenumber="101" name="trunc_ln101_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="trunc_ln101_1_fu_594_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="113" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="add_ln103_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln103_2_fu_478_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="114" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="add_ln103_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln103_3_fu_516_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="115" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="add_ln103_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln103_4_fu_522_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="116" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="add_ln103_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln103_5_fu_549_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="117" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="add_ln103_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln103_6_fu_603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="118" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="add_ln103_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln103_7_fu_609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="119" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="add_ln103_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln103_8_fu_615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="120" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="add_ln103_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln103_1_fu_619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="121" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="add_ln103" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="add_ln103_fu_346_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="122" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="sext_ln103" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="sext_ln103_fu_624_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="123" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="zext_ln103" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix" rtlName="zext_ln103_fu_627_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="8" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="zext_ln32_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln32_1_fu_189_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="9" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="add_ln32_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="add_ln32_1_fu_193_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="10" filename="../layers_c/pointwise_conv2d.cpp" linenumber="18" name="icmp_ln18" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="icmp_ln18_fu_199_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="12" filename="../layers_c/pointwise_conv2d.cpp" linenumber="18" name="out_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="out_d_fu_205_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="zext_ln21" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln21_fu_211_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="trunc_ln27" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="trunc_ln27_fu_216_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="sext_ln19" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sext_ln19_fu_220_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="icmp_ln19" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="icmp_ln19_fu_224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="out_h" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="out_h_fu_230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="shl_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="shl_ln_fu_236_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="zext_ln27_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln27_2_fu_244_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="shl_ln27_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="shl_ln27_1_fu_248_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="zext_ln27_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln27_3_fu_256_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="sub_ln27" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sub_ln27_fu_260_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="icmp_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="icmp_ln20_fu_266_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="out_w" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="out_w_fu_272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="zext_ln22" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln22_fu_278_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="add_ln27" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="add_ln27_fu_282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="sext_ln27_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sext_ln27_2_fu_287_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="zext_ln27_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln27_4_fu_291_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="tmp" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="network_mux_164_16_1_1_U17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="mul_ln27" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="network_mul_mul_16s_16s_32_1_1_U18" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="trunc_ln27_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="trunc_ln27_1_fu_379_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="sext_ln27_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sext_ln27_3_fu_388_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="buffer" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="buffer_fu_392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="tmp_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="tmp_4_fu_296_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="trunc_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="trunc_ln31_fu_304_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="xor_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="xor_ln31_fu_308_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="select_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="select_ln31_fu_314_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="and_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="and_ln32_fu_322_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="sext_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sext_ln32_fu_328_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="add_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="add_ln32_fu_331_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="sext_ln32_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="sext_ln32_1_fu_398_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="zext_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix" rtlName="zext_ln32_fu_401_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="sext_ln9" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="sext_ln9_fu_204_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="sext_ln9_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="sext_ln9_1_fu_208_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="sext_ln9_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="sext_ln9_2_fu_212_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="zext_ln25" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln25_fu_216_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="zext_ln25_1_cast" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln25_1_cast_fu_220_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/max_pooling2d.cpp" linenumber="31" name="zext_ln31" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln31_fu_224_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="zext_ln31_1_cast" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln31_1_cast_fu_228_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="empty" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="empty_fu_232_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="empty_53" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="empty_53_fu_236_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="empty_54" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="empty_54_fu_240_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/max_pooling2d.cpp" linenumber="31" name="next_mul5" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="next_mul5_fu_244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="next_mul" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="next_mul_fu_249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/max_pooling2d.cpp" linenumber="18" name="icmp_ln18" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="icmp_ln18_fu_254_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/max_pooling2d.cpp" linenumber="18" name="out_d" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="out_d_fu_259_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/max_pooling2d.cpp" linenumber="19" name="icmp_ln19" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="icmp_ln19_fu_265_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/max_pooling2d.cpp" linenumber="19" name="out_h" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="out_h_fu_270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="zext_ln25_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln25_1_fu_276_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="shl_ln" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="shl_ln_fu_286_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="zext_ln25_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln25_2_fu_294_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="tmp2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="tmp2_fu_280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="tmp2_cast" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="tmp3_fu_301_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/max_pooling2d.cpp" linenumber="9" name="tmp3" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="tmp3_fu_301_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/max_pooling2d.cpp" linenumber="20" name="icmp_ln20" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="icmp_ln20_fu_306_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/max_pooling2d.cpp" linenumber="20" name="out_w" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="out_w_fu_311_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="zext_ln25_3" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln25_3_fu_317_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="shl_ln25_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="shl_ln25_1_fu_321_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="zext_ln25_4" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln25_4_fu_329_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/max_pooling2d.cpp" linenumber="23" name="trunc_ln23" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="trunc_ln23_fu_333_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="../layers_c/max_pooling2d.cpp" linenumber="23" name="icmp_ln23" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="icmp_ln23_fu_337_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="../layers_c/max_pooling2d.cpp" linenumber="23" name="in_h" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="in_h_fu_343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/max_pooling2d.cpp" linenumber="23" name="zext_ln25_5_cast" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln25_5_cast_fu_349_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="tmp4" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="tmp4_fu_353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="tmp" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="tmp_fu_359_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="tmp_cast" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="tmp1_fu_371_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="tmp1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="tmp1_fu_371_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/max_pooling2d.cpp" linenumber="24" name="trunc_ln24" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="trunc_ln24_fu_376_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="../layers_c/max_pooling2d.cpp" linenumber="24" name="icmp_ln24" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="icmp_ln24_fu_380_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/max_pooling2d.cpp" linenumber="24" name="in_w" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="in_w_fu_386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="85" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="zext_ln25_5" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln25_5_fu_392_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="86" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="add_ln25" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="add_ln25_fu_396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="87" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="add_ln25_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="add_ln25_1_fu_401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="88" filename="../layers_c/max_pooling2d.cpp" linenumber="25" name="zext_ln25_6" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln25_6_fu_406_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="91" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="or_ln26" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="or_ln26_fu_415_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="92" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="xor_ln26" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="xor_ln26_fu_419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="icmp_ln26" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="icmp_ln26_fu_410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="94" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="or_ln26_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="or_ln26_1_fu_425_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="95" filename="../layers_c/max_pooling2d.cpp" linenumber="26" name="buffer_2" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="buffer_2_fu_430_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="102" filename="../layers_c/max_pooling2d.cpp" linenumber="31" name="add_ln31" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="add_ln31_fu_364_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="103" filename="../layers_c/max_pooling2d.cpp" linenumber="31" name="zext_ln31_1" contextFuncName="max_pooling2d_fix16" moduleName="max_pooling2d_fix16" rtlName="zext_ln31_1_fu_441_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="sext_ln41_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="sext_ln41_2_fu_295_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="zext_ln103_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln103_1_fu_299_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="zext_ln103" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln103_fu_303_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="zext_ln103_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln103_2_fu_307_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="zext_ln103_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln103_4_fu_311_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="zext_ln103_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln103_3_fu_315_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="zext_ln103_1_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln103_1_cast_fu_319_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="empty" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="empty_fu_323_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="empty_60" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="empty_60_fu_327_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/depthwise_conv2d.cpp" linenumber="20" name="add_ln20" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln20_fu_331_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/depthwise_conv2d.cpp" linenumber="20" name="add_ln20_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln20_3_fu_336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/depthwise_conv2d.cpp" linenumber="20" name="icmp_ln20" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="icmp_ln20_fu_341_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/depthwise_conv2d.cpp" linenumber="20" name="out_d" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="out_d_fu_347_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="zext_ln41" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln41_fu_357_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="mul_ln41" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln41_fu_357_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="trunc_ln41" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln41_fu_362_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/depthwise_conv2d.cpp" linenumber="47" name="add_ln47" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln47_fu_366_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/depthwise_conv2d.cpp" linenumber="47" name="add_ln47_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln47_1_fu_371_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/depthwise_conv2d.cpp" linenumber="53" name="add_ln53" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln53_fu_376_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/depthwise_conv2d.cpp" linenumber="53" name="xor_ln53" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="xor_ln53_fu_381_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="add_ln60" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln60_fu_386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="next_mul" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="next_mul_fu_391_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/depthwise_conv2d.cpp" linenumber="21" name="icmp_ln21" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="icmp_ln21_fu_396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="out_h" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="out_h_fu_401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="zext_ln41_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln41_1_fu_407_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="zext_ln41_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln41_2_fu_423_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="zext_ln60" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln60_fu_430_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="mul_ln60" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln60_fu_430_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="zext_ln60_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln60_1_fu_435_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/depthwise_conv2d.cpp" linenumber="79" name="add_ln79_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln79_1_fu_411_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="../layers_c/depthwise_conv2d.cpp" linenumber="79" name="zext_ln79" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln79_fu_442_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="../layers_c/depthwise_conv2d.cpp" linenumber="79" name="mul_ln79" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="mul_ln79_fu_442_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/depthwise_conv2d.cpp" linenumber="79" name="zext_ln79_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln79_2_fu_447_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="tmp" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp_fu_417_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="tmp_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp10_fu_454_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="tmp10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="tmp10_fu_454_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="icmp_ln22" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="icmp_ln22_fu_459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="out_w" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="out_w_fu_464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="zext_ln41_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln41_3_fu_470_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln41_fu_474_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln41_1_fu_494_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="zext_ln41_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln41_4_fu_502_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="86" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="tmp_s" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mux_32_16_1_1_U31" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="87" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="sext_ln41_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="sext_ln41_1_fu_598_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="88" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="mul_ln41_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U35" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="89" filename="../layers_c/depthwise_conv2d.cpp" linenumber="47" name="add_ln47_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln47_2_fu_479_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="90" filename="../layers_c/depthwise_conv2d.cpp" linenumber="47" name="add_ln47_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln47_3_fu_498_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="91" filename="../layers_c/depthwise_conv2d.cpp" linenumber="47" name="zext_ln47" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln47_fu_506_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="95" filename="../layers_c/depthwise_conv2d.cpp" linenumber="47" name="tmp_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mux_32_16_1_1_U32" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="96" filename="../layers_c/depthwise_conv2d.cpp" linenumber="47" name="sext_ln47_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="sext_ln47_1_fu_605_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="97" filename="../layers_c/depthwise_conv2d.cpp" linenumber="47" name="mul_ln47" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U36" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="98" filename="../layers_c/depthwise_conv2d.cpp" linenumber="53" name="add_ln53_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln53_1_fu_484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="99" filename="../layers_c/depthwise_conv2d.cpp" linenumber="53" name="add_ln53_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln53_2_fu_510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="100" filename="../layers_c/depthwise_conv2d.cpp" linenumber="53" name="zext_ln53" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln53_fu_518_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="104" filename="../layers_c/depthwise_conv2d.cpp" linenumber="53" name="tmp_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mux_32_16_1_1_U33" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="105" filename="../layers_c/depthwise_conv2d.cpp" linenumber="53" name="sext_ln53_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="sext_ln53_1_fu_621_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="106" filename="../layers_c/depthwise_conv2d.cpp" linenumber="53" name="mul_ln53" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U39" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="107" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="add_ln60_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln60_2_fu_514_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="108" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="zext_ln60_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln60_2_fu_522_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="112" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="tmp_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mux_32_16_1_1_U34" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="113" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="sext_ln60_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="sext_ln60_1_fu_627_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="114" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="mul_ln60_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U40" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="115" filename="../layers_c/depthwise_conv2d.cpp" linenumber="66" name="add_ln66" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln66_fu_526_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="116" filename="../layers_c/depthwise_conv2d.cpp" linenumber="66" name="zext_ln66" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln66_fu_546_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="120" filename="../layers_c/depthwise_conv2d.cpp" linenumber="66" name="mul_ln66" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U37" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="121" filename="../layers_c/depthwise_conv2d.cpp" linenumber="72" name="add_ln72" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln72_fu_530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="122" filename="../layers_c/depthwise_conv2d.cpp" linenumber="72" name="zext_ln72" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln72_fu_550_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="126" filename="../layers_c/depthwise_conv2d.cpp" linenumber="72" name="mul_ln72" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U38" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="127" filename="../layers_c/depthwise_conv2d.cpp" linenumber="79" name="add_ln79" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln79_fu_534_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="128" filename="../layers_c/depthwise_conv2d.cpp" linenumber="79" name="zext_ln79_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln79_1_fu_586_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="132" filename="../layers_c/depthwise_conv2d.cpp" linenumber="79" name="mul_ln79_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U41" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="133" filename="../layers_c/depthwise_conv2d.cpp" linenumber="85" name="add_ln85" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln85_fu_538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="134" filename="../layers_c/depthwise_conv2d.cpp" linenumber="85" name="zext_ln85" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln85_fu_590_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="138" filename="../layers_c/depthwise_conv2d.cpp" linenumber="85" name="mul_ln85" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U42" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="139" filename="../layers_c/depthwise_conv2d.cpp" linenumber="91" name="add_ln91" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln91_fu_542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="140" filename="../layers_c/depthwise_conv2d.cpp" linenumber="91" name="zext_ln91" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln91_fu_614_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="144" filename="../layers_c/depthwise_conv2d.cpp" linenumber="91" name="mul_ln91" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_30_1_1_U43" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="145" filename="../layers_c/depthwise_conv2d.cpp" linenumber="92" name="trunc_ln7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln7_fu_638_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="146" filename="../layers_c/depthwise_conv2d.cpp" linenumber="92" name="trunc_ln92_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln92_3_fu_647_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="147" filename="../layers_c/depthwise_conv2d.cpp" linenumber="93" name="trunc_ln8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln8_fu_690_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="148" filename="../layers_c/depthwise_conv2d.cpp" linenumber="97" name="trunc_ln9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln9_fu_699_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="149" filename="../layers_c/depthwise_conv2d.cpp" linenumber="95" name="trunc_ln" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln_fu_656_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="150" filename="../layers_c/depthwise_conv2d.cpp" linenumber="98" name="trunc_ln1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln1_fu_665_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="151" filename="../layers_c/depthwise_conv2d.cpp" linenumber="94" name="trunc_ln2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln2_reg_1234" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="152" filename="../layers_c/depthwise_conv2d.cpp" linenumber="101" name="trunc_ln3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln3_reg_1239" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="153" filename="../layers_c/depthwise_conv2d.cpp" linenumber="101" name="trunc_ln101_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="trunc_ln101_3_fu_737_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="154" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="add_ln103_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln103_1_fu_674_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="155" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="add_ln103_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln103_2_fu_726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="156" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="add_ln103_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln103_4_fu_732_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="157" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="add_ln103_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln103_5_fu_680_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="158" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="add_ln103_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln103_6_fu_746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="159" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="add_ln103_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln103_7_fu_751_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="160" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="add_ln103_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln103_8_fu_756_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="161" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="add_ln103_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln103_3_fu_760_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="162" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="add_ln103" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="add_ln103_fu_489_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="163" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="zext_ln103_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.2" rtlName="zext_ln103_5_fu_765_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="8" filename="../layers_c/pointwise_conv2d.cpp" linenumber="18" name="zext_ln18" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln18_fu_435_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="9" filename="../layers_c/pointwise_conv2d.cpp" linenumber="18" name="add_ln18" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln18_fu_439_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="10" filename="../layers_c/pointwise_conv2d.cpp" linenumber="18" name="icmp_ln18" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="icmp_ln18_fu_445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="12" filename="../layers_c/pointwise_conv2d.cpp" linenumber="18" name="out_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="out_d_fu_451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="zext_ln21" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln21_fu_457_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="sext_ln27_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sext_ln27_4_fu_466_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="trunc_ln27" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="trunc_ln27_fu_462_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="shl_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="shl_ln_fu_470_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="icmp_ln19" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="icmp_ln19_fu_477_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="out_h" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="out_h_fu_483_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="shl_ln27_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="shl_ln27_2_fu_489_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="zext_ln27" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln27_fu_497_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="shl_ln27_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="shl_ln27_3_fu_501_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="zext_ln27_9" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln27_9_fu_509_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="sub_ln27" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sub_ln27_fu_513_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="icmp_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="icmp_ln20_fu_519_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="out_w" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="out_w_fu_525_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="zext_ln22" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln22_fu_531_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="add_ln27" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln27_fu_535_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="sext_ln27_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sext_ln27_5_fu_540_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="zext_ln22_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln22_4_fu_544_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="icmp_ln22" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="icmp_ln22_fu_548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="in_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="in_d_fu_554_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="add_ln27_8" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln27_8_fu_560_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="add_ln27_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln27_1_fu_566_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="sext_ln27_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sext_ln27_6_fu_620_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="zext_ln27_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln27_6_fu_623_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="zext_ln27_10" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln27_10_fu_571_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="add_ln27_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln27_4_fu_575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="tmp" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="network_mux_1287_16_2_1_U55" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="mul_ln27" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_32_1_1_U56" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="trunc_ln4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="trunc_ln4_fu_895_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="sext_ln27_7" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sext_ln27_7_fu_904_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="buffer" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="buffer_fu_908_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="tmp_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="tmp_3_fu_580_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="trunc_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="trunc_ln31_fu_588_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="xor_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="xor_ln31_fu_592_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="select_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="select_ln31_fu_598_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="and_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="and_ln32_fu_606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="sext_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sext_ln32_fu_612_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="add_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="add_ln32_fu_615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="sext_ln32_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="sext_ln32_2_fu_914_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="zext_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.1" rtlName="zext_ln32_fu_917_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/depthwise_conv2d.cpp" linenumber="79" name="zext_ln79_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln79_4_fu_296_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/depthwise_conv2d.cpp" linenumber="79" name="zext_ln79" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln79_fu_300_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="zext_ln103" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln103_fu_304_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="zext_ln103_2_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln103_2_cast_fu_308_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="zext_ln103_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln103_3_fu_312_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="zext_ln103_1_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln103_1_cast_fu_316_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="empty" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="empty_fu_320_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="empty_64" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="empty_64_fu_324_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/depthwise_conv2d.cpp" linenumber="20" name="add_ln20" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln20_fu_328_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/depthwise_conv2d.cpp" linenumber="20" name="add_ln20_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln20_5_fu_333_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/depthwise_conv2d.cpp" linenumber="20" name="icmp_ln20" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="icmp_ln20_fu_338_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/depthwise_conv2d.cpp" linenumber="20" name="out_d" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="out_d_fu_344_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="zext_ln41" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln41_1_fu_354_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="mul_ln41_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln41_1_fu_354_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="trunc_ln41" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln41_fu_359_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/depthwise_conv2d.cpp" linenumber="47" name="add_ln47" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln47_fu_363_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/depthwise_conv2d.cpp" linenumber="47" name="add_ln47_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln47_2_fu_368_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/depthwise_conv2d.cpp" linenumber="53" name="add_ln53" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln53_fu_373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/depthwise_conv2d.cpp" linenumber="53" name="xor_ln53" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="xor_ln53_fu_378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="add_ln60" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln60_fu_383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="next_mul" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="next_mul_fu_388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../layers_c/depthwise_conv2d.cpp" linenumber="21" name="icmp_ln21" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="icmp_ln21_fu_393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="out_h" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="out_h_fu_398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="zext_ln41_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln41_5_fu_404_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="zext_ln41_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln41_6_fu_420_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="zext_ln60" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln60_fu_427_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="mul_ln60" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln60_fu_427_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="zext_ln60_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln60_4_fu_432_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/depthwise_conv2d.cpp" linenumber="79" name="add_ln79_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln79_1_fu_408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/depthwise_conv2d.cpp" linenumber="79" name="zext_ln79_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln79_fu_439_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="../layers_c/depthwise_conv2d.cpp" linenumber="79" name="mul_ln79" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="mul_ln79_fu_439_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="../layers_c/depthwise_conv2d.cpp" linenumber="79" name="zext_ln79_6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln79_6_fu_444_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="tmp" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp_fu_414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="tmp_cast" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp10_fu_451_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="tmp10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="tmp10_fu_451_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="33" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="icmp_ln22" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="icmp_ln22_fu_456_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="../layers_c/depthwise_conv2d.cpp" linenumber="22" name="out_w" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="out_w_fu_461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="zext_ln41_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln41_7_fu_467_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln41_fu_471_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="add_ln41_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln41_1_fu_476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="zext_ln41_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln41_8_fu_496_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="85" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="tmp_7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mux_32_16_1_1_U61" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="86" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="sext_ln41_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="sext_ln41_2_fu_600_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="87" filename="../layers_c/depthwise_conv2d.cpp" linenumber="41" name="mul_ln41" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U65" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="88" filename="../layers_c/depthwise_conv2d.cpp" linenumber="47" name="add_ln47_4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln47_4_fu_481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="89" filename="../layers_c/depthwise_conv2d.cpp" linenumber="47" name="add_ln47_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln47_3_fu_500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="90" filename="../layers_c/depthwise_conv2d.cpp" linenumber="47" name="zext_ln47" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln47_fu_508_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="94" filename="../layers_c/depthwise_conv2d.cpp" linenumber="47" name="tmp_8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mux_32_16_1_1_U62" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="95" filename="../layers_c/depthwise_conv2d.cpp" linenumber="47" name="sext_ln47_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="sext_ln47_2_fu_607_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="96" filename="../layers_c/depthwise_conv2d.cpp" linenumber="47" name="mul_ln47" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U66" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="97" filename="../layers_c/depthwise_conv2d.cpp" linenumber="53" name="add_ln53_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln53_2_fu_486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="98" filename="../layers_c/depthwise_conv2d.cpp" linenumber="53" name="add_ln53_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln53_3_fu_504_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="99" filename="../layers_c/depthwise_conv2d.cpp" linenumber="53" name="zext_ln53" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln53_fu_512_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="103" filename="../layers_c/depthwise_conv2d.cpp" linenumber="53" name="tmp_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mux_32_16_1_1_U63" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="104" filename="../layers_c/depthwise_conv2d.cpp" linenumber="53" name="sext_ln53_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="sext_ln53_2_fu_613_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="105" filename="../layers_c/depthwise_conv2d.cpp" linenumber="53" name="mul_ln53" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U67" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="106" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="add_ln60_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln60_3_fu_516_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="107" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="zext_ln60_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln60_3_fu_540_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="111" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="tmp_s" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mux_32_16_1_1_U64" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="112" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="sext_ln60_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="sext_ln60_2_fu_628_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="113" filename="../layers_c/depthwise_conv2d.cpp" linenumber="60" name="mul_ln60_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U71" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="114" filename="../layers_c/depthwise_conv2d.cpp" linenumber="66" name="add_ln66" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln66_fu_520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="115" filename="../layers_c/depthwise_conv2d.cpp" linenumber="66" name="zext_ln66" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln66_fu_544_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="119" filename="../layers_c/depthwise_conv2d.cpp" linenumber="66" name="mul_ln66" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U68" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="120" filename="../layers_c/depthwise_conv2d.cpp" linenumber="72" name="add_ln72" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln72_fu_524_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="121" filename="../layers_c/depthwise_conv2d.cpp" linenumber="72" name="zext_ln72" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln72_fu_548_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="125" filename="../layers_c/depthwise_conv2d.cpp" linenumber="72" name="mul_ln72" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U69" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="126" filename="../layers_c/depthwise_conv2d.cpp" linenumber="79" name="add_ln79" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln79_fu_528_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="127" filename="../layers_c/depthwise_conv2d.cpp" linenumber="79" name="zext_ln79_3" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln79_3_fu_552_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="131" filename="../layers_c/depthwise_conv2d.cpp" linenumber="79" name="mul_ln79_1" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U70" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="132" filename="../layers_c/depthwise_conv2d.cpp" linenumber="85" name="add_ln85" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln85_fu_532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="133" filename="../layers_c/depthwise_conv2d.cpp" linenumber="85" name="zext_ln85" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln85_fu_588_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="137" filename="../layers_c/depthwise_conv2d.cpp" linenumber="85" name="mul_ln85" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U72" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="138" filename="../layers_c/depthwise_conv2d.cpp" linenumber="91" name="add_ln91" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln91_fu_536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="139" filename="../layers_c/depthwise_conv2d.cpp" linenumber="91" name="zext_ln91" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln91_fu_592_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="143" filename="../layers_c/depthwise_conv2d.cpp" linenumber="91" name="mul_ln91" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="network_mul_mul_16s_16s_30_1_1_U73" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="144" filename="../layers_c/depthwise_conv2d.cpp" linenumber="92" name="trunc_ln" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln_fu_639_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="145" filename="../layers_c/depthwise_conv2d.cpp" linenumber="92" name="trunc_ln92_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln92_2_fu_648_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="146" filename="../layers_c/depthwise_conv2d.cpp" linenumber="93" name="trunc_ln4" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln4_reg_1225" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="147" filename="../layers_c/depthwise_conv2d.cpp" linenumber="97" name="trunc_ln5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln5_fu_705_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="148" filename="../layers_c/depthwise_conv2d.cpp" linenumber="95" name="trunc_ln6" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln6_fu_666_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="149" filename="../layers_c/depthwise_conv2d.cpp" linenumber="98" name="trunc_ln7" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln7_fu_675_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="150" filename="../layers_c/depthwise_conv2d.cpp" linenumber="94" name="trunc_ln8" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln8_reg_1230" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="151" filename="../layers_c/depthwise_conv2d.cpp" linenumber="101" name="trunc_ln9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln9_fu_714_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="152" filename="../layers_c/depthwise_conv2d.cpp" linenumber="101" name="trunc_ln101_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="trunc_ln101_2_fu_723_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="153" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="add_ln103_9" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln103_9_fu_693_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="154" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="add_ln103_10" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln103_10_fu_732_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="155" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="add_ln103_11" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln103_11_fu_737_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="156" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="add_ln103_12" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln103_12_fu_699_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="157" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="add_ln103_13" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln103_13_fu_742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="158" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="add_ln103_14" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln103_14_fu_748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="159" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="add_ln103_15" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln103_15_fu_753_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="160" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="add_ln103_2" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln103_2_fu_757_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="161" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="add_ln103" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="add_ln103_fu_491_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="162" filename="../layers_c/depthwise_conv2d.cpp" linenumber="103" name="zext_ln103_5" contextFuncName="depthwise_conv2d_fix16" moduleName="depthwise_conv2d_fix.1" rtlName="zext_ln103_5_fu_762_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="8" filename="../layers_c/pointwise_conv2d.cpp" linenumber="18" name="zext_ln18" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln18_fu_293_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="9" filename="../layers_c/pointwise_conv2d.cpp" linenumber="18" name="add_ln18" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln18_fu_297_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="10" filename="../layers_c/pointwise_conv2d.cpp" linenumber="18" name="icmp_ln18" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="icmp_ln18_fu_303_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="12" filename="../layers_c/pointwise_conv2d.cpp" linenumber="18" name="out_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="out_d_fu_309_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="zext_ln21" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln21_fu_315_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="sext_ln27" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sext_ln27_fu_324_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="trunc_ln27" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="trunc_ln27_fu_320_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="shl_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="shl_ln_fu_328_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="icmp_ln19" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="icmp_ln19_fu_335_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="out_h" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="out_h_fu_341_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="zext_ln27" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln27_fu_347_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="shl_ln27_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="shl_ln27_4_fu_351_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="zext_ln27_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln27_6_fu_359_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="sub_ln27" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sub_ln27_fu_363_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="icmp_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="icmp_ln20_fu_369_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="out_w" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="out_w_fu_375_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="zext_ln22" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln22_fu_381_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="add_ln27" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln27_fu_385_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="sext_ln27_8" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sext_ln27_8_fu_390_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="zext_ln22_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln22_3_fu_394_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="icmp_ln22" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="icmp_ln22_fu_398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="in_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="in_d_fu_404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="add_ln27_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln27_6_fu_410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="add_ln27_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln27_1_fu_416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="sext_ln27_9" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sext_ln27_9_fu_466_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="zext_ln27_7" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln27_7_fu_469_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="zext_ln27_8" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln27_8_fu_421_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="add_ln27_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln27_5_fu_425_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="merge_i" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="network_mux_646_16_1_1_U83" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="mul_ln27" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="network_mul_mul_16s_16s_32_1_1_U84" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="trunc_ln3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="trunc_ln3_fu_613_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="sext_ln27_10" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sext_ln27_10_fu_622_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="buffer" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="buffer_fu_626_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="tmp" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="tmp_fu_430_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="trunc_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="trunc_ln31_fu_438_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="xor_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="xor_ln31_fu_442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="select_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="select_ln31_fu_448_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="and_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="and_ln32_fu_456_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="add_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="add_ln32_fu_462_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="sext_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="sext_ln32_fu_632_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="zext_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.2" rtlName="zext_ln32_fu_635_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="zext_ln19" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln19_fu_196_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="zext_ln19_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln19_1_fu_200_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="zext_ln19_3_cast" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln19_3_cast_fu_203_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="empty" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="empty_fu_174_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="empty_13" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="empty_13_fu_178_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="empty_14" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="empty_14_fu_206_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="empty_15" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="empty_15_fu_210_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="zext_ln6" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln6_fu_190_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="zext_ln6_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln6_fu_190_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="mul_ln6" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln6_fu_190_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="zext_ln6_2" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln6_1_fu_469_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="zext_ln6_3" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln6_1_fu_469_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/up_sampling2d.cpp" linenumber="6" name="mul_ln6_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="network_mul_mul_10ns_5ns_15_1_1_U89" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/up_sampling2d.cpp" linenumber="16" name="icmp_ln16" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="icmp_ln16_fu_221_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="zext_ln19_2" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln19_1_fu_330_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="zext_ln19_3" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln19_fu_230_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="mul_ln19" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln19_fu_230_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="mul_ln19_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln19_1_fu_330_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="lshr_ln" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="lshr_ln_reg_573" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="zext_ln19_4" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln19_4_fu_335_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="zext_ln19_6_cast" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln19_6_cast_fu_413_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="tmp" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="tmp_fu_338_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="tmp2" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="tmp2_fu_417_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/up_sampling2d.cpp" linenumber="14" name="icmp_ln14" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="icmp_ln14_fu_235_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/up_sampling2d.cpp" linenumber="14" name="add_ln14" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="add_ln14_fu_261_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/up_sampling2d.cpp" linenumber="14" name="out_d" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="out_d_fu_240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="icmp_ln15" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="icmp_ln15_fu_246_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="select_ln19" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln19_fu_267_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="zext_ln19_9" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln19_3_fu_285_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="zext_ln19_10" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln19_2_fu_280_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="mul_ln19_2" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln19_2_fu_280_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="select_ln19_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln19_1_fu_343_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="mul_ln19_3" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="mul_ln19_3_fu_285_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="select_ln19_2" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln19_2_fu_422_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="select_ln19_3" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln19_3_fu_348_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="select_ln19_4" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln19_4_fu_427_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/up_sampling2d.cpp" linenumber="16" name="icmp_ln16_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="icmp_ln16_1_fu_290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="select_ln19_5" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln19_5_fu_295_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/up_sampling2d.cpp" linenumber="14" name="select_ln14" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln14_fu_301_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="out_h" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="out_h_fu_307_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="or_ln19" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="or_ln19_fu_354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="select_ln19_6" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln19_6_fu_358_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="lshr_ln19_mid1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="lshr_ln19_mid1_fu_366_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="zext_ln19_11" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln19_11_fu_375_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="zext_ln19_6_cast_mid" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln19_6_cast_mid_fu_433_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="tmp_mid1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="tmp_mid1_fu_379_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="select_ln19_7" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln19_7_fu_385_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="zext_ln19_12" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="grp_fu_475_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="mul_ln19_4" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="network_mac_muladd_8ns_5ns_4ns_12_1_1_U90" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="tmp2_mid1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="tmp2_mid1_fu_439_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="select_ln19_8" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln19_8_fu_445_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="zext_ln19_13" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="grp_fu_482_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="mul_ln19_5" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="network_mac_muladd_9ns_6ns_5ns_14_1_1_U91" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="select_ln15" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln15_fu_392_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="lshr_ln19_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="lshr_ln19_1_reg_646" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="zext_ln19_5" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="grp_fu_475_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="add_ln19" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="network_mac_muladd_8ns_5ns_4ns_12_1_1_U90" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="zext_ln19_6" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln19_6_fu_458_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="85" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="zext_ln19_7" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="grp_fu_482_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="86" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="add_ln19_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="network_mac_muladd_9ns_6ns_5ns_14_1_1_U91" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="87" filename="../layers_c/up_sampling2d.cpp" linenumber="19" name="zext_ln19_8" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="zext_ln19_8_fu_465_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="91" filename="../layers_c/up_sampling2d.cpp" linenumber="16" name="out_w" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="out_w_fu_407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="92" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="add_ln15_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="add_ln15_1_fu_313_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="../layers_c/up_sampling2d.cpp" linenumber="15" name="select_ln15_1" contextFuncName="up_sampling2d_fix16" moduleName="up_sampling2d_fix16" rtlName="select_ln15_1_fu_319_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="8" filename="../layers_c/pointwise_conv2d.cpp" linenumber="18" name="zext_ln18" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln18_fu_437_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="9" filename="../layers_c/pointwise_conv2d.cpp" linenumber="18" name="add_ln18" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln18_fu_441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="10" filename="../layers_c/pointwise_conv2d.cpp" linenumber="18" name="icmp_ln18" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="icmp_ln18_fu_447_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="12" filename="../layers_c/pointwise_conv2d.cpp" linenumber="18" name="out_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="out_d_fu_453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/pointwise_conv2d.cpp" linenumber="21" name="zext_ln21" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln21_fu_459_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="sext_ln27" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sext_ln27_fu_468_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="trunc_ln27" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="trunc_ln27_fu_464_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="shl_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="shl_ln_fu_472_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="icmp_ln19" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="icmp_ln19_fu_479_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="out_h" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="out_h_fu_485_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="shl_ln27_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="shl_ln27_5_fu_491_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="zext_ln27" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln27_fu_499_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="shl_ln27_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="shl_ln27_6_fu_503_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="zext_ln27_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln27_3_fu_511_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="sub_ln27" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sub_ln27_fu_515_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="icmp_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="icmp_ln20_fu_521_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="out_w" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="out_w_fu_527_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="zext_ln22" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln22_fu_533_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="add_ln27" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln27_fu_537_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="sext_ln27_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sext_ln27_5_fu_542_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="zext_ln22_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln22_2_fu_546_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="icmp_ln22" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="icmp_ln22_fu_550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="in_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="in_d_fu_556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="add_ln27_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln27_4_fu_562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="add_ln27_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln27_1_fu_568_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="sext_ln27_6" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sext_ln27_6_fu_622_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="zext_ln27_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln27_4_fu_625_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="zext_ln27_5" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln27_5_fu_573_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="add_ln27_3" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln27_3_fu_577_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="tmp" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="network_mux_1287_16_2_1_x_U102" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="mul_ln27" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="network_mul_mul_16s_16s_32_1_1_U103" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="trunc_ln2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="trunc_ln2_fu_897_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="sext_ln27_7" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sext_ln27_7_fu_906_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="buffer" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="buffer_fu_910_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="tmp_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="tmp_2_fu_582_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="trunc_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="trunc_ln31_fu_590_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="xor_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="xor_ln31_fu_594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="select_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="select_ln31_fu_600_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="and_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="and_ln32_fu_608_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="sext_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sext_ln32_fu_614_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="add_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="add_ln32_fu_617_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="sext_ln32_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="sext_ln32_1_fu_916_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="zext_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.3" rtlName="zext_ln32_fu_919_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="7" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="icmp_ln19" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="icmp_ln19_fu_166_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="9" filename="../layers_c/pointwise_conv2d.cpp" linenumber="19" name="out_h" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="out_h_fu_172_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="12" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="shl_ln" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="shl_ln_fu_178_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="zext_ln27" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln27_fu_186_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="shl_ln27_7" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="shl_ln27_7_fu_190_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="zext_ln27_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln27_1_fu_198_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="sub_ln27" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="sub_ln27_fu_202_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="icmp_ln20" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="icmp_ln20_fu_208_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="../layers_c/pointwise_conv2d.cpp" linenumber="20" name="out_w" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="out_w_fu_214_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="zext_ln22" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln22_fu_220_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="add_ln27" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="add_ln27_fu_224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="27" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="sext_ln27" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="sext_ln27_fu_229_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="zext_ln22_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln22_1_fu_233_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="icmp_ln22" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="icmp_ln22_fu_237_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="../layers_c/pointwise_conv2d.cpp" linenumber="22" name="in_d" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="in_d_fu_243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="add_ln27_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="add_ln27_2_fu_249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="add_ln27_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="add_ln27_1_fu_255_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="sext_ln27_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="sext_ln27_2_fu_296_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="zext_ln27_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln27_2_fu_299_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="trunc_ln27" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="trunc_ln27_fu_260_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="tmp" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="network_mux_164_16_1_1_x_U108" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="mul_ln27" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="network_mul_mul_16s_16s_32_1_1_U109" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="trunc_ln27_2" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="trunc_ln27_2_fu_347_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="sext_ln27_4" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="sext_ln27_4_fu_356_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="../layers_c/pointwise_conv2d.cpp" linenumber="27" name="buffer" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="buffer_fu_360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="tmp_1" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="tmp_1_fu_264_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="trunc_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="trunc_ln31_fu_272_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="xor_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="xor_ln31_fu_276_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="../layers_c/pointwise_conv2d.cpp" linenumber="31" name="select_ln31" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="select_ln31_fu_282_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="and_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="and_ln32_fu_290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="sext_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="sext_ln32_fu_366_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="../layers_c/pointwise_conv2d.cpp" linenumber="32" name="zext_ln32" contextFuncName="pointwise_conv2d_fix16" moduleName="pointwise_conv2d_fix.4" rtlName="zext_ln32_fu_369_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="../mnist_AXI_Stream.cpp" linenumber="59" name="MemBank_A" contextFuncName="network" moduleName="network" rtlName="MemBank_A_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="48" filename="../mnist_AXI_Stream.cpp" linenumber="59" name="MemBank_B" contextFuncName="network" moduleName="network" rtlName="MemBank_B_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="49" filename="../mnist_AXI_Stream.cpp" linenumber="66" name="MemBank_Out" contextFuncName="network" moduleName="network" rtlName="MemBank_Out_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="50" filename="../mnist_AXI_Stream.cpp" linenumber="67" name="sig_buffer_keep_V" contextFuncName="network" moduleName="network" rtlName="sig_buffer_keep_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="51" filename="../mnist_AXI_Stream.cpp" linenumber="67" name="sig_buffer_strb_V" contextFuncName="network" moduleName="network" rtlName="sig_buffer_strb_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="52" filename="../mnist_AXI_Stream.cpp" linenumber="67" name="sig_buffer_user_V" contextFuncName="network" moduleName="network" rtlName="sig_buffer_user_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="53" filename="../mnist_AXI_Stream.cpp" linenumber="67" name="sig_buffer_last_V" contextFuncName="network" moduleName="network" rtlName="sig_buffer_last_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="54" filename="../mnist_AXI_Stream.cpp" linenumber="67" name="sig_buffer_id_V" contextFuncName="network" moduleName="network" rtlName="sig_buffer_id_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="55" filename="../mnist_AXI_Stream.cpp" linenumber="67" name="sig_buffer_dest_V" contextFuncName="network" moduleName="network" rtlName="sig_buffer_dest_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="64" filename="../mnist_AXI_Stream.cpp" linenumber="74" name="sext_ln74" contextFuncName="network" moduleName="network" rtlName="sext_ln74_fu_598_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="87" filename="../mnist_AXI_Stream.cpp" linenumber="82" name="i" contextFuncName="network" moduleName="network" rtlName="i_fu_644_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="91" filename="../mnist_AXI_Stream.cpp" linenumber="90" name="_ln90" contextFuncName="network" moduleName="network" rtlName="grp_padding2d_fix16_fu_494" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="92" filename="../mnist_AXI_Stream.cpp" linenumber="94" name="_ln94" contextFuncName="network" moduleName="network" rtlName="grp_depthwise_conv2d_fix_fu_512" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="93" filename="../mnist_AXI_Stream.cpp" linenumber="99" name="_ln99" contextFuncName="network" moduleName="network" rtlName="grp_pointwise_conv2d_fix_fu_584" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="94" filename="../mnist_AXI_Stream.cpp" linenumber="104" name="_ln104" contextFuncName="network" moduleName="network" rtlName="grp_max_pooling2d_fix16_fu_539" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="95" filename="../mnist_AXI_Stream.cpp" linenumber="108" name="_ln108" contextFuncName="network" moduleName="network" rtlName="grp_padding2d_fix16_fu_494" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="96" filename="../mnist_AXI_Stream.cpp" linenumber="112" name="_ln112" contextFuncName="network" moduleName="network" rtlName="grp_depthwise_conv2d_fix_2_fu_440" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="97" filename="../mnist_AXI_Stream.cpp" linenumber="117" name="_ln117" contextFuncName="network" moduleName="network" rtlName="grp_pointwise_conv2d_fix_1_fu_560" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="98" filename="../mnist_AXI_Stream.cpp" linenumber="122" name="_ln122" contextFuncName="network" moduleName="network" rtlName="grp_max_pooling2d_fix16_fu_539" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="99" filename="../mnist_AXI_Stream.cpp" linenumber="126" name="_ln126" contextFuncName="network" moduleName="network" rtlName="grp_padding2d_fix16_fu_494" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="100" filename="../mnist_AXI_Stream.cpp" linenumber="130" name="_ln130" contextFuncName="network" moduleName="network" rtlName="grp_depthwise_conv2d_fix_1_fu_467" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="101" filename="../mnist_AXI_Stream.cpp" linenumber="135" name="_ln135" contextFuncName="network" moduleName="network" rtlName="grp_pointwise_conv2d_fix_2_fu_576" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="102" filename="../mnist_AXI_Stream.cpp" linenumber="140" name="_ln140" contextFuncName="network" moduleName="network" rtlName="grp_up_sampling2d_fix16_fu_518" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="103" filename="../mnist_AXI_Stream.cpp" linenumber="144" name="_ln144" contextFuncName="network" moduleName="network" rtlName="grp_padding2d_fix16_fu_494" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="104" filename="../mnist_AXI_Stream.cpp" linenumber="148" name="_ln148" contextFuncName="network" moduleName="network" rtlName="grp_depthwise_conv2d_fix_1_fu_467" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="105" filename="../mnist_AXI_Stream.cpp" linenumber="153" name="_ln153" contextFuncName="network" moduleName="network" rtlName="grp_pointwise_conv2d_fix_3_fu_568" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="106" filename="../mnist_AXI_Stream.cpp" linenumber="158" name="_ln158" contextFuncName="network" moduleName="network" rtlName="grp_up_sampling2d_fix16_fu_518" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="107" filename="../mnist_AXI_Stream.cpp" linenumber="162" name="_ln162" contextFuncName="network" moduleName="network" rtlName="grp_padding2d_fix16_fu_494" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="108" filename="../mnist_AXI_Stream.cpp" linenumber="166" name="_ln166" contextFuncName="network" moduleName="network" rtlName="grp_depthwise_conv2d_fix_2_fu_440" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="109" filename="../mnist_AXI_Stream.cpp" linenumber="171" name="_ln171" contextFuncName="network" moduleName="network" rtlName="grp_pointwise_conv2d_fix_4_fu_592" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="113" filename="../mnist_AXI_Stream.cpp" linenumber="176" name="icmp_ln176" contextFuncName="network" moduleName="network" rtlName="icmp_ln176_fu_650_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="115" filename="../mnist_AXI_Stream.cpp" linenumber="176" name="i_3" contextFuncName="network" moduleName="network" rtlName="i_3_fu_656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="120" filename="../mnist_AXI_Stream.cpp" linenumber="179" name="zext_ln179" contextFuncName="network" moduleName="network" rtlName="zext_ln179_fu_662_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="131" filename="../mnist_AXI_Stream.cpp" linenumber="200" name="icmp_ln200" contextFuncName="network" moduleName="network" rtlName="icmp_ln200_fu_667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="133" filename="../mnist_AXI_Stream.cpp" linenumber="200" name="i_4" contextFuncName="network" moduleName="network" rtlName="i_4_fu_673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
<item  id="138" filename="../mnist_AXI_Stream.cpp" linenumber="203" name="zext_ln203" contextFuncName="network" moduleName="network" rtlName="zext_ln203_fu_679_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/masudalab/DeepCAEonFPGA/HLS"><\/item>
</annotationInfo>
