# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../HWDesign_testProject1.ip_user_files/bd/TestProgram/ip/TestProgram_util_vector_logic_0_0/sim/TestProgram_util_vector_logic_0_0.v" \
"../../../../HWDesign_testProject1.ip_user_files/bd/TestProgram/ip/TestProgram_util_vector_logic_1_0/sim/TestProgram_util_vector_logic_1_0.v" \
"../../../../HWDesign_testProject1.ip_user_files/bd/TestProgram/sim/TestProgram.v" \
"../../../../HWDesign_testProject1.srcs/sources_1/bd/TestProgram/hdl/TestProgram_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
