
---------- Begin Simulation Statistics ----------
final_tick                               128604700000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 160687                       # Simulator instruction rate (inst/s)
host_mem_usage                                 667876                       # Number of bytes of host memory used
host_op_rate                                   175299                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   622.33                       # Real time elapsed on the host
host_tick_rate                              206650264                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109093866                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.128605                       # Number of seconds simulated
sim_ticks                                128604700000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109093866                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.286047                       # CPI: cycles per instruction
system.cpu.discardedOps                       1407226                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        10272165                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.777577                       # IPC: instructions per cycle
system.cpu.numCycles                        128604700                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                71946983     65.95%     65.95% # Class of committed instruction
system.cpu.op_class_0::IntMult                 575325      0.53%     66.48% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       5      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::MemRead               21228313     19.46%     85.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite              15343240     14.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109093866                       # Class of committed instruction
system.cpu.tickCycles                       118332535                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7143                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         47437                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        39153                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       779932                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          387                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1561277                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            389                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20938139                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16694789                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            457738                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8377279                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7981448                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             95.274945                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1237388                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                471                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          349465                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             304164                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            45301                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1198                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35493641                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35493641                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35564396                       # number of overall hits
system.cpu.dcache.overall_hits::total        35564396                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        71596                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          71596                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        71617                       # number of overall misses
system.cpu.dcache.overall_misses::total         71617                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6089867000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6089867000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6089867000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6089867000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35565237                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35565237                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35636013                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35636013                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002013                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002013                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002010                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002010                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 85058.760266                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 85058.760266                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 85033.818786                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85033.818786                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        50509                       # number of writebacks
system.cpu.dcache.writebacks::total             50509                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        16564                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16564                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16564                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16564                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        55032                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        55032                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        55049                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        55049                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4832421000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4832421000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4833844000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4833844000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001547                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001547                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001545                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001545                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 87811.109900                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87811.109900                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 87809.842141                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87809.842141                       # average overall mshr miss latency
system.cpu.dcache.replacements                  54027                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21070476                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21070476                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15882                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15882                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    464371000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    464371000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21086358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21086358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000753                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000753                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29238.823826                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29238.823826                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15871                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15871                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    431674000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    431674000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000753                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000753                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 27198.916262                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27198.916262                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14423165                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14423165                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55714                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55714                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5625496000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5625496000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14478879                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14478879                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003848                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003848                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 100970.958825                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 100970.958825                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16553                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16553                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        39161                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        39161                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4400747000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4400747000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002705                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002705                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 112375.756492                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 112375.756492                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        70755                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         70755                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           21                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           21                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        70776                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        70776                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000297                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000297                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1423000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1423000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000240                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000240                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83705.882353                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83705.882353                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        90276                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        90276                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       204000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       204000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        90278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        90278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       102000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       102000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       200000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       200000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       100000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       100000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        90278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        90278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        90278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        90278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 128604700000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.092797                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35800001                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             55051                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            650.306098                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.092797                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997161                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997161                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          614                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          71688189                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         71688189                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128604700000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128604700000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128604700000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            54015898                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           18447450                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11089377                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     29390205                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         29390205                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     29390205                       # number of overall hits
system.cpu.icache.overall_hits::total        29390205                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       726297                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         726297                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       726297                       # number of overall misses
system.cpu.icache.overall_misses::total        726297                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  19008171000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  19008171000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  19008171000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  19008171000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     30116502                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     30116502                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     30116502                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     30116502                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.024116                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.024116                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.024116                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.024116                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26171.347259                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26171.347259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26171.347259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26171.347259                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       725902                       # number of writebacks
system.cpu.icache.writebacks::total            725902                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       726297                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       726297                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       726297                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       726297                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  17555577000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17555577000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  17555577000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17555577000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.024116                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024116                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.024116                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024116                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24171.347259                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24171.347259                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24171.347259                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24171.347259                       # average overall mshr miss latency
system.cpu.icache.replacements                 725902                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     29390205                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        29390205                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       726297                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        726297                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  19008171000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  19008171000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     30116502                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     30116502                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.024116                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.024116                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26171.347259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26171.347259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       726297                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       726297                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  17555577000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17555577000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.024116                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024116                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24171.347259                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24171.347259                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 128604700000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           394.670404                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            30116502                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            726297                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             41.465822                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   394.670404                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.770841                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.770841                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          380                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          60959301                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         60959301                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128604700000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128604700000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128604700000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 128604700000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109093866                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               725691                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15359                       # number of demand (read+write) hits
system.l2.demand_hits::total                   741050                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              725691                       # number of overall hits
system.l2.overall_hits::.cpu.data               15359                       # number of overall hits
system.l2.overall_hits::total                  741050                       # number of overall hits
system.l2.demand_misses::.cpu.inst                606                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              39692                       # number of demand (read+write) misses
system.l2.demand_misses::total                  40298                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               606                       # number of overall misses
system.l2.overall_misses::.cpu.data             39692                       # number of overall misses
system.l2.overall_misses::total                 40298                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     58098000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4344652000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4402750000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     58098000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4344652000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4402750000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           726297                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            55051                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               781348                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          726297                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           55051                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              781348                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000834                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.721004                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.051575                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000834                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.721004                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.051575                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 95871.287129                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 109459.135342                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109254.801727                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 95871.287129                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 109459.135342                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109254.801727                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6903                       # number of writebacks
system.l2.writebacks::total                      6903                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           606                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         39688                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             40294                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          606                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        39688                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40294                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45978000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3550549000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3596527000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45978000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3550549000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3596527000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.720931                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.051570                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.720931                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.051570                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75871.287129                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 89461.524894                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89257.135057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75871.287129                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 89461.524894                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89257.135057                       # average overall mshr miss latency
system.l2.replacements                           7529                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        50509                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            50509                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        50509                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        50509                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       686761                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           686761                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       686761                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       686761                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                75                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    75                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           39086                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               39086                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4280033000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4280033000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         39161                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             39161                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.998085                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998085                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109502.967815                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109502.967815                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        39086                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          39086                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3498313000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3498313000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998085                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998085                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89502.967815                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89502.967815                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         725691                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             725691                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          606                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              606                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     58098000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     58098000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       726297                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         726297                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000834                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000834                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 95871.287129                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95871.287129                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          606                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          606                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45978000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45978000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000834                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000834                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75871.287129                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75871.287129                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15284                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15284                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          606                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             606                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     64619000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     64619000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15890                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15890                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.038137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.038137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106632.013201                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106632.013201                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          602                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          602                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     52236000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     52236000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.037885                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.037885                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86770.764120                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86770.764120                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 128604700000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26704.540413                       # Cycle average of tags in use
system.l2.tags.total_refs                     1522117                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     40297                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     37.772464                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.314905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       365.430483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     26338.795025                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.011152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.803796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.814958                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          201                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1779                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30766                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12217289                       # Number of tag accesses
system.l2.tags.data_accesses                 12217289                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128604700000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6903.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39686.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.043749700500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          382                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          382                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              120485                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6518                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       40294                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6903                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40294                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6903                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      10.72                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40294                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6903                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   40110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          382                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     105.476440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.160940                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1657.289756                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          381     99.74%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           382                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.031414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.030143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.215069                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1      0.26%      0.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              367     96.07%     96.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      3.66%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           382                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2578816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               441792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     20.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  128602937000                       # Total gap between requests
system.mem_ctrls.avgGap                    2724811.68                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        38784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2539904                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       440832                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 301575.292349346506                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 19749698.105901263654                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 3427806.293238116894                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          606                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        39688                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6903                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     14887250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1512037500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1317488983250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24566.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     38098.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 190857450.85                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        38784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2540032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2578816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        38784                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        38784                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       441792                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       441792                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          606                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        39688                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          40294                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         6903                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          6903                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       301575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     19750693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         20052269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       301575                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       301575                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      3435271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         3435271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      3435271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       301575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     19750693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        23487540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                40292                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6888                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2537                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2598                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2537                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2512                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2533                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2497                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2555                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2525                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2530                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          411                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          414                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          467                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          453                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          419                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          419                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          450                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          439                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          430                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               771449750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             201460000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1526924750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19146.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37896.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               20774                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5718                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            51.56                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.01                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        20683                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   145.956389                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   107.819680                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   154.221853                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        11116     53.74%     53.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6288     30.40%     84.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1309      6.33%     90.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1022      4.94%     95.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          539      2.61%     98.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          102      0.49%     98.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           65      0.31%     98.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           57      0.28%     99.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          185      0.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        20683                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2578688                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             440832                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               20.051273                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                3.427806                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.18                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               56.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 128604700000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        74541600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        39608415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      144277980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      18332640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10151394240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  23127875400                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  29908099200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   63464129475                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   493.482194                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  77531930750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4294160000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  46778609250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        73170720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        38883570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      143406900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      17622720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10151394240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  22811274030                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  30174710880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   63410463060                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   493.064896                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  78229145500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4294160000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  46081394500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 128604700000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1208                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6903                       # Transaction distribution
system.membus.trans_dist::CleanEvict              240                       # Transaction distribution
system.membus.trans_dist::ReadExReq             39086                       # Transaction distribution
system.membus.trans_dist::ReadExResp            39086                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1208                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        87731                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  87731                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3020608                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3020608                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             40294                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   40294    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               40294                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 128604700000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            75049000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          216087750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            742187                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        57412                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       725902                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4144                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            39161                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           39161                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        726297                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15890                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2178496                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       164129                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2342625                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     92940736                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6755840                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               99696576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7529                       # Total snoops (count)
system.tol2bus.snoopTraffic                    441792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           788877                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.050131                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.218226                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 749332     94.99%     94.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  39543      5.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             788877                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 128604700000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3114099000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2178891000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         166778373                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
