
*** Running vivado
    with args -log ntt_memory_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ntt_memory_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ntt_memory_wrapper.tcl -notrace
Command: link_design -top ntt_memory_wrapper -part xc7vx485tffg1157-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Netlist 29-17] Analyzing 1117 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/florian/Desktop/proteus/toolchain/hw/const.xdc]
Finished Parsing XDC File [/home/florian/Desktop/proteus/toolchain/hw/const.xdc]
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_1'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_1'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_0'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1928.246 ; gain = 0.000 ; free physical = 17399 ; free virtual = 26455
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1928.246 ; gain = 561.941 ; free physical = 17399 ; free virtual = 26455
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2021.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2033.000 ; gain = 96.750 ; free physical = 17388 ; free virtual = 26444

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1447a6a66

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2550.734 ; gain = 517.734 ; free physical = 16909 ; free virtual = 25965

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e40866bc

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2668.641 ; gain = 0.000 ; free physical = 16801 ; free virtual = 25853
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11439a911

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2668.641 ; gain = 0.000 ; free physical = 16800 ; free virtual = 25853
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e47a4377

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2668.641 ; gain = 0.000 ; free physical = 16800 ; free virtual = 25852
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 222 cells
INFO: [Opt 31-1021] In phase Sweep, 50 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e47a4377

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2668.641 ; gain = 0.000 ; free physical = 16799 ; free virtual = 25851
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 105cedcb2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2668.641 ; gain = 0.000 ; free physical = 16799 ; free virtual = 25851
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 123ae9267

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2668.641 ; gain = 0.000 ; free physical = 16799 ; free virtual = 25851
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              4  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             222  |                                             50  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2668.641 ; gain = 0.000 ; free physical = 16799 ; free virtual = 25851
Ending Logic Optimization Task | Checksum: 754c29aa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2668.641 ; gain = 0.000 ; free physical = 16799 ; free virtual = 25851

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.954 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 64519b9e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2889.664 ; gain = 0.000 ; free physical = 16772 ; free virtual = 25824
Ending Power Optimization Task | Checksum: 64519b9e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2889.664 ; gain = 221.023 ; free physical = 16783 ; free virtual = 25835

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 64519b9e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2889.664 ; gain = 0.000 ; free physical = 16783 ; free virtual = 25835

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2889.664 ; gain = 0.000 ; free physical = 16783 ; free virtual = 25835
Ending Netlist Obfuscation Task | Checksum: 5af26f57

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2889.664 ; gain = 0.000 ; free physical = 16783 ; free virtual = 25835
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2889.664 ; gain = 961.418 ; free physical = 16783 ; free virtual = 25835
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2889.664 ; gain = 0.000 ; free physical = 16783 ; free virtual = 25835
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.runs/impl_1/ntt_memory_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ntt_memory_wrapper_drc_opted.rpt -pb ntt_memory_wrapper_drc_opted.pb -rpx ntt_memory_wrapper_drc_opted.rpx
Command: report_drc -file ntt_memory_wrapper_drc_opted.rpt -pb ntt_memory_wrapper_drc_opted.pb -rpx ntt_memory_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.runs/impl_1/ntt_memory_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2021.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16747 ; free virtual = 25797
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 57c3d788

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16747 ; free virtual = 25797
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16747 ; free virtual = 25797

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13d76a2da

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16730 ; free virtual = 25781

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1626d046e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16699 ; free virtual = 25749

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1626d046e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16699 ; free virtual = 25749
Phase 1 Placer Initialization | Checksum: 1626d046e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16699 ; free virtual = 25749

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19ff6bfe2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16690 ; free virtual = 25740

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16617 ; free virtual = 25664

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1b366a4c0

Time (s): cpu = 00:00:53 ; elapsed = 00:00:16 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16617 ; free virtual = 25664
Phase 2.2 Global Placement Core | Checksum: 1efc5c431

Time (s): cpu = 00:00:54 ; elapsed = 00:00:16 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16615 ; free virtual = 25662
Phase 2 Global Placement | Checksum: 1efc5c431

Time (s): cpu = 00:00:55 ; elapsed = 00:00:16 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16621 ; free virtual = 25667

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 196a9f4ba

Time (s): cpu = 00:00:56 ; elapsed = 00:00:17 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16620 ; free virtual = 25666

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1114b1025

Time (s): cpu = 00:01:00 ; elapsed = 00:00:19 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16613 ; free virtual = 25659

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11d1fc970

Time (s): cpu = 00:01:01 ; elapsed = 00:00:19 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16613 ; free virtual = 25659

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 191a29c5a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:19 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16613 ; free virtual = 25659

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 18369d354

Time (s): cpu = 00:01:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16598 ; free virtual = 25645

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 245c5ee71

Time (s): cpu = 00:01:05 ; elapsed = 00:00:22 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16598 ; free virtual = 25645

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a5366621

Time (s): cpu = 00:01:05 ; elapsed = 00:00:23 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16598 ; free virtual = 25645
Phase 3 Detail Placement | Checksum: 1a5366621

Time (s): cpu = 00:01:05 ; elapsed = 00:00:23 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16598 ; free virtual = 25645

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13969e6b8

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 13969e6b8

Time (s): cpu = 00:01:11 ; elapsed = 00:00:24 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16615 ; free virtual = 25662
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.514. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ef1c58e0

Time (s): cpu = 00:01:12 ; elapsed = 00:00:25 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16614 ; free virtual = 25661
Phase 4.1 Post Commit Optimization | Checksum: 1ef1c58e0

Time (s): cpu = 00:01:12 ; elapsed = 00:00:25 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16614 ; free virtual = 25661

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ef1c58e0

Time (s): cpu = 00:01:13 ; elapsed = 00:00:25 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16617 ; free virtual = 25664

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ef1c58e0

Time (s): cpu = 00:01:13 ; elapsed = 00:00:25 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16616 ; free virtual = 25663

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16617 ; free virtual = 25664
Phase 4.4 Final Placement Cleanup | Checksum: 1bc53dcd7

Time (s): cpu = 00:01:13 ; elapsed = 00:00:25 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16617 ; free virtual = 25664
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bc53dcd7

Time (s): cpu = 00:01:13 ; elapsed = 00:00:25 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16617 ; free virtual = 25664
Ending Placer Task | Checksum: e55a30f5

Time (s): cpu = 00:01:13 ; elapsed = 00:00:25 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16617 ; free virtual = 25664
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16698 ; free virtual = 25745
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16698 ; free virtual = 25744
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16675 ; free virtual = 25744
INFO: [Common 17-1381] The checkpoint '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.runs/impl_1/ntt_memory_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ntt_memory_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16682 ; free virtual = 25735
INFO: [runtcl-4] Executing : report_utilization -file ntt_memory_wrapper_utilization_placed.rpt -pb ntt_memory_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ntt_memory_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2921.680 ; gain = 0.000 ; free physical = 16699 ; free virtual = 25753
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2021.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 93c14a38 ConstDB: 0 ShapeSum: 5198e6bd RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 7c08c974

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 3180.566 ; gain = 258.887 ; free physical = 16341 ; free virtual = 25395
Post Restoration Checksum: NetGraph: 1413618 NumContArr: 7ac7935c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7c08c974

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 3189.562 ; gain = 267.883 ; free physical = 16317 ; free virtual = 25371

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7c08c974

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 3243.234 ; gain = 321.555 ; free physical = 16261 ; free virtual = 25315

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7c08c974

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 3243.234 ; gain = 321.555 ; free physical = 16261 ; free virtual = 25315
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: bbea6085

Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 3341.945 ; gain = 420.266 ; free physical = 16234 ; free virtual = 25288
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.550  | TNS=0.000  | WHS=-0.219 | THS=-157.514|

Phase 2 Router Initialization | Checksum: 155de2a9e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:33 . Memory (MB): peak = 3341.945 ; gain = 420.266 ; free physical = 16234 ; free virtual = 25288

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 13465
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 13464
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e84d6c3e

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 3341.945 ; gain = 420.266 ; free physical = 16231 ; free virtual = 25285

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1554
 Number of Nodes with overlaps = 160
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.134  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c617eaee

Time (s): cpu = 00:01:14 ; elapsed = 00:00:38 . Memory (MB): peak = 3341.945 ; gain = 420.266 ; free physical = 16226 ; free virtual = 25281
Phase 4 Rip-up And Reroute | Checksum: 1c617eaee

Time (s): cpu = 00:01:14 ; elapsed = 00:00:38 . Memory (MB): peak = 3341.945 ; gain = 420.266 ; free physical = 16226 ; free virtual = 25281

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1c617eaee

Time (s): cpu = 00:01:15 ; elapsed = 00:00:38 . Memory (MB): peak = 3341.945 ; gain = 420.266 ; free physical = 16226 ; free virtual = 25281

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c617eaee

Time (s): cpu = 00:01:15 ; elapsed = 00:00:38 . Memory (MB): peak = 3341.945 ; gain = 420.266 ; free physical = 16226 ; free virtual = 25281
Phase 5 Delay and Skew Optimization | Checksum: 1c617eaee

Time (s): cpu = 00:01:15 ; elapsed = 00:00:38 . Memory (MB): peak = 3341.945 ; gain = 420.266 ; free physical = 16226 ; free virtual = 25281

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f859fb3f

Time (s): cpu = 00:01:15 ; elapsed = 00:00:38 . Memory (MB): peak = 3341.945 ; gain = 420.266 ; free physical = 16223 ; free virtual = 25278
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.222  | TNS=0.000  | WHS=0.040  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14c1cf6b5

Time (s): cpu = 00:01:15 ; elapsed = 00:00:38 . Memory (MB): peak = 3341.945 ; gain = 420.266 ; free physical = 16223 ; free virtual = 25278
Phase 6 Post Hold Fix | Checksum: 14c1cf6b5

Time (s): cpu = 00:01:15 ; elapsed = 00:00:38 . Memory (MB): peak = 3341.945 ; gain = 420.266 ; free physical = 16223 ; free virtual = 25278

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.744948 %
  Global Horizontal Routing Utilization  = 0.699333 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 142c767a9

Time (s): cpu = 00:01:16 ; elapsed = 00:00:38 . Memory (MB): peak = 3341.945 ; gain = 420.266 ; free physical = 16224 ; free virtual = 25279

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 142c767a9

Time (s): cpu = 00:01:16 ; elapsed = 00:00:38 . Memory (MB): peak = 3341.945 ; gain = 420.266 ; free physical = 16220 ; free virtual = 25274

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 142f82153

Time (s): cpu = 00:01:17 ; elapsed = 00:00:39 . Memory (MB): peak = 3341.945 ; gain = 420.266 ; free physical = 16220 ; free virtual = 25274

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.222  | TNS=0.000  | WHS=0.040  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 142f82153

Time (s): cpu = 00:01:17 ; elapsed = 00:00:39 . Memory (MB): peak = 3341.945 ; gain = 420.266 ; free physical = 16221 ; free virtual = 25276
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:17 ; elapsed = 00:00:39 . Memory (MB): peak = 3341.945 ; gain = 420.266 ; free physical = 16305 ; free virtual = 25360

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:19 ; elapsed = 00:00:42 . Memory (MB): peak = 3341.945 ; gain = 420.266 ; free physical = 16305 ; free virtual = 25360
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3341.945 ; gain = 0.000 ; free physical = 16305 ; free virtual = 25360
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3341.945 ; gain = 0.000 ; free physical = 16275 ; free virtual = 25356
INFO: [Common 17-1381] The checkpoint '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.runs/impl_1/ntt_memory_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ntt_memory_wrapper_drc_routed.rpt -pb ntt_memory_wrapper_drc_routed.pb -rpx ntt_memory_wrapper_drc_routed.rpx
Command: report_drc -file ntt_memory_wrapper_drc_routed.rpt -pb ntt_memory_wrapper_drc_routed.pb -rpx ntt_memory_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.runs/impl_1/ntt_memory_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ntt_memory_wrapper_methodology_drc_routed.rpt -pb ntt_memory_wrapper_methodology_drc_routed.pb -rpx ntt_memory_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ntt_memory_wrapper_methodology_drc_routed.rpt -pb ntt_memory_wrapper_methodology_drc_routed.pb -rpx ntt_memory_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.runs/impl_1/ntt_memory_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ntt_memory_wrapper_power_routed.rpt -pb ntt_memory_wrapper_power_summary_routed.pb -rpx ntt_memory_wrapper_power_routed.rpx
Command: report_power -file ntt_memory_wrapper_power_routed.rpt -pb ntt_memory_wrapper_power_summary_routed.pb -rpx ntt_memory_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ntt_memory_wrapper_route_status.rpt -pb ntt_memory_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ntt_memory_wrapper_timing_summary_routed.rpt -pb ntt_memory_wrapper_timing_summary_routed.pb -rpx ntt_memory_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ntt_memory_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ntt_memory_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ntt_memory_wrapper_bus_skew_routed.rpt -pb ntt_memory_wrapper_bus_skew_routed.pb -rpx ntt_memory_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Feb 12 21:41:26 2023...
