lab1_design_microblaze_0_0.vhd,vhdl,xil_defaultlib,../../../bd/lab1_design/ip/lab1_design_microblaze_0_0/sim/lab1_design_microblaze_0_0.vhd,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl"
lab1_design_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/lab1_design/ip/lab1_design_axi_gpio_0_0/sim/lab1_design_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl"
lab1_design_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/lab1_design/ip/lab1_design_axi_uartlite_0_0/sim/lab1_design_axi_uartlite_0_0.vhd,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl"
lab1_design_dlmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/lab1_design/ip/lab1_design_dlmb_v10_0/sim/lab1_design_dlmb_v10_0.vhd,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl"
lab1_design_ilmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/lab1_design/ip/lab1_design_ilmb_v10_0/sim/lab1_design_ilmb_v10_0.vhd,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl"
lab1_design_dlmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/lab1_design/ip/lab1_design_dlmb_bram_if_cntlr_0/sim/lab1_design_dlmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl"
lab1_design_ilmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/lab1_design/ip/lab1_design_ilmb_bram_if_cntlr_0/sim/lab1_design_ilmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl"
lab1_design_lmb_bram_0.v,verilog,xil_defaultlib,../../../bd/lab1_design/ip/lab1_design_lmb_bram_0/sim/lab1_design_lmb_bram_0.v,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl"
lab1_design_mdm_1_0.vhd,vhdl,xil_defaultlib,../../../bd/lab1_design/ip/lab1_design_mdm_1_0/sim/lab1_design_mdm_1_0.vhd,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl"
lab1_design_clk_wiz_1_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/lab1_design/ip/lab1_design_clk_wiz_1_0/lab1_design_clk_wiz_1_0_clk_wiz.v,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl"
lab1_design_clk_wiz_1_0.v,verilog,xil_defaultlib,../../../bd/lab1_design/ip/lab1_design_clk_wiz_1_0/lab1_design_clk_wiz_1_0.v,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl"
lab1_design_rst_clk_wiz_1_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/lab1_design/ip/lab1_design_rst_clk_wiz_1_100M_0/sim/lab1_design_rst_clk_wiz_1_100M_0.vhd,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl"
lab1_design_xbar_0.v,verilog,xil_defaultlib,../../../bd/lab1_design/ip/lab1_design_xbar_0/sim/lab1_design_xbar_0.v,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl"
lab1_design_reset_inv_0_0.v,verilog,xil_defaultlib,../../../bd/lab1_design/ip/lab1_design_reset_inv_0_0/sim/lab1_design_reset_inv_0_0.v,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl"
lab1_design.v,verilog,xil_defaultlib,../../../bd/lab1_design/sim/lab1_design.v,incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923"incdir="$ref_dir/../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl"incdir="../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/c923"incdir="../../../../lab1.srcs/sources_1/bd/lab1_design/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
