var group___d_d_r___peripheral =
[
    [ "DDR - Register accessor macros", "group___d_d_r___register___accessor___macros.html", null ],
    [ "DDR Register Masks", "group___d_d_r___register___masks.html", null ],
    [ "DDR_MemMap", "struct_d_d_r___mem_map.html", [
      [ "CR00", "struct_d_d_r___mem_map.html#a9e2a08fd3e016d4fed8f6011d07ca770", null ],
      [ "CR01", "struct_d_d_r___mem_map.html#af1dc0e0c5a179c7a8fda956060e0e4bc", null ],
      [ "CR02", "struct_d_d_r___mem_map.html#a5364339b60e833e81fba593e0bf881c2", null ],
      [ "CR03", "struct_d_d_r___mem_map.html#a38710acc7d8645341d7555a75e15b3e7", null ],
      [ "CR04", "struct_d_d_r___mem_map.html#a01670a4f2214c3e8d43ddcc88b66bf63", null ],
      [ "CR05", "struct_d_d_r___mem_map.html#a13bdb8afba015908d30885298c47261c", null ],
      [ "CR06", "struct_d_d_r___mem_map.html#a3c8bfa47279aca171819027f1da87abb", null ],
      [ "CR07", "struct_d_d_r___mem_map.html#a7a21cb4617532dbd071b15ca7874a6c3", null ],
      [ "CR08", "struct_d_d_r___mem_map.html#a663b17c8696f979ed804d4aee9048f8a", null ],
      [ "CR09", "struct_d_d_r___mem_map.html#a29563dba3e22c074a37699e7210938dc", null ],
      [ "CR10", "struct_d_d_r___mem_map.html#a46aa57cf50301c488d379d5bc3db0d9c", null ],
      [ "CR11", "struct_d_d_r___mem_map.html#a2f39b32471bec36efac6c1d2eacfc9b1", null ],
      [ "CR12", "struct_d_d_r___mem_map.html#a0ba795cf9fec601e947772a28e6bab4f", null ],
      [ "CR13", "struct_d_d_r___mem_map.html#a21800e14bea8977a1406c1afcaf0e4a5", null ],
      [ "CR14", "struct_d_d_r___mem_map.html#a3018c26f66ee8dcd95b7d49e584ba52e", null ],
      [ "CR15", "struct_d_d_r___mem_map.html#a9589578b2f90b8d144b73858bf8acda8", null ],
      [ "CR16", "struct_d_d_r___mem_map.html#a5a2679c2b98d9bc92c3d51cb2993637e", null ],
      [ "CR17", "struct_d_d_r___mem_map.html#a35556f165ac9acbd999b24ddc4d97f0b", null ],
      [ "CR18", "struct_d_d_r___mem_map.html#abbaa85c7a05b85324b82badaf5ccdada", null ],
      [ "CR19", "struct_d_d_r___mem_map.html#ae1ae024bcbfeb8890f2715de2be3e874", null ],
      [ "CR20", "struct_d_d_r___mem_map.html#a2d33b2e232cec2b6947d34472530b7dc", null ],
      [ "CR21", "struct_d_d_r___mem_map.html#a2aaa8427d80f12629e4b41da62d1e195", null ],
      [ "CR22", "struct_d_d_r___mem_map.html#ac86692174133a7cdd0e1700d91b2dc2a", null ],
      [ "CR23", "struct_d_d_r___mem_map.html#ae8eaae113b94ff5987e0e97ebe7c9703", null ],
      [ "CR24", "struct_d_d_r___mem_map.html#a6fa5ddda992c02d241e62662e4cb1e5f", null ],
      [ "CR25", "struct_d_d_r___mem_map.html#ae2dde4b2310e1ff0a2e48bc8bf857c1d", null ],
      [ "CR26", "struct_d_d_r___mem_map.html#a031e24300fa13e264decb3e337487428", null ],
      [ "CR27", "struct_d_d_r___mem_map.html#aa8c89b9e2534cf5bc5dd84a353c63449", null ],
      [ "CR28", "struct_d_d_r___mem_map.html#a349bdd8a75e6c745d35909b64cb9af2c", null ],
      [ "CR29", "struct_d_d_r___mem_map.html#adee1e94d48aa891470fcc563ab5c5700", null ],
      [ "CR30", "struct_d_d_r___mem_map.html#a59f41db78077b2e7dd402a1d49b40764", null ],
      [ "CR31", "struct_d_d_r___mem_map.html#a460cfa793e76472e96f64649fc093ac4", null ],
      [ "CR32", "struct_d_d_r___mem_map.html#a5db95193522f0312b7e88a1018a7f59a", null ],
      [ "CR33", "struct_d_d_r___mem_map.html#a0ddb475de931a1a495662a1109ef8adc", null ],
      [ "CR34", "struct_d_d_r___mem_map.html#a71d3b5c9058043fba985cb2d4553af1b", null ],
      [ "CR35", "struct_d_d_r___mem_map.html#aec2f8c0be0d4ad9d0a2f66c552f7c0b9", null ],
      [ "CR36", "struct_d_d_r___mem_map.html#a608779093b536cc0655b2624711e873d", null ],
      [ "CR37", "struct_d_d_r___mem_map.html#a2212e1defac52c5c70f3d9f3fd04cd23", null ],
      [ "CR38", "struct_d_d_r___mem_map.html#ab86d1428f3aea3b06a503119a630d2c7", null ],
      [ "CR39", "struct_d_d_r___mem_map.html#aebfebf464f9aa9fb6f7e67f96a972eb8", null ],
      [ "CR40", "struct_d_d_r___mem_map.html#a126961b83855f3145588def5bdcbaa86", null ],
      [ "CR41", "struct_d_d_r___mem_map.html#ad2ab5215879d349cf5de04bf268e23c1", null ],
      [ "CR42", "struct_d_d_r___mem_map.html#aa23fd050dee7ce901dde46bd0cefa1d6", null ],
      [ "CR43", "struct_d_d_r___mem_map.html#a4b8d9d2bc1b3f7805c06e0f0b88df9d7", null ],
      [ "CR44", "struct_d_d_r___mem_map.html#a7147d871f78c6c242c79ca0e102c51b9", null ],
      [ "CR45", "struct_d_d_r___mem_map.html#a29dd1d24e46fdd89739d26211861e1e6", null ],
      [ "CR46", "struct_d_d_r___mem_map.html#a39e43e095bcede35c4bf025dece20143", null ],
      [ "CR47", "struct_d_d_r___mem_map.html#affcaa1a1fc60df475d41eee8c511bd4a", null ],
      [ "CR48", "struct_d_d_r___mem_map.html#aea2f4bcde83a5347f56ff5073922931c", null ],
      [ "CR49", "struct_d_d_r___mem_map.html#a9d7a9a367fa4fadd78b50661daf91952", null ],
      [ "CR50", "struct_d_d_r___mem_map.html#ac8b82633a9d8e06fbe1077ded0597ebe", null ],
      [ "CR51", "struct_d_d_r___mem_map.html#a982add3aab22627b6a15f9bc0c056bc5", null ],
      [ "CR52", "struct_d_d_r___mem_map.html#aab85b60e647d6ff26a53d217b2a63d96", null ],
      [ "CR53", "struct_d_d_r___mem_map.html#ac39ce4b302b098a39cf483811b2dd7ee", null ],
      [ "CR54", "struct_d_d_r___mem_map.html#a0b6344d64165c3f2360510501654e1da", null ],
      [ "CR55", "struct_d_d_r___mem_map.html#a26953eae58da71780cda45c1027fc274", null ],
      [ "CR56", "struct_d_d_r___mem_map.html#af2fe2ea08209a795d32fd13e580fc0b8", null ],
      [ "CR57", "struct_d_d_r___mem_map.html#a570d957a418225583181a432b9aed5f9", null ],
      [ "CR58", "struct_d_d_r___mem_map.html#a88ed266cdaa2d15139e5c836b3ffa220", null ],
      [ "CR59", "struct_d_d_r___mem_map.html#a5514954901a16a381f9845054781d61e", null ],
      [ "CR60", "struct_d_d_r___mem_map.html#a52c019cf023a9f688f9fdbaf85800fd3", null ],
      [ "CR61", "struct_d_d_r___mem_map.html#a216b377b6e1ee9df757fd96723a4ff60", null ],
      [ "CR62", "struct_d_d_r___mem_map.html#a51f5fd363a0d54e1c44953de91f0d004", null ],
      [ "CR63", "struct_d_d_r___mem_map.html#a14ab276105c6080e182c2f53f33cdcc7", null ],
      [ "PAD_CTRL", "struct_d_d_r___mem_map.html#abeb11d4cc28f5bb277d0cd4a46cb2ce1", null ],
      [ "RCR", "struct_d_d_r___mem_map.html#a46f3bdf0cbb782701ad3edd860cfb667", null ],
      [ "RESERVED_0", "struct_d_d_r___mem_map.html#aae387a95852d6194dfca48b4e7b44d00", null ],
      [ "RESERVED_1", "struct_d_d_r___mem_map.html#afb50cb0e92d045b308f93b1058a28544", null ]
    ] ],
    [ "DDR_BASE_PTR", "group___d_d_r___peripheral.html#ga6be9f9ecee4c870709dbf1d87708b205", null ],
    [ "DDR_BASE_PTRS", "group___d_d_r___peripheral.html#gad0f00467c6ba2adc2a6b7b8d501f7405", null ],
    [ "DDR_MemMapPtr", "group___d_d_r___peripheral.html#gac9d35670854682dcae0e5ee573ce6144", null ]
];