<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>PowerMSP432_PerfLevel Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">PowerMSP432_PerfLevel Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Structure defining a performance level.  
 <a href="struct_power_m_s_p432___perf_level.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_power_m_s_p432_8h_source.html">PowerMSP432.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a82d4c23546e9735b7314836e6cdf4717"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_power_m_s_p432___perf_level.html#a82d4c23546e9735b7314836e6cdf4717">activeState</a></td></tr>
<tr class="memdesc:a82d4c23546e9735b7314836e6cdf4717"><td class="mdescLeft">&#160;</td><td class="mdescRight">The active state for the device.  <a href="#a82d4c23546e9735b7314836e6cdf4717">More...</a><br /></td></tr>
<tr class="separator:a82d4c23546e9735b7314836e6cdf4717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c0084d8e2d45959783590ce98074b3b"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_power_m_s_p432___perf_level.html#a6c0084d8e2d45959783590ce98074b3b">VCORE</a></td></tr>
<tr class="memdesc:a6c0084d8e2d45959783590ce98074b3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">The core voltage level.  <a href="#a6c0084d8e2d45959783590ce98074b3b">More...</a><br /></td></tr>
<tr class="separator:a6c0084d8e2d45959783590ce98074b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af895d4bb38feb3f77dabf6962a6781c6"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_power_m_s_p432___perf_level.html#af895d4bb38feb3f77dabf6962a6781c6">clockSource</a></td></tr>
<tr class="memdesc:af895d4bb38feb3f77dabf6962a6781c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">The clock source for this performance level.  <a href="#af895d4bb38feb3f77dabf6962a6781c6">More...</a><br /></td></tr>
<tr class="separator:af895d4bb38feb3f77dabf6962a6781c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09e1fe7c19c829a647b222312d19fc38"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_power_m_s_p432___perf_level.html#a09e1fe7c19c829a647b222312d19fc38">DCORESEL</a></td></tr>
<tr class="memdesc:a09e1fe7c19c829a647b222312d19fc38"><td class="mdescLeft">&#160;</td><td class="mdescRight">The DCO frequency range selection.  <a href="#a09e1fe7c19c829a647b222312d19fc38">More...</a><br /></td></tr>
<tr class="separator:a09e1fe7c19c829a647b222312d19fc38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a573f00c036a4e62c0a9bb30e506afe32"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_power_m_s_p432___perf_level.html#a573f00c036a4e62c0a9bb30e506afe32">SELM</a></td></tr>
<tr class="memdesc:a573f00c036a4e62c0a9bb30e506afe32"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MCLK source.  <a href="#a573f00c036a4e62c0a9bb30e506afe32">More...</a><br /></td></tr>
<tr class="separator:a573f00c036a4e62c0a9bb30e506afe32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad681777988e7f68312e24c7ba7d9e9f"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_power_m_s_p432___perf_level.html#aad681777988e7f68312e24c7ba7d9e9f">DIVM</a></td></tr>
<tr class="memdesc:aad681777988e7f68312e24c7ba7d9e9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MCLK source divider.  <a href="#aad681777988e7f68312e24c7ba7d9e9f">More...</a><br /></td></tr>
<tr class="separator:aad681777988e7f68312e24c7ba7d9e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b2742fe2b13b12b8ac31c9c6f343e99"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_power_m_s_p432___perf_level.html#a4b2742fe2b13b12b8ac31c9c6f343e99">SELS</a></td></tr>
<tr class="memdesc:a4b2742fe2b13b12b8ac31c9c6f343e99"><td class="mdescLeft">&#160;</td><td class="mdescRight">The HSMCLK and SMCLK source.  <a href="#a4b2742fe2b13b12b8ac31c9c6f343e99">More...</a><br /></td></tr>
<tr class="separator:a4b2742fe2b13b12b8ac31c9c6f343e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa60df7e4c61b02ede0658f00d66e18cd"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_power_m_s_p432___perf_level.html#aa60df7e4c61b02ede0658f00d66e18cd">DIVHS</a></td></tr>
<tr class="memdesc:aa60df7e4c61b02ede0658f00d66e18cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">The HSMCLK source divider.  <a href="#aa60df7e4c61b02ede0658f00d66e18cd">More...</a><br /></td></tr>
<tr class="separator:aa60df7e4c61b02ede0658f00d66e18cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa40781009e30e8d15b11a825088a76b1"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_power_m_s_p432___perf_level.html#aa40781009e30e8d15b11a825088a76b1">DIVS</a></td></tr>
<tr class="memdesc:aa40781009e30e8d15b11a825088a76b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SMCLK source divider.  <a href="#aa40781009e30e8d15b11a825088a76b1">More...</a><br /></td></tr>
<tr class="separator:aa40781009e30e8d15b11a825088a76b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fd56256daf5e2619cdc6a04113f42cd"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_power_m_s_p432___perf_level.html#a4fd56256daf5e2619cdc6a04113f42cd">SELB</a></td></tr>
<tr class="memdesc:a4fd56256daf5e2619cdc6a04113f42cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">The BCLK source.  <a href="#a4fd56256daf5e2619cdc6a04113f42cd">More...</a><br /></td></tr>
<tr class="separator:a4fd56256daf5e2619cdc6a04113f42cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad61fc8355446e2c3461954cd590185df"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_power_m_s_p432___perf_level.html#ad61fc8355446e2c3461954cd590185df">SELA</a></td></tr>
<tr class="memdesc:ad61fc8355446e2c3461954cd590185df"><td class="mdescLeft">&#160;</td><td class="mdescRight">The ACLK source.  <a href="#ad61fc8355446e2c3461954cd590185df">More...</a><br /></td></tr>
<tr class="separator:ad61fc8355446e2c3461954cd590185df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a73e6a315401e16c605e3c8e90aa2bc"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_power_m_s_p432___perf_level.html#a0a73e6a315401e16c605e3c8e90aa2bc">DIVA</a></td></tr>
<tr class="memdesc:a0a73e6a315401e16c605e3c8e90aa2bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">The ACLK source divider.  <a href="#a0a73e6a315401e16c605e3c8e90aa2bc">More...</a><br /></td></tr>
<tr class="separator:a0a73e6a315401e16c605e3c8e90aa2bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a029b77eb0cfd85c7a1b5b9c687a08b1b"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_power_m_s_p432___perf_level.html#a029b77eb0cfd85c7a1b5b9c687a08b1b">flashWaitStates</a></td></tr>
<tr class="memdesc:a029b77eb0cfd85c7a1b5b9c687a08b1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of Flash wait-states to be used for this performance level.  <a href="#a029b77eb0cfd85c7a1b5b9c687a08b1b">More...</a><br /></td></tr>
<tr class="separator:a029b77eb0cfd85c7a1b5b9c687a08b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa13b2fcb44c9cee0a5006f7b84b2a0d9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_power_m_s_p432___perf_level.html#aa13b2fcb44c9cee0a5006f7b84b2a0d9">enableFlashBuffer</a></td></tr>
<tr class="memdesc:aa13b2fcb44c9cee0a5006f7b84b2a0d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Boolean specifying if Flash read buffering should be enabled for this performance level.  <a href="#aa13b2fcb44c9cee0a5006f7b84b2a0d9">More...</a><br /></td></tr>
<tr class="separator:aa13b2fcb44c9cee0a5006f7b84b2a0d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5217d2600330749ee725772a9c9494c3"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_power_m_s_p432___perf_level.html#a5217d2600330749ee725772a9c9494c3">MCLK</a></td></tr>
<tr class="memdesc:a5217d2600330749ee725772a9c9494c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">The expected MCLK frequency for this performance level, in Hz.  <a href="#a5217d2600330749ee725772a9c9494c3">More...</a><br /></td></tr>
<tr class="separator:a5217d2600330749ee725772a9c9494c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa03094315638698c0bc4a337b70aae19"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_power_m_s_p432___perf_level.html#aa03094315638698c0bc4a337b70aae19">HSMCLK</a></td></tr>
<tr class="memdesc:aa03094315638698c0bc4a337b70aae19"><td class="mdescLeft">&#160;</td><td class="mdescRight">The expected HSMCLK frequency for this performance level, in Hz.  <a href="#aa03094315638698c0bc4a337b70aae19">More...</a><br /></td></tr>
<tr class="separator:aa03094315638698c0bc4a337b70aae19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a860261b6485516b8df3099021e979661"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_power_m_s_p432___perf_level.html#a860261b6485516b8df3099021e979661">SMCLK</a></td></tr>
<tr class="memdesc:a860261b6485516b8df3099021e979661"><td class="mdescLeft">&#160;</td><td class="mdescRight">The expected SMCLK frequency for this performance level, in Hz.  <a href="#a860261b6485516b8df3099021e979661">More...</a><br /></td></tr>
<tr class="separator:a860261b6485516b8df3099021e979661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac29bd5ce6de5c90acbcf535780dd94bc"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_power_m_s_p432___perf_level.html#ac29bd5ce6de5c90acbcf535780dd94bc">BCLK</a></td></tr>
<tr class="memdesc:ac29bd5ce6de5c90acbcf535780dd94bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">The BCLK frequency for this performance level. Currently only 32768 Hz is supported.  <a href="#ac29bd5ce6de5c90acbcf535780dd94bc">More...</a><br /></td></tr>
<tr class="separator:ac29bd5ce6de5c90acbcf535780dd94bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afca031b655668dbed6ad8bfbbb918cd5"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_power_m_s_p432___perf_level.html#afca031b655668dbed6ad8bfbbb918cd5">ACLK</a></td></tr>
<tr class="memdesc:afca031b655668dbed6ad8bfbbb918cd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">The ACLK frequency for this performance level. Currently only 32768 Hz is supported.  <a href="#afca031b655668dbed6ad8bfbbb918cd5">More...</a><br /></td></tr>
<tr class="separator:afca031b655668dbed6ad8bfbbb918cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2404b7d8870a764f17a35bc8701bf827"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_power_m_s_p432___perf_level.html#a2404b7d8870a764f17a35bc8701bf827">tuneFreqDCO</a></td></tr>
<tr class="memdesc:a2404b7d8870a764f17a35bc8701bf827"><td class="mdescLeft">&#160;</td><td class="mdescRight">The target center frequency for custom tuning of the DCO, in Hz. This frequency value is used only when DCORESEL is specified as CS_DCO_TUNE_FREQ.  <a href="#a2404b7d8870a764f17a35bc8701bf827">More...</a><br /></td></tr>
<tr class="separator:a2404b7d8870a764f17a35bc8701bf827"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Structure defining a performance level. </p>
<p>The MCU performance level can be set with <a class="el" href="_power_8h.html#ae40483e9ed7c626a02399996d3a7878a" title="Set the MCU performance level. ">Power_setPerformanceLevel()</a>. A performance level is defined by this <a class="el" href="struct_power_m_s_p432___perf_level.html" title="Structure defining a performance level. ">PowerMSP432_PerfLevel</a> structure.</p>
<p>The Power driver currently supports four pre-defined performance levels: </p><div class="fragment"><div class="line">Level    <a class="code" href="struct_power_m_s_p432___perf_level.html#a5217d2600330749ee725772a9c9494c3">MCLK</a> (MHz)    <a class="code" href="struct_power_m_s_p432___perf_level.html#aa03094315638698c0bc4a337b70aae19">HSMCLK</a> (MHz)    <a class="code" href="struct_power_m_s_p432___perf_level.html#a860261b6485516b8df3099021e979661">SMCLK</a> (MHz)    <a class="code" href="struct_power_m_s_p432___perf_level.html#afca031b655668dbed6ad8bfbbb918cd5">ACLK</a> (Hz)</div><div class="line">-----    ----------    ------------    -----------    ---------</div><div class="line">  0         12              3              3           32768</div><div class="line">  1         24              6              6           32768</div><div class="line">  2         48             24             12           32768</div><div class="line">  3         48             48             24           32768</div></div><!-- fragment --><p>Up to four optional 'custom' performance levels can be defined by the user. Performance levels are designated by an index, starting with zero. Any custom performance levels will be indexed following the last pre-defined level. For example, if there are 4 pre-defined levels, they will have indices from '0' to '3'. If there are custom levels defined, they will be indexed starting with '4'.</p>
<p>Eight performance level constraints are supported, one for each of the four pre-defined levels: </p><div class="fragment"><div class="line"><a class="code" href="_power_m_s_p432_8h.html#ad1f6e72d4104dfced74f8cc8dd7608ab">PowerMSP432_DISALLOW_PERFLEVEL_0</a></div><div class="line"><a class="code" href="_power_m_s_p432_8h.html#a689dc7cc413b7d2dc2aea017d39208b3">PowerMSP432_DISALLOW_PERFLEVEL_1</a></div><div class="line"><a class="code" href="_power_m_s_p432_8h.html#a9c5f53cd88165fc10bc66db2f917405a">PowerMSP432_DISALLOW_PERFLEVEL_2</a></div><div class="line"><a class="code" href="_power_m_s_p432_8h.html#a005b6105713cba814d086ae3c75b8b2f">PowerMSP432_DISALLOW_PERFLEVEL_3</a></div></div><!-- fragment --><p> plus four for the optional custom performance levels: </p><div class="fragment"><div class="line"><a class="code" href="_power_m_s_p432_8h.html#a92df6657520cec1dd1a1fc919af53730">PowerMSP432_DISALLOW_PERFLEVEL_4</a></div><div class="line"><a class="code" href="_power_m_s_p432_8h.html#af92af27bd36a3270dcc0312bdb7f4061">PowerMSP432_DISALLOW_PERFLEVEL_5</a></div><div class="line"><a class="code" href="_power_m_s_p432_8h.html#af733e480051a403f0c5bdbe2c88eb547">PowerMSP432_DISALLOW_PERFLEVEL_6</a></div><div class="line"><a class="code" href="_power_m_s_p432_8h.html#ace610092e6893b85d669e74c9ae9c8a7">PowerMSP432_DISALLOW_PERFLEVEL_7</a></div></div><!-- fragment --><p>The parameters that are used to define a performance level are shown below.</p>
<dl class="section warning"><dt>Warning</dt><dd>There is very limited runtime error checking of the different parameters, and no checking that the ratios and parameter combinations do not result in an invalid device configuration (which could overclock or damage the device). It is therefore critical that the user ensures the values specified for a custom performance level are correct.</dd></dl>
<p>To define custom performance levels the user must add an array of <a class="el" href="struct_power_m_s_p432___perf_level.html" title="Structure defining a performance level. ">PowerMSP432_PerfLevel</a> structures to their board file, and then reference this array in the PowerMSP432_config structure. An example is shown below.</p>
<p>First, if not already included in the board file, add the includes of cs.h and pcm.h</p>
<div class="fragment"><div class="line"><span class="preprocessor">#include &lt;ti/devices/msp432p4xx/driverlib/cs.h&gt;</span></div><div class="line"><span class="preprocessor">#include &lt;ti/devices/msp432p4xx/driverlib/pcm.h&gt;</span></div></div><!-- fragment --><p>Next, add an array with two new performance levels:</p>
<div class="fragment"><div class="line"><a class="code" href="struct_power_m_s_p432___perf_level.html">PowerMSP432_PerfLevel</a> myPerfLevels[] = {</div><div class="line">    { .<a class="code" href="struct_power_m_s_p432___perf_level.html#a82d4c23546e9735b7314836e6cdf4717">activeState</a> = PCM_AM_DCDC_VCORE0,</div><div class="line">      .VCORE = 0,</div><div class="line">      .DCORESEL = CS_DCO_FREQUENCY_12,</div><div class="line">      .SELM = CS_HFXTCLK_SELECT,</div><div class="line">      .DIVM = CS_CLOCK_DIVIDER_4,</div><div class="line">      .SELS = CS_HFXTCLK_SELECT,</div><div class="line">      .DIVHS = CS_CLOCK_DIVIDER_16,</div><div class="line">      .DIVS = CS_CLOCK_DIVIDER_16,</div><div class="line">      .SELB = CS_LFXTCLK_SELECT,</div><div class="line">      .SELA = CS_LFXTCLK_SELECT,</div><div class="line">      .DIVA = CS_CLOCK_DIVIDER_1,</div><div class="line">      .flashWaitStates = 0,</div><div class="line">      .enableFlashBuffer = <span class="keyword">false</span>,</div><div class="line">      .MCLK = 12000000,</div><div class="line">      .HSMCLK = 3000000,</div><div class="line">      .SMCLK = 3000000,</div><div class="line">      .BCLK = 32768,</div><div class="line">      .ACLK = 32768</div><div class="line">      },</div><div class="line">      { .activeState = PCM_AM_DCDC_VCORE0,</div><div class="line">      .VCORE = 0,</div><div class="line">      .DCORESEL = CS_DCO_FREQUENCY_24,</div><div class="line">      .SELM = CS_DCOCLK_SELECT,</div><div class="line">      .DIVM = CS_CLOCK_DIVIDER_1,</div><div class="line">      .SELS = CS_DCOCLK_SELECT,</div><div class="line">      .DIVHS = CS_CLOCK_DIVIDER_4,</div><div class="line">      .DIVS = CS_CLOCK_DIVIDER_4,</div><div class="line">      .SELB = CS_REFOCLK_SELECT,</div><div class="line">      .SELA = CS_REFOCLK_SELECT,</div><div class="line">      .DIVA = CS_CLOCK_DIVIDER_1,</div><div class="line">      .flashWaitStates = 1,</div><div class="line">      .enableFlashBuffer = <span class="keyword">true</span>,</div><div class="line">      .MCLK = 24000000,</div><div class="line">      .HSMCLK = 6000000,</div><div class="line">      .SMCLK = 6000000,</div><div class="line">      .BCLK = 32768,</div><div class="line">      .ACLK = 32768</div><div class="line">    },</div><div class="line">};</div></div><!-- fragment --><p>Then, update the PowerMSP432_config structure to 1) reference the new custom levels, and 2) as appropriate, enable extended performance scaling support, and define the relevant extended configuration parameters. In the first custom perf level shown above the HFXT and LFXT crystals are used as clock sources, so for this example the extended support parameters need to be specfied.</p>
<p>The code below shows additions to the PowerMSP432_config structure for this example. The first two additions to PowerMSP432_config reference the array of custom perf levels, and indicate the number of custom levels. The third addition enables extended support for crystals. The remaining parameters define crystal settings, plus an application-provided ISR function for handling any Clock System fault interrupts.</p>
<div class="fragment"><div class="line"><span class="keyword">const</span> <a class="code" href="struct_power_m_s_p432___config_v1.html">PowerMSP432_ConfigV1</a> PowerMSP432_config = {</div><div class="line">    ...</div><div class="line">    .<a class="code" href="struct_power_m_s_p432___config_v1.html#a0061adc62566f040e61f06b5e690a0f1">customPerfLevels</a> = myPerfLevels,</div><div class="line">    .numCustom = <span class="keyword">sizeof</span>(myPerfLevels) / <span class="keyword">sizeof</span>(<a class="code" href="struct_power_m_s_p432___perf_level.html">PowerMSP432_PerfLevel</a>),</div><div class="line">    .useExtendedPerf = <span class="keyword">true</span>,</div><div class="line">    .HFXTFREQ = CS_48MHZ,</div><div class="line">    .configurePinHFXT = <span class="keyword">true</span>,</div><div class="line">    .bypassHFXT = <span class="keyword">false</span>,</div><div class="line">    .configurePinLFXT = <span class="keyword">true</span>,</div><div class="line">    .bypassLFXT = <span class="keyword">false</span>,</div><div class="line">    .LFXTDRIVE = CS_LFXT_DRIVE3,</div><div class="line">    .enableInterruptsCS = <span class="keyword">true</span>,</div><div class="line">    .priorityInterruptsCS = ~0,</div><div class="line">    .isrCS = &amp;isrCS</div><div class="line">};</div></div><!-- fragment --> </div><h2 class="groupheader">Field Documentation</h2>
<a id="a82d4c23546e9735b7314836e6cdf4717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82d4c23546e9735b7314836e6cdf4717">&sect;&nbsp;</a></span>activeState</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int PowerMSP432_PerfLevel::activeState</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The active state for the device. </p>
<p>The states are identified by the enumerations in pcm.h. The supported active states are: PCM_AM_LDO_VCORE0, PM_AM_LDO_VCORE1, PCM_AM_DCDC_VCORE0, PCM_AM_DCDC_VCORE1. Usage of DCDC states requires that the DCDC is available for the device and board configuration.</p>
<p>Active states refer to any power state in which CPU execution is possible. Two core voltage level settings are supported: VCORE0 and VCORE1. See <a class="el" href="struct_power_m_s_p432___perf_level.html#a6c0084d8e2d45959783590ce98074b3b" title="The core voltage level. ">PowerMSP432_PerfLevel.VCORE</a>. Three active states are associated with each core voltage level. The various active states allow for optimal power and performance across a broad range of application requirements. The core voltage can be supplied by either a low dropout (LDO) regulator or a DC/DC (DCDC) regulator. </p>

</div>
</div>
<a id="a6c0084d8e2d45959783590ce98074b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c0084d8e2d45959783590ce98074b3b">&sect;&nbsp;</a></span>VCORE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int PowerMSP432_PerfLevel::VCORE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The core voltage level. </p>
<p>The supported levels are '0' indicating VCORE0, and '1' indicating VCORE1.</p>
<p>The Power Supply System (PSS) uses an integrated voltage regulator to produce a secondary core voltage (VCORE) from the primary voltage that is applied to the device (VCC). In general, VCORE supplies the CPU, memories, and the digital modules, while VCC supplies the I/Os and analog modules. The VCORE output is maintained using a dedicated voltage reference. VCORE voltage level is programmable to allow power savings if the maximum device speed is not required. Modifying this configurable will impact the max frequencies available for the MCLK, HSMCLK, and SMCLK. </p>

</div>
</div>
<a id="af895d4bb38feb3f77dabf6962a6781c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af895d4bb38feb3f77dabf6962a6781c6">&sect;&nbsp;</a></span>clockSource</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int PowerMSP432_PerfLevel::clockSource</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The clock source for this performance level. </p>
<p>This configuration parameter is not currently used. </p>

</div>
</div>
<a id="a09e1fe7c19c829a647b222312d19fc38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09e1fe7c19c829a647b222312d19fc38">&sect;&nbsp;</a></span>DCORESEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int PowerMSP432_PerfLevel::DCORESEL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The DCO frequency range selection. </p>
<p>The nominal DCO frequency is specified via an enumerated value defined in cs.h, for example: CS_DCO_FREQUENCY_12, CS_DCO_FREQUENCY_24, etc. </p>

</div>
</div>
<a id="a573f00c036a4e62c0a9bb30e506afe32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a573f00c036a4e62c0a9bb30e506afe32">&sect;&nbsp;</a></span>SELM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int PowerMSP432_PerfLevel::SELM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The MCLK source. </p>
<p>The source is specified via an enumerated value from cs.h, for example: CS_DCOCLK_SELECT, CS_HFXTCLK_SELECT, etc. </p>

</div>
</div>
<a id="aad681777988e7f68312e24c7ba7d9e9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad681777988e7f68312e24c7ba7d9e9f">&sect;&nbsp;</a></span>DIVM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int PowerMSP432_PerfLevel::DIVM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The MCLK source divider. </p>
<p>The divide value is specified via an enumerated value from cs.h, for example: CS_CLOCKDIVIDER_1, CS_CLOCKDIVIDER_2, etc. </p>

</div>
</div>
<a id="a4b2742fe2b13b12b8ac31c9c6f343e99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b2742fe2b13b12b8ac31c9c6f343e99">&sect;&nbsp;</a></span>SELS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int PowerMSP432_PerfLevel::SELS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The HSMCLK and SMCLK source. </p>
<p>The source is specified via an enumerated value from cs.h, for example: CS_DCOCLK_SELECT, CS_HFXTCLK_SELECT, etc. </p>

</div>
</div>
<a id="aa60df7e4c61b02ede0658f00d66e18cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa60df7e4c61b02ede0658f00d66e18cd">&sect;&nbsp;</a></span>DIVHS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int PowerMSP432_PerfLevel::DIVHS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The HSMCLK source divider. </p>
<p>The divide value is specified via an enumerated value from cs.h, for example: CS_CLOCKDIVIDER_1, CS_CLOCKDIVIDER_2, etc. </p>

</div>
</div>
<a id="aa40781009e30e8d15b11a825088a76b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa40781009e30e8d15b11a825088a76b1">&sect;&nbsp;</a></span>DIVS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int PowerMSP432_PerfLevel::DIVS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The SMCLK source divider. </p>
<p>The divide value is specified via an enumerated value from cs.h, for example: CS_CLOCKDIVIDER_1, CS_CLOCKDIVIDER_2, etc. </p>

</div>
</div>
<a id="a4fd56256daf5e2619cdc6a04113f42cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fd56256daf5e2619cdc6a04113f42cd">&sect;&nbsp;</a></span>SELB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int PowerMSP432_PerfLevel::SELB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The BCLK source. </p>
<p>The source is specified via an enumerated value from cs.h, for example: CS_REFOCLK_SELECT, CS_DCOCLK_SELECT, etc. </p>

</div>
</div>
<a id="ad61fc8355446e2c3461954cd590185df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad61fc8355446e2c3461954cd590185df">&sect;&nbsp;</a></span>SELA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int PowerMSP432_PerfLevel::SELA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The ACLK source. </p>
<p>The source is specified via an enumerated value from cs.h, for example: CS_REFOCLK_SELECT, CS_DCOCLK_SELECT, etc. </p>

</div>
</div>
<a id="a0a73e6a315401e16c605e3c8e90aa2bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a73e6a315401e16c605e3c8e90aa2bc">&sect;&nbsp;</a></span>DIVA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int PowerMSP432_PerfLevel::DIVA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The ACLK source divider. </p>
<p>The divide value is specified via an enumerated value from cs.h, for example: CS_CLOCKDIVIDER_1, CS_CLOCKDIVIDER_2, etc. </p>

</div>
</div>
<a id="a029b77eb0cfd85c7a1b5b9c687a08b1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a029b77eb0cfd85c7a1b5b9c687a08b1b">&sect;&nbsp;</a></span>flashWaitStates</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int PowerMSP432_PerfLevel::flashWaitStates</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The number of Flash wait-states to be used for this performance level. </p>
<p>The number of wait-states is specified as a positive integer value.</p>
<p>The flash controller is configurable in terms of the number of memory bus cycles it takes to service any read command. This allows the CPU execution frequency to be higher than the maximum read frequency supported by the flash memory. If the bus clock speed is higher than the native frequency of the flash, the access is stalled for the configured number of wait states, allowing data from the flash to be accessed reliably.</p>
<dl class="section note"><dt>Note</dt><dd>See the device data sheet for CPU execution frequency and wait-state requirements. </dd></dl>

</div>
</div>
<a id="aa13b2fcb44c9cee0a5006f7b84b2a0d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa13b2fcb44c9cee0a5006f7b84b2a0d9">&sect;&nbsp;</a></span>enableFlashBuffer</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool PowerMSP432_PerfLevel::enableFlashBuffer</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Boolean specifying if Flash read buffering should be enabled for this performance level. </p>
<p>If 'true', buffering will be enabled; if 'false', buffering will be disabled.</p>
<p>When read buffering is enabled, the flash memory always reads an entire 128-bit line irrespective of the access size of 8, 16, or 32 bits. The 128-bit data and its associated address is internally buffered by the flash controller, so subsequent accesses (expected to be contiguous in nature) within the same 128-bit address boundary are serviced by the buffer. Hence, the flash accesses see wait-states only when the 128-bit boundary is crossed, while read accesses within the buffer's range are serviced without any bus stalls. If read buffering is disabled, accesses to the flash bypasses the buffer, and the data read from the flash is limited to the width of the access (8, 16, or 32 bits). Each bank has independent settings for the read buffering. In addition, within each bank, the application has independent flexibility to enable read buffering for instruction and data fetches. Read buffers are bypassed during any program or erase operation by the controller to ensure data coherency. </p>

</div>
</div>
<a id="a5217d2600330749ee725772a9c9494c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5217d2600330749ee725772a9c9494c3">&sect;&nbsp;</a></span>MCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int PowerMSP432_PerfLevel::MCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The expected MCLK frequency for this performance level, in Hz. </p>
<p>Note that this is an informational value; it is the expected MCLK frequency given the DCO frequency and source dividers specified above. </p>

</div>
</div>
<a id="aa03094315638698c0bc4a337b70aae19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa03094315638698c0bc4a337b70aae19">&sect;&nbsp;</a></span>HSMCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int PowerMSP432_PerfLevel::HSMCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The expected HSMCLK frequency for this performance level, in Hz. </p>
<p>Note that this is an informational value; it is the expected HSMCLK frequency given the DCO frequency and source dividers specified above. </p>

</div>
</div>
<a id="a860261b6485516b8df3099021e979661"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a860261b6485516b8df3099021e979661">&sect;&nbsp;</a></span>SMCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int PowerMSP432_PerfLevel::SMCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The expected SMCLK frequency for this performance level, in Hz. </p>
<p>Note that this is an informational value; it is the expected SMCLK frequency given the DCO frequency and source dividers specified above. </p>

</div>
</div>
<a id="ac29bd5ce6de5c90acbcf535780dd94bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac29bd5ce6de5c90acbcf535780dd94bc">&sect;&nbsp;</a></span>BCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int PowerMSP432_PerfLevel::BCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The BCLK frequency for this performance level. Currently only 32768 Hz is supported. </p>

</div>
</div>
<a id="afca031b655668dbed6ad8bfbbb918cd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afca031b655668dbed6ad8bfbbb918cd5">&sect;&nbsp;</a></span>ACLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int PowerMSP432_PerfLevel::ACLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The ACLK frequency for this performance level. Currently only 32768 Hz is supported. </p>

</div>
</div>
<a id="a2404b7d8870a764f17a35bc8701bf827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2404b7d8870a764f17a35bc8701bf827">&sect;&nbsp;</a></span>tuneFreqDCO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int PowerMSP432_PerfLevel::tuneFreqDCO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The target center frequency for custom tuning of the DCO, in Hz. This frequency value is used only when DCORESEL is specified as CS_DCO_TUNE_FREQ. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="_power_m_s_p432_8h_source.html">PowerMSP432.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="http://www.ti.com/corp/docs/legal/copyright.shtml">&copy; Copyright 1995-2019</a>, Texas Instruments Incorporated. All rights reserved. <br>
  <a href="http://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="http://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="http://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="http://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
