#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Apr  7 13:52:14 2018
# Process ID: 7328
# Current directory: D:/Workspaces/Xilinx/ip_test/Dual_DAC_AXI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7132 D:\Workspaces\Xilinx\ip_test\Dual_DAC_AXI\Dual_DAC_AXI.xpr
# Log file: D:/Workspaces/Xilinx/ip_test/Dual_DAC_AXI/vivado.log
# Journal file: D:/Workspaces/Xilinx/ip_test/Dual_DAC_AXI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Workspaces/Xilinx/ip_test/Dual_DAC_AXI/Dual_DAC_AXI.xpr
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
open_bd_design {D:/Workspaces/Xilinx/ip_test/Dual_DAC_AXI/Dual_DAC_AXI.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  D:/Workspaces/Xilinx/ip_repo [current_project]
update_ip_catalog
open_bd_design {D:/Workspaces/Xilinx/ip_test/Dual_DAC_AXI/Dual_DAC_AXI.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets AD5065_Dual_DAC_AXI_0_sclk] [get_bd_nets AD5065_Dual_DAC_AXI_0_sync] [get_bd_nets AD5065_Dual_DAC_AXI_0_mosi] [get_bd_nets AD5065_Dual_DAC_AXI_0_ldac] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells AD5065_Dual_DAC_AXI_0]
startgroup
create_bd_cell -type ip -vlnv DHMarinov:user:AD5065_Dual_DAC_AXI:1.0 AD5065_Dual_DAC_AXI_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins AD5065_Dual_DAC_AXI_0/s00_axi]
connect_bd_net [get_bd_ports ldac] [get_bd_pins AD5065_Dual_DAC_AXI_0/ldac]
connect_bd_net [get_bd_ports mosi] [get_bd_pins AD5065_Dual_DAC_AXI_0/mosi]
connect_bd_net [get_bd_ports sync] [get_bd_pins AD5065_Dual_DAC_AXI_0/sync]
connect_bd_net [get_bd_ports sclk] [get_bd_pins AD5065_Dual_DAC_AXI_0/sclk]
regenerate_bd_layout -routing
set_property location {3.5 1138 103} [get_bd_cells AD5065_Dual_DAC_AXI_0]
regenerate_bd_layout -routing
save_bd_design
