blk_mem_gen_1920_12.v,verilog,xil_defaultlib,../../../../upsampling.srcs/sources_1/ip/blk_mem_gen_1920_12/sim/blk_mem_gen_1920_12.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
