<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altclkctrl_181/sim/single_region_altclkctrl_181_bjorw2i.v"
   type="VERILOG"
   library="single_region_altclkctrl_181" />
 <file
   path="sim/single_region.v"
   type="VERILOG"
   hasInlineConfiguration="true" />
 <topLevel name="single_region" />
 <deviceFamily name="arria10" />
</simPackage>
