

================================================================
== Vivado HLS Report for 'invCosh'
================================================================
* Date:           Thu May 24 15:26:53 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        tkmu_proj0
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.67|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    7|    7|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     157|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      2|       0|       0|
|Memory           |        9|      -|       0|       0|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|      86|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        9|      2|      86|     157|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |tkmu_simple_hw_mulbW_U22  |tkmu_simple_hw_mulbW  |        0|      2|  0|   0|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      2|  0|   0|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+
    |cosh_table1_U  |invCosh_cosh_table1  |        9|  0|   0|  8192|   17|     1|       139264|
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                     |        9|  0|   0|  8192|   17|     1|       139264|
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |ret_V_fu_147_p2     |     +    |      0|  0|  17|           1|          17|
    |r_V_fu_109_p2       |     -    |      0|  0|  26|          24|          26|
    |sel_tmp2_fu_209_p2  |    and   |      0|  0|   1|           1|           1|
    |icmp_fu_195_p2      |   icmp   |      0|  0|   7|          19|           1|
    |tmp_s_fu_141_p2     |   icmp   |      0|  0|   4|          10|           1|
    |tmp_200_fu_222_p2   |    or    |      0|  0|   1|           1|           1|
    |ap_return           |  select  |      0|  0|  17|           1|          17|
    |index_fu_169_p3     |  select  |      0|  0|  32|           1|          32|
    |sel_tmp_fu_214_p3   |  select  |      0|  0|  18|           1|          18|
    |tmp_202_fu_161_p3   |  select  |      0|  0|  32|           1|          32|
    |sel_tmp1_fu_204_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 157|          61|         148|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter6_tmp_237_reg_250  |   1|   0|    1|          0|
    |icmp_reg_261                               |   1|   0|    1|          0|
    |index_reg_245                              |  32|   0|   32|          0|
    |tmp_234_reg_240                            |  24|   0|   24|          0|
    |tmp_237_reg_250                            |   1|   0|    1|          0|
    |tmp_238_reg_256                            |  19|   0|   19|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  86|   0|   86|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |    invCosh   | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |    invCosh   | return value |
|ap_start     |  in |    1| ap_ctrl_hs |    invCosh   | return value |
|ap_done      | out |    1| ap_ctrl_hs |    invCosh   | return value |
|ap_idle      | out |    1| ap_ctrl_hs |    invCosh   | return value |
|ap_ready     | out |    1| ap_ctrl_hs |    invCosh   | return value |
|ap_return    | out |   17| ap_ctrl_hs |    invCosh   | return value |
|data_V_read  |  in |   12|   ap_none  |  data_V_read |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 1
  Pipeline-0: II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
* FSM state operations: 

 <State 1>: 1.54ns
ST_1: data_V_read_3 (3)  [1/1] 0.00ns
_ifconv:0  %data_V_read_3 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %data_V_read)

ST_1: r_V_tr (5)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:534
_ifconv:2  %r_V_tr = call i25 @_ssdm_op_BitConcatenate.i25.i12.i13(i12 %data_V_read_3, i13 0)

ST_1: zext_cast (6)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:534
_ifconv:3  %zext_cast = zext i25 %r_V_tr to i51

ST_1: mul (7)  [5/5] 1.54ns  loc: src/tk-mu_simple.h:534
_ifconv:4  %mul = mul i51 44739243, %zext_cast


 <State 2>: 1.54ns
ST_2: mul (7)  [4/5] 1.54ns  loc: src/tk-mu_simple.h:534
_ifconv:4  %mul = mul i51 44739243, %zext_cast


 <State 3>: 1.54ns
ST_3: mul (7)  [3/5] 1.54ns  loc: src/tk-mu_simple.h:534
_ifconv:4  %mul = mul i51 44739243, %zext_cast


 <State 4>: 1.54ns
ST_4: mul (7)  [2/5] 1.54ns  loc: src/tk-mu_simple.h:534
_ifconv:4  %mul = mul i51 44739243, %zext_cast


 <State 5>: 1.54ns
ST_5: mul (7)  [1/5] 1.54ns  loc: src/tk-mu_simple.h:534
_ifconv:4  %mul = mul i51 44739243, %zext_cast

ST_5: tmp_234 (8)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:534
_ifconv:5  %tmp_234 = call i24 @_ssdm_op_PartSelect.i24.i51.i32.i32(i51 %mul, i32 27, i32 50)


 <State 6>: 3.67ns
ST_6: tmp (9)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:534
_ifconv:6  %tmp = zext i24 %tmp_234 to i26

ST_6: r_V (10)  [1/1] 1.57ns  loc: src/tk-mu_simple.h:534
_ifconv:7  %r_V = sub i26 8388608, %tmp

ST_6: tmp_198 (11)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:534
_ifconv:8  %tmp_198 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V, i32 10, i32 25)

ST_6: ret_V_cast (12)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:534
_ifconv:9  %ret_V_cast = sext i16 %tmp_198 to i17

ST_6: tmp_235 (13)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:534 (grouped into LUT with out node index)
_ifconv:10  %tmp_235 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %r_V, i32 25)

ST_6: tmp_236 (14)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:534
_ifconv:11  %tmp_236 = trunc i26 %r_V to i10

ST_6: tmp_s (15)  [1/1] 1.23ns  loc: src/tk-mu_simple.h:534
_ifconv:12  %tmp_s = icmp eq i10 %tmp_236, 0

ST_6: ret_V (16)  [1/1] 1.39ns  loc: src/tk-mu_simple.h:534
_ifconv:13  %ret_V = add i17 1, %ret_V_cast

ST_6: tmp_199 (17)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:534
_ifconv:14  %tmp_199 = sext i16 %tmp_198 to i32

ST_6: tmp_201 (18)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:534 (grouped into LUT with out node index)
_ifconv:15  %tmp_201 = sext i17 %ret_V to i32

ST_6: tmp_202 (19)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:534 (grouped into LUT with out node index)
_ifconv:16  %tmp_202 = select i1 %tmp_s, i32 %tmp_199, i32 %tmp_201

ST_6: index (20)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:534 (out node of the LUT)
_ifconv:17  %index = select i1 %tmp_235, i32 %tmp_202, i32 %tmp_199

ST_6: tmp_237 (21)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:536
_ifconv:18  %tmp_237 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %index, i32 31)

ST_6: tmp_238 (22)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:537
_ifconv:19  %tmp_238 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %index, i32 13, i32 31)


 <State 7>: 2.39ns
ST_7: icmp (23)  [1/1] 1.31ns  loc: src/tk-mu_simple.h:537
_ifconv:20  %icmp = icmp sgt i19 %tmp_238, 0

ST_7: tmp_195 (24)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:538
_ifconv:21  %tmp_195 = zext i32 %index to i64

ST_7: cosh_table1_addr (25)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:538
_ifconv:22  %cosh_table1_addr = getelementptr [8192 x i17]* @cosh_table1, i64 0, i64 %tmp_195

ST_7: cosh_table1_load (26)  [2/2] 2.39ns  loc: src/tk-mu_simple.h:538
_ifconv:23  %cosh_table1_load = load i17* %cosh_table1_addr, align 4


 <State 8>: 3.10ns
ST_8: StgValue_36 (4)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:529
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_8: cosh_table1_load (26)  [1/2] 2.39ns  loc: src/tk-mu_simple.h:538
_ifconv:23  %cosh_table1_load = load i17* %cosh_table1_addr, align 4

ST_8: sel_tmp1 (27)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:536 (grouped into LUT with out node sel_tmp2)
_ifconv:24  %sel_tmp1 = xor i1 %tmp_237, true

ST_8: sel_tmp2 (28)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:537 (out node of the LUT)
_ifconv:25  %sel_tmp2 = and i1 %icmp, %sel_tmp1

ST_8: sel_tmp (29)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:538 (grouped into LUT with out node ssdm_int_V_write_ass)
_ifconv:26  %sel_tmp = select i1 %sel_tmp2, i17 -65536, i17 6511

ST_8: tmp_200 (30)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:538 (grouped into LUT with out node ssdm_int_V_write_ass)
_ifconv:27  %tmp_200 = or i1 %sel_tmp2, %tmp_237

ST_8: ssdm_int_V_write_ass (31)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:538 (out node of the LUT)
_ifconv:28  %ssdm_int_V_write_ass = select i1 %tmp_200, i17 %sel_tmp, i17 %cosh_table1_load

ST_8: StgValue_43 (32)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:540
_ifconv:29  ret i17 %ssdm_int_V_write_ass



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cosh_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V_read_3        (read          ) [ 000000000]
r_V_tr               (bitconcatenate) [ 000000000]
zext_cast            (zext          ) [ 011111000]
mul                  (mul           ) [ 000000000]
tmp_234              (partselect    ) [ 010000100]
tmp                  (zext          ) [ 000000000]
r_V                  (sub           ) [ 000000000]
tmp_198              (partselect    ) [ 000000000]
ret_V_cast           (sext          ) [ 000000000]
tmp_235              (bitselect     ) [ 000000000]
tmp_236              (trunc         ) [ 000000000]
tmp_s                (icmp          ) [ 000000000]
ret_V                (add           ) [ 000000000]
tmp_199              (sext          ) [ 000000000]
tmp_201              (sext          ) [ 000000000]
tmp_202              (select        ) [ 000000000]
index                (select        ) [ 010000010]
tmp_237              (bitselect     ) [ 010000011]
tmp_238              (partselect    ) [ 010000010]
icmp                 (icmp          ) [ 010000001]
tmp_195              (zext          ) [ 000000000]
cosh_table1_addr     (getelementptr ) [ 010000001]
StgValue_36          (specpipeline  ) [ 000000000]
cosh_table1_load     (load          ) [ 000000000]
sel_tmp1             (xor           ) [ 000000000]
sel_tmp2             (and           ) [ 000000000]
sel_tmp              (select        ) [ 000000000]
tmp_200              (or            ) [ 000000000]
ssdm_int_V_write_ass (select        ) [ 000000000]
StgValue_43          (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cosh_table1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cosh_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i12.i13"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i51.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i26.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="data_V_read_3_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="12" slack="0"/>
<pin id="62" dir="0" index="1" bw="12" slack="0"/>
<pin id="63" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read_3/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="cosh_table1_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="17" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="17" slack="0"/>
<pin id="70" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cosh_table1_addr/7 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="13" slack="0"/>
<pin id="75" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="76" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cosh_table1_load/7 "/>
</bind>
</comp>

<comp id="78" class="1004" name="r_V_tr_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="25" slack="0"/>
<pin id="80" dir="0" index="1" bw="12" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_tr/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="zext_cast_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="25" slack="0"/>
<pin id="88" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="27" slack="0"/>
<pin id="92" dir="0" index="1" bw="25" slack="0"/>
<pin id="93" dir="1" index="2" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_234_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="24" slack="0"/>
<pin id="98" dir="0" index="1" bw="51" slack="0"/>
<pin id="99" dir="0" index="2" bw="6" slack="0"/>
<pin id="100" dir="0" index="3" bw="7" slack="0"/>
<pin id="101" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_234/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="24" slack="1"/>
<pin id="108" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="109" class="1004" name="r_V_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="25" slack="0"/>
<pin id="111" dir="0" index="1" bw="24" slack="0"/>
<pin id="112" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/6 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_198_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="0" index="1" bw="26" slack="0"/>
<pin id="118" dir="0" index="2" bw="5" slack="0"/>
<pin id="119" dir="0" index="3" bw="6" slack="0"/>
<pin id="120" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_198/6 "/>
</bind>
</comp>

<comp id="125" class="1004" name="ret_V_cast_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="0"/>
<pin id="127" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ret_V_cast/6 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_235_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="26" slack="0"/>
<pin id="132" dir="0" index="2" bw="6" slack="0"/>
<pin id="133" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_235/6 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_236_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="26" slack="0"/>
<pin id="139" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_236/6 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_s_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="0"/>
<pin id="143" dir="0" index="1" bw="10" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="147" class="1004" name="ret_V_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="16" slack="0"/>
<pin id="150" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/6 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_199_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_199/6 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_201_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="17" slack="0"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_201/6 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_202_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="0" index="2" bw="32" slack="0"/>
<pin id="165" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_202/6 "/>
</bind>
</comp>

<comp id="169" class="1004" name="index_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="0" index="2" bw="32" slack="0"/>
<pin id="173" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index/6 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_237_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="17" slack="0"/>
<pin id="180" dir="0" index="2" bw="6" slack="0"/>
<pin id="181" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_237/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_238_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="19" slack="0"/>
<pin id="187" dir="0" index="1" bw="17" slack="0"/>
<pin id="188" dir="0" index="2" bw="5" slack="0"/>
<pin id="189" dir="0" index="3" bw="6" slack="0"/>
<pin id="190" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_238/6 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="19" slack="1"/>
<pin id="197" dir="0" index="1" bw="19" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/7 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_195_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="17" slack="1"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_195/7 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sel_tmp1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="2"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/8 "/>
</bind>
</comp>

<comp id="209" class="1004" name="sel_tmp2_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/8 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sel_tmp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="17" slack="0"/>
<pin id="217" dir="0" index="2" bw="17" slack="0"/>
<pin id="218" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/8 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_200_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="2"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_200/8 "/>
</bind>
</comp>

<comp id="227" class="1004" name="ssdm_int_V_write_ass_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="17" slack="0"/>
<pin id="230" dir="0" index="2" bw="17" slack="0"/>
<pin id="231" dir="1" index="3" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ssdm_int_V_write_ass/8 "/>
</bind>
</comp>

<comp id="235" class="1005" name="zext_cast_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="51" slack="1"/>
<pin id="237" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="zext_cast "/>
</bind>
</comp>

<comp id="240" class="1005" name="tmp_234_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="24" slack="1"/>
<pin id="242" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_234 "/>
</bind>
</comp>

<comp id="245" class="1005" name="index_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="index "/>
</bind>
</comp>

<comp id="250" class="1005" name="tmp_237_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="2"/>
<pin id="252" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_237 "/>
</bind>
</comp>

<comp id="256" class="1005" name="tmp_238_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="19" slack="1"/>
<pin id="258" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tmp_238 "/>
</bind>
</comp>

<comp id="261" class="1005" name="icmp_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="266" class="1005" name="cosh_table1_addr_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="13" slack="1"/>
<pin id="268" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="cosh_table1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="42" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="60" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="89"><net_src comp="78" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="86" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="90" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="106" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="109" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="115" pin=3"/></net>

<net id="128"><net_src comp="115" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="109" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="140"><net_src comp="109" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="125" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="115" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="147" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="141" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="153" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="157" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="174"><net_src comp="129" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="161" pin="3"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="153" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="169" pin="3"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="34" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="169" pin="3"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="194"><net_src comp="34" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="200" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="208"><net_src comp="54" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="204" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="209" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="56" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="58" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="226"><net_src comp="209" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="214" pin="3"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="73" pin="2"/><net_sink comp="227" pin=2"/></net>

<net id="238"><net_src comp="86" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="243"><net_src comp="96" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="248"><net_src comp="169" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="253"><net_src comp="177" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="259"><net_src comp="185" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="264"><net_src comp="195" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="269"><net_src comp="66" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="73" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_V_read | {}
	Port: cosh_table1 | {}
 - Input state : 
	Port: invCosh : data_V_read | {1 }
	Port: invCosh : cosh_table1 | {7 8 }
  - Chain level:
	State 1
		zext_cast : 1
		mul : 2
	State 2
	State 3
	State 4
	State 5
		tmp_234 : 1
	State 6
		r_V : 1
		tmp_198 : 2
		ret_V_cast : 3
		tmp_235 : 2
		tmp_236 : 2
		tmp_s : 3
		ret_V : 4
		tmp_199 : 3
		tmp_201 : 5
		tmp_202 : 6
		index : 7
		tmp_237 : 8
		tmp_238 : 8
	State 7
		cosh_table1_addr : 1
		cosh_table1_load : 2
	State 8
		StgValue_43 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_202_fu_161       |    0    |    0    |    32   |
|  select  |         index_fu_169        |    0    |    0    |    32   |
|          |        sel_tmp_fu_214       |    0    |    0    |    17   |
|          | ssdm_int_V_write_ass_fu_227 |    0    |    0    |    17   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |          r_V_fu_109         |    0    |    0    |    25   |
|----------|-----------------------------|---------|---------|---------|
|    add   |         ret_V_fu_147        |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |         tmp_s_fu_141        |    0    |    0    |    4    |
|          |         icmp_fu_195         |    0    |    0    |    7    |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_90          |    2    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    xor   |       sel_tmp1_fu_204       |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    and   |       sel_tmp2_fu_209       |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    or    |        tmp_200_fu_222       |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|   read   |   data_V_read_3_read_fu_60  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|         r_V_tr_fu_78        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_cast_fu_86       |    0    |    0    |    0    |
|   zext   |          tmp_fu_106         |    0    |    0    |    0    |
|          |        tmp_195_fu_200       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_234_fu_96        |    0    |    0    |    0    |
|partselect|        tmp_198_fu_115       |    0    |    0    |    0    |
|          |        tmp_238_fu_185       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      ret_V_cast_fu_125      |    0    |    0    |    0    |
|   sext   |        tmp_199_fu_153       |    0    |    0    |    0    |
|          |        tmp_201_fu_157       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|        tmp_235_fu_129       |    0    |    0    |    0    |
|          |        tmp_237_fu_177       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |        tmp_236_fu_137       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    2    |    0    |   153   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|cosh_table1_addr_reg_266|   13   |
|      icmp_reg_261      |    1   |
|      index_reg_245     |   32   |
|     tmp_234_reg_240    |   24   |
|     tmp_237_reg_250    |    1   |
|     tmp_238_reg_256    |   19   |
|    zext_cast_reg_235   |   51   |
+------------------------+--------+
|          Total         |   141  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |   2  |  13  |   26   ||    13   |
|     grp_fu_90    |  p1  |   2  |  25  |   50   ||    25   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   76   ||  1.784  ||    38   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   153  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   38   |
|  Register |    -   |    -   |   141  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   141  |   191  |
+-----------+--------+--------+--------+--------+
