
Robot_Firmware_v17.9.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000034f0  00400000  00400000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000050  20400000  004034f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000404c  20400050  00403540  00020050  2**3
                  ALLOC
  3 .heap         00000204  2040409c  0040758c  00020050  2**0
                  ALLOC
  4 .stack        00000400  204042a0  00407790  00020050  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  00020050  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002007e  2**0
                  CONTENTS, READONLY
  7 .debug_info   000246ac  00000000  00000000  000200d7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00004af3  00000000  00000000  00044783  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000cd0c  00000000  00000000  00049276  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000df8  00000000  00000000  00055f82  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000d18  00000000  00000000  00056d7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0003ccb9  00000000  00000000  00057a92  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001d7cc  00000000  00000000  0009474b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00123de0  00000000  00000000  000b1f17  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002384  00000000  00000000  001d5cf8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	a0 46 40 20 f9 01 40 00 f5 01 40 00 f5 01 40 00     .F@ ..@...@...@.
  400010:	f5 01 40 00 f5 01 40 00 f5 01 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	f5 01 40 00 f5 01 40 00 00 00 00 00 f5 01 40 00     ..@...@.......@.
  40003c:	f5 01 40 00 f5 01 40 00 f5 01 40 00 f5 01 40 00     ..@...@...@...@.
  40004c:	f5 01 40 00 f5 01 40 00 f5 01 40 00 f5 01 40 00     ..@...@...@...@.
  40005c:	f5 01 40 00 f5 01 40 00 00 00 00 00 d5 14 40 00     ..@...@.......@.
  40006c:	c9 14 40 00 00 00 00 00 f5 01 40 00 f5 01 40 00     ..@.......@...@.
  40007c:	f5 01 40 00 f5 01 40 00 00 00 00 00 f5 01 40 00     ..@...@.......@.
  40008c:	f5 01 40 00 f5 01 40 00 f5 01 40 00 f5 01 40 00     ..@...@...@...@.
  40009c:	35 1c 40 00 f5 01 40 00 f5 01 40 00 49 1c 40 00     5.@...@...@.I.@.
  4000ac:	f5 01 40 00 f5 01 40 00 f5 01 40 00 f5 01 40 00     ..@...@...@...@.
  4000bc:	99 16 40 00 f5 01 40 00 f5 01 40 00 f5 01 40 00     ..@...@...@...@.
	...
  4000e0:	f5 01 40 00 f5 01 40 00 00 00 00 00 f5 01 40 00     ..@...@.......@.
  4000f0:	f5 01 40 00 f5 01 40 00 f5 01 40 00 f5 01 40 00     ..@...@...@...@.
  400100:	f5 01 40 00 f5 01 40 00 f5 01 40 00 f5 01 40 00     ..@...@...@...@.
  400110:	f5 01 40 00 00 00 00 00 00 00 00 00 00 00 00 00     ..@.............
  400120:	f5 01 40 00 f5 01 40 00 f5 01 40 00 f5 01 40 00     ..@...@...@...@.
  400130:	ad 16 40 00 f5 01 40 00 00 00 00 00 f5 01 40 00     ..@...@.......@.
  400140:	f5 01 40 00 f5 01 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  400150:	f5 01 40 00 f5 01 40 00                             ..@...@.

00400158 <__do_global_dtors_aux>:
  400158:	b510      	push	{r4, lr}
  40015a:	4c05      	ldr	r4, [pc, #20]	; (400170 <__do_global_dtors_aux+0x18>)
  40015c:	7823      	ldrb	r3, [r4, #0]
  40015e:	b933      	cbnz	r3, 40016e <__do_global_dtors_aux+0x16>
  400160:	4b04      	ldr	r3, [pc, #16]	; (400174 <__do_global_dtors_aux+0x1c>)
  400162:	b113      	cbz	r3, 40016a <__do_global_dtors_aux+0x12>
  400164:	4804      	ldr	r0, [pc, #16]	; (400178 <__do_global_dtors_aux+0x20>)
  400166:	f3af 8000 	nop.w
  40016a:	2301      	movs	r3, #1
  40016c:	7023      	strb	r3, [r4, #0]
  40016e:	bd10      	pop	{r4, pc}
  400170:	20400050 	.word	0x20400050
  400174:	00000000 	.word	0x00000000
  400178:	004034f0 	.word	0x004034f0

0040017c <frame_dummy>:
  40017c:	4b0c      	ldr	r3, [pc, #48]	; (4001b0 <frame_dummy+0x34>)
  40017e:	b143      	cbz	r3, 400192 <frame_dummy+0x16>
  400180:	480c      	ldr	r0, [pc, #48]	; (4001b4 <frame_dummy+0x38>)
  400182:	490d      	ldr	r1, [pc, #52]	; (4001b8 <frame_dummy+0x3c>)
  400184:	b510      	push	{r4, lr}
  400186:	f3af 8000 	nop.w
  40018a:	480c      	ldr	r0, [pc, #48]	; (4001bc <frame_dummy+0x40>)
  40018c:	6803      	ldr	r3, [r0, #0]
  40018e:	b923      	cbnz	r3, 40019a <frame_dummy+0x1e>
  400190:	bd10      	pop	{r4, pc}
  400192:	480a      	ldr	r0, [pc, #40]	; (4001bc <frame_dummy+0x40>)
  400194:	6803      	ldr	r3, [r0, #0]
  400196:	b933      	cbnz	r3, 4001a6 <frame_dummy+0x2a>
  400198:	4770      	bx	lr
  40019a:	4b09      	ldr	r3, [pc, #36]	; (4001c0 <frame_dummy+0x44>)
  40019c:	2b00      	cmp	r3, #0
  40019e:	d0f7      	beq.n	400190 <frame_dummy+0x14>
  4001a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001a4:	4718      	bx	r3
  4001a6:	4b06      	ldr	r3, [pc, #24]	; (4001c0 <frame_dummy+0x44>)
  4001a8:	2b00      	cmp	r3, #0
  4001aa:	d0f5      	beq.n	400198 <frame_dummy+0x1c>
  4001ac:	4718      	bx	r3
  4001ae:	bf00      	nop
  4001b0:	00000000 	.word	0x00000000
  4001b4:	004034f0 	.word	0x004034f0
  4001b8:	20400054 	.word	0x20400054
  4001bc:	004034f0 	.word	0x004034f0
  4001c0:	00000000 	.word	0x00000000

004001c4 <adc_init>:
  4001c4:	b538      	push	{r3, r4, r5, lr}
  4001c6:	4d06      	ldr	r5, [pc, #24]	; (4001e0 <adc_init+0x1c>)
  4001c8:	2100      	movs	r1, #0
  4001ca:	4628      	mov	r0, r5
  4001cc:	4c05      	ldr	r4, [pc, #20]	; (4001e4 <adc_init+0x20>)
  4001ce:	47a0      	blx	r4
  4001d0:	2105      	movs	r1, #5
  4001d2:	4628      	mov	r0, r5
  4001d4:	47a0      	blx	r4
  4001d6:	2107      	movs	r1, #7
  4001d8:	4628      	mov	r0, r5
  4001da:	47a0      	blx	r4
  4001dc:	bd38      	pop	{r3, r4, r5, pc}
  4001de:	bf00      	nop
  4001e0:	20400148 	.word	0x20400148
  4001e4:	004009d1 	.word	0x004009d1

004001e8 <atmel_start_init>:
  4001e8:	b508      	push	{r3, lr}
  4001ea:	4b01      	ldr	r3, [pc, #4]	; (4001f0 <atmel_start_init+0x8>)
  4001ec:	4798      	blx	r3
  4001ee:	bd08      	pop	{r3, pc}
  4001f0:	00400671 	.word	0x00400671

004001f4 <Dummy_Handler>:
  4001f4:	e7fe      	b.n	4001f4 <Dummy_Handler>
	...

004001f8 <Reset_Handler>:
  4001f8:	b508      	push	{r3, lr}
  4001fa:	4b10      	ldr	r3, [pc, #64]	; (40023c <Reset_Handler+0x44>)
  4001fc:	4a10      	ldr	r2, [pc, #64]	; (400240 <Reset_Handler+0x48>)
  4001fe:	429a      	cmp	r2, r3
  400200:	d009      	beq.n	400216 <Reset_Handler+0x1e>
  400202:	4b0e      	ldr	r3, [pc, #56]	; (40023c <Reset_Handler+0x44>)
  400204:	4a0e      	ldr	r2, [pc, #56]	; (400240 <Reset_Handler+0x48>)
  400206:	e003      	b.n	400210 <Reset_Handler+0x18>
  400208:	6811      	ldr	r1, [r2, #0]
  40020a:	6019      	str	r1, [r3, #0]
  40020c:	3304      	adds	r3, #4
  40020e:	3204      	adds	r2, #4
  400210:	490c      	ldr	r1, [pc, #48]	; (400244 <Reset_Handler+0x4c>)
  400212:	428b      	cmp	r3, r1
  400214:	d3f8      	bcc.n	400208 <Reset_Handler+0x10>
  400216:	4b0c      	ldr	r3, [pc, #48]	; (400248 <Reset_Handler+0x50>)
  400218:	e002      	b.n	400220 <Reset_Handler+0x28>
  40021a:	2200      	movs	r2, #0
  40021c:	601a      	str	r2, [r3, #0]
  40021e:	3304      	adds	r3, #4
  400220:	4a0a      	ldr	r2, [pc, #40]	; (40024c <Reset_Handler+0x54>)
  400222:	4293      	cmp	r3, r2
  400224:	d3f9      	bcc.n	40021a <Reset_Handler+0x22>
  400226:	4a0a      	ldr	r2, [pc, #40]	; (400250 <Reset_Handler+0x58>)
  400228:	4b0a      	ldr	r3, [pc, #40]	; (400254 <Reset_Handler+0x5c>)
  40022a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40022e:	6093      	str	r3, [r2, #8]
  400230:	4b09      	ldr	r3, [pc, #36]	; (400258 <Reset_Handler+0x60>)
  400232:	4798      	blx	r3
  400234:	4b09      	ldr	r3, [pc, #36]	; (40025c <Reset_Handler+0x64>)
  400236:	4798      	blx	r3
  400238:	e7fe      	b.n	400238 <Reset_Handler+0x40>
  40023a:	bf00      	nop
  40023c:	20400000 	.word	0x20400000
  400240:	004034f0 	.word	0x004034f0
  400244:	20400050 	.word	0x20400050
  400248:	20400050 	.word	0x20400050
  40024c:	2040409c 	.word	0x2040409c
  400250:	e000ed00 	.word	0xe000ed00
  400254:	00400000 	.word	0x00400000
  400258:	0040315d 	.word	0x0040315d
  40025c:	00401e79 	.word	0x00401e79

00400260 <set_LEDs>:
  400260:	f010 0f01 	tst.w	r0, #1
  400264:	d018      	beq.n	400298 <set_LEDs+0x38>
  400266:	2280      	movs	r2, #128	; 0x80
  400268:	4b15      	ldr	r3, [pc, #84]	; (4002c0 <set_LEDs+0x60>)
  40026a:	631a      	str	r2, [r3, #48]	; 0x30
  40026c:	f010 0f02 	tst.w	r0, #2
  400270:	d016      	beq.n	4002a0 <set_LEDs+0x40>
  400272:	f44f 7280 	mov.w	r2, #256	; 0x100
  400276:	4b12      	ldr	r3, [pc, #72]	; (4002c0 <set_LEDs+0x60>)
  400278:	631a      	str	r2, [r3, #48]	; 0x30
  40027a:	f010 0f04 	tst.w	r0, #4
  40027e:	d014      	beq.n	4002aa <set_LEDs+0x4a>
  400280:	f44f 7200 	mov.w	r2, #512	; 0x200
  400284:	4b0e      	ldr	r3, [pc, #56]	; (4002c0 <set_LEDs+0x60>)
  400286:	631a      	str	r2, [r3, #48]	; 0x30
  400288:	f010 0f08 	tst.w	r0, #8
  40028c:	d112      	bne.n	4002b4 <set_LEDs+0x54>
  40028e:	f44f 6280 	mov.w	r2, #1024	; 0x400
  400292:	4b0b      	ldr	r3, [pc, #44]	; (4002c0 <set_LEDs+0x60>)
  400294:	635a      	str	r2, [r3, #52]	; 0x34
  400296:	4770      	bx	lr
  400298:	2280      	movs	r2, #128	; 0x80
  40029a:	4b09      	ldr	r3, [pc, #36]	; (4002c0 <set_LEDs+0x60>)
  40029c:	635a      	str	r2, [r3, #52]	; 0x34
  40029e:	e7e5      	b.n	40026c <set_LEDs+0xc>
  4002a0:	f44f 7280 	mov.w	r2, #256	; 0x100
  4002a4:	4b06      	ldr	r3, [pc, #24]	; (4002c0 <set_LEDs+0x60>)
  4002a6:	635a      	str	r2, [r3, #52]	; 0x34
  4002a8:	e7e7      	b.n	40027a <set_LEDs+0x1a>
  4002aa:	f44f 7200 	mov.w	r2, #512	; 0x200
  4002ae:	4b04      	ldr	r3, [pc, #16]	; (4002c0 <set_LEDs+0x60>)
  4002b0:	635a      	str	r2, [r3, #52]	; 0x34
  4002b2:	e7e9      	b.n	400288 <set_LEDs+0x28>
  4002b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
  4002b8:	4b01      	ldr	r3, [pc, #4]	; (4002c0 <set_LEDs+0x60>)
  4002ba:	631a      	str	r2, [r3, #48]	; 0x30
  4002bc:	4770      	bx	lr
  4002be:	bf00      	nop
  4002c0:	400e1400 	.word	0x400e1400

004002c4 <TIMER_0_init>:
  4002c4:	b508      	push	{r3, lr}
  4002c6:	4b08      	ldr	r3, [pc, #32]	; (4002e8 <TIMER_0_init+0x24>)
  4002c8:	699b      	ldr	r3, [r3, #24]
  4002ca:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
  4002ce:	d103      	bne.n	4002d8 <TIMER_0_init+0x14>
  4002d0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  4002d4:	4b04      	ldr	r3, [pc, #16]	; (4002e8 <TIMER_0_init+0x24>)
  4002d6:	611a      	str	r2, [r3, #16]
  4002d8:	4b04      	ldr	r3, [pc, #16]	; (4002ec <TIMER_0_init+0x28>)
  4002da:	4798      	blx	r3
  4002dc:	4602      	mov	r2, r0
  4002de:	4904      	ldr	r1, [pc, #16]	; (4002f0 <TIMER_0_init+0x2c>)
  4002e0:	4804      	ldr	r0, [pc, #16]	; (4002f4 <TIMER_0_init+0x30>)
  4002e2:	4b05      	ldr	r3, [pc, #20]	; (4002f8 <TIMER_0_init+0x34>)
  4002e4:	4798      	blx	r3
  4002e6:	bd08      	pop	{r3, pc}
  4002e8:	400e0600 	.word	0x400e0600
  4002ec:	00401c31 	.word	0x00401c31
  4002f0:	4000c000 	.word	0x4000c000
  4002f4:	204001c0 	.word	0x204001c0
  4002f8:	00400f7d 	.word	0x00400f7d

004002fc <TIMER_1_init>:
  4002fc:	b508      	push	{r3, lr}
  4002fe:	4b08      	ldr	r3, [pc, #32]	; (400320 <TIMER_1_init+0x24>)
  400300:	699b      	ldr	r3, [r3, #24]
  400302:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
  400306:	d103      	bne.n	400310 <TIMER_1_init+0x14>
  400308:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40030c:	4b04      	ldr	r3, [pc, #16]	; (400320 <TIMER_1_init+0x24>)
  40030e:	611a      	str	r2, [r3, #16]
  400310:	4b04      	ldr	r3, [pc, #16]	; (400324 <TIMER_1_init+0x28>)
  400312:	4798      	blx	r3
  400314:	4602      	mov	r2, r0
  400316:	4904      	ldr	r1, [pc, #16]	; (400328 <TIMER_1_init+0x2c>)
  400318:	4804      	ldr	r0, [pc, #16]	; (40032c <TIMER_1_init+0x30>)
  40031a:	4b05      	ldr	r3, [pc, #20]	; (400330 <TIMER_1_init+0x34>)
  40031c:	4798      	blx	r3
  40031e:	bd08      	pop	{r3, pc}
  400320:	400e0600 	.word	0x400e0600
  400324:	00401c31 	.word	0x00401c31
  400328:	40010000 	.word	0x40010000
  40032c:	20400150 	.word	0x20400150
  400330:	00400f7d 	.word	0x00400f7d

00400334 <ADC_0_PORT_init>:
  400334:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  400338:	4b05      	ldr	r3, [pc, #20]	; (400350 <ADC_0_PORT_init+0x1c>)
  40033a:	601a      	str	r2, [r3, #0]
  40033c:	2204      	movs	r2, #4
  40033e:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400342:	601a      	str	r2, [r3, #0]
  400344:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  400348:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
  40034c:	601a      	str	r2, [r3, #0]
  40034e:	4770      	bx	lr
  400350:	400e1400 	.word	0x400e1400

00400354 <ADC_0_CLOCK_init>:
  400354:	4b04      	ldr	r3, [pc, #16]	; (400368 <ADC_0_CLOCK_init+0x14>)
  400356:	699b      	ldr	r3, [r3, #24]
  400358:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
  40035c:	d103      	bne.n	400366 <ADC_0_CLOCK_init+0x12>
  40035e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400362:	4b01      	ldr	r3, [pc, #4]	; (400368 <ADC_0_CLOCK_init+0x14>)
  400364:	611a      	str	r2, [r3, #16]
  400366:	4770      	bx	lr
  400368:	400e0600 	.word	0x400e0600

0040036c <ADC_0_init>:
  40036c:	b508      	push	{r3, lr}
  40036e:	4b05      	ldr	r3, [pc, #20]	; (400384 <ADC_0_init+0x18>)
  400370:	4798      	blx	r3
  400372:	4b05      	ldr	r3, [pc, #20]	; (400388 <ADC_0_init+0x1c>)
  400374:	4798      	blx	r3
  400376:	2200      	movs	r2, #0
  400378:	4904      	ldr	r1, [pc, #16]	; (40038c <ADC_0_init+0x20>)
  40037a:	4805      	ldr	r0, [pc, #20]	; (400390 <ADC_0_init+0x24>)
  40037c:	4b05      	ldr	r3, [pc, #20]	; (400394 <ADC_0_init+0x28>)
  40037e:	4798      	blx	r3
  400380:	bd08      	pop	{r3, pc}
  400382:	bf00      	nop
  400384:	00400355 	.word	0x00400355
  400388:	00400335 	.word	0x00400335
  40038c:	4003c000 	.word	0x4003c000
  400390:	20400148 	.word	0x20400148
  400394:	004009a1 	.word	0x004009a1

00400398 <EXTERNAL_IRQ_1_init>:
  400398:	4b03      	ldr	r3, [pc, #12]	; (4003a8 <EXTERNAL_IRQ_1_init+0x10>)
  40039a:	2202      	movs	r2, #2
  40039c:	615a      	str	r2, [r3, #20]
  40039e:	661a      	str	r2, [r3, #96]	; 0x60
  4003a0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  4003a4:	601a      	str	r2, [r3, #0]
  4003a6:	4770      	bx	lr
  4003a8:	400e1000 	.word	0x400e1000

004003ac <EXTERNAL_IRQ_0_init>:
  4003ac:	4b12      	ldr	r3, [pc, #72]	; (4003f8 <EXTERNAL_IRQ_0_init+0x4c>)
  4003ae:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4003b2:	615a      	str	r2, [r3, #20]
  4003b4:	661a      	str	r2, [r3, #96]	; 0x60
  4003b6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  4003ba:	601a      	str	r2, [r3, #0]
  4003bc:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4003c0:	615a      	str	r2, [r3, #20]
  4003c2:	661a      	str	r2, [r3, #96]	; 0x60
  4003c4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  4003c8:	601a      	str	r2, [r3, #0]
  4003ca:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  4003ce:	615a      	str	r2, [r3, #20]
  4003d0:	661a      	str	r2, [r3, #96]	; 0x60
  4003d2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  4003d6:	601a      	str	r2, [r3, #0]
  4003d8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  4003dc:	615a      	str	r2, [r3, #20]
  4003de:	661a      	str	r2, [r3, #96]	; 0x60
  4003e0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  4003e4:	601a      	str	r2, [r3, #0]
  4003e6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4003ea:	615a      	str	r2, [r3, #20]
  4003ec:	661a      	str	r2, [r3, #96]	; 0x60
  4003ee:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  4003f2:	601a      	str	r2, [r3, #0]
  4003f4:	4770      	bx	lr
  4003f6:	bf00      	nop
  4003f8:	400e0e00 	.word	0x400e0e00

004003fc <PWM_0_PORT_init>:
  4003fc:	4b17      	ldr	r3, [pc, #92]	; (40045c <PWM_0_PORT_init+0x60>)
  4003fe:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400400:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
  400404:	671a      	str	r2, [r3, #112]	; 0x70
  400406:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400408:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  40040c:	675a      	str	r2, [r3, #116]	; 0x74
  40040e:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400412:	605a      	str	r2, [r3, #4]
  400414:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  400418:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40041a:	f022 0204 	bic.w	r2, r2, #4
  40041e:	671a      	str	r2, [r3, #112]	; 0x70
  400420:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400422:	f022 0204 	bic.w	r2, r2, #4
  400426:	675a      	str	r2, [r3, #116]	; 0x74
  400428:	2204      	movs	r2, #4
  40042a:	605a      	str	r2, [r3, #4]
  40042c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40042e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  400432:	671a      	str	r2, [r3, #112]	; 0x70
  400434:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400436:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  40043a:	675a      	str	r2, [r3, #116]	; 0x74
  40043c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400440:	605a      	str	r2, [r3, #4]
  400442:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400444:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400448:	671a      	str	r2, [r3, #112]	; 0x70
  40044a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40044c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400450:	675a      	str	r2, [r3, #116]	; 0x74
  400452:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  400456:	605a      	str	r2, [r3, #4]
  400458:	4770      	bx	lr
  40045a:	bf00      	nop
  40045c:	400e1400 	.word	0x400e1400

00400460 <PWM_0_CLOCK_init>:
  400460:	4b04      	ldr	r3, [pc, #16]	; (400474 <PWM_0_CLOCK_init+0x14>)
  400462:	699b      	ldr	r3, [r3, #24]
  400464:	2b00      	cmp	r3, #0
  400466:	db03      	blt.n	400470 <PWM_0_CLOCK_init+0x10>
  400468:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  40046c:	4b01      	ldr	r3, [pc, #4]	; (400474 <PWM_0_CLOCK_init+0x14>)
  40046e:	611a      	str	r2, [r3, #16]
  400470:	4770      	bx	lr
  400472:	bf00      	nop
  400474:	400e0600 	.word	0x400e0600

00400478 <PWM_0_init>:
  400478:	b508      	push	{r3, lr}
  40047a:	4b06      	ldr	r3, [pc, #24]	; (400494 <PWM_0_init+0x1c>)
  40047c:	4798      	blx	r3
  40047e:	4b06      	ldr	r3, [pc, #24]	; (400498 <PWM_0_init+0x20>)
  400480:	4798      	blx	r3
  400482:	4b06      	ldr	r3, [pc, #24]	; (40049c <PWM_0_init+0x24>)
  400484:	4798      	blx	r3
  400486:	4602      	mov	r2, r0
  400488:	4905      	ldr	r1, [pc, #20]	; (4004a0 <PWM_0_init+0x28>)
  40048a:	4806      	ldr	r0, [pc, #24]	; (4004a4 <PWM_0_init+0x2c>)
  40048c:	4b06      	ldr	r3, [pc, #24]	; (4004a8 <PWM_0_init+0x30>)
  40048e:	4798      	blx	r3
  400490:	bd08      	pop	{r3, pc}
  400492:	bf00      	nop
  400494:	00400461 	.word	0x00400461
  400498:	004003fd 	.word	0x004003fd
  40049c:	0040186d 	.word	0x0040186d
  4004a0:	40020000 	.word	0x40020000
  4004a4:	2040012c 	.word	0x2040012c
  4004a8:	00400cc9 	.word	0x00400cc9

004004ac <PWM_1_PORT_init>:
  4004ac:	4b06      	ldr	r3, [pc, #24]	; (4004c8 <PWM_1_PORT_init+0x1c>)
  4004ae:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4004b0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4004b4:	671a      	str	r2, [r3, #112]	; 0x70
  4004b6:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4004b8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  4004bc:	675a      	str	r2, [r3, #116]	; 0x74
  4004be:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  4004c2:	605a      	str	r2, [r3, #4]
  4004c4:	4770      	bx	lr
  4004c6:	bf00      	nop
  4004c8:	400e0e00 	.word	0x400e0e00

004004cc <PWM_1_CLOCK_init>:
  4004cc:	4b05      	ldr	r3, [pc, #20]	; (4004e4 <PWM_1_CLOCK_init+0x18>)
  4004ce:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  4004d2:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
  4004d6:	d104      	bne.n	4004e2 <PWM_1_CLOCK_init+0x16>
  4004d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4004dc:	4b01      	ldr	r3, [pc, #4]	; (4004e4 <PWM_1_CLOCK_init+0x18>)
  4004de:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  4004e2:	4770      	bx	lr
  4004e4:	400e0600 	.word	0x400e0600

004004e8 <PWM_1_init>:
  4004e8:	b508      	push	{r3, lr}
  4004ea:	4b06      	ldr	r3, [pc, #24]	; (400504 <PWM_1_init+0x1c>)
  4004ec:	4798      	blx	r3
  4004ee:	4b06      	ldr	r3, [pc, #24]	; (400508 <PWM_1_init+0x20>)
  4004f0:	4798      	blx	r3
  4004f2:	4b06      	ldr	r3, [pc, #24]	; (40050c <PWM_1_init+0x24>)
  4004f4:	4798      	blx	r3
  4004f6:	4602      	mov	r2, r0
  4004f8:	4905      	ldr	r1, [pc, #20]	; (400510 <PWM_1_init+0x28>)
  4004fa:	4806      	ldr	r0, [pc, #24]	; (400514 <PWM_1_init+0x2c>)
  4004fc:	4b06      	ldr	r3, [pc, #24]	; (400518 <PWM_1_init+0x30>)
  4004fe:	4798      	blx	r3
  400500:	bd08      	pop	{r3, pc}
  400502:	bf00      	nop
  400504:	004004cd 	.word	0x004004cd
  400508:	004004ad 	.word	0x004004ad
  40050c:	0040186d 	.word	0x0040186d
  400510:	4005c000 	.word	0x4005c000
  400514:	20400184 	.word	0x20400184
  400518:	00400cc9 	.word	0x00400cc9

0040051c <SPI_0_PORT_init>:
  40051c:	4b11      	ldr	r3, [pc, #68]	; (400564 <SPI_0_PORT_init+0x48>)
  40051e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400520:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  400524:	671a      	str	r2, [r3, #112]	; 0x70
  400526:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400528:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
  40052c:	675a      	str	r2, [r3, #116]	; 0x74
  40052e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400532:	605a      	str	r2, [r3, #4]
  400534:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400536:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
  40053a:	671a      	str	r2, [r3, #112]	; 0x70
  40053c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40053e:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400542:	675a      	str	r2, [r3, #116]	; 0x74
  400544:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400548:	605a      	str	r2, [r3, #4]
  40054a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40054c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
  400550:	671a      	str	r2, [r3, #112]	; 0x70
  400552:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400554:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
  400558:	675a      	str	r2, [r3, #116]	; 0x74
  40055a:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  40055e:	605a      	str	r2, [r3, #4]
  400560:	4770      	bx	lr
  400562:	bf00      	nop
  400564:	400e1400 	.word	0x400e1400

00400568 <SPI_0_CLOCK_init>:
  400568:	4b04      	ldr	r3, [pc, #16]	; (40057c <SPI_0_CLOCK_init+0x14>)
  40056a:	699b      	ldr	r3, [r3, #24]
  40056c:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
  400570:	d103      	bne.n	40057a <SPI_0_CLOCK_init+0x12>
  400572:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400576:	4b01      	ldr	r3, [pc, #4]	; (40057c <SPI_0_CLOCK_init+0x14>)
  400578:	611a      	str	r2, [r3, #16]
  40057a:	4770      	bx	lr
  40057c:	400e0600 	.word	0x400e0600

00400580 <SPI_0_init>:
  400580:	b510      	push	{r4, lr}
  400582:	4b08      	ldr	r3, [pc, #32]	; (4005a4 <SPI_0_init+0x24>)
  400584:	4798      	blx	r3
  400586:	4b08      	ldr	r3, [pc, #32]	; (4005a8 <SPI_0_init+0x28>)
  400588:	4798      	blx	r3
  40058a:	4c08      	ldr	r4, [pc, #32]	; (4005ac <SPI_0_init+0x2c>)
  40058c:	4601      	mov	r1, r0
  40058e:	4620      	mov	r0, r4
  400590:	4b07      	ldr	r3, [pc, #28]	; (4005b0 <SPI_0_init+0x30>)
  400592:	4798      	blx	r3
  400594:	4907      	ldr	r1, [pc, #28]	; (4005b4 <SPI_0_init+0x34>)
  400596:	4620      	mov	r0, r4
  400598:	4b07      	ldr	r3, [pc, #28]	; (4005b8 <SPI_0_init+0x38>)
  40059a:	4798      	blx	r3
  40059c:	4b07      	ldr	r3, [pc, #28]	; (4005bc <SPI_0_init+0x3c>)
  40059e:	4798      	blx	r3
  4005a0:	bd10      	pop	{r4, pc}
  4005a2:	bf00      	nop
  4005a4:	00400569 	.word	0x00400569
  4005a8:	00401a6d 	.word	0x00401a6d
  4005ac:	2040016c 	.word	0x2040016c
  4005b0:	00400d49 	.word	0x00400d49
  4005b4:	40008000 	.word	0x40008000
  4005b8:	00400d69 	.word	0x00400d69
  4005bc:	0040051d 	.word	0x0040051d

004005c0 <I2C_0_PORT_init>:
  4005c0:	4b0a      	ldr	r3, [pc, #40]	; (4005ec <I2C_0_PORT_init+0x2c>)
  4005c2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4005c4:	f022 0210 	bic.w	r2, r2, #16
  4005c8:	671a      	str	r2, [r3, #112]	; 0x70
  4005ca:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4005cc:	f022 0210 	bic.w	r2, r2, #16
  4005d0:	675a      	str	r2, [r3, #116]	; 0x74
  4005d2:	2210      	movs	r2, #16
  4005d4:	605a      	str	r2, [r3, #4]
  4005d6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4005d8:	f022 0208 	bic.w	r2, r2, #8
  4005dc:	671a      	str	r2, [r3, #112]	; 0x70
  4005de:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4005e0:	f022 0208 	bic.w	r2, r2, #8
  4005e4:	675a      	str	r2, [r3, #116]	; 0x74
  4005e6:	2208      	movs	r2, #8
  4005e8:	605a      	str	r2, [r3, #4]
  4005ea:	4770      	bx	lr
  4005ec:	400e0e00 	.word	0x400e0e00

004005f0 <I2C_0_CLOCK_init>:
  4005f0:	4b04      	ldr	r3, [pc, #16]	; (400604 <I2C_0_CLOCK_init+0x14>)
  4005f2:	699b      	ldr	r3, [r3, #24]
  4005f4:	f413 2f00 	tst.w	r3, #524288	; 0x80000
  4005f8:	d103      	bne.n	400602 <I2C_0_CLOCK_init+0x12>
  4005fa:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4005fe:	4b01      	ldr	r3, [pc, #4]	; (400604 <I2C_0_CLOCK_init+0x14>)
  400600:	611a      	str	r2, [r3, #16]
  400602:	4770      	bx	lr
  400604:	400e0600 	.word	0x400e0600

00400608 <I2C_0_init>:
  400608:	b508      	push	{r3, lr}
  40060a:	4b04      	ldr	r3, [pc, #16]	; (40061c <I2C_0_init+0x14>)
  40060c:	4798      	blx	r3
  40060e:	4904      	ldr	r1, [pc, #16]	; (400620 <I2C_0_init+0x18>)
  400610:	4804      	ldr	r0, [pc, #16]	; (400624 <I2C_0_init+0x1c>)
  400612:	4b05      	ldr	r3, [pc, #20]	; (400628 <I2C_0_init+0x20>)
  400614:	4798      	blx	r3
  400616:	4b05      	ldr	r3, [pc, #20]	; (40062c <I2C_0_init+0x24>)
  400618:	4798      	blx	r3
  40061a:	bd08      	pop	{r3, pc}
  40061c:	004005f1 	.word	0x004005f1
  400620:	40018000 	.word	0x40018000
  400624:	204001a0 	.word	0x204001a0
  400628:	00400c15 	.word	0x00400c15
  40062c:	004005c1 	.word	0x004005c1

00400630 <delay_driver_init>:
  400630:	b508      	push	{r3, lr}
  400632:	4802      	ldr	r0, [pc, #8]	; (40063c <delay_driver_init+0xc>)
  400634:	4b02      	ldr	r3, [pc, #8]	; (400640 <delay_driver_init+0x10>)
  400636:	4798      	blx	r3
  400638:	bd08      	pop	{r3, pc}
  40063a:	bf00      	nop
  40063c:	e000e010 	.word	0xe000e010
  400640:	00400a19 	.word	0x00400a19

00400644 <WDT_0_init>:
  400644:	b508      	push	{r3, lr}
  400646:	2248      	movs	r2, #72	; 0x48
  400648:	4904      	ldr	r1, [pc, #16]	; (40065c <WDT_0_init+0x18>)
  40064a:	2001      	movs	r0, #1
  40064c:	4b04      	ldr	r3, [pc, #16]	; (400660 <WDT_0_init+0x1c>)
  40064e:	4798      	blx	r3
  400650:	4804      	ldr	r0, [pc, #16]	; (400664 <WDT_0_init+0x20>)
  400652:	4b05      	ldr	r3, [pc, #20]	; (400668 <WDT_0_init+0x24>)
  400654:	6003      	str	r3, [r0, #0]
  400656:	4b05      	ldr	r3, [pc, #20]	; (40066c <WDT_0_init+0x28>)
  400658:	4798      	blx	r3
  40065a:	bd08      	pop	{r3, pc}
  40065c:	004031b4 	.word	0x004031b4
  400660:	0040109d 	.word	0x0040109d
  400664:	2040014c 	.word	0x2040014c
  400668:	400e1850 	.word	0x400e1850
  40066c:	00401e45 	.word	0x00401e45

00400670 <system_init>:
  400670:	b510      	push	{r4, lr}
  400672:	4b67      	ldr	r3, [pc, #412]	; (400810 <system_init+0x1a0>)
  400674:	4798      	blx	r3
  400676:	4b67      	ldr	r3, [pc, #412]	; (400814 <system_init+0x1a4>)
  400678:	699b      	ldr	r3, [r3, #24]
  40067a:	f413 6f80 	tst.w	r3, #1024	; 0x400
  40067e:	d103      	bne.n	400688 <system_init+0x18>
  400680:	f44f 6280 	mov.w	r2, #1024	; 0x400
  400684:	4b63      	ldr	r3, [pc, #396]	; (400814 <system_init+0x1a4>)
  400686:	611a      	str	r2, [r3, #16]
  400688:	4b62      	ldr	r3, [pc, #392]	; (400814 <system_init+0x1a4>)
  40068a:	699b      	ldr	r3, [r3, #24]
  40068c:	f413 6f00 	tst.w	r3, #2048	; 0x800
  400690:	d103      	bne.n	40069a <system_init+0x2a>
  400692:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400696:	4b5f      	ldr	r3, [pc, #380]	; (400814 <system_init+0x1a4>)
  400698:	611a      	str	r2, [r3, #16]
  40069a:	4b5e      	ldr	r3, [pc, #376]	; (400814 <system_init+0x1a4>)
  40069c:	699b      	ldr	r3, [r3, #24]
  40069e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4006a2:	d103      	bne.n	4006ac <system_init+0x3c>
  4006a4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  4006a8:	4b5a      	ldr	r3, [pc, #360]	; (400814 <system_init+0x1a4>)
  4006aa:	611a      	str	r2, [r3, #16]
  4006ac:	4b5a      	ldr	r3, [pc, #360]	; (400818 <system_init+0x1a8>)
  4006ae:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4006b2:	6159      	str	r1, [r3, #20]
  4006b4:	6619      	str	r1, [r3, #96]	; 0x60
  4006b6:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
  4006ba:	6019      	str	r1, [r3, #0]
  4006bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4006c0:	615a      	str	r2, [r3, #20]
  4006c2:	661a      	str	r2, [r3, #96]	; 0x60
  4006c4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  4006c8:	601a      	str	r2, [r3, #0]
  4006ca:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  4006ce:	6158      	str	r0, [r3, #20]
  4006d0:	6618      	str	r0, [r3, #96]	; 0x60
  4006d2:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
  4006d6:	6018      	str	r0, [r3, #0]
  4006d8:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  4006dc:	6158      	str	r0, [r3, #20]
  4006de:	6618      	str	r0, [r3, #96]	; 0x60
  4006e0:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
  4006e4:	6018      	str	r0, [r3, #0]
  4006e6:	f503 7300 	add.w	r3, r3, #512	; 0x200
  4006ea:	2008      	movs	r0, #8
  4006ec:	6318      	str	r0, [r3, #48]	; 0x30
  4006ee:	6118      	str	r0, [r3, #16]
  4006f0:	6018      	str	r0, [r3, #0]
  4006f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  4006f6:	2404      	movs	r4, #4
  4006f8:	631c      	str	r4, [r3, #48]	; 0x30
  4006fa:	611c      	str	r4, [r3, #16]
  4006fc:	601c      	str	r4, [r3, #0]
  4006fe:	6318      	str	r0, [r3, #48]	; 0x30
  400700:	6118      	str	r0, [r3, #16]
  400702:	6018      	str	r0, [r3, #0]
  400704:	2010      	movs	r0, #16
  400706:	6358      	str	r0, [r3, #52]	; 0x34
  400708:	6118      	str	r0, [r3, #16]
  40070a:	6018      	str	r0, [r3, #0]
  40070c:	2020      	movs	r0, #32
  40070e:	6358      	str	r0, [r3, #52]	; 0x34
  400710:	6118      	str	r0, [r3, #16]
  400712:	6018      	str	r0, [r3, #0]
  400714:	2040      	movs	r0, #64	; 0x40
  400716:	6358      	str	r0, [r3, #52]	; 0x34
  400718:	6118      	str	r0, [r3, #16]
  40071a:	6018      	str	r0, [r3, #0]
  40071c:	2080      	movs	r0, #128	; 0x80
  40071e:	6358      	str	r0, [r3, #52]	; 0x34
  400720:	6118      	str	r0, [r3, #16]
  400722:	6018      	str	r0, [r3, #0]
  400724:	f44f 7080 	mov.w	r0, #256	; 0x100
  400728:	6358      	str	r0, [r3, #52]	; 0x34
  40072a:	6118      	str	r0, [r3, #16]
  40072c:	6018      	str	r0, [r3, #0]
  40072e:	f44f 7000 	mov.w	r0, #512	; 0x200
  400732:	6358      	str	r0, [r3, #52]	; 0x34
  400734:	6118      	str	r0, [r3, #16]
  400736:	6018      	str	r0, [r3, #0]
  400738:	f44f 6080 	mov.w	r0, #1024	; 0x400
  40073c:	6358      	str	r0, [r3, #52]	; 0x34
  40073e:	6118      	str	r0, [r3, #16]
  400740:	6018      	str	r0, [r3, #0]
  400742:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  400746:	6158      	str	r0, [r3, #20]
  400748:	6618      	str	r0, [r3, #96]	; 0x60
  40074a:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
  40074e:	6018      	str	r0, [r3, #0]
  400750:	f44f 5000 	mov.w	r0, #8192	; 0x2000
  400754:	6158      	str	r0, [r3, #20]
  400756:	6618      	str	r0, [r3, #96]	; 0x60
  400758:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
  40075c:	6018      	str	r0, [r3, #0]
  40075e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  400762:	6158      	str	r0, [r3, #20]
  400764:	6618      	str	r0, [r3, #96]	; 0x60
  400766:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
  40076a:	6018      	str	r0, [r3, #0]
  40076c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  400770:	6158      	str	r0, [r3, #20]
  400772:	6618      	str	r0, [r3, #96]	; 0x60
  400774:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
  400778:	6018      	str	r0, [r3, #0]
  40077a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
  40077e:	6158      	str	r0, [r3, #20]
  400780:	6618      	str	r0, [r3, #96]	; 0x60
  400782:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
  400786:	6018      	str	r0, [r3, #0]
  400788:	f44f 3000 	mov.w	r0, #131072	; 0x20000
  40078c:	6158      	str	r0, [r3, #20]
  40078e:	6618      	str	r0, [r3, #96]	; 0x60
  400790:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
  400794:	6018      	str	r0, [r3, #0]
  400796:	f44f 2080 	mov.w	r0, #262144	; 0x40000
  40079a:	6158      	str	r0, [r3, #20]
  40079c:	6618      	str	r0, [r3, #96]	; 0x60
  40079e:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
  4007a2:	6018      	str	r0, [r3, #0]
  4007a4:	f44f 2000 	mov.w	r0, #524288	; 0x80000
  4007a8:	6158      	str	r0, [r3, #20]
  4007aa:	6618      	str	r0, [r3, #96]	; 0x60
  4007ac:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
  4007b0:	6018      	str	r0, [r3, #0]
  4007b2:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
  4007b6:	6358      	str	r0, [r3, #52]	; 0x34
  4007b8:	6118      	str	r0, [r3, #16]
  4007ba:	6018      	str	r0, [r3, #0]
  4007bc:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
  4007c0:	6358      	str	r0, [r3, #52]	; 0x34
  4007c2:	6118      	str	r0, [r3, #16]
  4007c4:	6018      	str	r0, [r3, #0]
  4007c6:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
  4007ca:	6358      	str	r0, [r3, #52]	; 0x34
  4007cc:	6118      	str	r0, [r3, #16]
  4007ce:	6018      	str	r0, [r3, #0]
  4007d0:	6359      	str	r1, [r3, #52]	; 0x34
  4007d2:	6119      	str	r1, [r3, #16]
  4007d4:	6019      	str	r1, [r3, #0]
  4007d6:	635a      	str	r2, [r3, #52]	; 0x34
  4007d8:	611a      	str	r2, [r3, #16]
  4007da:	601a      	str	r2, [r3, #0]
  4007dc:	4b0f      	ldr	r3, [pc, #60]	; (40081c <system_init+0x1ac>)
  4007de:	4798      	blx	r3
  4007e0:	4b0f      	ldr	r3, [pc, #60]	; (400820 <system_init+0x1b0>)
  4007e2:	4798      	blx	r3
  4007e4:	4b0f      	ldr	r3, [pc, #60]	; (400824 <system_init+0x1b4>)
  4007e6:	4798      	blx	r3
  4007e8:	4b0f      	ldr	r3, [pc, #60]	; (400828 <system_init+0x1b8>)
  4007ea:	4798      	blx	r3
  4007ec:	4b0f      	ldr	r3, [pc, #60]	; (40082c <system_init+0x1bc>)
  4007ee:	4798      	blx	r3
  4007f0:	4b0f      	ldr	r3, [pc, #60]	; (400830 <system_init+0x1c0>)
  4007f2:	4798      	blx	r3
  4007f4:	4b0f      	ldr	r3, [pc, #60]	; (400834 <system_init+0x1c4>)
  4007f6:	4798      	blx	r3
  4007f8:	4b0f      	ldr	r3, [pc, #60]	; (400838 <system_init+0x1c8>)
  4007fa:	4798      	blx	r3
  4007fc:	4b0f      	ldr	r3, [pc, #60]	; (40083c <system_init+0x1cc>)
  4007fe:	4798      	blx	r3
  400800:	4b0f      	ldr	r3, [pc, #60]	; (400840 <system_init+0x1d0>)
  400802:	4798      	blx	r3
  400804:	4b0f      	ldr	r3, [pc, #60]	; (400844 <system_init+0x1d4>)
  400806:	4798      	blx	r3
  400808:	4b0f      	ldr	r3, [pc, #60]	; (400848 <system_init+0x1d8>)
  40080a:	4798      	blx	r3
  40080c:	bd10      	pop	{r4, pc}
  40080e:	bf00      	nop
  400810:	00401259 	.word	0x00401259
  400814:	400e0600 	.word	0x400e0600
  400818:	400e0e00 	.word	0x400e0e00
  40081c:	0040036d 	.word	0x0040036d
  400820:	00400399 	.word	0x00400399
  400824:	004003ad 	.word	0x004003ad
  400828:	00400479 	.word	0x00400479
  40082c:	004004e9 	.word	0x004004e9
  400830:	00400581 	.word	0x00400581
  400834:	004002c5 	.word	0x004002c5
  400838:	004002fd 	.word	0x004002fd
  40083c:	00400609 	.word	0x00400609
  400840:	00400631 	.word	0x00400631
  400844:	00400645 	.word	0x00400645
  400848:	00400ab1 	.word	0x00400ab1

0040084c <interrupt_front_left>:
  40084c:	b538      	push	{r3, r4, r5, lr}
  40084e:	4b0c      	ldr	r3, [pc, #48]	; (400880 <interrupt_front_left+0x34>)
  400850:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  400852:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
  400856:	d109      	bne.n	40086c <interrupt_front_left+0x20>
  400858:	4c0a      	ldr	r4, [pc, #40]	; (400884 <interrupt_front_left+0x38>)
  40085a:	2200      	movs	r2, #0
  40085c:	4b0a      	ldr	r3, [pc, #40]	; (400888 <interrupt_front_left+0x3c>)
  40085e:	e9d4 0100 	ldrd	r0, r1, [r4]
  400862:	4d0a      	ldr	r5, [pc, #40]	; (40088c <interrupt_front_left+0x40>)
  400864:	47a8      	blx	r5
  400866:	e9c4 0100 	strd	r0, r1, [r4]
  40086a:	bd38      	pop	{r3, r4, r5, pc}
  40086c:	4c05      	ldr	r4, [pc, #20]	; (400884 <interrupt_front_left+0x38>)
  40086e:	2200      	movs	r2, #0
  400870:	4b05      	ldr	r3, [pc, #20]	; (400888 <interrupt_front_left+0x3c>)
  400872:	e9d4 0100 	ldrd	r0, r1, [r4]
  400876:	4d06      	ldr	r5, [pc, #24]	; (400890 <interrupt_front_left+0x44>)
  400878:	47a8      	blx	r5
  40087a:	e9c4 0100 	strd	r0, r1, [r4]
  40087e:	bd38      	pop	{r3, r4, r5, pc}
  400880:	400e0e00 	.word	0x400e0e00
  400884:	20400070 	.word	0x20400070
  400888:	3ff00000 	.word	0x3ff00000
  40088c:	00402931 	.word	0x00402931
  400890:	00402935 	.word	0x00402935

00400894 <interrupt_front_right>:
  400894:	b538      	push	{r3, r4, r5, lr}
  400896:	4b0c      	ldr	r3, [pc, #48]	; (4008c8 <interrupt_front_right+0x34>)
  400898:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  40089a:	2b00      	cmp	r3, #0
  40089c:	db09      	blt.n	4008b2 <interrupt_front_right+0x1e>
  40089e:	4c0b      	ldr	r4, [pc, #44]	; (4008cc <interrupt_front_right+0x38>)
  4008a0:	2200      	movs	r2, #0
  4008a2:	4b0b      	ldr	r3, [pc, #44]	; (4008d0 <interrupt_front_right+0x3c>)
  4008a4:	e9d4 0102 	ldrd	r0, r1, [r4, #8]
  4008a8:	4d0a      	ldr	r5, [pc, #40]	; (4008d4 <interrupt_front_right+0x40>)
  4008aa:	47a8      	blx	r5
  4008ac:	e9c4 0102 	strd	r0, r1, [r4, #8]
  4008b0:	bd38      	pop	{r3, r4, r5, pc}
  4008b2:	4c06      	ldr	r4, [pc, #24]	; (4008cc <interrupt_front_right+0x38>)
  4008b4:	2200      	movs	r2, #0
  4008b6:	4b06      	ldr	r3, [pc, #24]	; (4008d0 <interrupt_front_right+0x3c>)
  4008b8:	e9d4 0102 	ldrd	r0, r1, [r4, #8]
  4008bc:	4d06      	ldr	r5, [pc, #24]	; (4008d8 <interrupt_front_right+0x44>)
  4008be:	47a8      	blx	r5
  4008c0:	e9c4 0102 	strd	r0, r1, [r4, #8]
  4008c4:	bd38      	pop	{r3, r4, r5, pc}
  4008c6:	bf00      	nop
  4008c8:	400e0e00 	.word	0x400e0e00
  4008cc:	20400070 	.word	0x20400070
  4008d0:	3ff00000 	.word	0x3ff00000
  4008d4:	00402931 	.word	0x00402931
  4008d8:	00402935 	.word	0x00402935

004008dc <interrupt_back_left>:
  4008dc:	b538      	push	{r3, r4, r5, lr}
  4008de:	4b0c      	ldr	r3, [pc, #48]	; (400910 <interrupt_back_left+0x34>)
  4008e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4008e2:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
  4008e6:	d109      	bne.n	4008fc <interrupt_back_left+0x20>
  4008e8:	4c0a      	ldr	r4, [pc, #40]	; (400914 <interrupt_back_left+0x38>)
  4008ea:	2200      	movs	r2, #0
  4008ec:	4b0a      	ldr	r3, [pc, #40]	; (400918 <interrupt_back_left+0x3c>)
  4008ee:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
  4008f2:	4d0a      	ldr	r5, [pc, #40]	; (40091c <interrupt_back_left+0x40>)
  4008f4:	47a8      	blx	r5
  4008f6:	e9c4 0104 	strd	r0, r1, [r4, #16]
  4008fa:	bd38      	pop	{r3, r4, r5, pc}
  4008fc:	4c05      	ldr	r4, [pc, #20]	; (400914 <interrupt_back_left+0x38>)
  4008fe:	2200      	movs	r2, #0
  400900:	4b05      	ldr	r3, [pc, #20]	; (400918 <interrupt_back_left+0x3c>)
  400902:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
  400906:	4d06      	ldr	r5, [pc, #24]	; (400920 <interrupt_back_left+0x44>)
  400908:	47a8      	blx	r5
  40090a:	e9c4 0104 	strd	r0, r1, [r4, #16]
  40090e:	bd38      	pop	{r3, r4, r5, pc}
  400910:	400e0e00 	.word	0x400e0e00
  400914:	20400070 	.word	0x20400070
  400918:	3ff00000 	.word	0x3ff00000
  40091c:	00402931 	.word	0x00402931
  400920:	00402935 	.word	0x00402935

00400924 <interrupt_back_right>:
  400924:	b538      	push	{r3, r4, r5, lr}
  400926:	4b0c      	ldr	r3, [pc, #48]	; (400958 <interrupt_back_right+0x34>)
  400928:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  40092a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
  40092e:	d109      	bne.n	400944 <interrupt_back_right+0x20>
  400930:	4c0a      	ldr	r4, [pc, #40]	; (40095c <interrupt_back_right+0x38>)
  400932:	2200      	movs	r2, #0
  400934:	4b0a      	ldr	r3, [pc, #40]	; (400960 <interrupt_back_right+0x3c>)
  400936:	e9d4 0106 	ldrd	r0, r1, [r4, #24]
  40093a:	4d0a      	ldr	r5, [pc, #40]	; (400964 <interrupt_back_right+0x40>)
  40093c:	47a8      	blx	r5
  40093e:	e9c4 0106 	strd	r0, r1, [r4, #24]
  400942:	bd38      	pop	{r3, r4, r5, pc}
  400944:	4c05      	ldr	r4, [pc, #20]	; (40095c <interrupt_back_right+0x38>)
  400946:	2200      	movs	r2, #0
  400948:	4b05      	ldr	r3, [pc, #20]	; (400960 <interrupt_back_right+0x3c>)
  40094a:	e9d4 0106 	ldrd	r0, r1, [r4, #24]
  40094e:	4d06      	ldr	r5, [pc, #24]	; (400968 <interrupt_back_right+0x44>)
  400950:	47a8      	blx	r5
  400952:	e9c4 0106 	strd	r0, r1, [r4, #24]
  400956:	bd38      	pop	{r3, r4, r5, pc}
  400958:	400e0e00 	.word	0x400e0e00
  40095c:	20400070 	.word	0x20400070
  400960:	3ff00000 	.word	0x3ff00000
  400964:	00402931 	.word	0x00402931
  400968:	00402935 	.word	0x00402935

0040096c <encoders_init>:
  40096c:	b510      	push	{r4, lr}
  40096e:	4907      	ldr	r1, [pc, #28]	; (40098c <encoders_init+0x20>)
  400970:	2016      	movs	r0, #22
  400972:	4c07      	ldr	r4, [pc, #28]	; (400990 <encoders_init+0x24>)
  400974:	47a0      	blx	r4
  400976:	4907      	ldr	r1, [pc, #28]	; (400994 <encoders_init+0x28>)
  400978:	2017      	movs	r0, #23
  40097a:	47a0      	blx	r4
  40097c:	4906      	ldr	r1, [pc, #24]	; (400998 <encoders_init+0x2c>)
  40097e:	2018      	movs	r0, #24
  400980:	47a0      	blx	r4
  400982:	4906      	ldr	r1, [pc, #24]	; (40099c <encoders_init+0x30>)
  400984:	2019      	movs	r0, #25
  400986:	47a0      	blx	r4
  400988:	bd10      	pop	{r4, pc}
  40098a:	bf00      	nop
  40098c:	004008dd 	.word	0x004008dd
  400990:	00400ae5 	.word	0x00400ae5
  400994:	0040084d 	.word	0x0040084d
  400998:	00400925 	.word	0x00400925
  40099c:	00400895 	.word	0x00400895

004009a0 <adc_sync_init>:
  4009a0:	b538      	push	{r3, r4, r5, lr}
  4009a2:	4604      	mov	r4, r0
  4009a4:	460d      	mov	r5, r1
  4009a6:	2800      	cmp	r0, #0
  4009a8:	bf18      	it	ne
  4009aa:	2900      	cmpne	r1, #0
  4009ac:	bf14      	ite	ne
  4009ae:	2001      	movne	r0, #1
  4009b0:	2000      	moveq	r0, #0
  4009b2:	2239      	movs	r2, #57	; 0x39
  4009b4:	4903      	ldr	r1, [pc, #12]	; (4009c4 <adc_sync_init+0x24>)
  4009b6:	4b04      	ldr	r3, [pc, #16]	; (4009c8 <adc_sync_init+0x28>)
  4009b8:	4798      	blx	r3
  4009ba:	4629      	mov	r1, r5
  4009bc:	4620      	mov	r0, r4
  4009be:	4b03      	ldr	r3, [pc, #12]	; (4009cc <adc_sync_init+0x2c>)
  4009c0:	4798      	blx	r3
  4009c2:	bd38      	pop	{r3, r4, r5, pc}
  4009c4:	004031d0 	.word	0x004031d0
  4009c8:	0040109d 	.word	0x0040109d
  4009cc:	004011d9 	.word	0x004011d9

004009d0 <adc_sync_enable_channel>:
  4009d0:	b538      	push	{r3, r4, r5, lr}
  4009d2:	460d      	mov	r5, r1
  4009d4:	4604      	mov	r4, r0
  4009d6:	224e      	movs	r2, #78	; 0x4e
  4009d8:	4905      	ldr	r1, [pc, #20]	; (4009f0 <adc_sync_enable_channel+0x20>)
  4009da:	3000      	adds	r0, #0
  4009dc:	bf18      	it	ne
  4009de:	2001      	movne	r0, #1
  4009e0:	4b04      	ldr	r3, [pc, #16]	; (4009f4 <adc_sync_enable_channel+0x24>)
  4009e2:	4798      	blx	r3
  4009e4:	4629      	mov	r1, r5
  4009e6:	4620      	mov	r0, r4
  4009e8:	4b03      	ldr	r3, [pc, #12]	; (4009f8 <adc_sync_enable_channel+0x28>)
  4009ea:	4798      	blx	r3
  4009ec:	2000      	movs	r0, #0
  4009ee:	bd38      	pop	{r3, r4, r5, pc}
  4009f0:	004031d0 	.word	0x004031d0
  4009f4:	0040109d 	.word	0x0040109d
  4009f8:	00401211 	.word	0x00401211

004009fc <atomic_enter_critical>:
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  4009fc:	f3ef 8310 	mrs	r3, PRIMASK
  400a00:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  400a02:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  400a04:	f3bf 8f5f 	dmb	sy
  400a08:	4770      	bx	lr

00400a0a <atomic_leave_critical>:
  400a0a:	f3bf 8f5f 	dmb	sy
  400a0e:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
  400a10:	f383 8810 	msr	PRIMASK, r3
  400a14:	4770      	bx	lr
	...

00400a18 <delay_init>:
  400a18:	b508      	push	{r3, lr}
  400a1a:	4b02      	ldr	r3, [pc, #8]	; (400a24 <delay_init+0xc>)
  400a1c:	6018      	str	r0, [r3, #0]
  400a1e:	4b02      	ldr	r3, [pc, #8]	; (400a28 <delay_init+0x10>)
  400a20:	4798      	blx	r3
  400a22:	bd08      	pop	{r3, pc}
  400a24:	20400090 	.word	0x20400090
  400a28:	00401a85 	.word	0x00401a85

00400a2c <delay_us>:
  400a2c:	b510      	push	{r4, lr}
  400a2e:	4b04      	ldr	r3, [pc, #16]	; (400a40 <delay_us+0x14>)
  400a30:	681c      	ldr	r4, [r3, #0]
  400a32:	4b04      	ldr	r3, [pc, #16]	; (400a44 <delay_us+0x18>)
  400a34:	4798      	blx	r3
  400a36:	4601      	mov	r1, r0
  400a38:	4620      	mov	r0, r4
  400a3a:	4b03      	ldr	r3, [pc, #12]	; (400a48 <delay_us+0x1c>)
  400a3c:	4798      	blx	r3
  400a3e:	bd10      	pop	{r4, pc}
  400a40:	20400090 	.word	0x20400090
  400a44:	0040123d 	.word	0x0040123d
  400a48:	00401a91 	.word	0x00401a91

00400a4c <delay_ms>:
  400a4c:	b510      	push	{r4, lr}
  400a4e:	4b04      	ldr	r3, [pc, #16]	; (400a60 <delay_ms+0x14>)
  400a50:	681c      	ldr	r4, [r3, #0]
  400a52:	4b04      	ldr	r3, [pc, #16]	; (400a64 <delay_ms+0x18>)
  400a54:	4798      	blx	r3
  400a56:	4601      	mov	r1, r0
  400a58:	4620      	mov	r0, r4
  400a5a:	4b03      	ldr	r3, [pc, #12]	; (400a68 <delay_ms+0x1c>)
  400a5c:	4798      	blx	r3
  400a5e:	bd10      	pop	{r4, pc}
  400a60:	20400090 	.word	0x20400090
  400a64:	00401247 	.word	0x00401247
  400a68:	00401a91 	.word	0x00401a91

00400a6c <process_ext_irq>:
  400a6c:	b538      	push	{r3, r4, r5, lr}
  400a6e:	2506      	movs	r5, #6
  400a70:	2400      	movs	r4, #0
  400a72:	e007      	b.n	400a84 <process_ext_irq+0x18>
  400a74:	4a0d      	ldr	r2, [pc, #52]	; (400aac <process_ext_irq+0x40>)
  400a76:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
  400a7a:	b1b3      	cbz	r3, 400aaa <process_ext_irq+0x3e>
  400a7c:	4798      	blx	r3
  400a7e:	bd38      	pop	{r3, r4, r5, pc}
  400a80:	3a01      	subs	r2, #1
  400a82:	b2d5      	uxtb	r5, r2
  400a84:	42ac      	cmp	r4, r5
  400a86:	d810      	bhi.n	400aaa <process_ext_irq+0x3e>
  400a88:	192b      	adds	r3, r5, r4
  400a8a:	105b      	asrs	r3, r3, #1
  400a8c:	b2da      	uxtb	r2, r3
  400a8e:	2a05      	cmp	r2, #5
  400a90:	d80b      	bhi.n	400aaa <process_ext_irq+0x3e>
  400a92:	4613      	mov	r3, r2
  400a94:	4905      	ldr	r1, [pc, #20]	; (400aac <process_ext_irq+0x40>)
  400a96:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
  400a9a:	6849      	ldr	r1, [r1, #4]
  400a9c:	4281      	cmp	r1, r0
  400a9e:	d0e9      	beq.n	400a74 <process_ext_irq+0x8>
  400aa0:	4281      	cmp	r1, r0
  400aa2:	d2ed      	bcs.n	400a80 <process_ext_irq+0x14>
  400aa4:	3201      	adds	r2, #1
  400aa6:	b2d4      	uxtb	r4, r2
  400aa8:	e7ec      	b.n	400a84 <process_ext_irq+0x18>
  400aaa:	bd38      	pop	{r3, r4, r5, pc}
  400aac:	20400094 	.word	0x20400094

00400ab0 <ext_irq_init>:
  400ab0:	b508      	push	{r3, lr}
  400ab2:	2300      	movs	r3, #0
  400ab4:	e00a      	b.n	400acc <ext_irq_init+0x1c>
  400ab6:	4a08      	ldr	r2, [pc, #32]	; (400ad8 <ext_irq_init+0x28>)
  400ab8:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
  400abc:	f04f 30ff 	mov.w	r0, #4294967295
  400ac0:	6048      	str	r0, [r1, #4]
  400ac2:	2100      	movs	r1, #0
  400ac4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
  400ac8:	3301      	adds	r3, #1
  400aca:	b29b      	uxth	r3, r3
  400acc:	2b05      	cmp	r3, #5
  400ace:	d9f2      	bls.n	400ab6 <ext_irq_init+0x6>
  400ad0:	4802      	ldr	r0, [pc, #8]	; (400adc <ext_irq_init+0x2c>)
  400ad2:	4b03      	ldr	r3, [pc, #12]	; (400ae0 <ext_irq_init+0x30>)
  400ad4:	4798      	blx	r3
  400ad6:	bd08      	pop	{r3, pc}
  400ad8:	20400094 	.word	0x20400094
  400adc:	00400a6d 	.word	0x00400a6d
  400ae0:	004014e1 	.word	0x004014e1

00400ae4 <ext_irq_register>:
  400ae4:	b5f0      	push	{r4, r5, r6, r7, lr}
  400ae6:	b083      	sub	sp, #12
  400ae8:	4605      	mov	r5, r0
  400aea:	2300      	movs	r3, #0
  400aec:	2b05      	cmp	r3, #5
  400aee:	d80e      	bhi.n	400b0e <ext_irq_register+0x2a>
  400af0:	4618      	mov	r0, r3
  400af2:	4a2e      	ldr	r2, [pc, #184]	; (400bac <ext_irq_register+0xc8>)
  400af4:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
  400af8:	6852      	ldr	r2, [r2, #4]
  400afa:	42aa      	cmp	r2, r5
  400afc:	d002      	beq.n	400b04 <ext_irq_register+0x20>
  400afe:	3301      	adds	r3, #1
  400b00:	b2db      	uxtb	r3, r3
  400b02:	e7f3      	b.n	400aec <ext_irq_register+0x8>
  400b04:	4b29      	ldr	r3, [pc, #164]	; (400bac <ext_irq_register+0xc8>)
  400b06:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
  400b0a:	2701      	movs	r7, #1
  400b0c:	e000      	b.n	400b10 <ext_irq_register+0x2c>
  400b0e:	2700      	movs	r7, #0
  400b10:	b159      	cbz	r1, 400b2a <ext_irq_register+0x46>
  400b12:	2f00      	cmp	r7, #0
  400b14:	d13d      	bne.n	400b92 <ext_irq_register+0xae>
  400b16:	2600      	movs	r6, #0
  400b18:	2e05      	cmp	r6, #5
  400b1a:	d813      	bhi.n	400b44 <ext_irq_register+0x60>
  400b1c:	4b23      	ldr	r3, [pc, #140]	; (400bac <ext_irq_register+0xc8>)
  400b1e:	f853 3036 	ldr.w	r3, [r3, r6, lsl #3]
  400b22:	b143      	cbz	r3, 400b36 <ext_irq_register+0x52>
  400b24:	3601      	adds	r6, #1
  400b26:	b2f6      	uxtb	r6, r6
  400b28:	e7f6      	b.n	400b18 <ext_irq_register+0x34>
  400b2a:	2f00      	cmp	r7, #0
  400b2c:	d038      	beq.n	400ba0 <ext_irq_register+0xbc>
  400b2e:	4628      	mov	r0, r5
  400b30:	4b1f      	ldr	r3, [pc, #124]	; (400bb0 <ext_irq_register+0xcc>)
  400b32:	4798      	blx	r3
  400b34:	e032      	b.n	400b9c <ext_irq_register+0xb8>
  400b36:	4b1d      	ldr	r3, [pc, #116]	; (400bac <ext_irq_register+0xc8>)
  400b38:	f843 1036 	str.w	r1, [r3, r6, lsl #3]
  400b3c:	eb03 02c6 	add.w	r2, r3, r6, lsl #3
  400b40:	6055      	str	r5, [r2, #4]
  400b42:	2701      	movs	r7, #1
  400b44:	2300      	movs	r3, #0
  400b46:	e001      	b.n	400b4c <ext_irq_register+0x68>
  400b48:	3301      	adds	r3, #1
  400b4a:	b2db      	uxtb	r3, r3
  400b4c:	2b05      	cmp	r3, #5
  400b4e:	bf98      	it	ls
  400b50:	2e05      	cmpls	r6, #5
  400b52:	d81e      	bhi.n	400b92 <ext_irq_register+0xae>
  400b54:	46b6      	mov	lr, r6
  400b56:	4a15      	ldr	r2, [pc, #84]	; (400bac <ext_irq_register+0xc8>)
  400b58:	eb02 01c6 	add.w	r1, r2, r6, lsl #3
  400b5c:	6848      	ldr	r0, [r1, #4]
  400b5e:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
  400b62:	6852      	ldr	r2, [r2, #4]
  400b64:	4290      	cmp	r0, r2
  400b66:	d2ef      	bcs.n	400b48 <ext_irq_register+0x64>
  400b68:	f1b2 3fff 	cmp.w	r2, #4294967295
  400b6c:	d0ec      	beq.n	400b48 <ext_irq_register+0x64>
  400b6e:	4c0f      	ldr	r4, [pc, #60]	; (400bac <ext_irq_register+0xc8>)
  400b70:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
  400b74:	e892 0003 	ldmia.w	r2, {r0, r1}
  400b78:	e88d 0003 	stmia.w	sp, {r0, r1}
  400b7c:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
  400b80:	e894 0003 	ldmia.w	r4, {r0, r1}
  400b84:	e882 0003 	stmia.w	r2, {r0, r1}
  400b88:	e89d 0003 	ldmia.w	sp, {r0, r1}
  400b8c:	e884 0003 	stmia.w	r4, {r0, r1}
  400b90:	e7da      	b.n	400b48 <ext_irq_register+0x64>
  400b92:	b147      	cbz	r7, 400ba6 <ext_irq_register+0xc2>
  400b94:	2101      	movs	r1, #1
  400b96:	4628      	mov	r0, r5
  400b98:	4b05      	ldr	r3, [pc, #20]	; (400bb0 <ext_irq_register+0xcc>)
  400b9a:	4798      	blx	r3
  400b9c:	b003      	add	sp, #12
  400b9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400ba0:	f06f 000c 	mvn.w	r0, #12
  400ba4:	e7fa      	b.n	400b9c <ext_irq_register+0xb8>
  400ba6:	f06f 000c 	mvn.w	r0, #12
  400baa:	e7f7      	b.n	400b9c <ext_irq_register+0xb8>
  400bac:	20400094 	.word	0x20400094
  400bb0:	00401509 	.word	0x00401509

00400bb4 <i2c_m_sync_write>:
  400bb4:	b510      	push	{r4, lr}
  400bb6:	b084      	sub	sp, #16
  400bb8:	8903      	ldrh	r3, [r0, #8]
  400bba:	f8ad 3004 	strh.w	r3, [sp, #4]
  400bbe:	4614      	mov	r4, r2
  400bc0:	9202      	str	r2, [sp, #8]
  400bc2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400bc6:	f8ad 3006 	strh.w	r3, [sp, #6]
  400bca:	9103      	str	r1, [sp, #12]
  400bcc:	a901      	add	r1, sp, #4
  400bce:	3814      	subs	r0, #20
  400bd0:	4b03      	ldr	r3, [pc, #12]	; (400be0 <i2c_m_sync_write+0x2c>)
  400bd2:	4798      	blx	r3
  400bd4:	b910      	cbnz	r0, 400bdc <i2c_m_sync_write+0x28>
  400bd6:	4620      	mov	r0, r4
  400bd8:	b004      	add	sp, #16
  400bda:	bd10      	pop	{r4, pc}
  400bdc:	4604      	mov	r4, r0
  400bde:	e7fa      	b.n	400bd6 <i2c_m_sync_write+0x22>
  400be0:	00401cdd 	.word	0x00401cdd

00400be4 <i2c_m_sync_read>:
  400be4:	b510      	push	{r4, lr}
  400be6:	b084      	sub	sp, #16
  400be8:	8903      	ldrh	r3, [r0, #8]
  400bea:	f8ad 3004 	strh.w	r3, [sp, #4]
  400bee:	4614      	mov	r4, r2
  400bf0:	9202      	str	r2, [sp, #8]
  400bf2:	f248 0301 	movw	r3, #32769	; 0x8001
  400bf6:	f8ad 3006 	strh.w	r3, [sp, #6]
  400bfa:	9103      	str	r1, [sp, #12]
  400bfc:	a901      	add	r1, sp, #4
  400bfe:	3814      	subs	r0, #20
  400c00:	4b03      	ldr	r3, [pc, #12]	; (400c10 <i2c_m_sync_read+0x2c>)
  400c02:	4798      	blx	r3
  400c04:	b910      	cbnz	r0, 400c0c <i2c_m_sync_read+0x28>
  400c06:	4620      	mov	r0, r4
  400c08:	b004      	add	sp, #16
  400c0a:	bd10      	pop	{r4, pc}
  400c0c:	4604      	mov	r4, r0
  400c0e:	e7fa      	b.n	400c06 <i2c_m_sync_read+0x22>
  400c10:	00401cdd 	.word	0x00401cdd

00400c14 <i2c_m_sync_init>:
  400c14:	b538      	push	{r3, r4, r5, lr}
  400c16:	460d      	mov	r5, r1
  400c18:	4604      	mov	r4, r0
  400c1a:	225e      	movs	r2, #94	; 0x5e
  400c1c:	4908      	ldr	r1, [pc, #32]	; (400c40 <i2c_m_sync_init+0x2c>)
  400c1e:	3000      	adds	r0, #0
  400c20:	bf18      	it	ne
  400c22:	2001      	movne	r0, #1
  400c24:	4b07      	ldr	r3, [pc, #28]	; (400c44 <i2c_m_sync_init+0x30>)
  400c26:	4798      	blx	r3
  400c28:	4629      	mov	r1, r5
  400c2a:	4620      	mov	r0, r4
  400c2c:	4b06      	ldr	r3, [pc, #24]	; (400c48 <i2c_m_sync_init+0x34>)
  400c2e:	4798      	blx	r3
  400c30:	4603      	mov	r3, r0
  400c32:	b918      	cbnz	r0, 400c3c <i2c_m_sync_init+0x28>
  400c34:	4a05      	ldr	r2, [pc, #20]	; (400c4c <i2c_m_sync_init+0x38>)
  400c36:	61a2      	str	r2, [r4, #24]
  400c38:	4a05      	ldr	r2, [pc, #20]	; (400c50 <i2c_m_sync_init+0x3c>)
  400c3a:	6162      	str	r2, [r4, #20]
  400c3c:	4618      	mov	r0, r3
  400c3e:	bd38      	pop	{r3, r4, r5, pc}
  400c40:	004031ec 	.word	0x004031ec
  400c44:	0040109d 	.word	0x0040109d
  400c48:	00401c95 	.word	0x00401c95
  400c4c:	00400be5 	.word	0x00400be5
  400c50:	00400bb5 	.word	0x00400bb5

00400c54 <io_write>:
  400c54:	b570      	push	{r4, r5, r6, lr}
  400c56:	4616      	mov	r6, r2
  400c58:	4604      	mov	r4, r0
  400c5a:	460d      	mov	r5, r1
  400c5c:	2800      	cmp	r0, #0
  400c5e:	bf18      	it	ne
  400c60:	2900      	cmpne	r1, #0
  400c62:	bf14      	ite	ne
  400c64:	2001      	movne	r0, #1
  400c66:	2000      	moveq	r0, #0
  400c68:	2234      	movs	r2, #52	; 0x34
  400c6a:	4904      	ldr	r1, [pc, #16]	; (400c7c <io_write+0x28>)
  400c6c:	4b04      	ldr	r3, [pc, #16]	; (400c80 <io_write+0x2c>)
  400c6e:	4798      	blx	r3
  400c70:	6823      	ldr	r3, [r4, #0]
  400c72:	4632      	mov	r2, r6
  400c74:	4629      	mov	r1, r5
  400c76:	4620      	mov	r0, r4
  400c78:	4798      	blx	r3
  400c7a:	bd70      	pop	{r4, r5, r6, pc}
  400c7c:	00403208 	.word	0x00403208
  400c80:	0040109d 	.word	0x0040109d

00400c84 <io_read>:
  400c84:	b570      	push	{r4, r5, r6, lr}
  400c86:	4616      	mov	r6, r2
  400c88:	4604      	mov	r4, r0
  400c8a:	460d      	mov	r5, r1
  400c8c:	2800      	cmp	r0, #0
  400c8e:	bf18      	it	ne
  400c90:	2900      	cmpne	r1, #0
  400c92:	bf14      	ite	ne
  400c94:	2001      	movne	r0, #1
  400c96:	2000      	moveq	r0, #0
  400c98:	223d      	movs	r2, #61	; 0x3d
  400c9a:	4904      	ldr	r1, [pc, #16]	; (400cac <io_read+0x28>)
  400c9c:	4b04      	ldr	r3, [pc, #16]	; (400cb0 <io_read+0x2c>)
  400c9e:	4798      	blx	r3
  400ca0:	6863      	ldr	r3, [r4, #4]
  400ca2:	4632      	mov	r2, r6
  400ca4:	4629      	mov	r1, r5
  400ca6:	4620      	mov	r0, r4
  400ca8:	4798      	blx	r3
  400caa:	bd70      	pop	{r4, r5, r6, pc}
  400cac:	00403208 	.word	0x00403208
  400cb0:	0040109d 	.word	0x0040109d

00400cb4 <pwm_period_expired>:
  400cb4:	b508      	push	{r3, lr}
  400cb6:	6943      	ldr	r3, [r0, #20]
  400cb8:	b103      	cbz	r3, 400cbc <pwm_period_expired+0x8>
  400cba:	4798      	blx	r3
  400cbc:	bd08      	pop	{r3, pc}

00400cbe <pwm_detect_fault>:
  400cbe:	b508      	push	{r3, lr}
  400cc0:	6983      	ldr	r3, [r0, #24]
  400cc2:	b103      	cbz	r3, 400cc6 <pwm_detect_fault+0x8>
  400cc4:	4798      	blx	r3
  400cc6:	bd08      	pop	{r3, pc}

00400cc8 <pwm_init>:
  400cc8:	b538      	push	{r3, r4, r5, lr}
  400cca:	4604      	mov	r4, r0
  400ccc:	460d      	mov	r5, r1
  400cce:	2800      	cmp	r0, #0
  400cd0:	bf18      	it	ne
  400cd2:	2900      	cmpne	r1, #0
  400cd4:	bf14      	ite	ne
  400cd6:	2001      	movne	r0, #1
  400cd8:	2000      	moveq	r0, #0
  400cda:	2233      	movs	r2, #51	; 0x33
  400cdc:	4906      	ldr	r1, [pc, #24]	; (400cf8 <pwm_init+0x30>)
  400cde:	4b07      	ldr	r3, [pc, #28]	; (400cfc <pwm_init+0x34>)
  400ce0:	4798      	blx	r3
  400ce2:	4629      	mov	r1, r5
  400ce4:	4620      	mov	r0, r4
  400ce6:	4b06      	ldr	r3, [pc, #24]	; (400d00 <pwm_init+0x38>)
  400ce8:	4798      	blx	r3
  400cea:	4b06      	ldr	r3, [pc, #24]	; (400d04 <pwm_init+0x3c>)
  400cec:	6023      	str	r3, [r4, #0]
  400cee:	4b06      	ldr	r3, [pc, #24]	; (400d08 <pwm_init+0x40>)
  400cf0:	6063      	str	r3, [r4, #4]
  400cf2:	2000      	movs	r0, #0
  400cf4:	bd38      	pop	{r3, r4, r5, pc}
  400cf6:	bf00      	nop
  400cf8:	0040321c 	.word	0x0040321c
  400cfc:	0040109d 	.word	0x0040109d
  400d00:	004016c1 	.word	0x004016c1
  400d04:	00400cb5 	.word	0x00400cb5
  400d08:	00400cbf 	.word	0x00400cbf

00400d0c <pwm_enable>:
  400d0c:	b510      	push	{r4, lr}
  400d0e:	4604      	mov	r4, r0
  400d10:	224a      	movs	r2, #74	; 0x4a
  400d12:	4909      	ldr	r1, [pc, #36]	; (400d38 <pwm_enable+0x2c>)
  400d14:	3000      	adds	r0, #0
  400d16:	bf18      	it	ne
  400d18:	2001      	movne	r0, #1
  400d1a:	4b08      	ldr	r3, [pc, #32]	; (400d3c <pwm_enable+0x30>)
  400d1c:	4798      	blx	r3
  400d1e:	4620      	mov	r0, r4
  400d20:	4b07      	ldr	r3, [pc, #28]	; (400d40 <pwm_enable+0x34>)
  400d22:	4798      	blx	r3
  400d24:	b920      	cbnz	r0, 400d30 <pwm_enable+0x24>
  400d26:	4620      	mov	r0, r4
  400d28:	4b06      	ldr	r3, [pc, #24]	; (400d44 <pwm_enable+0x38>)
  400d2a:	4798      	blx	r3
  400d2c:	2000      	movs	r0, #0
  400d2e:	bd10      	pop	{r4, pc}
  400d30:	f06f 0010 	mvn.w	r0, #16
  400d34:	bd10      	pop	{r4, pc}
  400d36:	bf00      	nop
  400d38:	0040321c 	.word	0x0040321c
  400d3c:	0040109d 	.word	0x0040109d
  400d40:	0040183d 	.word	0x0040183d
  400d44:	004017f9 	.word	0x004017f9

00400d48 <spi_m_sync_set_func_ptr>:
  400d48:	b538      	push	{r3, r4, r5, lr}
  400d4a:	460d      	mov	r5, r1
  400d4c:	4604      	mov	r4, r0
  400d4e:	2239      	movs	r2, #57	; 0x39
  400d50:	4903      	ldr	r1, [pc, #12]	; (400d60 <spi_m_sync_set_func_ptr+0x18>)
  400d52:	3000      	adds	r0, #0
  400d54:	bf18      	it	ne
  400d56:	2001      	movne	r0, #1
  400d58:	4b02      	ldr	r3, [pc, #8]	; (400d64 <spi_m_sync_set_func_ptr+0x1c>)
  400d5a:	4798      	blx	r3
  400d5c:	6025      	str	r5, [r4, #0]
  400d5e:	bd38      	pop	{r3, r4, r5, pc}
  400d60:	00403234 	.word	0x00403234
  400d64:	0040109d 	.word	0x0040109d

00400d68 <spi_m_sync_init>:
  400d68:	b538      	push	{r3, r4, r5, lr}
  400d6a:	4604      	mov	r4, r0
  400d6c:	460d      	mov	r5, r1
  400d6e:	2800      	cmp	r0, #0
  400d70:	bf18      	it	ne
  400d72:	2900      	cmpne	r1, #0
  400d74:	bf14      	ite	ne
  400d76:	2001      	movne	r0, #1
  400d78:	2000      	moveq	r0, #0
  400d7a:	2240      	movs	r2, #64	; 0x40
  400d7c:	4909      	ldr	r1, [pc, #36]	; (400da4 <spi_m_sync_init+0x3c>)
  400d7e:	4b0a      	ldr	r3, [pc, #40]	; (400da8 <spi_m_sync_init+0x40>)
  400d80:	4798      	blx	r3
  400d82:	4620      	mov	r0, r4
  400d84:	f840 5f04 	str.w	r5, [r0, #4]!
  400d88:	4629      	mov	r1, r5
  400d8a:	4b08      	ldr	r3, [pc, #32]	; (400dac <spi_m_sync_init+0x44>)
  400d8c:	4798      	blx	r3
  400d8e:	2800      	cmp	r0, #0
  400d90:	db07      	blt.n	400da2 <spi_m_sync_init+0x3a>
  400d92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400d96:	82a3      	strh	r3, [r4, #20]
  400d98:	4b05      	ldr	r3, [pc, #20]	; (400db0 <spi_m_sync_init+0x48>)
  400d9a:	6123      	str	r3, [r4, #16]
  400d9c:	4b05      	ldr	r3, [pc, #20]	; (400db4 <spi_m_sync_init+0x4c>)
  400d9e:	60e3      	str	r3, [r4, #12]
  400da0:	2000      	movs	r0, #0
  400da2:	bd38      	pop	{r3, r4, r5, pc}
  400da4:	00403234 	.word	0x00403234
  400da8:	0040109d 	.word	0x0040109d
  400dac:	00401891 	.word	0x00401891
  400db0:	00400e5d 	.word	0x00400e5d
  400db4:	00400e21 	.word	0x00400e21

00400db8 <spi_m_sync_enable>:
  400db8:	b510      	push	{r4, lr}
  400dba:	4604      	mov	r4, r0
  400dbc:	2257      	movs	r2, #87	; 0x57
  400dbe:	4905      	ldr	r1, [pc, #20]	; (400dd4 <spi_m_sync_enable+0x1c>)
  400dc0:	3000      	adds	r0, #0
  400dc2:	bf18      	it	ne
  400dc4:	2001      	movne	r0, #1
  400dc6:	4b04      	ldr	r3, [pc, #16]	; (400dd8 <spi_m_sync_enable+0x20>)
  400dc8:	4798      	blx	r3
  400dca:	1d20      	adds	r0, r4, #4
  400dcc:	4b03      	ldr	r3, [pc, #12]	; (400ddc <spi_m_sync_enable+0x24>)
  400dce:	4798      	blx	r3
  400dd0:	bd10      	pop	{r4, pc}
  400dd2:	bf00      	nop
  400dd4:	00403234 	.word	0x00403234
  400dd8:	0040109d 	.word	0x0040109d
  400ddc:	00401939 	.word	0x00401939

00400de0 <spi_m_sync_transfer>:
  400de0:	b530      	push	{r4, r5, lr}
  400de2:	b085      	sub	sp, #20
  400de4:	4605      	mov	r5, r0
  400de6:	460c      	mov	r4, r1
  400de8:	2800      	cmp	r0, #0
  400dea:	bf18      	it	ne
  400dec:	2900      	cmpne	r1, #0
  400dee:	bf14      	ite	ne
  400df0:	2001      	movne	r0, #1
  400df2:	2000      	moveq	r0, #0
  400df4:	22b3      	movs	r2, #179	; 0xb3
  400df6:	4907      	ldr	r1, [pc, #28]	; (400e14 <spi_m_sync_transfer+0x34>)
  400df8:	4b07      	ldr	r3, [pc, #28]	; (400e18 <spi_m_sync_transfer+0x38>)
  400dfa:	4798      	blx	r3
  400dfc:	6823      	ldr	r3, [r4, #0]
  400dfe:	9301      	str	r3, [sp, #4]
  400e00:	6863      	ldr	r3, [r4, #4]
  400e02:	9302      	str	r3, [sp, #8]
  400e04:	68a3      	ldr	r3, [r4, #8]
  400e06:	9303      	str	r3, [sp, #12]
  400e08:	a901      	add	r1, sp, #4
  400e0a:	1d28      	adds	r0, r5, #4
  400e0c:	4b03      	ldr	r3, [pc, #12]	; (400e1c <spi_m_sync_transfer+0x3c>)
  400e0e:	4798      	blx	r3
  400e10:	b005      	add	sp, #20
  400e12:	bd30      	pop	{r4, r5, pc}
  400e14:	00403234 	.word	0x00403234
  400e18:	0040109d 	.word	0x0040109d
  400e1c:	0040196d 	.word	0x0040196d

00400e20 <_spi_m_sync_io_write>:
  400e20:	b570      	push	{r4, r5, r6, lr}
  400e22:	b084      	sub	sp, #16
  400e24:	460e      	mov	r6, r1
  400e26:	4615      	mov	r5, r2
  400e28:	4604      	mov	r4, r0
  400e2a:	22a3      	movs	r2, #163	; 0xa3
  400e2c:	4908      	ldr	r1, [pc, #32]	; (400e50 <_spi_m_sync_io_write+0x30>)
  400e2e:	3000      	adds	r0, #0
  400e30:	bf18      	it	ne
  400e32:	2001      	movne	r0, #1
  400e34:	4b07      	ldr	r3, [pc, #28]	; (400e54 <_spi_m_sync_io_write+0x34>)
  400e36:	4798      	blx	r3
  400e38:	2300      	movs	r3, #0
  400e3a:	9302      	str	r3, [sp, #8]
  400e3c:	9601      	str	r6, [sp, #4]
  400e3e:	9503      	str	r5, [sp, #12]
  400e40:	a901      	add	r1, sp, #4
  400e42:	f1a4 000c 	sub.w	r0, r4, #12
  400e46:	4b04      	ldr	r3, [pc, #16]	; (400e58 <_spi_m_sync_io_write+0x38>)
  400e48:	4798      	blx	r3
  400e4a:	b004      	add	sp, #16
  400e4c:	bd70      	pop	{r4, r5, r6, pc}
  400e4e:	bf00      	nop
  400e50:	00403234 	.word	0x00403234
  400e54:	0040109d 	.word	0x0040109d
  400e58:	00400de1 	.word	0x00400de1

00400e5c <_spi_m_sync_io_read>:
  400e5c:	b570      	push	{r4, r5, r6, lr}
  400e5e:	b084      	sub	sp, #16
  400e60:	460e      	mov	r6, r1
  400e62:	4615      	mov	r5, r2
  400e64:	4604      	mov	r4, r0
  400e66:	2287      	movs	r2, #135	; 0x87
  400e68:	4908      	ldr	r1, [pc, #32]	; (400e8c <_spi_m_sync_io_read+0x30>)
  400e6a:	3000      	adds	r0, #0
  400e6c:	bf18      	it	ne
  400e6e:	2001      	movne	r0, #1
  400e70:	4b07      	ldr	r3, [pc, #28]	; (400e90 <_spi_m_sync_io_read+0x34>)
  400e72:	4798      	blx	r3
  400e74:	9602      	str	r6, [sp, #8]
  400e76:	2300      	movs	r3, #0
  400e78:	9301      	str	r3, [sp, #4]
  400e7a:	9503      	str	r5, [sp, #12]
  400e7c:	a901      	add	r1, sp, #4
  400e7e:	f1a4 000c 	sub.w	r0, r4, #12
  400e82:	4b04      	ldr	r3, [pc, #16]	; (400e94 <_spi_m_sync_io_read+0x38>)
  400e84:	4798      	blx	r3
  400e86:	b004      	add	sp, #16
  400e88:	bd70      	pop	{r4, r5, r6, pc}
  400e8a:	bf00      	nop
  400e8c:	00403234 	.word	0x00403234
  400e90:	0040109d 	.word	0x0040109d
  400e94:	00400de1 	.word	0x00400de1

00400e98 <spi_m_sync_get_io_descriptor>:
  400e98:	b538      	push	{r3, r4, r5, lr}
  400e9a:	4604      	mov	r4, r0
  400e9c:	460d      	mov	r5, r1
  400e9e:	2800      	cmp	r0, #0
  400ea0:	bf18      	it	ne
  400ea2:	2900      	cmpne	r1, #0
  400ea4:	bf14      	ite	ne
  400ea6:	2001      	movne	r0, #1
  400ea8:	2000      	moveq	r0, #0
  400eaa:	22bd      	movs	r2, #189	; 0xbd
  400eac:	4903      	ldr	r1, [pc, #12]	; (400ebc <spi_m_sync_get_io_descriptor+0x24>)
  400eae:	4b04      	ldr	r3, [pc, #16]	; (400ec0 <spi_m_sync_get_io_descriptor+0x28>)
  400eb0:	4798      	blx	r3
  400eb2:	340c      	adds	r4, #12
  400eb4:	602c      	str	r4, [r5, #0]
  400eb6:	2000      	movs	r0, #0
  400eb8:	bd38      	pop	{r3, r4, r5, pc}
  400eba:	bf00      	nop
  400ebc:	00403234 	.word	0x00403234
  400ec0:	0040109d 	.word	0x0040109d

00400ec4 <timer_add_timer_task>:
  400ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400ec6:	6807      	ldr	r7, [r0, #0]
  400ec8:	b117      	cbz	r7, 400ed0 <timer_add_timer_task+0xc>
  400eca:	463c      	mov	r4, r7
  400ecc:	2600      	movs	r6, #0
  400ece:	e00b      	b.n	400ee8 <timer_add_timer_task+0x24>
  400ed0:	4b0e      	ldr	r3, [pc, #56]	; (400f0c <timer_add_timer_task+0x48>)
  400ed2:	4798      	blx	r3
  400ed4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400ed6:	68a5      	ldr	r5, [r4, #8]
  400ed8:	442b      	add	r3, r5
  400eda:	1a9b      	subs	r3, r3, r2
  400edc:	3301      	adds	r3, #1
  400ede:	688d      	ldr	r5, [r1, #8]
  400ee0:	42ab      	cmp	r3, r5
  400ee2:	d209      	bcs.n	400ef8 <timer_add_timer_task+0x34>
  400ee4:	4626      	mov	r6, r4
  400ee6:	6824      	ldr	r4, [r4, #0]
  400ee8:	b134      	cbz	r4, 400ef8 <timer_add_timer_task+0x34>
  400eea:	6863      	ldr	r3, [r4, #4]
  400eec:	4293      	cmp	r3, r2
  400eee:	d8f2      	bhi.n	400ed6 <timer_add_timer_task+0x12>
  400ef0:	68a5      	ldr	r5, [r4, #8]
  400ef2:	1a9b      	subs	r3, r3, r2
  400ef4:	442b      	add	r3, r5
  400ef6:	e7f2      	b.n	400ede <timer_add_timer_task+0x1a>
  400ef8:	42bc      	cmp	r4, r7
  400efa:	d003      	beq.n	400f04 <timer_add_timer_task+0x40>
  400efc:	4630      	mov	r0, r6
  400efe:	4b04      	ldr	r3, [pc, #16]	; (400f10 <timer_add_timer_task+0x4c>)
  400f00:	4798      	blx	r3
  400f02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400f04:	4b01      	ldr	r3, [pc, #4]	; (400f0c <timer_add_timer_task+0x48>)
  400f06:	4798      	blx	r3
  400f08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400f0a:	bf00      	nop
  400f0c:	004010b9 	.word	0x004010b9
  400f10:	004010e5 	.word	0x004010e5

00400f14 <timer_process_counted>:
  400f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400f16:	6944      	ldr	r4, [r0, #20]
  400f18:	6906      	ldr	r6, [r0, #16]
  400f1a:	3601      	adds	r6, #1
  400f1c:	6106      	str	r6, [r0, #16]
  400f1e:	7e03      	ldrb	r3, [r0, #24]
  400f20:	f013 0f01 	tst.w	r3, #1
  400f24:	d105      	bne.n	400f32 <timer_process_counted+0x1e>
  400f26:	7e03      	ldrb	r3, [r0, #24]
  400f28:	f013 0f02 	tst.w	r3, #2
  400f2c:	d101      	bne.n	400f32 <timer_process_counted+0x1e>
  400f2e:	4605      	mov	r5, r0
  400f30:	e009      	b.n	400f46 <timer_process_counted+0x32>
  400f32:	7e03      	ldrb	r3, [r0, #24]
  400f34:	f043 0302 	orr.w	r3, r3, #2
  400f38:	7603      	strb	r3, [r0, #24]
  400f3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400f3c:	696f      	ldr	r7, [r5, #20]
  400f3e:	68e3      	ldr	r3, [r4, #12]
  400f40:	4620      	mov	r0, r4
  400f42:	4798      	blx	r3
  400f44:	463c      	mov	r4, r7
  400f46:	b19c      	cbz	r4, 400f70 <timer_process_counted+0x5c>
  400f48:	6863      	ldr	r3, [r4, #4]
  400f4a:	1af3      	subs	r3, r6, r3
  400f4c:	68a2      	ldr	r2, [r4, #8]
  400f4e:	4293      	cmp	r3, r2
  400f50:	d30e      	bcc.n	400f70 <timer_process_counted+0x5c>
  400f52:	f105 0714 	add.w	r7, r5, #20
  400f56:	4638      	mov	r0, r7
  400f58:	4b06      	ldr	r3, [pc, #24]	; (400f74 <timer_process_counted+0x60>)
  400f5a:	4798      	blx	r3
  400f5c:	7c23      	ldrb	r3, [r4, #16]
  400f5e:	2b01      	cmp	r3, #1
  400f60:	d1ec      	bne.n	400f3c <timer_process_counted+0x28>
  400f62:	6066      	str	r6, [r4, #4]
  400f64:	4632      	mov	r2, r6
  400f66:	4621      	mov	r1, r4
  400f68:	4638      	mov	r0, r7
  400f6a:	4b03      	ldr	r3, [pc, #12]	; (400f78 <timer_process_counted+0x64>)
  400f6c:	4798      	blx	r3
  400f6e:	e7e5      	b.n	400f3c <timer_process_counted+0x28>
  400f70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400f72:	bf00      	nop
  400f74:	004010ed 	.word	0x004010ed
  400f78:	00400ec5 	.word	0x00400ec5

00400f7c <timer_init>:
  400f7c:	b538      	push	{r3, r4, r5, lr}
  400f7e:	4604      	mov	r4, r0
  400f80:	460d      	mov	r5, r1
  400f82:	2800      	cmp	r0, #0
  400f84:	bf18      	it	ne
  400f86:	2900      	cmpne	r1, #0
  400f88:	bf14      	ite	ne
  400f8a:	2001      	movne	r0, #1
  400f8c:	2000      	moveq	r0, #0
  400f8e:	223b      	movs	r2, #59	; 0x3b
  400f90:	4905      	ldr	r1, [pc, #20]	; (400fa8 <timer_init+0x2c>)
  400f92:	4b06      	ldr	r3, [pc, #24]	; (400fac <timer_init+0x30>)
  400f94:	4798      	blx	r3
  400f96:	4629      	mov	r1, r5
  400f98:	4620      	mov	r0, r4
  400f9a:	4b05      	ldr	r3, [pc, #20]	; (400fb0 <timer_init+0x34>)
  400f9c:	4798      	blx	r3
  400f9e:	2000      	movs	r0, #0
  400fa0:	6120      	str	r0, [r4, #16]
  400fa2:	4b04      	ldr	r3, [pc, #16]	; (400fb4 <timer_init+0x38>)
  400fa4:	6023      	str	r3, [r4, #0]
  400fa6:	bd38      	pop	{r3, r4, r5, pc}
  400fa8:	00403250 	.word	0x00403250
  400fac:	0040109d 	.word	0x0040109d
  400fb0:	00401b49 	.word	0x00401b49
  400fb4:	00400f15 	.word	0x00400f15

00400fb8 <timer_start>:
  400fb8:	b510      	push	{r4, lr}
  400fba:	4604      	mov	r4, r0
  400fbc:	2253      	movs	r2, #83	; 0x53
  400fbe:	4909      	ldr	r1, [pc, #36]	; (400fe4 <timer_start+0x2c>)
  400fc0:	3000      	adds	r0, #0
  400fc2:	bf18      	it	ne
  400fc4:	2001      	movne	r0, #1
  400fc6:	4b08      	ldr	r3, [pc, #32]	; (400fe8 <timer_start+0x30>)
  400fc8:	4798      	blx	r3
  400fca:	4620      	mov	r0, r4
  400fcc:	4b07      	ldr	r3, [pc, #28]	; (400fec <timer_start+0x34>)
  400fce:	4798      	blx	r3
  400fd0:	b920      	cbnz	r0, 400fdc <timer_start+0x24>
  400fd2:	4620      	mov	r0, r4
  400fd4:	4b06      	ldr	r3, [pc, #24]	; (400ff0 <timer_start+0x38>)
  400fd6:	4798      	blx	r3
  400fd8:	2000      	movs	r0, #0
  400fda:	bd10      	pop	{r4, pc}
  400fdc:	f06f 0010 	mvn.w	r0, #16
  400fe0:	bd10      	pop	{r4, pc}
  400fe2:	bf00      	nop
  400fe4:	00403250 	.word	0x00403250
  400fe8:	0040109d 	.word	0x0040109d
  400fec:	00401c0d 	.word	0x00401c0d
  400ff0:	00401c05 	.word	0x00401c05

00400ff4 <timer_add_task>:
  400ff4:	b570      	push	{r4, r5, r6, lr}
  400ff6:	b082      	sub	sp, #8
  400ff8:	4604      	mov	r4, r0
  400ffa:	460d      	mov	r5, r1
  400ffc:	2800      	cmp	r0, #0
  400ffe:	bf18      	it	ne
  401000:	2900      	cmpne	r1, #0
  401002:	bf14      	ite	ne
  401004:	2001      	movne	r0, #1
  401006:	2000      	moveq	r0, #0
  401008:	227a      	movs	r2, #122	; 0x7a
  40100a:	491d      	ldr	r1, [pc, #116]	; (401080 <timer_add_task+0x8c>)
  40100c:	4b1d      	ldr	r3, [pc, #116]	; (401084 <timer_add_task+0x90>)
  40100e:	4798      	blx	r3
  401010:	7e23      	ldrb	r3, [r4, #24]
  401012:	f043 0301 	orr.w	r3, r3, #1
  401016:	7623      	strb	r3, [r4, #24]
  401018:	f104 0614 	add.w	r6, r4, #20
  40101c:	4629      	mov	r1, r5
  40101e:	4630      	mov	r0, r6
  401020:	4b19      	ldr	r3, [pc, #100]	; (401088 <timer_add_task+0x94>)
  401022:	4798      	blx	r3
  401024:	b988      	cbnz	r0, 40104a <timer_add_task+0x56>
  401026:	6923      	ldr	r3, [r4, #16]
  401028:	606b      	str	r3, [r5, #4]
  40102a:	6922      	ldr	r2, [r4, #16]
  40102c:	4629      	mov	r1, r5
  40102e:	4630      	mov	r0, r6
  401030:	4b16      	ldr	r3, [pc, #88]	; (40108c <timer_add_task+0x98>)
  401032:	4798      	blx	r3
  401034:	7e23      	ldrb	r3, [r4, #24]
  401036:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
  40103a:	7623      	strb	r3, [r4, #24]
  40103c:	7e23      	ldrb	r3, [r4, #24]
  40103e:	f013 0f02 	tst.w	r3, #2
  401042:	d10e      	bne.n	401062 <timer_add_task+0x6e>
  401044:	2000      	movs	r0, #0
  401046:	b002      	add	sp, #8
  401048:	bd70      	pop	{r4, r5, r6, pc}
  40104a:	7e23      	ldrb	r3, [r4, #24]
  40104c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
  401050:	7623      	strb	r3, [r4, #24]
  401052:	227f      	movs	r2, #127	; 0x7f
  401054:	490a      	ldr	r1, [pc, #40]	; (401080 <timer_add_task+0x8c>)
  401056:	2000      	movs	r0, #0
  401058:	4b0a      	ldr	r3, [pc, #40]	; (401084 <timer_add_task+0x90>)
  40105a:	4798      	blx	r3
  40105c:	f06f 0011 	mvn.w	r0, #17
  401060:	e7f1      	b.n	401046 <timer_add_task+0x52>
  401062:	a801      	add	r0, sp, #4
  401064:	4b0a      	ldr	r3, [pc, #40]	; (401090 <timer_add_task+0x9c>)
  401066:	4798      	blx	r3
  401068:	7e23      	ldrb	r3, [r4, #24]
  40106a:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
  40106e:	7623      	strb	r3, [r4, #24]
  401070:	4620      	mov	r0, r4
  401072:	4b08      	ldr	r3, [pc, #32]	; (401094 <timer_add_task+0xa0>)
  401074:	4798      	blx	r3
  401076:	a801      	add	r0, sp, #4
  401078:	4b07      	ldr	r3, [pc, #28]	; (401098 <timer_add_task+0xa4>)
  40107a:	4798      	blx	r3
  40107c:	2000      	movs	r0, #0
  40107e:	e7e2      	b.n	401046 <timer_add_task+0x52>
  401080:	00403250 	.word	0x00403250
  401084:	0040109d 	.word	0x0040109d
  401088:	004010a3 	.word	0x004010a3
  40108c:	00400ec5 	.word	0x00400ec5
  401090:	004009fd 	.word	0x004009fd
  401094:	00401c19 	.word	0x00401c19
  401098:	00400a0b 	.word	0x00400a0b

0040109c <assert>:
  40109c:	b900      	cbnz	r0, 4010a0 <assert+0x4>
  40109e:	be00      	bkpt	0x0000
  4010a0:	4770      	bx	lr

004010a2 <is_list_element>:
  4010a2:	6803      	ldr	r3, [r0, #0]
  4010a4:	b11b      	cbz	r3, 4010ae <is_list_element+0xc>
  4010a6:	428b      	cmp	r3, r1
  4010a8:	d003      	beq.n	4010b2 <is_list_element+0x10>
  4010aa:	681b      	ldr	r3, [r3, #0]
  4010ac:	e7fa      	b.n	4010a4 <is_list_element+0x2>
  4010ae:	2000      	movs	r0, #0
  4010b0:	4770      	bx	lr
  4010b2:	2001      	movs	r0, #1
  4010b4:	4770      	bx	lr
	...

004010b8 <list_insert_as_head>:
  4010b8:	b538      	push	{r3, r4, r5, lr}
  4010ba:	4604      	mov	r4, r0
  4010bc:	460d      	mov	r5, r1
  4010be:	4b06      	ldr	r3, [pc, #24]	; (4010d8 <list_insert_as_head+0x20>)
  4010c0:	4798      	blx	r3
  4010c2:	f080 0001 	eor.w	r0, r0, #1
  4010c6:	2239      	movs	r2, #57	; 0x39
  4010c8:	4904      	ldr	r1, [pc, #16]	; (4010dc <list_insert_as_head+0x24>)
  4010ca:	b2c0      	uxtb	r0, r0
  4010cc:	4b04      	ldr	r3, [pc, #16]	; (4010e0 <list_insert_as_head+0x28>)
  4010ce:	4798      	blx	r3
  4010d0:	6823      	ldr	r3, [r4, #0]
  4010d2:	602b      	str	r3, [r5, #0]
  4010d4:	6025      	str	r5, [r4, #0]
  4010d6:	bd38      	pop	{r3, r4, r5, pc}
  4010d8:	004010a3 	.word	0x004010a3
  4010dc:	00403268 	.word	0x00403268
  4010e0:	0040109d 	.word	0x0040109d

004010e4 <list_insert_after>:
  4010e4:	6803      	ldr	r3, [r0, #0]
  4010e6:	600b      	str	r3, [r1, #0]
  4010e8:	6001      	str	r1, [r0, #0]
  4010ea:	4770      	bx	lr

004010ec <list_remove_head>:
  4010ec:	6803      	ldr	r3, [r0, #0]
  4010ee:	b11b      	cbz	r3, 4010f8 <list_remove_head+0xc>
  4010f0:	681a      	ldr	r2, [r3, #0]
  4010f2:	6002      	str	r2, [r0, #0]
  4010f4:	4618      	mov	r0, r3
  4010f6:	4770      	bx	lr
  4010f8:	2000      	movs	r0, #0
  4010fa:	4770      	bx	lr

004010fc <_afec_init>:
  4010fc:	2364      	movs	r3, #100	; 0x64
  4010fe:	4a1d      	ldr	r2, [pc, #116]	; (401174 <_afec_init+0x78>)
  401100:	fb03 2301 	mla	r3, r3, r1, r2
  401104:	685a      	ldr	r2, [r3, #4]
  401106:	6042      	str	r2, [r0, #4]
  401108:	689a      	ldr	r2, [r3, #8]
  40110a:	6082      	str	r2, [r0, #8]
  40110c:	68da      	ldr	r2, [r3, #12]
  40110e:	60c2      	str	r2, [r0, #12]
  401110:	691a      	ldr	r2, [r3, #16]
  401112:	6102      	str	r2, [r0, #16]
  401114:	695a      	ldr	r2, [r3, #20]
  401116:	6502      	str	r2, [r0, #80]	; 0x50
  401118:	699a      	ldr	r2, [r3, #24]
  40111a:	6542      	str	r2, [r0, #84]	; 0x54
  40111c:	69da      	ldr	r2, [r3, #28]
  40111e:	6602      	str	r2, [r0, #96]	; 0x60
  401120:	6a1a      	ldr	r2, [r3, #32]
  401122:	f8c0 2094 	str.w	r2, [r0, #148]	; 0x94
  401126:	6a5a      	ldr	r2, [r3, #36]	; 0x24
  401128:	f8c0 20a0 	str.w	r2, [r0, #160]	; 0xa0
  40112c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  40112e:	f8c0 20d0 	str.w	r2, [r0, #208]	; 0xd0
  401132:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  401134:	f8c0 20d4 	str.w	r2, [r0, #212]	; 0xd4
  401138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40113a:	f8c0 30d8 	str.w	r3, [r0, #216]	; 0xd8
  40113e:	2200      	movs	r2, #0
  401140:	2a0b      	cmp	r2, #11
  401142:	d814      	bhi.n	40116e <_afec_init+0x72>
  401144:	b410      	push	{r4}
  401146:	6642      	str	r2, [r0, #100]	; 0x64
  401148:	eb01 0381 	add.w	r3, r1, r1, lsl #2
  40114c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401150:	4413      	add	r3, r2
  401152:	330c      	adds	r3, #12
  401154:	4c07      	ldr	r4, [pc, #28]	; (401174 <_afec_init+0x78>)
  401156:	eb04 0383 	add.w	r3, r4, r3, lsl #2
  40115a:	685b      	ldr	r3, [r3, #4]
  40115c:	66c3      	str	r3, [r0, #108]	; 0x6c
  40115e:	3201      	adds	r2, #1
  401160:	b2d2      	uxtb	r2, r2
  401162:	2a0b      	cmp	r2, #11
  401164:	d9ef      	bls.n	401146 <_afec_init+0x4a>
  401166:	2000      	movs	r0, #0
  401168:	f85d 4b04 	ldr.w	r4, [sp], #4
  40116c:	4770      	bx	lr
  40116e:	2000      	movs	r0, #0
  401170:	4770      	bx	lr
  401172:	bf00      	nop
  401174:	00403288 	.word	0x00403288

00401178 <_afec_get_hardware_index>:
  401178:	b508      	push	{r3, lr}
  40117a:	4b09      	ldr	r3, [pc, #36]	; (4011a0 <_afec_get_hardware_index+0x28>)
  40117c:	4298      	cmp	r0, r3
  40117e:	d00a      	beq.n	401196 <_afec_get_hardware_index+0x1e>
  401180:	f503 3320 	add.w	r3, r3, #163840	; 0x28000
  401184:	4298      	cmp	r0, r3
  401186:	d008      	beq.n	40119a <_afec_get_hardware_index+0x22>
  401188:	22a3      	movs	r2, #163	; 0xa3
  40118a:	4906      	ldr	r1, [pc, #24]	; (4011a4 <_afec_get_hardware_index+0x2c>)
  40118c:	2000      	movs	r0, #0
  40118e:	4b06      	ldr	r3, [pc, #24]	; (4011a8 <_afec_get_hardware_index+0x30>)
  401190:	4798      	blx	r3
  401192:	2000      	movs	r0, #0
  401194:	bd08      	pop	{r3, pc}
  401196:	2000      	movs	r0, #0
  401198:	bd08      	pop	{r3, pc}
  40119a:	2001      	movs	r0, #1
  40119c:	bd08      	pop	{r3, pc}
  40119e:	bf00      	nop
  4011a0:	4003c000 	.word	0x4003c000
  4011a4:	004032ec 	.word	0x004032ec
  4011a8:	0040109d 	.word	0x0040109d

004011ac <_afec_get_regs>:
  4011ac:	b508      	push	{r3, lr}
  4011ae:	4b08      	ldr	r3, [pc, #32]	; (4011d0 <_afec_get_regs+0x24>)
  4011b0:	4798      	blx	r3
  4011b2:	2300      	movs	r3, #0
  4011b4:	b113      	cbz	r3, 4011bc <_afec_get_regs+0x10>
  4011b6:	2300      	movs	r3, #0
  4011b8:	4618      	mov	r0, r3
  4011ba:	bd08      	pop	{r3, pc}
  4011bc:	2264      	movs	r2, #100	; 0x64
  4011be:	fb02 f203 	mul.w	r2, r2, r3
  4011c2:	4904      	ldr	r1, [pc, #16]	; (4011d4 <_afec_get_regs+0x28>)
  4011c4:	5c8a      	ldrb	r2, [r1, r2]
  4011c6:	4290      	cmp	r0, r2
  4011c8:	d0f6      	beq.n	4011b8 <_afec_get_regs+0xc>
  4011ca:	3301      	adds	r3, #1
  4011cc:	b2db      	uxtb	r3, r3
  4011ce:	e7f1      	b.n	4011b4 <_afec_get_regs+0x8>
  4011d0:	00401179 	.word	0x00401179
  4011d4:	00403288 	.word	0x00403288

004011d8 <_adc_sync_init>:
  4011d8:	b538      	push	{r3, r4, r5, lr}
  4011da:	460c      	mov	r4, r1
  4011dc:	4605      	mov	r5, r0
  4011de:	f44f 728d 	mov.w	r2, #282	; 0x11a
  4011e2:	4907      	ldr	r1, [pc, #28]	; (401200 <_adc_sync_init+0x28>)
  4011e4:	3000      	adds	r0, #0
  4011e6:	bf18      	it	ne
  4011e8:	2001      	movne	r0, #1
  4011ea:	4b06      	ldr	r3, [pc, #24]	; (401204 <_adc_sync_init+0x2c>)
  4011ec:	4798      	blx	r3
  4011ee:	602c      	str	r4, [r5, #0]
  4011f0:	4620      	mov	r0, r4
  4011f2:	4b05      	ldr	r3, [pc, #20]	; (401208 <_adc_sync_init+0x30>)
  4011f4:	4798      	blx	r3
  4011f6:	4601      	mov	r1, r0
  4011f8:	4620      	mov	r0, r4
  4011fa:	4b04      	ldr	r3, [pc, #16]	; (40120c <_adc_sync_init+0x34>)
  4011fc:	4798      	blx	r3
  4011fe:	bd38      	pop	{r3, r4, r5, pc}
  401200:	004032ec 	.word	0x004032ec
  401204:	0040109d 	.word	0x0040109d
  401208:	004011ad 	.word	0x004011ad
  40120c:	004010fd 	.word	0x004010fd

00401210 <_adc_sync_enable_channel>:
  401210:	6802      	ldr	r2, [r0, #0]
  401212:	2301      	movs	r3, #1
  401214:	fa03 f101 	lsl.w	r1, r3, r1
  401218:	6151      	str	r1, [r2, #20]
  40121a:	4770      	bx	lr

0040121c <_irq_set>:
  40121c:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  40121e:	2b00      	cmp	r3, #0
  401220:	db09      	blt.n	401236 <_irq_set+0x1a>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401222:	095b      	lsrs	r3, r3, #5
  401224:	f000 001f 	and.w	r0, r0, #31
  401228:	2201      	movs	r2, #1
  40122a:	fa02 f000 	lsl.w	r0, r2, r0
  40122e:	3340      	adds	r3, #64	; 0x40
  401230:	4a01      	ldr	r2, [pc, #4]	; (401238 <_irq_set+0x1c>)
  401232:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  401236:	4770      	bx	lr
  401238:	e000e100 	.word	0xe000e100

0040123c <_get_cycles_for_us>:
  40123c:	f44f 7396 	mov.w	r3, #300	; 0x12c
  401240:	fb03 f000 	mul.w	r0, r3, r0
  401244:	4770      	bx	lr

00401246 <_get_cycles_for_ms>:
  401246:	f44f 7396 	mov.w	r3, #300	; 0x12c
  40124a:	fb03 f000 	mul.w	r0, r3, r0
  40124e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  401252:	fb03 f000 	mul.w	r0, r3, r0
  401256:	4770      	bx	lr

00401258 <_init_chip>:
  401258:	b500      	push	{lr}
  40125a:	b083      	sub	sp, #12
  40125c:	a801      	add	r0, sp, #4
  40125e:	4b0e      	ldr	r3, [pc, #56]	; (401298 <_init_chip+0x40>)
  401260:	4798      	blx	r3
  401262:	4a0e      	ldr	r2, [pc, #56]	; (40129c <_init_chip+0x44>)
  401264:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
  401268:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40126c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  __ASM volatile ("dsb 0xF":::"memory");
  401270:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401274:	f3bf 8f6f 	isb	sy
  401278:	a801      	add	r0, sp, #4
  40127a:	4b09      	ldr	r3, [pc, #36]	; (4012a0 <_init_chip+0x48>)
  40127c:	4798      	blx	r3
  40127e:	4a09      	ldr	r2, [pc, #36]	; (4012a4 <_init_chip+0x4c>)
  401280:	6813      	ldr	r3, [r2, #0]
  401282:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  401286:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
  40128a:	6013      	str	r3, [r2, #0]
  40128c:	4b06      	ldr	r3, [pc, #24]	; (4012a8 <_init_chip+0x50>)
  40128e:	4798      	blx	r3
  401290:	b003      	add	sp, #12
  401292:	f85d fb04 	ldr.w	pc, [sp], #4
  401296:	bf00      	nop
  401298:	004009fd 	.word	0x004009fd
  40129c:	e000ed00 	.word	0xe000ed00
  4012a0:	00400a0b 	.word	0x00400a0b
  4012a4:	400e0c00 	.word	0x400e0c00
  4012a8:	0040161d 	.word	0x0040161d

004012ac <_ffs>:
  4012ac:	b430      	push	{r4, r5}
  4012ae:	2500      	movs	r5, #0
  4012b0:	428d      	cmp	r5, r1
  4012b2:	d210      	bcs.n	4012d6 <_ffs+0x2a>
  4012b4:	2201      	movs	r2, #1
  4012b6:	2300      	movs	r3, #0
  4012b8:	2b1f      	cmp	r3, #31
  4012ba:	d80a      	bhi.n	4012d2 <_ffs+0x26>
  4012bc:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
  4012c0:	4222      	tst	r2, r4
  4012c2:	d102      	bne.n	4012ca <_ffs+0x1e>
  4012c4:	0052      	lsls	r2, r2, #1
  4012c6:	3301      	adds	r3, #1
  4012c8:	e7f6      	b.n	4012b8 <_ffs+0xc>
  4012ca:	eb03 1045 	add.w	r0, r3, r5, lsl #5
  4012ce:	bc30      	pop	{r4, r5}
  4012d0:	4770      	bx	lr
  4012d2:	3501      	adds	r5, #1
  4012d4:	e7ec      	b.n	4012b0 <_ffs+0x4>
  4012d6:	f04f 30ff 	mov.w	r0, #4294967295
  4012da:	e7f8      	b.n	4012ce <_ffs+0x22>

004012dc <_ext_irq_handler>:
  4012dc:	b510      	push	{r4, lr}
  4012de:	b086      	sub	sp, #24
  4012e0:	2300      	movs	r3, #0
  4012e2:	9301      	str	r3, [sp, #4]
  4012e4:	9302      	str	r3, [sp, #8]
  4012e6:	9303      	str	r3, [sp, #12]
  4012e8:	9304      	str	r3, [sp, #16]
  4012ea:	9305      	str	r3, [sp, #20]
  4012ec:	4b21      	ldr	r3, [pc, #132]	; (401374 <_ext_irq_handler+0x98>)
  4012ee:	6818      	ldr	r0, [r3, #0]
  4012f0:	22f8      	movs	r2, #248	; 0xf8
  4012f2:	4921      	ldr	r1, [pc, #132]	; (401378 <_ext_irq_handler+0x9c>)
  4012f4:	3000      	adds	r0, #0
  4012f6:	bf18      	it	ne
  4012f8:	2001      	movne	r0, #1
  4012fa:	4b20      	ldr	r3, [pc, #128]	; (40137c <_ext_irq_handler+0xa0>)
  4012fc:	4798      	blx	r3
  4012fe:	4b20      	ldr	r3, [pc, #128]	; (401380 <_ext_irq_handler+0xa4>)
  401300:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  401302:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  401304:	4013      	ands	r3, r2
  401306:	9301      	str	r3, [sp, #4]
  401308:	491e      	ldr	r1, [pc, #120]	; (401384 <_ext_irq_handler+0xa8>)
  40130a:	6cca      	ldr	r2, [r1, #76]	; 0x4c
  40130c:	6c89      	ldr	r1, [r1, #72]	; 0x48
  40130e:	400a      	ands	r2, r1
  401310:	9202      	str	r2, [sp, #8]
  401312:	4313      	orrs	r3, r2
  401314:	e025      	b.n	401362 <_ext_irq_handler+0x86>
  401316:	4b17      	ldr	r3, [pc, #92]	; (401374 <_ext_irq_handler+0x98>)
  401318:	681b      	ldr	r3, [r3, #0]
  40131a:	4620      	mov	r0, r4
  40131c:	4798      	blx	r3
  40131e:	1163      	asrs	r3, r4, #5
  401320:	f004 041f 	and.w	r4, r4, #31
  401324:	2201      	movs	r2, #1
  401326:	fa02 f404 	lsl.w	r4, r2, r4
  40132a:	aa06      	add	r2, sp, #24
  40132c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  401330:	f853 2c14 	ldr.w	r2, [r3, #-20]
  401334:	ea22 0204 	bic.w	r2, r2, r4
  401338:	f843 2c14 	str.w	r2, [r3, #-20]
  40133c:	2105      	movs	r1, #5
  40133e:	a801      	add	r0, sp, #4
  401340:	4b11      	ldr	r3, [pc, #68]	; (401388 <_ext_irq_handler+0xac>)
  401342:	4798      	blx	r3
  401344:	4604      	mov	r4, r0
  401346:	f1b4 3fff 	cmp.w	r4, #4294967295
  40134a:	d1e4      	bne.n	401316 <_ext_irq_handler+0x3a>
  40134c:	4a0c      	ldr	r2, [pc, #48]	; (401380 <_ext_irq_handler+0xa4>)
  40134e:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
  401350:	6c93      	ldr	r3, [r2, #72]	; 0x48
  401352:	400b      	ands	r3, r1
  401354:	9301      	str	r3, [sp, #4]
  401356:	490b      	ldr	r1, [pc, #44]	; (401384 <_ext_irq_handler+0xa8>)
  401358:	6cc8      	ldr	r0, [r1, #76]	; 0x4c
  40135a:	6c8a      	ldr	r2, [r1, #72]	; 0x48
  40135c:	4002      	ands	r2, r0
  40135e:	9202      	str	r2, [sp, #8]
  401360:	4313      	orrs	r3, r2
  401362:	b12b      	cbz	r3, 401370 <_ext_irq_handler+0x94>
  401364:	2105      	movs	r1, #5
  401366:	a801      	add	r0, sp, #4
  401368:	4b07      	ldr	r3, [pc, #28]	; (401388 <_ext_irq_handler+0xac>)
  40136a:	4798      	blx	r3
  40136c:	4604      	mov	r4, r0
  40136e:	e7ea      	b.n	401346 <_ext_irq_handler+0x6a>
  401370:	b006      	add	sp, #24
  401372:	bd10      	pop	{r4, pc}
  401374:	204000c4 	.word	0x204000c4
  401378:	00403340 	.word	0x00403340
  40137c:	0040109d 	.word	0x0040109d
  401380:	400e0e00 	.word	0x400e0e00
  401384:	400e1000 	.word	0x400e1000
  401388:	004012ad 	.word	0x004012ad

0040138c <_pio_get_hardware_index>:
  40138c:	b510      	push	{r4, lr}
  40138e:	4604      	mov	r4, r0
  401390:	22d2      	movs	r2, #210	; 0xd2
  401392:	4905      	ldr	r1, [pc, #20]	; (4013a8 <_pio_get_hardware_index+0x1c>)
  401394:	3000      	adds	r0, #0
  401396:	bf18      	it	ne
  401398:	2001      	movne	r0, #1
  40139a:	4b04      	ldr	r3, [pc, #16]	; (4013ac <_pio_get_hardware_index+0x20>)
  40139c:	4798      	blx	r3
  40139e:	4804      	ldr	r0, [pc, #16]	; (4013b0 <_pio_get_hardware_index+0x24>)
  4013a0:	4420      	add	r0, r4
  4013a2:	f3c0 2047 	ubfx	r0, r0, #9, #8
  4013a6:	bd10      	pop	{r4, pc}
  4013a8:	00403340 	.word	0x00403340
  4013ac:	0040109d 	.word	0x0040109d
  4013b0:	bff1f200 	.word	0xbff1f200

004013b4 <_pio_get_index>:
  4013b4:	b510      	push	{r4, lr}
  4013b6:	4604      	mov	r4, r0
  4013b8:	22e0      	movs	r2, #224	; 0xe0
  4013ba:	490d      	ldr	r1, [pc, #52]	; (4013f0 <_pio_get_index+0x3c>)
  4013bc:	3000      	adds	r0, #0
  4013be:	bf18      	it	ne
  4013c0:	2001      	movne	r0, #1
  4013c2:	4b0c      	ldr	r3, [pc, #48]	; (4013f4 <_pio_get_index+0x40>)
  4013c4:	4798      	blx	r3
  4013c6:	4620      	mov	r0, r4
  4013c8:	4b0b      	ldr	r3, [pc, #44]	; (4013f8 <_pio_get_index+0x44>)
  4013ca:	4798      	blx	r3
  4013cc:	2300      	movs	r3, #0
  4013ce:	2b01      	cmp	r3, #1
  4013d0:	d80b      	bhi.n	4013ea <_pio_get_index+0x36>
  4013d2:	ebc3 01c3 	rsb	r1, r3, r3, lsl #3
  4013d6:	008a      	lsls	r2, r1, #2
  4013d8:	4908      	ldr	r1, [pc, #32]	; (4013fc <_pio_get_index+0x48>)
  4013da:	5c8a      	ldrb	r2, [r1, r2]
  4013dc:	4290      	cmp	r0, r2
  4013de:	d002      	beq.n	4013e6 <_pio_get_index+0x32>
  4013e0:	3301      	adds	r3, #1
  4013e2:	b2db      	uxtb	r3, r3
  4013e4:	e7f3      	b.n	4013ce <_pio_get_index+0x1a>
  4013e6:	b258      	sxtb	r0, r3
  4013e8:	bd10      	pop	{r4, pc}
  4013ea:	f04f 30ff 	mov.w	r0, #4294967295
  4013ee:	bd10      	pop	{r4, pc}
  4013f0:	00403340 	.word	0x00403340
  4013f4:	0040109d 	.word	0x0040109d
  4013f8:	0040138d 	.word	0x0040138d
  4013fc:	00403304 	.word	0x00403304

00401400 <_pio_init>:
  401400:	b538      	push	{r3, r4, r5, lr}
  401402:	4604      	mov	r4, r0
  401404:	f240 1259 	movw	r2, #345	; 0x159
  401408:	4929      	ldr	r1, [pc, #164]	; (4014b0 <_pio_init+0xb0>)
  40140a:	3000      	adds	r0, #0
  40140c:	bf18      	it	ne
  40140e:	2001      	movne	r0, #1
  401410:	4b28      	ldr	r3, [pc, #160]	; (4014b4 <_pio_init+0xb4>)
  401412:	4798      	blx	r3
  401414:	4620      	mov	r0, r4
  401416:	4b28      	ldr	r3, [pc, #160]	; (4014b8 <_pio_init+0xb8>)
  401418:	4798      	blx	r3
  40141a:	2800      	cmp	r0, #0
  40141c:	db43      	blt.n	4014a6 <_pio_init+0xa6>
  40141e:	4d27      	ldr	r5, [pc, #156]	; (4014bc <_pio_init+0xbc>)
  401420:	00c2      	lsls	r2, r0, #3
  401422:	1a11      	subs	r1, r2, r0
  401424:	008b      	lsls	r3, r1, #2
  401426:	442b      	add	r3, r5
  401428:	6899      	ldr	r1, [r3, #8]
  40142a:	f8c4 10b0 	str.w	r1, [r4, #176]	; 0xb0
  40142e:	68d9      	ldr	r1, [r3, #12]
  401430:	f8c4 10c0 	str.w	r1, [r4, #192]	; 0xc0
  401434:	6919      	ldr	r1, [r3, #16]
  401436:	f8c4 10c4 	str.w	r1, [r4, #196]	; 0xc4
  40143a:	699b      	ldr	r3, [r3, #24]
  40143c:	f8c4 30d0 	str.w	r3, [r4, #208]	; 0xd0
  401440:	1a10      	subs	r0, r2, r0
  401442:	0083      	lsls	r3, r0, #2
  401444:	442b      	add	r3, r5
  401446:	695b      	ldr	r3, [r3, #20]
  401448:	f8c4 30d4 	str.w	r3, [r4, #212]	; 0xd4
  40144c:	4620      	mov	r0, r4
  40144e:	4b1c      	ldr	r3, [pc, #112]	; (4014c0 <_pio_init+0xc0>)
  401450:	4798      	blx	r3
  401452:	4428      	add	r0, r5
  401454:	f990 3038 	ldrsb.w	r3, [r0, #56]	; 0x38
  if ((int32_t)(IRQn) >= 0)
  401458:	2b00      	cmp	r3, #0
  40145a:	db0c      	blt.n	401476 <_pio_init+0x76>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40145c:	095a      	lsrs	r2, r3, #5
  40145e:	f003 001f 	and.w	r0, r3, #31
  401462:	2101      	movs	r1, #1
  401464:	4081      	lsls	r1, r0
  401466:	3220      	adds	r2, #32
  401468:	4816      	ldr	r0, [pc, #88]	; (4014c4 <_pio_init+0xc4>)
  40146a:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  40146e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401472:	f3bf 8f6f 	isb	sy
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  401476:	2b00      	cmp	r3, #0
  401478:	db08      	blt.n	40148c <_pio_init+0x8c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40147a:	095a      	lsrs	r2, r3, #5
  40147c:	f003 001f 	and.w	r0, r3, #31
  401480:	2101      	movs	r1, #1
  401482:	4081      	lsls	r1, r0
  401484:	3260      	adds	r2, #96	; 0x60
  401486:	480f      	ldr	r0, [pc, #60]	; (4014c4 <_pio_init+0xc4>)
  401488:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  if ((int32_t)(IRQn) >= 0)
  40148c:	2b00      	cmp	r3, #0
  40148e:	db0d      	blt.n	4014ac <_pio_init+0xac>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401490:	0959      	lsrs	r1, r3, #5
  401492:	f003 031f 	and.w	r3, r3, #31
  401496:	2201      	movs	r2, #1
  401498:	fa02 f303 	lsl.w	r3, r2, r3
  40149c:	4a09      	ldr	r2, [pc, #36]	; (4014c4 <_pio_init+0xc4>)
  40149e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  4014a2:	2000      	movs	r0, #0
  4014a4:	bd38      	pop	{r3, r4, r5, pc}
  4014a6:	f06f 0010 	mvn.w	r0, #16
  4014aa:	bd38      	pop	{r3, r4, r5, pc}
  4014ac:	2000      	movs	r0, #0
  4014ae:	bd38      	pop	{r3, r4, r5, pc}
  4014b0:	00403340 	.word	0x00403340
  4014b4:	0040109d 	.word	0x0040109d
  4014b8:	004013b5 	.word	0x004013b5
  4014bc:	00403304 	.word	0x00403304
  4014c0:	0040138d 	.word	0x0040138d
  4014c4:	e000e100 	.word	0xe000e100

004014c8 <PIOB_Handler>:
  4014c8:	b508      	push	{r3, lr}
  4014ca:	4b01      	ldr	r3, [pc, #4]	; (4014d0 <PIOB_Handler+0x8>)
  4014cc:	4798      	blx	r3
  4014ce:	bd08      	pop	{r3, pc}
  4014d0:	004012dd 	.word	0x004012dd

004014d4 <PIOA_Handler>:
  4014d4:	b508      	push	{r3, lr}
  4014d6:	4b01      	ldr	r3, [pc, #4]	; (4014dc <PIOA_Handler+0x8>)
  4014d8:	4798      	blx	r3
  4014da:	bd08      	pop	{r3, pc}
  4014dc:	004012dd 	.word	0x004012dd

004014e0 <_ext_irq_init>:
  4014e0:	b538      	push	{r3, r4, r5, lr}
  4014e2:	4605      	mov	r5, r0
  4014e4:	4804      	ldr	r0, [pc, #16]	; (4014f8 <_ext_irq_init+0x18>)
  4014e6:	4c05      	ldr	r4, [pc, #20]	; (4014fc <_ext_irq_init+0x1c>)
  4014e8:	47a0      	blx	r4
  4014ea:	4805      	ldr	r0, [pc, #20]	; (401500 <_ext_irq_init+0x20>)
  4014ec:	47a0      	blx	r4
  4014ee:	4b05      	ldr	r3, [pc, #20]	; (401504 <_ext_irq_init+0x24>)
  4014f0:	601d      	str	r5, [r3, #0]
  4014f2:	2000      	movs	r0, #0
  4014f4:	bd38      	pop	{r3, r4, r5, pc}
  4014f6:	bf00      	nop
  4014f8:	400e0e00 	.word	0x400e0e00
  4014fc:	00401401 	.word	0x00401401
  401500:	400e1000 	.word	0x400e1000
  401504:	204000c4 	.word	0x204000c4

00401508 <_ext_irq_enable>:
  401508:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40150c:	4604      	mov	r4, r0
  40150e:	460f      	mov	r7, r1
  401510:	f8df 8050 	ldr.w	r8, [pc, #80]	; 401564 <_ext_irq_enable+0x5c>
  401514:	f44f 72d3 	mov.w	r2, #422	; 0x1a6
  401518:	4641      	mov	r1, r8
  40151a:	289f      	cmp	r0, #159	; 0x9f
  40151c:	bf8c      	ite	hi
  40151e:	2000      	movhi	r0, #0
  401520:	2001      	movls	r0, #1
  401522:	4e0e      	ldr	r6, [pc, #56]	; (40155c <_ext_irq_enable+0x54>)
  401524:	47b0      	blx	r6
  401526:	b2e5      	uxtb	r5, r4
  401528:	22c3      	movs	r2, #195	; 0xc3
  40152a:	4641      	mov	r1, r8
  40152c:	2d9f      	cmp	r5, #159	; 0x9f
  40152e:	bf8c      	ite	hi
  401530:	2000      	movhi	r0, #0
  401532:	2001      	movls	r0, #1
  401534:	47b0      	blx	r6
  401536:	096d      	lsrs	r5, r5, #5
  401538:	4b09      	ldr	r3, [pc, #36]	; (401560 <_ext_irq_enable+0x58>)
  40153a:	eb03 2545 	add.w	r5, r3, r5, lsl #9
  40153e:	f004 041f 	and.w	r4, r4, #31
  401542:	b937      	cbnz	r7, 401552 <_ext_irq_enable+0x4a>
  401544:	2301      	movs	r3, #1
  401546:	fa03 f404 	lsl.w	r4, r3, r4
  40154a:	646c      	str	r4, [r5, #68]	; 0x44
  40154c:	2000      	movs	r0, #0
  40154e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401552:	2301      	movs	r3, #1
  401554:	fa03 f404 	lsl.w	r4, r3, r4
  401558:	642c      	str	r4, [r5, #64]	; 0x40
  40155a:	e7f7      	b.n	40154c <_ext_irq_enable+0x44>
  40155c:	0040109d 	.word	0x0040109d
  401560:	400e0e00 	.word	0x400e0e00
  401564:	00403340 	.word	0x00403340

00401568 <_pmc_init_sources>:
  401568:	4a14      	ldr	r2, [pc, #80]	; (4015bc <_pmc_init_sources+0x54>)
  40156a:	6a11      	ldr	r1, [r2, #32]
  40156c:	4b14      	ldr	r3, [pc, #80]	; (4015c0 <_pmc_init_sources+0x58>)
  40156e:	430b      	orrs	r3, r1
  401570:	6213      	str	r3, [r2, #32]
  401572:	4b12      	ldr	r3, [pc, #72]	; (4015bc <_pmc_init_sources+0x54>)
  401574:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401576:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  40157a:	d0fa      	beq.n	401572 <_pmc_init_sources+0xa>
  40157c:	490f      	ldr	r1, [pc, #60]	; (4015bc <_pmc_init_sources+0x54>)
  40157e:	6a0a      	ldr	r2, [r1, #32]
  401580:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  401584:	4b0f      	ldr	r3, [pc, #60]	; (4015c4 <_pmc_init_sources+0x5c>)
  401586:	4313      	orrs	r3, r2
  401588:	620b      	str	r3, [r1, #32]
  40158a:	4b0c      	ldr	r3, [pc, #48]	; (4015bc <_pmc_init_sources+0x54>)
  40158c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40158e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  401592:	d0fa      	beq.n	40158a <_pmc_init_sources+0x22>
  401594:	4b09      	ldr	r3, [pc, #36]	; (4015bc <_pmc_init_sources+0x54>)
  401596:	6a1a      	ldr	r2, [r3, #32]
  401598:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  40159c:	f442 125c 	orr.w	r2, r2, #3604480	; 0x370000
  4015a0:	621a      	str	r2, [r3, #32]
  4015a2:	6a99      	ldr	r1, [r3, #40]	; 0x28
  4015a4:	4a08      	ldr	r2, [pc, #32]	; (4015c8 <_pmc_init_sources+0x60>)
  4015a6:	400a      	ands	r2, r1
  4015a8:	629a      	str	r2, [r3, #40]	; 0x28
  4015aa:	4a08      	ldr	r2, [pc, #32]	; (4015cc <_pmc_init_sources+0x64>)
  4015ac:	629a      	str	r2, [r3, #40]	; 0x28
  4015ae:	4b03      	ldr	r3, [pc, #12]	; (4015bc <_pmc_init_sources+0x54>)
  4015b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4015b2:	f013 0f02 	tst.w	r3, #2
  4015b6:	d0fa      	beq.n	4015ae <_pmc_init_sources+0x46>
  4015b8:	4770      	bx	lr
  4015ba:	bf00      	nop
  4015bc:	400e0600 	.word	0x400e0600
  4015c0:	00370008 	.word	0x00370008
  4015c4:	00370020 	.word	0x00370020
  4015c8:	f800ffff 	.word	0xf800ffff
  4015cc:	20183f01 	.word	0x20183f01

004015d0 <_pmc_init_master_clock>:
  4015d0:	4a11      	ldr	r2, [pc, #68]	; (401618 <_pmc_init_master_clock+0x48>)
  4015d2:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4015d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4015d8:	6313      	str	r3, [r2, #48]	; 0x30
  4015da:	4b0f      	ldr	r3, [pc, #60]	; (401618 <_pmc_init_master_clock+0x48>)
  4015dc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4015de:	f013 0f08 	tst.w	r3, #8
  4015e2:	d0fa      	beq.n	4015da <_pmc_init_master_clock+0xa>
  4015e4:	4a0c      	ldr	r2, [pc, #48]	; (401618 <_pmc_init_master_clock+0x48>)
  4015e6:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4015e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  4015ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  4015f0:	6313      	str	r3, [r2, #48]	; 0x30
  4015f2:	4b09      	ldr	r3, [pc, #36]	; (401618 <_pmc_init_master_clock+0x48>)
  4015f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4015f6:	f013 0f08 	tst.w	r3, #8
  4015fa:	d0fa      	beq.n	4015f2 <_pmc_init_master_clock+0x22>
  4015fc:	4a06      	ldr	r2, [pc, #24]	; (401618 <_pmc_init_master_clock+0x48>)
  4015fe:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401600:	f023 0303 	bic.w	r3, r3, #3
  401604:	f043 0302 	orr.w	r3, r3, #2
  401608:	6313      	str	r3, [r2, #48]	; 0x30
  40160a:	4b03      	ldr	r3, [pc, #12]	; (401618 <_pmc_init_master_clock+0x48>)
  40160c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40160e:	f013 0f08 	tst.w	r3, #8
  401612:	d0fa      	beq.n	40160a <_pmc_init_master_clock+0x3a>
  401614:	4770      	bx	lr
  401616:	bf00      	nop
  401618:	400e0600 	.word	0x400e0600

0040161c <_pmc_init>:
  40161c:	b508      	push	{r3, lr}
  40161e:	4b02      	ldr	r3, [pc, #8]	; (401628 <_pmc_init+0xc>)
  401620:	4798      	blx	r3
  401622:	4b02      	ldr	r3, [pc, #8]	; (40162c <_pmc_init+0x10>)
  401624:	4798      	blx	r3
  401626:	bd08      	pop	{r3, pc}
  401628:	00401569 	.word	0x00401569
  40162c:	004015d1 	.word	0x004015d1

00401630 <_pwm_get_cfg>:
  401630:	2300      	movs	r3, #0
  401632:	2b01      	cmp	r3, #1
  401634:	d80f      	bhi.n	401656 <_pwm_get_cfg+0x26>
  401636:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
  40163a:	008a      	lsls	r2, r1, #2
  40163c:	4907      	ldr	r1, [pc, #28]	; (40165c <_pwm_get_cfg+0x2c>)
  40163e:	588a      	ldr	r2, [r1, r2]
  401640:	4282      	cmp	r2, r0
  401642:	d002      	beq.n	40164a <_pwm_get_cfg+0x1a>
  401644:	3301      	adds	r3, #1
  401646:	b2db      	uxtb	r3, r3
  401648:	e7f3      	b.n	401632 <_pwm_get_cfg+0x2>
  40164a:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
  40164e:	009a      	lsls	r2, r3, #2
  401650:	4608      	mov	r0, r1
  401652:	4410      	add	r0, r2
  401654:	4770      	bx	lr
  401656:	2000      	movs	r0, #0
  401658:	4770      	bx	lr
  40165a:	bf00      	nop
  40165c:	0040335c 	.word	0x0040335c

00401660 <_pwm_init_irq_param>:
  401660:	4b06      	ldr	r3, [pc, #24]	; (40167c <_pwm_init_irq_param+0x1c>)
  401662:	4298      	cmp	r0, r3
  401664:	d003      	beq.n	40166e <_pwm_init_irq_param+0xe>
  401666:	4b06      	ldr	r3, [pc, #24]	; (401680 <_pwm_init_irq_param+0x20>)
  401668:	4298      	cmp	r0, r3
  40166a:	d003      	beq.n	401674 <_pwm_init_irq_param+0x14>
  40166c:	4770      	bx	lr
  40166e:	4b05      	ldr	r3, [pc, #20]	; (401684 <_pwm_init_irq_param+0x24>)
  401670:	6019      	str	r1, [r3, #0]
  401672:	e7f8      	b.n	401666 <_pwm_init_irq_param+0x6>
  401674:	4b03      	ldr	r3, [pc, #12]	; (401684 <_pwm_init_irq_param+0x24>)
  401676:	6059      	str	r1, [r3, #4]
  401678:	e7f8      	b.n	40166c <_pwm_init_irq_param+0xc>
  40167a:	bf00      	nop
  40167c:	40020000 	.word	0x40020000
  401680:	4005c000 	.word	0x4005c000
  401684:	204000c8 	.word	0x204000c8

00401688 <_pwm_interrupt_handler>:
  401688:	b508      	push	{r3, lr}
  40168a:	6903      	ldr	r3, [r0, #16]
  40168c:	69db      	ldr	r3, [r3, #28]
  40168e:	b113      	cbz	r3, 401696 <_pwm_interrupt_handler+0xe>
  401690:	6803      	ldr	r3, [r0, #0]
  401692:	b103      	cbz	r3, 401696 <_pwm_interrupt_handler+0xe>
  401694:	4798      	blx	r3
  401696:	bd08      	pop	{r3, pc}

00401698 <PWM0_Handler>:
  401698:	b508      	push	{r3, lr}
  40169a:	4b02      	ldr	r3, [pc, #8]	; (4016a4 <PWM0_Handler+0xc>)
  40169c:	6818      	ldr	r0, [r3, #0]
  40169e:	4b02      	ldr	r3, [pc, #8]	; (4016a8 <PWM0_Handler+0x10>)
  4016a0:	4798      	blx	r3
  4016a2:	bd08      	pop	{r3, pc}
  4016a4:	204000c8 	.word	0x204000c8
  4016a8:	00401689 	.word	0x00401689

004016ac <PWM1_Handler>:
  4016ac:	b508      	push	{r3, lr}
  4016ae:	4b02      	ldr	r3, [pc, #8]	; (4016b8 <PWM1_Handler+0xc>)
  4016b0:	6858      	ldr	r0, [r3, #4]
  4016b2:	4b02      	ldr	r3, [pc, #8]	; (4016bc <PWM1_Handler+0x10>)
  4016b4:	4798      	blx	r3
  4016b6:	bd08      	pop	{r3, pc}
  4016b8:	204000c8 	.word	0x204000c8
  4016bc:	00401689 	.word	0x00401689

004016c0 <_pwm_init>:
  4016c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4016c2:	4606      	mov	r6, r0
  4016c4:	460c      	mov	r4, r1
  4016c6:	1c08      	adds	r0, r1, #0
  4016c8:	bf18      	it	ne
  4016ca:	2001      	movne	r0, #1
  4016cc:	f44f 72bf 	mov.w	r2, #382	; 0x17e
  4016d0:	4944      	ldr	r1, [pc, #272]	; (4017e4 <_pwm_init+0x124>)
  4016d2:	4b45      	ldr	r3, [pc, #276]	; (4017e8 <_pwm_init+0x128>)
  4016d4:	4798      	blx	r3
  4016d6:	4620      	mov	r0, r4
  4016d8:	4b44      	ldr	r3, [pc, #272]	; (4017ec <_pwm_init+0x12c>)
  4016da:	4798      	blx	r3
  4016dc:	4605      	mov	r5, r0
  4016de:	6134      	str	r4, [r6, #16]
  4016e0:	6883      	ldr	r3, [r0, #8]
  4016e2:	6023      	str	r3, [r4, #0]
  4016e4:	68c3      	ldr	r3, [r0, #12]
  4016e6:	67e3      	str	r3, [r4, #124]	; 0x7c
  4016e8:	6903      	ldr	r3, [r0, #16]
  4016ea:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  4016ee:	6943      	ldr	r3, [r0, #20]
  4016f0:	65e3      	str	r3, [r4, #92]	; 0x5c
  4016f2:	6983      	ldr	r3, [r0, #24]
  4016f4:	66a3      	str	r3, [r4, #104]	; 0x68
  4016f6:	69c3      	ldr	r3, [r0, #28]
  4016f8:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
  4016fc:	6a03      	ldr	r3, [r0, #32]
  4016fe:	66e3      	str	r3, [r4, #108]	; 0x6c
  401700:	6a43      	ldr	r3, [r0, #36]	; 0x24
  401702:	f8c4 342c 	str.w	r3, [r4, #1068]	; 0x42c
  401706:	6a83      	ldr	r3, [r0, #40]	; 0x28
  401708:	f8c4 344c 	str.w	r3, [r4, #1100]	; 0x44c
  40170c:	2300      	movs	r3, #0
  40170e:	e019      	b.n	401744 <_pwm_init+0x84>
  401710:	6b2f      	ldr	r7, [r5, #48]	; 0x30
  401712:	0118      	lsls	r0, r3, #4
  401714:	eb07 0e00 	add.w	lr, r7, r0
  401718:	5c3a      	ldrb	r2, [r7, r0]
  40171a:	f8de 1004 	ldr.w	r1, [lr, #4]
  40171e:	3210      	adds	r2, #16
  401720:	0152      	lsls	r2, r2, #5
  401722:	50a1      	str	r1, [r4, r2]
  401724:	5c3a      	ldrb	r2, [r7, r0]
  401726:	f8de 100c 	ldr.w	r1, [lr, #12]
  40172a:	3210      	adds	r2, #16
  40172c:	eb04 1242 	add.w	r2, r4, r2, lsl #5
  401730:	6051      	str	r1, [r2, #4]
  401732:	5c3a      	ldrb	r2, [r7, r0]
  401734:	f8de 1008 	ldr.w	r1, [lr, #8]
  401738:	eb04 1242 	add.w	r2, r4, r2, lsl #5
  40173c:	f8c2 120c 	str.w	r1, [r2, #524]	; 0x20c
  401740:	3301      	adds	r3, #1
  401742:	b25b      	sxtb	r3, r3
  401744:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  401746:	4293      	cmp	r3, r2
  401748:	d3e2      	bcc.n	401710 <_pwm_init+0x50>
  40174a:	2300      	movs	r3, #0
  40174c:	e014      	b.n	401778 <_pwm_init+0xb8>
  40174e:	6ba9      	ldr	r1, [r5, #56]	; 0x38
  401750:	eb03 0043 	add.w	r0, r3, r3, lsl #1
  401754:	0082      	lsls	r2, r0, #2
  401756:	eb01 0e02 	add.w	lr, r1, r2
  40175a:	5c88      	ldrb	r0, [r1, r2]
  40175c:	f8de 7004 	ldr.w	r7, [lr, #4]
  401760:	eb04 1000 	add.w	r0, r4, r0, lsl #4
  401764:	f8c0 7138 	str.w	r7, [r0, #312]	; 0x138
  401768:	5c8a      	ldrb	r2, [r1, r2]
  40176a:	f8de 1008 	ldr.w	r1, [lr, #8]
  40176e:	3213      	adds	r2, #19
  401770:	0112      	lsls	r2, r2, #4
  401772:	50a1      	str	r1, [r4, r2]
  401774:	3301      	adds	r3, #1
  401776:	b25b      	sxtb	r3, r3
  401778:	6b6a      	ldr	r2, [r5, #52]	; 0x34
  40177a:	4293      	cmp	r3, r2
  40177c:	d3e7      	bcc.n	40174e <_pwm_init+0x8e>
  40177e:	4631      	mov	r1, r6
  401780:	4620      	mov	r0, r4
  401782:	4b1b      	ldr	r3, [pc, #108]	; (4017f0 <_pwm_init+0x130>)
  401784:	4798      	blx	r3
  401786:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  40178a:	2b00      	cmp	r3, #0
  40178c:	db0d      	blt.n	4017aa <_pwm_init+0xea>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40178e:	095a      	lsrs	r2, r3, #5
  401790:	f003 031f 	and.w	r3, r3, #31
  401794:	2101      	movs	r1, #1
  401796:	fa01 f303 	lsl.w	r3, r1, r3
  40179a:	3220      	adds	r2, #32
  40179c:	4915      	ldr	r1, [pc, #84]	; (4017f4 <_pwm_init+0x134>)
  40179e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  4017a2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4017a6:	f3bf 8f6f 	isb	sy
  4017aa:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  4017ae:	2b00      	cmp	r3, #0
  4017b0:	db09      	blt.n	4017c6 <_pwm_init+0x106>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4017b2:	095a      	lsrs	r2, r3, #5
  4017b4:	f003 031f 	and.w	r3, r3, #31
  4017b8:	2101      	movs	r1, #1
  4017ba:	fa01 f303 	lsl.w	r3, r1, r3
  4017be:	3260      	adds	r2, #96	; 0x60
  4017c0:	490c      	ldr	r1, [pc, #48]	; (4017f4 <_pwm_init+0x134>)
  4017c2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  4017c6:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  4017ca:	2b00      	cmp	r3, #0
  4017cc:	db08      	blt.n	4017e0 <_pwm_init+0x120>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4017ce:	0959      	lsrs	r1, r3, #5
  4017d0:	f003 031f 	and.w	r3, r3, #31
  4017d4:	2201      	movs	r2, #1
  4017d6:	fa02 f303 	lsl.w	r3, r2, r3
  4017da:	4a06      	ldr	r2, [pc, #24]	; (4017f4 <_pwm_init+0x134>)
  4017dc:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  4017e0:	2000      	movs	r0, #0
  4017e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4017e4:	00403424 	.word	0x00403424
  4017e8:	0040109d 	.word	0x0040109d
  4017ec:	00401631 	.word	0x00401631
  4017f0:	00401661 	.word	0x00401661
  4017f4:	e000e100 	.word	0xe000e100

004017f8 <_pwm_enable>:
  4017f8:	b538      	push	{r3, r4, r5, lr}
  4017fa:	4604      	mov	r4, r0
  4017fc:	f240 12b5 	movw	r2, #437	; 0x1b5
  401800:	490b      	ldr	r1, [pc, #44]	; (401830 <_pwm_enable+0x38>)
  401802:	3000      	adds	r0, #0
  401804:	bf18      	it	ne
  401806:	2001      	movne	r0, #1
  401808:	4b0a      	ldr	r3, [pc, #40]	; (401834 <_pwm_enable+0x3c>)
  40180a:	4798      	blx	r3
  40180c:	6920      	ldr	r0, [r4, #16]
  40180e:	4b0a      	ldr	r3, [pc, #40]	; (401838 <_pwm_enable+0x40>)
  401810:	4798      	blx	r3
  401812:	2300      	movs	r3, #0
  401814:	e008      	b.n	401828 <_pwm_enable+0x30>
  401816:	6921      	ldr	r1, [r4, #16]
  401818:	6b05      	ldr	r5, [r0, #48]	; 0x30
  40181a:	011a      	lsls	r2, r3, #4
  40181c:	5cad      	ldrb	r5, [r5, r2]
  40181e:	2201      	movs	r2, #1
  401820:	40aa      	lsls	r2, r5
  401822:	604a      	str	r2, [r1, #4]
  401824:	3301      	adds	r3, #1
  401826:	b25b      	sxtb	r3, r3
  401828:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  40182a:	4293      	cmp	r3, r2
  40182c:	d3f3      	bcc.n	401816 <_pwm_enable+0x1e>
  40182e:	bd38      	pop	{r3, r4, r5, pc}
  401830:	00403424 	.word	0x00403424
  401834:	0040109d 	.word	0x0040109d
  401838:	00401631 	.word	0x00401631

0040183c <_pwm_is_enabled>:
  40183c:	b510      	push	{r4, lr}
  40183e:	4604      	mov	r4, r0
  401840:	f44f 72ef 	mov.w	r2, #478	; 0x1de
  401844:	4907      	ldr	r1, [pc, #28]	; (401864 <_pwm_is_enabled+0x28>)
  401846:	3000      	adds	r0, #0
  401848:	bf18      	it	ne
  40184a:	2001      	movne	r0, #1
  40184c:	4b06      	ldr	r3, [pc, #24]	; (401868 <_pwm_is_enabled+0x2c>)
  40184e:	4798      	blx	r3
  401850:	6923      	ldr	r3, [r4, #16]
  401852:	68db      	ldr	r3, [r3, #12]
  401854:	f013 0f0f 	tst.w	r3, #15
  401858:	d001      	beq.n	40185e <_pwm_is_enabled+0x22>
  40185a:	2001      	movs	r0, #1
  40185c:	bd10      	pop	{r4, pc}
  40185e:	2000      	movs	r0, #0
  401860:	bd10      	pop	{r4, pc}
  401862:	bf00      	nop
  401864:	00403424 	.word	0x00403424
  401868:	0040109d 	.word	0x0040109d

0040186c <_pwm_get_pwm>:
  40186c:	2000      	movs	r0, #0
  40186e:	4770      	bx	lr

00401870 <_spi_sync_enable>:
  401870:	2301      	movs	r3, #1
  401872:	6003      	str	r3, [r0, #0]
  401874:	2000      	movs	r0, #0
  401876:	4770      	bx	lr

00401878 <_spi_get_hardware_index>:
  401878:	4b04      	ldr	r3, [pc, #16]	; (40188c <_spi_get_hardware_index+0x14>)
  40187a:	4403      	add	r3, r0
  40187c:	f3c3 4307 	ubfx	r3, r3, #16, #8
  401880:	2b05      	cmp	r3, #5
  401882:	d001      	beq.n	401888 <_spi_get_hardware_index+0x10>
  401884:	2000      	movs	r0, #0
  401886:	4770      	bx	lr
  401888:	2001      	movs	r0, #1
  40188a:	4770      	bx	lr
  40188c:	bfff8000 	.word	0xbfff8000

00401890 <_spi_m_sync_init>:
  401890:	b570      	push	{r4, r5, r6, lr}
  401892:	4606      	mov	r6, r0
  401894:	460c      	mov	r4, r1
  401896:	4608      	mov	r0, r1
  401898:	4b20      	ldr	r3, [pc, #128]	; (40191c <_spi_m_sync_init+0x8c>)
  40189a:	4798      	blx	r3
  40189c:	2300      	movs	r3, #0
  40189e:	b33b      	cbz	r3, 4018f0 <_spi_m_sync_init+0x60>
  4018a0:	2500      	movs	r5, #0
  4018a2:	f240 122f 	movw	r2, #303	; 0x12f
  4018a6:	491e      	ldr	r1, [pc, #120]	; (401920 <_spi_m_sync_init+0x90>)
  4018a8:	2e00      	cmp	r6, #0
  4018aa:	bf18      	it	ne
  4018ac:	2c00      	cmpne	r4, #0
  4018ae:	bf14      	ite	ne
  4018b0:	2001      	movne	r0, #1
  4018b2:	2000      	moveq	r0, #0
  4018b4:	4b1b      	ldr	r3, [pc, #108]	; (401924 <_spi_m_sync_init+0x94>)
  4018b6:	4798      	blx	r3
  4018b8:	b355      	cbz	r5, 401910 <_spi_m_sync_init+0x80>
  4018ba:	6923      	ldr	r3, [r4, #16]
  4018bc:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4018c0:	d129      	bne.n	401916 <_spi_m_sync_init+0x86>
  4018c2:	2380      	movs	r3, #128	; 0x80
  4018c4:	6023      	str	r3, [r4, #0]
  4018c6:	6034      	str	r4, [r6, #0]
  4018c8:	686a      	ldr	r2, [r5, #4]
  4018ca:	4b17      	ldr	r3, [pc, #92]	; (401928 <_spi_m_sync_init+0x98>)
  4018cc:	4013      	ands	r3, r2
  4018ce:	6023      	str	r3, [r4, #0]
  4018d0:	68ab      	ldr	r3, [r5, #8]
  4018d2:	4a16      	ldr	r2, [pc, #88]	; (40192c <_spi_m_sync_init+0x9c>)
  4018d4:	401a      	ands	r2, r3
  4018d6:	4b16      	ldr	r3, [pc, #88]	; (401930 <_spi_m_sync_init+0xa0>)
  4018d8:	4313      	orrs	r3, r2
  4018da:	6063      	str	r3, [r4, #4]
  4018dc:	68eb      	ldr	r3, [r5, #12]
  4018de:	6323      	str	r3, [r4, #48]	; 0x30
  4018e0:	8a2b      	ldrh	r3, [r5, #16]
  4018e2:	80f3      	strh	r3, [r6, #6]
  4018e4:	68eb      	ldr	r3, [r5, #12]
  4018e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  4018ea:	7133      	strb	r3, [r6, #4]
  4018ec:	2000      	movs	r0, #0
  4018ee:	bd70      	pop	{r4, r5, r6, pc}
  4018f0:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  4018f4:	008a      	lsls	r2, r1, #2
  4018f6:	490f      	ldr	r1, [pc, #60]	; (401934 <_spi_m_sync_init+0xa4>)
  4018f8:	5c8a      	ldrb	r2, [r1, r2]
  4018fa:	4290      	cmp	r0, r2
  4018fc:	d002      	beq.n	401904 <_spi_m_sync_init+0x74>
  4018fe:	3301      	adds	r3, #1
  401900:	b2db      	uxtb	r3, r3
  401902:	e7cc      	b.n	40189e <_spi_m_sync_init+0xe>
  401904:	eb03 0583 	add.w	r5, r3, r3, lsl #2
  401908:	00ab      	lsls	r3, r5, #2
  40190a:	460d      	mov	r5, r1
  40190c:	441d      	add	r5, r3
  40190e:	e7c8      	b.n	4018a2 <_spi_m_sync_init+0x12>
  401910:	f06f 000c 	mvn.w	r0, #12
  401914:	bd70      	pop	{r4, r5, r6, pc}
  401916:	f06f 0010 	mvn.w	r0, #16
  40191a:	bd70      	pop	{r4, r5, r6, pc}
  40191c:	00401879 	.word	0x00401879
  401920:	00403450 	.word	0x00403450
  401924:	0040109d 	.word	0x0040109d
  401928:	feffff7c 	.word	0xfeffff7c
  40192c:	fff1ff6f 	.word	0xfff1ff6f
  401930:	000e0010 	.word	0x000e0010
  401934:	0040343c 	.word	0x0040343c

00401938 <_spi_m_sync_enable>:
  401938:	b510      	push	{r4, lr}
  40193a:	4604      	mov	r4, r0
  40193c:	b168      	cbz	r0, 40195a <_spi_m_sync_enable+0x22>
  40193e:	6803      	ldr	r3, [r0, #0]
  401940:	b14b      	cbz	r3, 401956 <_spi_m_sync_enable+0x1e>
  401942:	2001      	movs	r0, #1
  401944:	f240 126d 	movw	r2, #365	; 0x16d
  401948:	4905      	ldr	r1, [pc, #20]	; (401960 <_spi_m_sync_enable+0x28>)
  40194a:	4b06      	ldr	r3, [pc, #24]	; (401964 <_spi_m_sync_enable+0x2c>)
  40194c:	4798      	blx	r3
  40194e:	6820      	ldr	r0, [r4, #0]
  401950:	4b05      	ldr	r3, [pc, #20]	; (401968 <_spi_m_sync_enable+0x30>)
  401952:	4798      	blx	r3
  401954:	bd10      	pop	{r4, pc}
  401956:	2000      	movs	r0, #0
  401958:	e7f4      	b.n	401944 <_spi_m_sync_enable+0xc>
  40195a:	2000      	movs	r0, #0
  40195c:	e7f2      	b.n	401944 <_spi_m_sync_enable+0xc>
  40195e:	bf00      	nop
  401960:	00403450 	.word	0x00403450
  401964:	0040109d 	.word	0x0040109d
  401968:	00401871 	.word	0x00401871

0040196c <_spi_m_sync_trans>:
  40196c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401970:	b086      	sub	sp, #24
  401972:	4607      	mov	r7, r0
  401974:	460d      	mov	r5, r1
  401976:	6804      	ldr	r4, [r0, #0]
  401978:	680b      	ldr	r3, [r1, #0]
  40197a:	9301      	str	r3, [sp, #4]
  40197c:	684b      	ldr	r3, [r1, #4]
  40197e:	9302      	str	r3, [sp, #8]
  401980:	2300      	movs	r3, #0
  401982:	9303      	str	r3, [sp, #12]
  401984:	9304      	str	r3, [sp, #16]
  401986:	7903      	ldrb	r3, [r0, #4]
  401988:	f88d 3014 	strb.w	r3, [sp, #20]
  40198c:	1c26      	adds	r6, r4, #0
  40198e:	bf18      	it	ne
  401990:	2601      	movne	r6, #1
  401992:	f44f 720b 	mov.w	r2, #556	; 0x22c
  401996:	4933      	ldr	r1, [pc, #204]	; (401a64 <_spi_m_sync_trans+0xf8>)
  401998:	2800      	cmp	r0, #0
  40199a:	bf0c      	ite	eq
  40199c:	2000      	moveq	r0, #0
  40199e:	f006 0001 	andne.w	r0, r6, #1
  4019a2:	4b31      	ldr	r3, [pc, #196]	; (401a68 <_spi_m_sync_trans+0xfc>)
  4019a4:	4798      	blx	r3
  4019a6:	6923      	ldr	r3, [r4, #16]
  4019a8:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4019ac:	d122      	bne.n	4019f4 <_spi_m_sync_trans+0x88>
  4019ae:	f06f 0013 	mvn.w	r0, #19
  4019b2:	e053      	b.n	401a5c <_spi_m_sync_trans+0xf0>
  4019b4:	2300      	movs	r3, #0
  4019b6:	e035      	b.n	401a24 <_spi_m_sync_trans+0xb8>
  4019b8:	7850      	ldrb	r0, [r2, #1]
  4019ba:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
  4019be:	3202      	adds	r2, #2
  4019c0:	9201      	str	r2, [sp, #4]
  4019c2:	3301      	adds	r3, #1
  4019c4:	9303      	str	r3, [sp, #12]
  4019c6:	60e1      	str	r1, [r4, #12]
  4019c8:	f8d4 8010 	ldr.w	r8, [r4, #16]
  4019cc:	f240 221d 	movw	r2, #541	; 0x21d
  4019d0:	4924      	ldr	r1, [pc, #144]	; (401a64 <_spi_m_sync_trans+0xf8>)
  4019d2:	4630      	mov	r0, r6
  4019d4:	4b24      	ldr	r3, [pc, #144]	; (401a68 <_spi_m_sync_trans+0xfc>)
  4019d6:	4798      	blx	r3
  4019d8:	f018 0f08 	tst.w	r8, #8
  4019dc:	d038      	beq.n	401a50 <_spi_m_sync_trans+0xe4>
  4019de:	f06f 0012 	mvn.w	r0, #18
  4019e2:	2800      	cmp	r0, #0
  4019e4:	db36      	blt.n	401a54 <_spi_m_sync_trans+0xe8>
  4019e6:	9803      	ldr	r0, [sp, #12]
  4019e8:	68ab      	ldr	r3, [r5, #8]
  4019ea:	4298      	cmp	r0, r3
  4019ec:	d302      	bcc.n	4019f4 <_spi_m_sync_trans+0x88>
  4019ee:	9a04      	ldr	r2, [sp, #16]
  4019f0:	4293      	cmp	r3, r2
  4019f2:	d92f      	bls.n	401a54 <_spi_m_sync_trans+0xe8>
  4019f4:	6923      	ldr	r3, [r4, #16]
  4019f6:	f013 0f01 	tst.w	r3, #1
  4019fa:	d0db      	beq.n	4019b4 <_spi_m_sync_trans+0x48>
  4019fc:	68a3      	ldr	r3, [r4, #8]
  4019fe:	b29b      	uxth	r3, r3
  401a00:	9a02      	ldr	r2, [sp, #8]
  401a02:	b15a      	cbz	r2, 401a1c <_spi_m_sync_trans+0xb0>
  401a04:	1c51      	adds	r1, r2, #1
  401a06:	9102      	str	r1, [sp, #8]
  401a08:	7013      	strb	r3, [r2, #0]
  401a0a:	f89d 2014 	ldrb.w	r2, [sp, #20]
  401a0e:	2a01      	cmp	r2, #1
  401a10:	d904      	bls.n	401a1c <_spi_m_sync_trans+0xb0>
  401a12:	460a      	mov	r2, r1
  401a14:	3101      	adds	r1, #1
  401a16:	9102      	str	r1, [sp, #8]
  401a18:	0a1b      	lsrs	r3, r3, #8
  401a1a:	7013      	strb	r3, [r2, #0]
  401a1c:	9b04      	ldr	r3, [sp, #16]
  401a1e:	3301      	adds	r3, #1
  401a20:	9304      	str	r3, [sp, #16]
  401a22:	2301      	movs	r3, #1
  401a24:	2b00      	cmp	r3, #0
  401a26:	d1cf      	bne.n	4019c8 <_spi_m_sync_trans+0x5c>
  401a28:	9b03      	ldr	r3, [sp, #12]
  401a2a:	9a04      	ldr	r2, [sp, #16]
  401a2c:	429a      	cmp	r2, r3
  401a2e:	d3cb      	bcc.n	4019c8 <_spi_m_sync_trans+0x5c>
  401a30:	88f9      	ldrh	r1, [r7, #6]
  401a32:	6922      	ldr	r2, [r4, #16]
  401a34:	f012 0f02 	tst.w	r2, #2
  401a38:	d0c6      	beq.n	4019c8 <_spi_m_sync_trans+0x5c>
  401a3a:	9a01      	ldr	r2, [sp, #4]
  401a3c:	2a00      	cmp	r2, #0
  401a3e:	d0c0      	beq.n	4019c2 <_spi_m_sync_trans+0x56>
  401a40:	1c51      	adds	r1, r2, #1
  401a42:	9101      	str	r1, [sp, #4]
  401a44:	7811      	ldrb	r1, [r2, #0]
  401a46:	f89d 0014 	ldrb.w	r0, [sp, #20]
  401a4a:	2801      	cmp	r0, #1
  401a4c:	d8b4      	bhi.n	4019b8 <_spi_m_sync_trans+0x4c>
  401a4e:	e7b8      	b.n	4019c2 <_spi_m_sync_trans+0x56>
  401a50:	2000      	movs	r0, #0
  401a52:	e7c6      	b.n	4019e2 <_spi_m_sync_trans+0x76>
  401a54:	6923      	ldr	r3, [r4, #16]
  401a56:	f413 7f00 	tst.w	r3, #512	; 0x200
  401a5a:	d0fb      	beq.n	401a54 <_spi_m_sync_trans+0xe8>
  401a5c:	b006      	add	sp, #24
  401a5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401a62:	bf00      	nop
  401a64:	00403450 	.word	0x00403450
  401a68:	0040109d 	.word	0x0040109d

00401a6c <_spi_get_spi_m_sync>:
  401a6c:	2000      	movs	r0, #0
  401a6e:	4770      	bx	lr

00401a70 <_system_time_init>:
  401a70:	4b03      	ldr	r3, [pc, #12]	; (401a80 <_system_time_init+0x10>)
  401a72:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  401a76:	605a      	str	r2, [r3, #4]
  401a78:	2205      	movs	r2, #5
  401a7a:	601a      	str	r2, [r3, #0]
  401a7c:	4770      	bx	lr
  401a7e:	bf00      	nop
  401a80:	e000e010 	.word	0xe000e010

00401a84 <_delay_init>:
  401a84:	b508      	push	{r3, lr}
  401a86:	4b01      	ldr	r3, [pc, #4]	; (401a8c <_delay_init+0x8>)
  401a88:	4798      	blx	r3
  401a8a:	bd08      	pop	{r3, pc}
  401a8c:	00401a71 	.word	0x00401a71

00401a90 <_delay_cycles>:
  401a90:	0e08      	lsrs	r0, r1, #24
  401a92:	e00d      	b.n	401ab0 <_delay_cycles+0x20>
  401a94:	4b0d      	ldr	r3, [pc, #52]	; (401acc <_delay_cycles+0x3c>)
  401a96:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  401a9a:	6058      	str	r0, [r3, #4]
  401a9c:	6098      	str	r0, [r3, #8]
  401a9e:	4b0b      	ldr	r3, [pc, #44]	; (401acc <_delay_cycles+0x3c>)
  401aa0:	681b      	ldr	r3, [r3, #0]
  401aa2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  401aa6:	d0fa      	beq.n	401a9e <_delay_cycles+0xe>
  401aa8:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
  401aac:	3101      	adds	r1, #1
  401aae:	4610      	mov	r0, r2
  401ab0:	1e43      	subs	r3, r0, #1
  401ab2:	b2da      	uxtb	r2, r3
  401ab4:	2800      	cmp	r0, #0
  401ab6:	d1ed      	bne.n	401a94 <_delay_cycles+0x4>
  401ab8:	4b04      	ldr	r3, [pc, #16]	; (401acc <_delay_cycles+0x3c>)
  401aba:	6059      	str	r1, [r3, #4]
  401abc:	6099      	str	r1, [r3, #8]
  401abe:	4b03      	ldr	r3, [pc, #12]	; (401acc <_delay_cycles+0x3c>)
  401ac0:	681b      	ldr	r3, [r3, #0]
  401ac2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  401ac6:	d0fa      	beq.n	401abe <_delay_cycles+0x2e>
  401ac8:	4770      	bx	lr
  401aca:	bf00      	nop
  401acc:	e000e010 	.word	0xe000e010

00401ad0 <get_cfg>:
  401ad0:	2300      	movs	r3, #0
  401ad2:	2b01      	cmp	r3, #1
  401ad4:	d815      	bhi.n	401b02 <get_cfg+0x32>
  401ad6:	b410      	push	{r4}
  401ad8:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
  401adc:	008a      	lsls	r2, r1, #2
  401ade:	490a      	ldr	r1, [pc, #40]	; (401b08 <get_cfg+0x38>)
  401ae0:	588a      	ldr	r2, [r1, r2]
  401ae2:	4282      	cmp	r2, r0
  401ae4:	d007      	beq.n	401af6 <get_cfg+0x26>
  401ae6:	3301      	adds	r3, #1
  401ae8:	b2db      	uxtb	r3, r3
  401aea:	2b01      	cmp	r3, #1
  401aec:	d9f4      	bls.n	401ad8 <get_cfg+0x8>
  401aee:	2000      	movs	r0, #0
  401af0:	f85d 4b04 	ldr.w	r4, [sp], #4
  401af4:	4770      	bx	lr
  401af6:	eb03 04c3 	add.w	r4, r3, r3, lsl #3
  401afa:	00a3      	lsls	r3, r4, #2
  401afc:	4608      	mov	r0, r1
  401afe:	4418      	add	r0, r3
  401b00:	e7f6      	b.n	401af0 <get_cfg+0x20>
  401b02:	2000      	movs	r0, #0
  401b04:	4770      	bx	lr
  401b06:	bf00      	nop
  401b08:	20400000 	.word	0x20400000

00401b0c <_tc_init_irq_param>:
  401b0c:	4b06      	ldr	r3, [pc, #24]	; (401b28 <_tc_init_irq_param+0x1c>)
  401b0e:	4298      	cmp	r0, r3
  401b10:	d003      	beq.n	401b1a <_tc_init_irq_param+0xe>
  401b12:	4b06      	ldr	r3, [pc, #24]	; (401b2c <_tc_init_irq_param+0x20>)
  401b14:	4298      	cmp	r0, r3
  401b16:	d003      	beq.n	401b20 <_tc_init_irq_param+0x14>
  401b18:	4770      	bx	lr
  401b1a:	4b05      	ldr	r3, [pc, #20]	; (401b30 <_tc_init_irq_param+0x24>)
  401b1c:	6019      	str	r1, [r3, #0]
  401b1e:	e7f8      	b.n	401b12 <_tc_init_irq_param+0x6>
  401b20:	4b03      	ldr	r3, [pc, #12]	; (401b30 <_tc_init_irq_param+0x24>)
  401b22:	6059      	str	r1, [r3, #4]
  401b24:	e7f8      	b.n	401b18 <_tc_init_irq_param+0xc>
  401b26:	bf00      	nop
  401b28:	4000c000 	.word	0x4000c000
  401b2c:	40010000 	.word	0x40010000
  401b30:	204000e8 	.word	0x204000e8

00401b34 <tc_interrupt_handler>:
  401b34:	b508      	push	{r3, lr}
  401b36:	68c3      	ldr	r3, [r0, #12]
  401b38:	6a1b      	ldr	r3, [r3, #32]
  401b3a:	f013 0f10 	tst.w	r3, #16
  401b3e:	d100      	bne.n	401b42 <tc_interrupt_handler+0xe>
  401b40:	bd08      	pop	{r3, pc}
  401b42:	6803      	ldr	r3, [r0, #0]
  401b44:	4798      	blx	r3
  401b46:	e7fb      	b.n	401b40 <tc_interrupt_handler+0xc>

00401b48 <_timer_init>:
  401b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401b4a:	4607      	mov	r7, r0
  401b4c:	460c      	mov	r4, r1
  401b4e:	4608      	mov	r0, r1
  401b50:	4b27      	ldr	r3, [pc, #156]	; (401bf0 <_timer_init+0xa8>)
  401b52:	4798      	blx	r3
  401b54:	4605      	mov	r5, r0
  401b56:	6886      	ldr	r6, [r0, #8]
  401b58:	60fc      	str	r4, [r7, #12]
  401b5a:	2296      	movs	r2, #150	; 0x96
  401b5c:	4925      	ldr	r1, [pc, #148]	; (401bf4 <_timer_init+0xac>)
  401b5e:	2001      	movs	r0, #1
  401b60:	4b25      	ldr	r3, [pc, #148]	; (401bf8 <_timer_init+0xb0>)
  401b62:	4798      	blx	r3
  401b64:	f416 4f00 	tst.w	r6, #32768	; 0x8000
  401b68:	d001      	beq.n	401b6e <_timer_init+0x26>
  401b6a:	f446 2614 	orr.w	r6, r6, #606208	; 0x94000
  401b6e:	6066      	str	r6, [r4, #4]
  401b70:	696b      	ldr	r3, [r5, #20]
  401b72:	6163      	str	r3, [r4, #20]
  401b74:	69ab      	ldr	r3, [r5, #24]
  401b76:	61a3      	str	r3, [r4, #24]
  401b78:	68eb      	ldr	r3, [r5, #12]
  401b7a:	6323      	str	r3, [r4, #48]	; 0x30
  401b7c:	69eb      	ldr	r3, [r5, #28]
  401b7e:	61e3      	str	r3, [r4, #28]
  401b80:	2310      	movs	r3, #16
  401b82:	6263      	str	r3, [r4, #36]	; 0x24
  401b84:	692b      	ldr	r3, [r5, #16]
  401b86:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
  401b8a:	4639      	mov	r1, r7
  401b8c:	4620      	mov	r0, r4
  401b8e:	4b1b      	ldr	r3, [pc, #108]	; (401bfc <_timer_init+0xb4>)
  401b90:	4798      	blx	r3
  401b92:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  401b96:	2b00      	cmp	r3, #0
  401b98:	db0d      	blt.n	401bb6 <_timer_init+0x6e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401b9a:	095a      	lsrs	r2, r3, #5
  401b9c:	f003 031f 	and.w	r3, r3, #31
  401ba0:	2101      	movs	r1, #1
  401ba2:	fa01 f303 	lsl.w	r3, r1, r3
  401ba6:	3220      	adds	r2, #32
  401ba8:	4915      	ldr	r1, [pc, #84]	; (401c00 <_timer_init+0xb8>)
  401baa:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  401bae:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401bb2:	f3bf 8f6f 	isb	sy
  401bb6:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  401bba:	2b00      	cmp	r3, #0
  401bbc:	db09      	blt.n	401bd2 <_timer_init+0x8a>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401bbe:	095a      	lsrs	r2, r3, #5
  401bc0:	f003 031f 	and.w	r3, r3, #31
  401bc4:	2101      	movs	r1, #1
  401bc6:	fa01 f303 	lsl.w	r3, r1, r3
  401bca:	3260      	adds	r2, #96	; 0x60
  401bcc:	490c      	ldr	r1, [pc, #48]	; (401c00 <_timer_init+0xb8>)
  401bce:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  401bd2:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  401bd6:	2b00      	cmp	r3, #0
  401bd8:	db08      	blt.n	401bec <_timer_init+0xa4>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401bda:	0959      	lsrs	r1, r3, #5
  401bdc:	f003 031f 	and.w	r3, r3, #31
  401be0:	2201      	movs	r2, #1
  401be2:	fa02 f303 	lsl.w	r3, r2, r3
  401be6:	4a06      	ldr	r2, [pc, #24]	; (401c00 <_timer_init+0xb8>)
  401be8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  401bec:	2000      	movs	r0, #0
  401bee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401bf0:	00401ad1 	.word	0x00401ad1
  401bf4:	00403468 	.word	0x00403468
  401bf8:	0040109d 	.word	0x0040109d
  401bfc:	00401b0d 	.word	0x00401b0d
  401c00:	e000e100 	.word	0xe000e100

00401c04 <_timer_start>:
  401c04:	68c3      	ldr	r3, [r0, #12]
  401c06:	2205      	movs	r2, #5
  401c08:	601a      	str	r2, [r3, #0]
  401c0a:	4770      	bx	lr

00401c0c <_timer_is_started>:
  401c0c:	68c3      	ldr	r3, [r0, #12]
  401c0e:	6a18      	ldr	r0, [r3, #32]
  401c10:	f3c0 4000 	ubfx	r0, r0, #16, #1
  401c14:	4770      	bx	lr
	...

00401c18 <_timer_set_irq>:
  401c18:	b508      	push	{r3, lr}
  401c1a:	68c0      	ldr	r0, [r0, #12]
  401c1c:	4b02      	ldr	r3, [pc, #8]	; (401c28 <_timer_set_irq+0x10>)
  401c1e:	4798      	blx	r3
  401c20:	7900      	ldrb	r0, [r0, #4]
  401c22:	4b02      	ldr	r3, [pc, #8]	; (401c2c <_timer_set_irq+0x14>)
  401c24:	4798      	blx	r3
  401c26:	bd08      	pop	{r3, pc}
  401c28:	00401ad1 	.word	0x00401ad1
  401c2c:	0040121d 	.word	0x0040121d

00401c30 <_tc_get_timer>:
  401c30:	2000      	movs	r0, #0
  401c32:	4770      	bx	lr

00401c34 <TC0_Handler>:
  401c34:	b508      	push	{r3, lr}
  401c36:	4b02      	ldr	r3, [pc, #8]	; (401c40 <TC0_Handler+0xc>)
  401c38:	6818      	ldr	r0, [r3, #0]
  401c3a:	4b02      	ldr	r3, [pc, #8]	; (401c44 <TC0_Handler+0x10>)
  401c3c:	4798      	blx	r3
  401c3e:	bd08      	pop	{r3, pc}
  401c40:	204000e8 	.word	0x204000e8
  401c44:	00401b35 	.word	0x00401b35

00401c48 <TC3_Handler>:
  401c48:	b508      	push	{r3, lr}
  401c4a:	4b02      	ldr	r3, [pc, #8]	; (401c54 <TC3_Handler+0xc>)
  401c4c:	6858      	ldr	r0, [r3, #4]
  401c4e:	4b02      	ldr	r3, [pc, #8]	; (401c58 <TC3_Handler+0x10>)
  401c50:	4798      	blx	r3
  401c52:	bd08      	pop	{r3, pc}
  401c54:	204000e8 	.word	0x204000e8
  401c58:	00401b35 	.word	0x00401b35

00401c5c <_get_i2cm_sync_cfg>:
  401c5c:	2300      	movs	r3, #0
  401c5e:	b13b      	cbz	r3, 401c70 <_get_i2cm_sync_cfg+0x14>
  401c60:	2000      	movs	r0, #0
  401c62:	4770      	bx	lr
  401c64:	eb03 0443 	add.w	r4, r3, r3, lsl #1
  401c68:	00e3      	lsls	r3, r4, #3
  401c6a:	4608      	mov	r0, r1
  401c6c:	4418      	add	r0, r3
  401c6e:	e00c      	b.n	401c8a <_get_i2cm_sync_cfg+0x2e>
  401c70:	b410      	push	{r4}
  401c72:	eb03 0143 	add.w	r1, r3, r3, lsl #1
  401c76:	00ca      	lsls	r2, r1, #3
  401c78:	4905      	ldr	r1, [pc, #20]	; (401c90 <_get_i2cm_sync_cfg+0x34>)
  401c7a:	588a      	ldr	r2, [r1, r2]
  401c7c:	4282      	cmp	r2, r0
  401c7e:	d0f1      	beq.n	401c64 <_get_i2cm_sync_cfg+0x8>
  401c80:	3301      	adds	r3, #1
  401c82:	b2db      	uxtb	r3, r3
  401c84:	2b00      	cmp	r3, #0
  401c86:	d0f4      	beq.n	401c72 <_get_i2cm_sync_cfg+0x16>
  401c88:	2000      	movs	r0, #0
  401c8a:	f85d 4b04 	ldr.w	r4, [sp], #4
  401c8e:	4770      	bx	lr
  401c90:	0040347c 	.word	0x0040347c

00401c94 <_i2c_m_sync_init>:
  401c94:	b538      	push	{r3, r4, r5, lr}
  401c96:	4604      	mov	r4, r0
  401c98:	460d      	mov	r5, r1
  401c9a:	2800      	cmp	r0, #0
  401c9c:	bf18      	it	ne
  401c9e:	2900      	cmpne	r1, #0
  401ca0:	bf14      	ite	ne
  401ca2:	2001      	movne	r0, #1
  401ca4:	2000      	moveq	r0, #0
  401ca6:	2278      	movs	r2, #120	; 0x78
  401ca8:	4909      	ldr	r1, [pc, #36]	; (401cd0 <_i2c_m_sync_init+0x3c>)
  401caa:	4b0a      	ldr	r3, [pc, #40]	; (401cd4 <_i2c_m_sync_init+0x40>)
  401cac:	4798      	blx	r3
  401cae:	6125      	str	r5, [r4, #16]
  401cb0:	4628      	mov	r0, r5
  401cb2:	4b09      	ldr	r3, [pc, #36]	; (401cd8 <_i2c_m_sync_init+0x44>)
  401cb4:	4798      	blx	r3
  401cb6:	6843      	ldr	r3, [r0, #4]
  401cb8:	602b      	str	r3, [r5, #0]
  401cba:	6923      	ldr	r3, [r4, #16]
  401cbc:	6882      	ldr	r2, [r0, #8]
  401cbe:	639a      	str	r2, [r3, #56]	; 0x38
  401cc0:	6923      	ldr	r3, [r4, #16]
  401cc2:	68c2      	ldr	r2, [r0, #12]
  401cc4:	645a      	str	r2, [r3, #68]	; 0x44
  401cc6:	6923      	ldr	r3, [r4, #16]
  401cc8:	6902      	ldr	r2, [r0, #16]
  401cca:	611a      	str	r2, [r3, #16]
  401ccc:	2000      	movs	r0, #0
  401cce:	bd38      	pop	{r3, r4, r5, pc}
  401cd0:	00403494 	.word	0x00403494
  401cd4:	0040109d 	.word	0x0040109d
  401cd8:	00401c5d 	.word	0x00401c5d

00401cdc <_i2c_m_sync_transfer>:
  401cdc:	b538      	push	{r3, r4, r5, lr}
  401cde:	4604      	mov	r4, r0
  401ce0:	460d      	mov	r5, r1
  401ce2:	2800      	cmp	r0, #0
  401ce4:	bf18      	it	ne
  401ce6:	2900      	cmpne	r1, #0
  401ce8:	bf14      	ite	ne
  401cea:	2001      	movne	r0, #1
  401cec:	2000      	moveq	r0, #0
  401cee:	22ba      	movs	r2, #186	; 0xba
  401cf0:	4952      	ldr	r1, [pc, #328]	; (401e3c <_i2c_m_sync_transfer+0x160>)
  401cf2:	4b53      	ldr	r3, [pc, #332]	; (401e40 <_i2c_m_sync_transfer+0x164>)
  401cf4:	4798      	blx	r3
  401cf6:	8863      	ldrh	r3, [r4, #2]
  401cf8:	f413 7f80 	tst.w	r3, #256	; 0x100
  401cfc:	f040 809a 	bne.w	401e34 <_i2c_m_sync_transfer+0x158>
  401d00:	886b      	ldrh	r3, [r5, #2]
  401d02:	f013 0f01 	tst.w	r3, #1
  401d06:	d118      	bne.n	401d3a <_i2c_m_sync_transfer+0x5e>
  401d08:	886b      	ldrh	r3, [r5, #2]
  401d0a:	b29b      	uxth	r3, r3
  401d0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  401d10:	806b      	strh	r3, [r5, #2]
  401d12:	882b      	ldrh	r3, [r5, #0]
  401d14:	f413 6f80 	tst.w	r3, #1024	; 0x400
  401d18:	d05f      	beq.n	401dda <_i2c_m_sync_transfer+0xfe>
  401d1a:	6922      	ldr	r2, [r4, #16]
  401d1c:	0a1b      	lsrs	r3, r3, #8
  401d1e:	f043 0378 	orr.w	r3, r3, #120	; 0x78
  401d22:	041b      	lsls	r3, r3, #16
  401d24:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
  401d28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  401d2c:	6053      	str	r3, [r2, #4]
  401d2e:	6923      	ldr	r3, [r4, #16]
  401d30:	782a      	ldrb	r2, [r5, #0]
  401d32:	60da      	str	r2, [r3, #12]
  401d34:	2000      	movs	r0, #0
  401d36:	4601      	mov	r1, r0
  401d38:	e05c      	b.n	401df4 <_i2c_m_sync_transfer+0x118>
  401d3a:	886b      	ldrh	r3, [r5, #2]
  401d3c:	b29b      	uxth	r3, r3
  401d3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  401d42:	806b      	strh	r3, [r5, #2]
  401d44:	882b      	ldrh	r3, [r5, #0]
  401d46:	f413 6f80 	tst.w	r3, #1024	; 0x400
  401d4a:	d022      	beq.n	401d92 <_i2c_m_sync_transfer+0xb6>
  401d4c:	6922      	ldr	r2, [r4, #16]
  401d4e:	0a1b      	lsrs	r3, r3, #8
  401d50:	f043 0378 	orr.w	r3, r3, #120	; 0x78
  401d54:	041b      	lsls	r3, r3, #16
  401d56:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
  401d5a:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
  401d5e:	6053      	str	r3, [r2, #4]
  401d60:	6923      	ldr	r3, [r4, #16]
  401d62:	782a      	ldrb	r2, [r5, #0]
  401d64:	60da      	str	r2, [r3, #12]
  401d66:	6923      	ldr	r3, [r4, #16]
  401d68:	686a      	ldr	r2, [r5, #4]
  401d6a:	2a01      	cmp	r2, #1
  401d6c:	d019      	beq.n	401da2 <_i2c_m_sync_transfer+0xc6>
  401d6e:	2201      	movs	r2, #1
  401d70:	601a      	str	r2, [r3, #0]
  401d72:	2100      	movs	r1, #0
  401d74:	686b      	ldr	r3, [r5, #4]
  401d76:	4299      	cmp	r1, r3
  401d78:	d222      	bcs.n	401dc0 <_i2c_m_sync_transfer+0xe4>
  401d7a:	6923      	ldr	r3, [r4, #16]
  401d7c:	6a1a      	ldr	r2, [r3, #32]
  401d7e:	f012 0f02 	tst.w	r2, #2
  401d82:	d110      	bne.n	401da6 <_i2c_m_sync_transfer+0xca>
  401d84:	6a1b      	ldr	r3, [r3, #32]
  401d86:	f413 7f80 	tst.w	r3, #256	; 0x100
  401d8a:	d0f6      	beq.n	401d7a <_i2c_m_sync_transfer+0x9e>
  401d8c:	f06f 0001 	mvn.w	r0, #1
  401d90:	bd38      	pop	{r3, r4, r5, pc}
  401d92:	6922      	ldr	r2, [r4, #16]
  401d94:	041b      	lsls	r3, r3, #16
  401d96:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
  401d9a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  401d9e:	6053      	str	r3, [r2, #4]
  401da0:	e7e1      	b.n	401d66 <_i2c_m_sync_transfer+0x8a>
  401da2:	2203      	movs	r2, #3
  401da4:	e7e4      	b.n	401d70 <_i2c_m_sync_transfer+0x94>
  401da6:	68aa      	ldr	r2, [r5, #8]
  401da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401daa:	5453      	strb	r3, [r2, r1]
  401dac:	686b      	ldr	r3, [r5, #4]
  401dae:	3b02      	subs	r3, #2
  401db0:	4299      	cmp	r1, r3
  401db2:	d001      	beq.n	401db8 <_i2c_m_sync_transfer+0xdc>
  401db4:	3101      	adds	r1, #1
  401db6:	e7dd      	b.n	401d74 <_i2c_m_sync_transfer+0x98>
  401db8:	6923      	ldr	r3, [r4, #16]
  401dba:	2202      	movs	r2, #2
  401dbc:	601a      	str	r2, [r3, #0]
  401dbe:	e7f9      	b.n	401db4 <_i2c_m_sync_transfer+0xd8>
  401dc0:	6923      	ldr	r3, [r4, #16]
  401dc2:	6a1b      	ldr	r3, [r3, #32]
  401dc4:	f013 0f01 	tst.w	r3, #1
  401dc8:	d0fa      	beq.n	401dc0 <_i2c_m_sync_transfer+0xe4>
  401dca:	8863      	ldrh	r3, [r4, #2]
  401dcc:	b29b      	uxth	r3, r3
  401dce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  401dd2:	b29b      	uxth	r3, r3
  401dd4:	8063      	strh	r3, [r4, #2]
  401dd6:	2000      	movs	r0, #0
  401dd8:	bd38      	pop	{r3, r4, r5, pc}
  401dda:	6922      	ldr	r2, [r4, #16]
  401ddc:	041b      	lsls	r3, r3, #16
  401dde:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
  401de2:	6053      	str	r3, [r2, #4]
  401de4:	e7a6      	b.n	401d34 <_i2c_m_sync_transfer+0x58>
  401de6:	f06f 0001 	mvn.w	r0, #1
  401dea:	b978      	cbnz	r0, 401e0c <_i2c_m_sync_transfer+0x130>
  401dec:	68ab      	ldr	r3, [r5, #8]
  401dee:	5c5b      	ldrb	r3, [r3, r1]
  401df0:	6353      	str	r3, [r2, #52]	; 0x34
  401df2:	3101      	adds	r1, #1
  401df4:	686b      	ldr	r3, [r5, #4]
  401df6:	4299      	cmp	r1, r3
  401df8:	d208      	bcs.n	401e0c <_i2c_m_sync_transfer+0x130>
  401dfa:	6922      	ldr	r2, [r4, #16]
  401dfc:	6a13      	ldr	r3, [r2, #32]
  401dfe:	f413 7f80 	tst.w	r3, #256	; 0x100
  401e02:	d1f0      	bne.n	401de6 <_i2c_m_sync_transfer+0x10a>
  401e04:	f013 0f04 	tst.w	r3, #4
  401e08:	d0f7      	beq.n	401dfa <_i2c_m_sync_transfer+0x11e>
  401e0a:	e7ee      	b.n	401dea <_i2c_m_sync_transfer+0x10e>
  401e0c:	886b      	ldrh	r3, [r5, #2]
  401e0e:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  401e12:	d106      	bne.n	401e22 <_i2c_m_sync_transfer+0x146>
  401e14:	8863      	ldrh	r3, [r4, #2]
  401e16:	b29b      	uxth	r3, r3
  401e18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  401e1c:	b29b      	uxth	r3, r3
  401e1e:	8063      	strh	r3, [r4, #2]
  401e20:	bd38      	pop	{r3, r4, r5, pc}
  401e22:	6923      	ldr	r3, [r4, #16]
  401e24:	2202      	movs	r2, #2
  401e26:	601a      	str	r2, [r3, #0]
  401e28:	6923      	ldr	r3, [r4, #16]
  401e2a:	6a1b      	ldr	r3, [r3, #32]
  401e2c:	f013 0f01 	tst.w	r3, #1
  401e30:	d0fa      	beq.n	401e28 <_i2c_m_sync_transfer+0x14c>
  401e32:	e7ef      	b.n	401e14 <_i2c_m_sync_transfer+0x138>
  401e34:	f06f 0005 	mvn.w	r0, #5
  401e38:	bd38      	pop	{r3, r4, r5, pc}
  401e3a:	bf00      	nop
  401e3c:	00403494 	.word	0x00403494
  401e40:	0040109d 	.word	0x0040109d

00401e44 <_wdt_init>:
  401e44:	b510      	push	{r4, lr}
  401e46:	4604      	mov	r4, r0
  401e48:	b168      	cbz	r0, 401e66 <_wdt_init+0x22>
  401e4a:	6803      	ldr	r3, [r0, #0]
  401e4c:	b14b      	cbz	r3, 401e62 <_wdt_init+0x1e>
  401e4e:	2001      	movs	r0, #1
  401e50:	2233      	movs	r2, #51	; 0x33
  401e52:	4906      	ldr	r1, [pc, #24]	; (401e6c <_wdt_init+0x28>)
  401e54:	4b06      	ldr	r3, [pc, #24]	; (401e70 <_wdt_init+0x2c>)
  401e56:	4798      	blx	r3
  401e58:	6823      	ldr	r3, [r4, #0]
  401e5a:	4a06      	ldr	r2, [pc, #24]	; (401e74 <_wdt_init+0x30>)
  401e5c:	605a      	str	r2, [r3, #4]
  401e5e:	2000      	movs	r0, #0
  401e60:	bd10      	pop	{r4, pc}
  401e62:	2000      	movs	r0, #0
  401e64:	e7f4      	b.n	401e50 <_wdt_init+0xc>
  401e66:	2000      	movs	r0, #0
  401e68:	e7f2      	b.n	401e50 <_wdt_init+0xc>
  401e6a:	bf00      	nop
  401e6c:	004034b0 	.word	0x004034b0
  401e70:	0040109d 	.word	0x0040109d
  401e74:	3fffafff 	.word	0x3fffafff

00401e78 <main>:

//counter for data points
int timer_c=0;

int main(void)
{
  401e78:	b5f0      	push	{r4, r5, r6, r7, lr}
  401e7a:	b08f      	sub	sp, #60	; 0x3c
	//set velocity trackers to 0
	memset(v_fr, 0, 1000);
  401e7c:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
  401e80:	4632      	mov	r2, r6
  401e82:	2100      	movs	r1, #0
  401e84:	4859      	ldr	r0, [pc, #356]	; (401fec <main+0x174>)
  401e86:	4f5a      	ldr	r7, [pc, #360]	; (401ff0 <main+0x178>)
  401e88:	47b8      	blx	r7
	memset(v_fl, 0, 1000);
  401e8a:	4632      	mov	r2, r6
  401e8c:	2100      	movs	r1, #0
  401e8e:	4859      	ldr	r0, [pc, #356]	; (401ff4 <main+0x17c>)
  401e90:	47b8      	blx	r7
	memset(v_br, 0, 1000);
  401e92:	4632      	mov	r2, r6
  401e94:	2100      	movs	r1, #0
  401e96:	4858      	ldr	r0, [pc, #352]	; (401ff8 <main+0x180>)
  401e98:	47b8      	blx	r7
	memset(v_bl, 0, 1000);
  401e9a:	4632      	mov	r2, r6
  401e9c:	2100      	movs	r1, #0
  401e9e:	4857      	ldr	r0, [pc, #348]	; (401ffc <main+0x184>)
  401ea0:	47b8      	blx	r7
	
	volatile float current_wheel_speed = 0.0;
  401ea2:	2500      	movs	r5, #0
  401ea4:	950d      	str	r5, [sp, #52]	; 0x34
	
	uint8_t robot_stop = 0;
	
	atmel_start_init();
  401ea6:	4b56      	ldr	r3, [pc, #344]	; (402000 <main+0x188>)
  401ea8:	4798      	blx	r3
	
	//disable LEDs
	set_LEDs(0);
  401eaa:	2000      	movs	r0, #0
  401eac:	4b55      	ldr	r3, [pc, #340]	; (402004 <main+0x18c>)
  401eae:	4798      	blx	r3
	
	uint8_t robot_ID = 0;
  401eb0:	2400      	movs	r4, #0
  401eb2:	a80e      	add	r0, sp, #56	; 0x38
  401eb4:	f800 4d05 	strb.w	r4, [r0, #-5]!
	uint8_t data_store[32];
	
	//initialize wireless data processing
	NPP_init(&robot_ID);
  401eb8:	4b53      	ldr	r3, [pc, #332]	; (402008 <main+0x190>)
  401eba:	4798      	blx	r3
	memset(&data_store[0], 0, sizeof(uint8_t)*32);
  401ebc:	2220      	movs	r2, #32
  401ebe:	4621      	mov	r1, r4
  401ec0:	a804      	add	r0, sp, #16
  401ec2:	47b8      	blx	r7
	nRF24_init(data_store);
  401ec4:	a804      	add	r0, sp, #16
  401ec6:	4b51      	ldr	r3, [pc, #324]	; (40200c <main+0x194>)
  401ec8:	4798      	blx	r3
	delay_us(500); //Should be 200 us, setting higher for testing
  401eca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  401ece:	4b50      	ldr	r3, [pc, #320]	; (402010 <main+0x198>)
  401ed0:	4798      	blx	r3
	nRF24_enter_receive();
  401ed2:	4b50      	ldr	r3, [pc, #320]	; (402014 <main+0x19c>)
  401ed4:	4798      	blx	r3
	
	//initialize encoders
	encoders_init();
  401ed6:	4b50      	ldr	r3, [pc, #320]	; (402018 <main+0x1a0>)
  401ed8:	4798      	blx	r3
	
	// PWMs
	pwm_enable(&PWM_0);
  401eda:	4850      	ldr	r0, [pc, #320]	; (40201c <main+0x1a4>)
  401edc:	4f50      	ldr	r7, [pc, #320]	; (402020 <main+0x1a8>)
  401ede:	47b8      	blx	r7
	pwm_enable(&PWM_1);
  401ee0:	4850      	ldr	r0, [pc, #320]	; (402024 <main+0x1ac>)
  401ee2:	47b8      	blx	r7
	
	int pid_done = 0;
	
	volatile float target_speed_0 = 0;
  401ee4:	9503      	str	r5, [sp, #12]
	volatile float target_speed_1 = 0;
  401ee6:	9502      	str	r5, [sp, #8]
	volatile float target_speed_2 = 0;
  401ee8:	9501      	str	r5, [sp, #4]
	volatile float target_speed_3 = 0;
  401eea:	9500      	str	r5, [sp, #0]
	
	//disable motors
	set_pwm_drive_motor(0, 0);
  401eec:	4621      	mov	r1, r4
  401eee:	4620      	mov	r0, r4
  401ef0:	4d4d      	ldr	r5, [pc, #308]	; (402028 <main+0x1b0>)
  401ef2:	47a8      	blx	r5
	set_pwm_drive_motor(1, 0);
  401ef4:	4621      	mov	r1, r4
  401ef6:	2001      	movs	r0, #1
  401ef8:	47a8      	blx	r5
	set_pwm_drive_motor(2, 0);
  401efa:	4621      	mov	r1, r4
  401efc:	2002      	movs	r0, #2
  401efe:	47a8      	blx	r5
	set_pwm_drive_motor(3, 0);
  401f00:	4621      	mov	r1, r4
  401f02:	2003      	movs	r0, #3
  401f04:	47a8      	blx	r5
	set_pwm_dribbler_motor(0);
  401f06:	4620      	mov	r0, r4
  401f08:	4b48      	ldr	r3, [pc, #288]	; (40202c <main+0x1b4>)
  401f0a:	4798      	blx	r3
	float adc_value_battery_current = 0;
	float adc_value_battery_voltage = 0;
	float adc_value_cap_charge = 0;
	
	//initialize ADCs
	adc_init();
  401f0c:	4b48      	ldr	r3, [pc, #288]	; (402030 <main+0x1b8>)
  401f0e:	4798      	blx	r3
	
	//initialize timers
	initialize_task_PID();
  401f10:	4b48      	ldr	r3, [pc, #288]	; (402034 <main+0x1bc>)
  401f12:	4798      	blx	r3
	initialize_task_ADC();
  401f14:	4b48      	ldr	r3, [pc, #288]	; (402038 <main+0x1c0>)
  401f16:	4798      	blx	r3
	
	delay_ms(1000);
  401f18:	4630      	mov	r0, r6
  401f1a:	4e48      	ldr	r6, [pc, #288]	; (40203c <main+0x1c4>)
  401f1c:	47b0      	blx	r6
	
	set_pwm_drive_motor(0, PWM_ZERO);
  401f1e:	f241 312e 	movw	r1, #4910	; 0x132e
  401f22:	4620      	mov	r0, r4
  401f24:	47a8      	blx	r5
	set_pwm_drive_motor(1, PWM_ZERO);
  401f26:	f241 312e 	movw	r1, #4910	; 0x132e
  401f2a:	2001      	movs	r0, #1
  401f2c:	47a8      	blx	r5
	set_pwm_drive_motor(2, PWM_ZERO);
  401f2e:	f241 312e 	movw	r1, #4910	; 0x132e
  401f32:	2002      	movs	r0, #2
  401f34:	47a8      	blx	r5
	set_pwm_drive_motor(3, PWM_ZERO);
  401f36:	f241 312e 	movw	r1, #4910	; 0x132e
  401f3a:	2003      	movs	r0, #3
  401f3c:	47a8      	blx	r5
	
	fr_tv = 2.0;
  401f3e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401f42:	4a3f      	ldr	r2, [pc, #252]	; (402040 <main+0x1c8>)
  401f44:	6013      	str	r3, [r2, #0]
	fl_tv = 2.0;
  401f46:	4a3f      	ldr	r2, [pc, #252]	; (402044 <main+0x1cc>)
  401f48:	6013      	str	r3, [r2, #0]
	bl_tv = 2.0;
  401f4a:	4a3f      	ldr	r2, [pc, #252]	; (402048 <main+0x1d0>)
  401f4c:	6013      	str	r3, [r2, #0]
	br_tv = 2.0;
  401f4e:	4a3f      	ldr	r2, [pc, #252]	; (40204c <main+0x1d4>)
  401f50:	6013      	str	r3, [r2, #0]
	
	delay_ms(4000);
  401f52:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
  401f56:	47b0      	blx	r6
  401f58:	e020      	b.n	401f9c <main+0x124>
			*/
			break;
		}
		//process information sent from hub
		if(nRF_24_is_data_available(1)){ //check to see if data was received
			nRF24_receive_data(data_store);
  401f5a:	a804      	add	r0, sp, #16
  401f5c:	4b3c      	ldr	r3, [pc, #240]	; (402050 <main+0x1d8>)
  401f5e:	4798      	blx	r3
			//NPP_process(&data_store[0], &robot_ID); //process data
			robot_stop = data_store[0];
			two_byte_to_float(target_speed_0, &data_store[0], 1);
  401f60:	9803      	ldr	r0, [sp, #12]
  401f62:	2201      	movs	r2, #1
  401f64:	a904      	add	r1, sp, #16
  401f66:	4d3b      	ldr	r5, [pc, #236]	; (402054 <main+0x1dc>)
  401f68:	47a8      	blx	r5
			two_byte_to_float(target_speed_1, &data_store[0], 3);
  401f6a:	9802      	ldr	r0, [sp, #8]
  401f6c:	2203      	movs	r2, #3
  401f6e:	a904      	add	r1, sp, #16
  401f70:	47a8      	blx	r5
			two_byte_to_float(target_speed_2, &data_store[0], 5);
  401f72:	9801      	ldr	r0, [sp, #4]
  401f74:	2205      	movs	r2, #5
  401f76:	a904      	add	r1, sp, #16
  401f78:	47a8      	blx	r5
			two_byte_to_float(target_speed_3, &data_store[0], 7);
  401f7a:	9800      	ldr	r0, [sp, #0]
  401f7c:	2207      	movs	r2, #7
  401f7e:	a904      	add	r1, sp, #16
  401f80:	47a8      	blx	r5
			//gpio_set_pin_level(LED1, data_store[9]);
			//gpio_set_pin_level(LED2, data_store[10]);
			//gpio_set_pin_level(LED3, data_store[11]);
			memset(&data_store[0], 0, sizeof(uint8_t)*32); //clear data_store array
  401f82:	2220      	movs	r2, #32
  401f84:	2100      	movs	r1, #0
  401f86:	a804      	add	r0, sp, #16
  401f88:	4b19      	ldr	r3, [pc, #100]	; (401ff0 <main+0x178>)
  401f8a:	4798      	blx	r3
  401f8c:	e010      	b.n	401fb0 <main+0x138>
			}
			set_LEDs(pid_done);
			//set_pwm_dribbler_motor(100);
			robot_stop--;
			*/
			time_to_pid = 0;
  401f8e:	2200      	movs	r2, #0
  401f90:	4b31      	ldr	r3, [pc, #196]	; (402058 <main+0x1e0>)
  401f92:	701a      	strb	r2, [r3, #0]
			timer_c++;
  401f94:	4a31      	ldr	r2, [pc, #196]	; (40205c <main+0x1e4>)
  401f96:	6813      	ldr	r3, [r2, #0]
  401f98:	3301      	adds	r3, #1
  401f9a:	6013      	str	r3, [r2, #0]
		if(timer_c >= 1000){
  401f9c:	4b2f      	ldr	r3, [pc, #188]	; (40205c <main+0x1e4>)
  401f9e:	681b      	ldr	r3, [r3, #0]
  401fa0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  401fa4:	da16      	bge.n	401fd4 <main+0x15c>
		if(nRF_24_is_data_available(1)){ //check to see if data was received
  401fa6:	2001      	movs	r0, #1
  401fa8:	4b2d      	ldr	r3, [pc, #180]	; (402060 <main+0x1e8>)
  401faa:	4798      	blx	r3
  401fac:	2800      	cmp	r0, #0
  401fae:	d1d4      	bne.n	401f5a <main+0xe2>
		if(time_to_pid && !pid_done){
  401fb0:	4b29      	ldr	r3, [pc, #164]	; (402058 <main+0x1e0>)
  401fb2:	781b      	ldrb	r3, [r3, #0]
  401fb4:	2b00      	cmp	r3, #0
  401fb6:	d0ea      	beq.n	401f8e <main+0x116>
  401fb8:	2c00      	cmp	r4, #0
  401fba:	d1e8      	bne.n	401f8e <main+0x116>
				pid_done = wheelMotorPID(fr_tv, fl_tv, bl_tv, br_tv);
  401fbc:	4b23      	ldr	r3, [pc, #140]	; (40204c <main+0x1d4>)
  401fbe:	681b      	ldr	r3, [r3, #0]
  401fc0:	4a21      	ldr	r2, [pc, #132]	; (402048 <main+0x1d0>)
  401fc2:	6812      	ldr	r2, [r2, #0]
  401fc4:	491f      	ldr	r1, [pc, #124]	; (402044 <main+0x1cc>)
  401fc6:	6809      	ldr	r1, [r1, #0]
  401fc8:	481d      	ldr	r0, [pc, #116]	; (402040 <main+0x1c8>)
  401fca:	6800      	ldr	r0, [r0, #0]
  401fcc:	4c25      	ldr	r4, [pc, #148]	; (402064 <main+0x1ec>)
  401fce:	47a0      	blx	r4
  401fd0:	4604      	mov	r4, r0
  401fd2:	e7dc      	b.n	401f8e <main+0x116>
			fr_tv=0;
  401fd4:	2300      	movs	r3, #0
  401fd6:	4a1a      	ldr	r2, [pc, #104]	; (402040 <main+0x1c8>)
  401fd8:	6013      	str	r3, [r2, #0]
			fl_tv=0;
  401fda:	4a1a      	ldr	r2, [pc, #104]	; (402044 <main+0x1cc>)
  401fdc:	6013      	str	r3, [r2, #0]
			br_tv=0;
  401fde:	4a1b      	ldr	r2, [pc, #108]	; (40204c <main+0x1d4>)
  401fe0:	6013      	str	r3, [r2, #0]
			bl_tv=0;
  401fe2:	4a19      	ldr	r2, [pc, #100]	; (402048 <main+0x1d0>)
  401fe4:	6013      	str	r3, [r2, #0]
			}
		} */
	}
	
	
}
  401fe6:	2000      	movs	r0, #0
  401fe8:	b00f      	add	sp, #60	; 0x3c
  401fea:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401fec:	20402138 	.word	0x20402138
  401ff0:	004031a5 	.word	0x004031a5
  401ff4:	204001f4 	.word	0x204001f4
  401ff8:	204030dc 	.word	0x204030dc
  401ffc:	20401198 	.word	0x20401198
  402000:	004001e9 	.word	0x004001e9
  402004:	00400261 	.word	0x00400261
  402008:	00402555 	.word	0x00402555
  40200c:	004026f9 	.word	0x004026f9
  402010:	00400a2d 	.word	0x00400a2d
  402014:	004027d5 	.word	0x004027d5
  402018:	0040096d 	.word	0x0040096d
  40201c:	2040012c 	.word	0x2040012c
  402020:	00400d0d 	.word	0x00400d0d
  402024:	20400184 	.word	0x20400184
  402028:	00402845 	.word	0x00402845
  40202c:	0040288d 	.word	0x0040288d
  402030:	004001c5 	.word	0x004001c5
  402034:	004028bd 	.word	0x004028bd
  402038:	004028f1 	.word	0x004028f1
  40203c:	00400a4d 	.word	0x00400a4d
  402040:	204001dc 	.word	0x204001dc
  402044:	204030d8 	.word	0x204030d8
  402048:	2040407c 	.word	0x2040407c
  40204c:	20401194 	.word	0x20401194
  402050:	00402679 	.word	0x00402679
  402054:	00402585 	.word	0x00402585
  402058:	20400128 	.word	0x20400128
  40205c:	204000f0 	.word	0x204000f0
  402060:	004027ad 	.word	0x004027ad
  402064:	00402269 	.word	0x00402269

00402068 <wheel_speed_front_right>:
	prev_error_back_left=0;
	prev_error_back_right=0;
}

//hardcoded wheel speed calculations
float wheel_speed_front_right(){
  402068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	float current_speed;
	current_speed = (float)(front_right_counter - front_right_counter_old)*v_c_l; //rad/s or m/s
  40206a:	4b0c      	ldr	r3, [pc, #48]	; (40209c <wheel_speed_front_right+0x34>)
  40206c:	e9d3 6700 	ldrd	r6, r7, [r3]
  402070:	4c0b      	ldr	r4, [pc, #44]	; (4020a0 <wheel_speed_front_right+0x38>)
  402072:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
  402076:	4630      	mov	r0, r6
  402078:	4639      	mov	r1, r7
  40207a:	4d0a      	ldr	r5, [pc, #40]	; (4020a4 <wheel_speed_front_right+0x3c>)
  40207c:	47a8      	blx	r5
  40207e:	4b0a      	ldr	r3, [pc, #40]	; (4020a8 <wheel_speed_front_right+0x40>)
  402080:	4798      	blx	r3
  402082:	4b0a      	ldr	r3, [pc, #40]	; (4020ac <wheel_speed_front_right+0x44>)
  402084:	edd3 7a00 	vldr	s15, [r3]
	//set encoder previous encoder count
	front_right_counter_old = front_right_counter;
  402088:	e9c4 6704 	strd	r6, r7, [r4, #16]
	return current_speed;
}
  40208c:	ee07 0a10 	vmov	s14, r0
  402090:	ee67 7a27 	vmul.f32	s15, s14, s15
  402094:	ee17 0a90 	vmov	r0, s15
  402098:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40209a:	bf00      	nop
  40209c:	20400078 	.word	0x20400078
  4020a0:	204000f8 	.word	0x204000f8
  4020a4:	00402931 	.word	0x00402931
  4020a8:	004030bd 	.word	0x004030bd
  4020ac:	20400048 	.word	0x20400048

004020b0 <wheel_speed_front_left>:

float wheel_speed_front_left(){
  4020b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	float current_speed;
	current_speed = (float)(front_left_counter - front_left_counter_old)*v_c_l; //rad/s or m/s
  4020b2:	4b0c      	ldr	r3, [pc, #48]	; (4020e4 <wheel_speed_front_left+0x34>)
  4020b4:	e9d3 6700 	ldrd	r6, r7, [r3]
  4020b8:	4c0b      	ldr	r4, [pc, #44]	; (4020e8 <wheel_speed_front_left+0x38>)
  4020ba:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
  4020be:	4630      	mov	r0, r6
  4020c0:	4639      	mov	r1, r7
  4020c2:	4d0a      	ldr	r5, [pc, #40]	; (4020ec <wheel_speed_front_left+0x3c>)
  4020c4:	47a8      	blx	r5
  4020c6:	4b0a      	ldr	r3, [pc, #40]	; (4020f0 <wheel_speed_front_left+0x40>)
  4020c8:	4798      	blx	r3
  4020ca:	4b0a      	ldr	r3, [pc, #40]	; (4020f4 <wheel_speed_front_left+0x44>)
  4020cc:	edd3 7a00 	vldr	s15, [r3]
	//set encoder previous encoder count
	front_left_counter_old = front_left_counter;
  4020d0:	e9c4 6706 	strd	r6, r7, [r4, #24]
	return current_speed;
	//return v_c_r;
}
  4020d4:	ee07 0a10 	vmov	s14, r0
  4020d8:	ee67 7a27 	vmul.f32	s15, s14, s15
  4020dc:	ee17 0a90 	vmov	r0, s15
  4020e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4020e2:	bf00      	nop
  4020e4:	20400070 	.word	0x20400070
  4020e8:	204000f8 	.word	0x204000f8
  4020ec:	00402931 	.word	0x00402931
  4020f0:	004030bd 	.word	0x004030bd
  4020f4:	20400048 	.word	0x20400048

004020f8 <wheel_speed_back_left>:

float wheel_speed_back_left(){
  4020f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	float current_speed;
	current_speed = (float)(back_left_counter - back_left_counter_old)*v_c_l; //rad/s or m/s
  4020fa:	4b0c      	ldr	r3, [pc, #48]	; (40212c <wheel_speed_back_left+0x34>)
  4020fc:	e9d3 6700 	ldrd	r6, r7, [r3]
  402100:	4c0b      	ldr	r4, [pc, #44]	; (402130 <wheel_speed_back_left+0x38>)
  402102:	e9d4 2308 	ldrd	r2, r3, [r4, #32]
  402106:	4630      	mov	r0, r6
  402108:	4639      	mov	r1, r7
  40210a:	4d0a      	ldr	r5, [pc, #40]	; (402134 <wheel_speed_back_left+0x3c>)
  40210c:	47a8      	blx	r5
  40210e:	4b0a      	ldr	r3, [pc, #40]	; (402138 <wheel_speed_back_left+0x40>)
  402110:	4798      	blx	r3
  402112:	4b0a      	ldr	r3, [pc, #40]	; (40213c <wheel_speed_back_left+0x44>)
  402114:	edd3 7a00 	vldr	s15, [r3]
	//set encoder previous encoder count
	back_left_counter_old = back_left_counter;
  402118:	e9c4 6708 	strd	r6, r7, [r4, #32]
	return current_speed;
}
  40211c:	ee07 0a10 	vmov	s14, r0
  402120:	ee67 7a27 	vmul.f32	s15, s14, s15
  402124:	ee17 0a90 	vmov	r0, s15
  402128:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40212a:	bf00      	nop
  40212c:	20400080 	.word	0x20400080
  402130:	204000f8 	.word	0x204000f8
  402134:	00402931 	.word	0x00402931
  402138:	004030bd 	.word	0x004030bd
  40213c:	20400048 	.word	0x20400048

00402140 <wheel_speed_back_right>:

float wheel_speed_back_right(){
  402140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	float current_speed;
	current_speed = (float)(back_right_counter - back_right_counter_old)*v_c_l; //rad/s or m/s
  402142:	4b0c      	ldr	r3, [pc, #48]	; (402174 <wheel_speed_back_right+0x34>)
  402144:	e9d3 6700 	ldrd	r6, r7, [r3]
  402148:	4c0b      	ldr	r4, [pc, #44]	; (402178 <wheel_speed_back_right+0x38>)
  40214a:	e9d4 230a 	ldrd	r2, r3, [r4, #40]	; 0x28
  40214e:	4630      	mov	r0, r6
  402150:	4639      	mov	r1, r7
  402152:	4d0a      	ldr	r5, [pc, #40]	; (40217c <wheel_speed_back_right+0x3c>)
  402154:	47a8      	blx	r5
  402156:	4b0a      	ldr	r3, [pc, #40]	; (402180 <wheel_speed_back_right+0x40>)
  402158:	4798      	blx	r3
  40215a:	4b0a      	ldr	r3, [pc, #40]	; (402184 <wheel_speed_back_right+0x44>)
  40215c:	edd3 7a00 	vldr	s15, [r3]
	//set encoder previous encoder count
	back_right_counter_old = back_right_counter;
  402160:	e9c4 670a 	strd	r6, r7, [r4, #40]	; 0x28
	return current_speed;
}
  402164:	ee07 0a10 	vmov	s14, r0
  402168:	ee67 7a27 	vmul.f32	s15, s14, s15
  40216c:	ee17 0a90 	vmov	r0, s15
  402170:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402172:	bf00      	nop
  402174:	20400088 	.word	0x20400088
  402178:	204000f8 	.word	0x204000f8
  40217c:	00402931 	.word	0x00402931
  402180:	004030bd 	.word	0x004030bd
  402184:	20400048 	.word	0x20400048

00402188 <convert_linear_to_pwm>:

//converts linear velocity to the range of pwm for error signal
float convert_linear_to_pwm(int flip, float error){
  402188:	b510      	push	{r4, lr}
  40218a:	b082      	sub	sp, #8
	volatile float correction;
	if(flip){
  40218c:	b9a8      	cbnz	r0, 4021ba <convert_linear_to_pwm+0x32>
		correction = PWM_ZERO - error*KP_M - DEADBAND;
	}
	else{correction = error*KP_M + PWM_ZERO + DEADBAND;}
  40218e:	4608      	mov	r0, r1
  402190:	4b19      	ldr	r3, [pc, #100]	; (4021f8 <convert_linear_to_pwm+0x70>)
  402192:	4798      	blx	r3
  402194:	a314      	add	r3, pc, #80	; (adr r3, 4021e8 <convert_linear_to_pwm+0x60>)
  402196:	e9d3 2300 	ldrd	r2, r3, [r3]
  40219a:	4c18      	ldr	r4, [pc, #96]	; (4021fc <convert_linear_to_pwm+0x74>)
  40219c:	47a0      	blx	r4
  40219e:	4c18      	ldr	r4, [pc, #96]	; (402200 <convert_linear_to_pwm+0x78>)
  4021a0:	a313      	add	r3, pc, #76	; (adr r3, 4021f0 <convert_linear_to_pwm+0x68>)
  4021a2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4021a6:	47a0      	blx	r4
  4021a8:	2200      	movs	r2, #0
  4021aa:	4b16      	ldr	r3, [pc, #88]	; (402204 <convert_linear_to_pwm+0x7c>)
  4021ac:	47a0      	blx	r4
  4021ae:	4b16      	ldr	r3, [pc, #88]	; (402208 <convert_linear_to_pwm+0x80>)
  4021b0:	4798      	blx	r3
  4021b2:	9001      	str	r0, [sp, #4]
	
	return correction;
  4021b4:	9801      	ldr	r0, [sp, #4]
}
  4021b6:	b002      	add	sp, #8
  4021b8:	bd10      	pop	{r4, pc}
		correction = PWM_ZERO - error*KP_M - DEADBAND;
  4021ba:	4608      	mov	r0, r1
  4021bc:	4b0e      	ldr	r3, [pc, #56]	; (4021f8 <convert_linear_to_pwm+0x70>)
  4021be:	4798      	blx	r3
  4021c0:	a309      	add	r3, pc, #36	; (adr r3, 4021e8 <convert_linear_to_pwm+0x60>)
  4021c2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4021c6:	4c0d      	ldr	r4, [pc, #52]	; (4021fc <convert_linear_to_pwm+0x74>)
  4021c8:	47a0      	blx	r4
  4021ca:	4c10      	ldr	r4, [pc, #64]	; (40220c <convert_linear_to_pwm+0x84>)
  4021cc:	4602      	mov	r2, r0
  4021ce:	460b      	mov	r3, r1
  4021d0:	a107      	add	r1, pc, #28	; (adr r1, 4021f0 <convert_linear_to_pwm+0x68>)
  4021d2:	e9d1 0100 	ldrd	r0, r1, [r1]
  4021d6:	47a0      	blx	r4
  4021d8:	2200      	movs	r2, #0
  4021da:	4b0a      	ldr	r3, [pc, #40]	; (402204 <convert_linear_to_pwm+0x7c>)
  4021dc:	47a0      	blx	r4
  4021de:	4b0a      	ldr	r3, [pc, #40]	; (402208 <convert_linear_to_pwm+0x80>)
  4021e0:	4798      	blx	r3
  4021e2:	9001      	str	r0, [sp, #4]
  4021e4:	e7e6      	b.n	4021b4 <convert_linear_to_pwm+0x2c>
  4021e6:	bf00      	nop
  4021e8:	33333333 	.word	0x33333333
  4021ec:	404c3333 	.word	0x404c3333
  4021f0:	00000000 	.word	0x00000000
  4021f4:	40b32e00 	.word	0x40b32e00
  4021f8:	00402bf1 	.word	0x00402bf1
  4021fc:	00402c99 	.word	0x00402c99
  402200:	00402935 	.word	0x00402935
  402204:	403e0000 	.word	0x403e0000
  402208:	004030bd 	.word	0x004030bd
  40220c:	00402931 	.word	0x00402931

00402210 <setWheelMotorEffort>:

}

//handles magnitude and direction of motor
//FIGURE OUT CCW vs CW HIGH/LOW for motor controller
void setWheelMotorEffort(float effort_front_right, float effort_front_left, float effort_back_left, float effort_back_right){
  402210:	b510      	push	{r4, lr}
  402212:	ed2d 8b04 	vpush	{d8-d9}
  402216:	ee08 0a10 	vmov	s16, r0
  40221a:	ee09 2a10 	vmov	s18, r2
  40221e:	ee08 3a90 	vmov	s17, r3
	//set PWM duty cycle
	set_pwm_drive_motor(0, effort_front_left);
  402222:	ee07 1a90 	vmov	s15, r1
  402226:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  40222a:	ee17 1a90 	vmov	r1, s15
  40222e:	2000      	movs	r0, #0
  402230:	4c0b      	ldr	r4, [pc, #44]	; (402260 <setWheelMotorEffort+0x50>)
  402232:	47a0      	blx	r4
	set_pwm_drive_motor(1, effort_back_left);
  402234:	eefc 7ac9 	vcvt.u32.f32	s15, s18
  402238:	ee17 1a90 	vmov	r1, s15
  40223c:	2001      	movs	r0, #1
  40223e:	47a0      	blx	r4
	set_pwm_drive_motor(2, effort_back_right);
  402240:	eefc 7ae8 	vcvt.u32.f32	s15, s17
  402244:	ee17 1a90 	vmov	r1, s15
  402248:	2002      	movs	r0, #2
  40224a:	47a0      	blx	r4
	set_pwm_drive_motor(3, effort_front_right);
  40224c:	eefc 7ac8 	vcvt.u32.f32	s15, s16
  402250:	ee17 1a90 	vmov	r1, s15
  402254:	2003      	movs	r0, #3
  402256:	47a0      	blx	r4
}
  402258:	ecbd 8b04 	vpop	{d8-d9}
  40225c:	bd10      	pop	{r4, pc}
  40225e:	bf00      	nop
  402260:	00402845 	.word	0x00402845
  402264:	00000000 	.word	0x00000000

00402268 <wheelMotorPID>:
int wheelMotorPID(float target_fr, float target_fl, float target_bl, float target_br){
  402268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40226c:	ed2d 8b06 	vpush	{d8-d10}
  402270:	b08b      	sub	sp, #44	; 0x2c
  402272:	ee09 0a90 	vmov	s19, r0
  402276:	ee09 1a10 	vmov	s18, r1
  40227a:	ee08 2a90 	vmov	s17, r2
  40227e:	ee08 3a10 	vmov	s16, r3
	volatile float fl_vel = wheel_speed_front_left();
  402282:	4b9f      	ldr	r3, [pc, #636]	; (402500 <wheelMotorPID+0x298>)
  402284:	4798      	blx	r3
  402286:	9009      	str	r0, [sp, #36]	; 0x24
	volatile float fr_vel = wheel_speed_front_right();
  402288:	4b9e      	ldr	r3, [pc, #632]	; (402504 <wheelMotorPID+0x29c>)
  40228a:	4798      	blx	r3
  40228c:	9008      	str	r0, [sp, #32]
	volatile float bl_vel = wheel_speed_back_left();
  40228e:	4b9e      	ldr	r3, [pc, #632]	; (402508 <wheelMotorPID+0x2a0>)
  402290:	4798      	blx	r3
  402292:	9007      	str	r0, [sp, #28]
	volatile float br_vel = wheel_speed_back_right();
  402294:	4b9d      	ldr	r3, [pc, #628]	; (40250c <wheelMotorPID+0x2a4>)
  402296:	4798      	blx	r3
  402298:	9006      	str	r0, [sp, #24]
	volatile float error_front_right = target_fr - fr_vel;
  40229a:	eddd 7a08 	vldr	s15, [sp, #32]
  40229e:	ee79 7ae7 	vsub.f32	s15, s19, s15
  4022a2:	edcd 7a05 	vstr	s15, [sp, #20]
	volatile float error_front_left = target_fl - fl_vel;
  4022a6:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
  4022aa:	ee79 7a67 	vsub.f32	s15, s18, s15
  4022ae:	edcd 7a04 	vstr	s15, [sp, #16]
	volatile float error_back_left = target_bl - bl_vel;
  4022b2:	eddd 7a07 	vldr	s15, [sp, #28]
  4022b6:	ee78 7ae7 	vsub.f32	s15, s17, s15
  4022ba:	edcd 7a03 	vstr	s15, [sp, #12]
	volatile float error_back_right = target_br - br_vel;
  4022be:	eddd 7a06 	vldr	s15, [sp, #24]
  4022c2:	ee78 7a67 	vsub.f32	s15, s16, s15
  4022c6:	edcd 7a02 	vstr	s15, [sp, #8]
	error_front_right = convert_linear_to_pwm(0, error_front_right);
  4022ca:	9905      	ldr	r1, [sp, #20]
  4022cc:	2000      	movs	r0, #0
  4022ce:	4c90      	ldr	r4, [pc, #576]	; (402510 <wheelMotorPID+0x2a8>)
  4022d0:	47a0      	blx	r4
  4022d2:	9005      	str	r0, [sp, #20]
	error_front_left = convert_linear_to_pwm(1, error_front_left);
  4022d4:	9904      	ldr	r1, [sp, #16]
  4022d6:	2001      	movs	r0, #1
  4022d8:	47a0      	blx	r4
  4022da:	9004      	str	r0, [sp, #16]
	error_back_right = convert_linear_to_pwm(1, error_back_right);
  4022dc:	9902      	ldr	r1, [sp, #8]
  4022de:	2001      	movs	r0, #1
  4022e0:	47a0      	blx	r4
  4022e2:	9002      	str	r0, [sp, #8]
	error_back_left = convert_linear_to_pwm(1, error_back_left);
  4022e4:	9903      	ldr	r1, [sp, #12]
  4022e6:	2001      	movs	r0, #1
  4022e8:	47a0      	blx	r4
  4022ea:	9003      	str	r0, [sp, #12]
	error_sum_front_right += error_front_right;
  4022ec:	ed9d 6a05 	vldr	s12, [sp, #20]
  4022f0:	4b88      	ldr	r3, [pc, #544]	; (402514 <wheelMotorPID+0x2ac>)
  4022f2:	edd3 7a01 	vldr	s15, [r3, #4]
  4022f6:	ee36 6a27 	vadd.f32	s12, s12, s15
  4022fa:	ed83 6a01 	vstr	s12, [r3, #4]
	error_sum_front_left += error_front_left;
  4022fe:	eddd 6a04 	vldr	s13, [sp, #16]
  402302:	edd3 7a00 	vldr	s15, [r3]
  402306:	ee76 6aa7 	vadd.f32	s13, s13, s15
  40230a:	edc3 6a00 	vstr	s13, [r3]
	error_sum_back_left += error_back_left;
  40230e:	ed9d 7a03 	vldr	s14, [sp, #12]
  402312:	edd3 7a02 	vldr	s15, [r3, #8]
  402316:	ee37 7a27 	vadd.f32	s14, s14, s15
  40231a:	ed83 7a02 	vstr	s14, [r3, #8]
	error_sum_back_right += error_sum_back_right;
  40231e:	edd3 7a03 	vldr	s15, [r3, #12]
  402322:	ee77 7aa7 	vadd.f32	s15, s15, s15
  402326:	edc3 7a03 	vstr	s15, [r3, #12]
	if(v_counter <= 1000){
  40232a:	4b7b      	ldr	r3, [pc, #492]	; (402518 <wheelMotorPID+0x2b0>)
  40232c:	681b      	ldr	r3, [r3, #0]
  40232e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  402332:	dc13      	bgt.n	40235c <wheelMotorPID+0xf4>
		v_fr[v_counter] = fr_vel;
  402334:	9808      	ldr	r0, [sp, #32]
  402336:	009a      	lsls	r2, r3, #2
  402338:	4978      	ldr	r1, [pc, #480]	; (40251c <wheelMotorPID+0x2b4>)
  40233a:	4411      	add	r1, r2
  40233c:	6008      	str	r0, [r1, #0]
		v_fl[v_counter] = fl_vel;
  40233e:	9809      	ldr	r0, [sp, #36]	; 0x24
  402340:	4977      	ldr	r1, [pc, #476]	; (402520 <wheelMotorPID+0x2b8>)
  402342:	4411      	add	r1, r2
  402344:	6008      	str	r0, [r1, #0]
		v_br[v_counter] = br_vel;
  402346:	9806      	ldr	r0, [sp, #24]
  402348:	4976      	ldr	r1, [pc, #472]	; (402524 <wheelMotorPID+0x2bc>)
  40234a:	4411      	add	r1, r2
  40234c:	6008      	str	r0, [r1, #0]
		v_bl[v_counter] = bl_vel;
  40234e:	9807      	ldr	r0, [sp, #28]
  402350:	4975      	ldr	r1, [pc, #468]	; (402528 <wheelMotorPID+0x2c0>)
  402352:	440a      	add	r2, r1
  402354:	6010      	str	r0, [r2, #0]
		v_counter++;
  402356:	3301      	adds	r3, #1
  402358:	4a6f      	ldr	r2, [pc, #444]	; (402518 <wheelMotorPID+0x2b0>)
  40235a:	6013      	str	r3, [r2, #0]
	if ((error_sum_front_right)> PID_I_Limit) error_sum_front_right= PID_I_Limit;
  40235c:	eddf 5a73 	vldr	s11, [pc, #460]	; 40252c <wheelMotorPID+0x2c4>
  402360:	eeb4 6ae5 	vcmpe.f32	s12, s11
  402364:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  402368:	dd02      	ble.n	402370 <wheelMotorPID+0x108>
  40236a:	4b6a      	ldr	r3, [pc, #424]	; (402514 <wheelMotorPID+0x2ac>)
  40236c:	edc3 5a01 	vstr	s11, [r3, #4]
	if ((error_sum_front_right)< -PID_I_Limit) error_sum_front_right=-PID_I_Limit;
  402370:	4b68      	ldr	r3, [pc, #416]	; (402514 <wheelMotorPID+0x2ac>)
  402372:	edd3 5a01 	vldr	s11, [r3, #4]
  402376:	ed9f 6a6e 	vldr	s12, [pc, #440]	; 402530 <wheelMotorPID+0x2c8>
  40237a:	eef4 5ac6 	vcmpe.f32	s11, s12
  40237e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  402382:	d501      	bpl.n	402388 <wheelMotorPID+0x120>
  402384:	ed83 6a01 	vstr	s12, [r3, #4]
	if ((error_sum_front_left)> PID_I_Limit) error_sum_front_left= PID_I_Limit;
  402388:	ed9f 6a68 	vldr	s12, [pc, #416]	; 40252c <wheelMotorPID+0x2c4>
  40238c:	eef4 6ac6 	vcmpe.f32	s13, s12
  402390:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  402394:	dd02      	ble.n	40239c <wheelMotorPID+0x134>
  402396:	4b5f      	ldr	r3, [pc, #380]	; (402514 <wheelMotorPID+0x2ac>)
  402398:	ed83 6a00 	vstr	s12, [r3]
	if ((error_sum_front_left)< -PID_I_Limit) error_sum_front_left=-PID_I_Limit;
  40239c:	4b5d      	ldr	r3, [pc, #372]	; (402514 <wheelMotorPID+0x2ac>)
  40239e:	ed93 6a00 	vldr	s12, [r3]
  4023a2:	eddf 6a63 	vldr	s13, [pc, #396]	; 402530 <wheelMotorPID+0x2c8>
  4023a6:	eeb4 6ae6 	vcmpe.f32	s12, s13
  4023aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4023ae:	d501      	bpl.n	4023b4 <wheelMotorPID+0x14c>
  4023b0:	edc3 6a00 	vstr	s13, [r3]
	if ((error_sum_back_left)> PID_I_Limit) error_sum_back_left= PID_I_Limit;
  4023b4:	eddf 6a5d 	vldr	s13, [pc, #372]	; 40252c <wheelMotorPID+0x2c4>
  4023b8:	eeb4 7ae6 	vcmpe.f32	s14, s13
  4023bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4023c0:	dd02      	ble.n	4023c8 <wheelMotorPID+0x160>
  4023c2:	4b54      	ldr	r3, [pc, #336]	; (402514 <wheelMotorPID+0x2ac>)
  4023c4:	edc3 6a02 	vstr	s13, [r3, #8]
	if ((error_sum_back_left)< -PID_I_Limit) error_sum_back_left=-PID_I_Limit;
  4023c8:	4b52      	ldr	r3, [pc, #328]	; (402514 <wheelMotorPID+0x2ac>)
  4023ca:	edd3 6a02 	vldr	s13, [r3, #8]
  4023ce:	ed9f 7a58 	vldr	s14, [pc, #352]	; 402530 <wheelMotorPID+0x2c8>
  4023d2:	eef4 6ac7 	vcmpe.f32	s13, s14
  4023d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4023da:	d501      	bpl.n	4023e0 <wheelMotorPID+0x178>
  4023dc:	ed83 7a02 	vstr	s14, [r3, #8]
	if ((error_sum_back_right)> PID_I_Limit) error_sum_back_right= PID_I_Limit;
  4023e0:	ed9f 7a52 	vldr	s14, [pc, #328]	; 40252c <wheelMotorPID+0x2c4>
  4023e4:	eef4 7ac7 	vcmpe.f32	s15, s14
  4023e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4023ec:	dd02      	ble.n	4023f4 <wheelMotorPID+0x18c>
  4023ee:	4b49      	ldr	r3, [pc, #292]	; (402514 <wheelMotorPID+0x2ac>)
  4023f0:	ed83 7a03 	vstr	s14, [r3, #12]
	if ((error_sum_back_right)< -PID_I_Limit) error_sum_back_right=-PID_I_Limit;
  4023f4:	4b47      	ldr	r3, [pc, #284]	; (402514 <wheelMotorPID+0x2ac>)
  4023f6:	ed93 7a03 	vldr	s14, [r3, #12]
  4023fa:	eddf 7a4d 	vldr	s15, [pc, #308]	; 402530 <wheelMotorPID+0x2c8>
  4023fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
  402402:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  402406:	d501      	bpl.n	40240c <wheelMotorPID+0x1a4>
  402408:	edc3 7a03 	vstr	s15, [r3, #12]
	float effort_front_right = KP * error_front_right + KI * error_sum_front_right;
  40240c:	9805      	ldr	r0, [sp, #20]
  40240e:	4c49      	ldr	r4, [pc, #292]	; (402534 <wheelMotorPID+0x2cc>)
  402410:	47a0      	blx	r4
  402412:	4680      	mov	r8, r0
  402414:	4689      	mov	r9, r1
  402416:	4f3f      	ldr	r7, [pc, #252]	; (402514 <wheelMotorPID+0x2ac>)
  402418:	6878      	ldr	r0, [r7, #4]
  40241a:	47a0      	blx	r4
  40241c:	4e46      	ldr	r6, [pc, #280]	; (402538 <wheelMotorPID+0x2d0>)
  40241e:	a336      	add	r3, pc, #216	; (adr r3, 4024f8 <wheelMotorPID+0x290>)
  402420:	e9d3 2300 	ldrd	r2, r3, [r3]
  402424:	47b0      	blx	r6
  402426:	4602      	mov	r2, r0
  402428:	460b      	mov	r3, r1
  40242a:	4640      	mov	r0, r8
  40242c:	4649      	mov	r1, r9
  40242e:	4d43      	ldr	r5, [pc, #268]	; (40253c <wheelMotorPID+0x2d4>)
  402430:	47a8      	blx	r5
  402432:	4d43      	ldr	r5, [pc, #268]	; (402540 <wheelMotorPID+0x2d8>)
  402434:	47a8      	blx	r5
  402436:	4683      	mov	fp, r0
	float effort_front_left = KP * error_front_left - KI * error_sum_front_left;
  402438:	9804      	ldr	r0, [sp, #16]
  40243a:	47a0      	blx	r4
  40243c:	4680      	mov	r8, r0
  40243e:	4689      	mov	r9, r1
  402440:	6838      	ldr	r0, [r7, #0]
  402442:	47a0      	blx	r4
  402444:	a32c      	add	r3, pc, #176	; (adr r3, 4024f8 <wheelMotorPID+0x290>)
  402446:	e9d3 2300 	ldrd	r2, r3, [r3]
  40244a:	47b0      	blx	r6
  40244c:	f8df a100 	ldr.w	sl, [pc, #256]	; 402550 <wheelMotorPID+0x2e8>
  402450:	4602      	mov	r2, r0
  402452:	460b      	mov	r3, r1
  402454:	4640      	mov	r0, r8
  402456:	4649      	mov	r1, r9
  402458:	47d0      	blx	sl
  40245a:	47a8      	blx	r5
  40245c:	ee0a 0a10 	vmov	s20, r0
	float effort_back_left = KP * error_back_left - KI * error_sum_back_left;
  402460:	9803      	ldr	r0, [sp, #12]
  402462:	47a0      	blx	r4
  402464:	4680      	mov	r8, r0
  402466:	4689      	mov	r9, r1
  402468:	68b8      	ldr	r0, [r7, #8]
  40246a:	47a0      	blx	r4
  40246c:	a322      	add	r3, pc, #136	; (adr r3, 4024f8 <wheelMotorPID+0x290>)
  40246e:	e9d3 2300 	ldrd	r2, r3, [r3]
  402472:	47b0      	blx	r6
  402474:	4602      	mov	r2, r0
  402476:	460b      	mov	r3, r1
  402478:	4640      	mov	r0, r8
  40247a:	4649      	mov	r1, r9
  40247c:	47d0      	blx	sl
  40247e:	47a8      	blx	r5
  402480:	4680      	mov	r8, r0
	float effort_back_right = KP * error_back_right - KI * error_sum_back_right;
  402482:	9802      	ldr	r0, [sp, #8]
  402484:	47a0      	blx	r4
  402486:	e9cd 0100 	strd	r0, r1, [sp]
  40248a:	68f8      	ldr	r0, [r7, #12]
  40248c:	47a0      	blx	r4
  40248e:	a31a      	add	r3, pc, #104	; (adr r3, 4024f8 <wheelMotorPID+0x290>)
  402490:	e9d3 2300 	ldrd	r2, r3, [r3]
  402494:	47b0      	blx	r6
  402496:	4602      	mov	r2, r0
  402498:	460b      	mov	r3, r1
  40249a:	e9dd 0100 	ldrd	r0, r1, [sp]
  40249e:	47d0      	blx	sl
  4024a0:	47a8      	blx	r5
  4024a2:	4603      	mov	r3, r0
	if(target_fr == 0){
  4024a4:	eef5 9a40 	vcmp.f32	s19, #0.0
  4024a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4024ac:	d101      	bne.n	4024b2 <wheelMotorPID+0x24a>
		effort_front_right = PWM_ZERO;
  4024ae:	f8df b098 	ldr.w	fp, [pc, #152]	; 402548 <wheelMotorPID+0x2e0>
	if(target_fl == 0){
  4024b2:	eeb5 9a40 	vcmp.f32	s18, #0.0
  4024b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4024ba:	d101      	bne.n	4024c0 <wheelMotorPID+0x258>
		effort_front_left = PWM_ZERO;
  4024bc:	ed9f aa21 	vldr	s20, [pc, #132]	; 402544 <wheelMotorPID+0x2dc>
	if(target_bl == 0){
  4024c0:	eef5 8a40 	vcmp.f32	s17, #0.0
  4024c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4024c8:	d101      	bne.n	4024ce <wheelMotorPID+0x266>
		effort_back_left = PWM_ZERO;
  4024ca:	f8df 807c 	ldr.w	r8, [pc, #124]	; 402548 <wheelMotorPID+0x2e0>
	if(target_br == 0){
  4024ce:	eeb5 8a40 	vcmp.f32	s16, #0.0
  4024d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4024d6:	d100      	bne.n	4024da <wheelMotorPID+0x272>
		effort_back_right = PWM_ZERO;
  4024d8:	4b1b      	ldr	r3, [pc, #108]	; (402548 <wheelMotorPID+0x2e0>)
	setWheelMotorEffort(effort_front_right, effort_front_left, effort_back_left, effort_back_right);
  4024da:	4642      	mov	r2, r8
  4024dc:	ee1a 1a10 	vmov	r1, s20
  4024e0:	4658      	mov	r0, fp
  4024e2:	4c1a      	ldr	r4, [pc, #104]	; (40254c <wheelMotorPID+0x2e4>)
  4024e4:	47a0      	blx	r4
}
  4024e6:	2000      	movs	r0, #0
  4024e8:	b00b      	add	sp, #44	; 0x2c
  4024ea:	ecbd 8b06 	vpop	{d8-d10}
  4024ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4024f2:	bf00      	nop
  4024f4:	f3af 8000 	nop.w
  4024f8:	47ae147b 	.word	0x47ae147b
  4024fc:	3f847ae1 	.word	0x3f847ae1
  402500:	004020b1 	.word	0x004020b1
  402504:	00402069 	.word	0x00402069
  402508:	004020f9 	.word	0x004020f9
  40250c:	00402141 	.word	0x00402141
  402510:	00402189 	.word	0x00402189
  402514:	204000f8 	.word	0x204000f8
  402518:	204000f4 	.word	0x204000f4
  40251c:	20402138 	.word	0x20402138
  402520:	204001f4 	.word	0x204001f4
  402524:	204030dc 	.word	0x204030dc
  402528:	20401198 	.word	0x20401198
  40252c:	45e10000 	.word	0x45e10000
  402530:	c5e10000 	.word	0xc5e10000
  402534:	00402bf1 	.word	0x00402bf1
  402538:	00402c99 	.word	0x00402c99
  40253c:	00402935 	.word	0x00402935
  402540:	004030bd 	.word	0x004030bd
  402544:	45997000 	.word	0x45997000
  402548:	45997000 	.word	0x45997000
  40254c:	00402211 	.word	0x00402211
  402550:	00402931 	.word	0x00402931

00402554 <NPP_init>:
  402554:	4a0a      	ldr	r2, [pc, #40]	; (402580 <NPP_init+0x2c>)
  402556:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
  402558:	f3c3 3300 	ubfx	r3, r3, #12, #1
  40255c:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
  40255e:	f3c1 3140 	ubfx	r1, r1, #13, #1
  402562:	eb03 0341 	add.w	r3, r3, r1, lsl #1
  402566:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
  402568:	f3c1 3180 	ubfx	r1, r1, #14, #1
  40256c:	eb03 0381 	add.w	r3, r3, r1, lsl #2
  402570:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
  402572:	f3c2 32c0 	ubfx	r2, r2, #15, #1
  402576:	00d2      	lsls	r2, r2, #3
  402578:	fa52 f383 	uxtab	r3, r2, r3
  40257c:	7003      	strb	r3, [r0, #0]
  40257e:	4770      	bx	lr
  402580:	400e1400 	.word	0x400e1400

00402584 <two_byte_to_float>:
  402584:	f44f 7280 	mov.w	r2, #256	; 0x100
  402588:	4b01      	ldr	r3, [pc, #4]	; (402590 <two_byte_to_float+0xc>)
  40258a:	631a      	str	r2, [r3, #48]	; 0x30
  40258c:	4770      	bx	lr
  40258e:	bf00      	nop
  402590:	400e1400 	.word	0x400e1400

00402594 <nRF24_write_to_register>:
  402594:	b530      	push	{r4, r5, lr}
  402596:	b083      	sub	sp, #12
  402598:	f040 0020 	orr.w	r0, r0, #32
  40259c:	f88d 0004 	strb.w	r0, [sp, #4]
  4025a0:	f88d 1005 	strb.w	r1, [sp, #5]
  4025a4:	4c05      	ldr	r4, [pc, #20]	; (4025bc <nRF24_write_to_register+0x28>)
  4025a6:	2508      	movs	r5, #8
  4025a8:	6365      	str	r5, [r4, #52]	; 0x34
  4025aa:	2202      	movs	r2, #2
  4025ac:	a901      	add	r1, sp, #4
  4025ae:	4b04      	ldr	r3, [pc, #16]	; (4025c0 <nRF24_write_to_register+0x2c>)
  4025b0:	6818      	ldr	r0, [r3, #0]
  4025b2:	4b04      	ldr	r3, [pc, #16]	; (4025c4 <nRF24_write_to_register+0x30>)
  4025b4:	4798      	blx	r3
  4025b6:	6325      	str	r5, [r4, #48]	; 0x30
  4025b8:	b003      	add	sp, #12
  4025ba:	bd30      	pop	{r4, r5, pc}
  4025bc:	400e1000 	.word	0x400e1000
  4025c0:	20404098 	.word	0x20404098
  4025c4:	00400c55 	.word	0x00400c55

004025c8 <nRF24_write_to_register_multi_byte>:
  4025c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4025cc:	b083      	sub	sp, #12
  4025ce:	4688      	mov	r8, r1
  4025d0:	4691      	mov	r9, r2
  4025d2:	f040 0020 	orr.w	r0, r0, #32
  4025d6:	a902      	add	r1, sp, #8
  4025d8:	f801 0d01 	strb.w	r0, [r1, #-1]!
  4025dc:	4c08      	ldr	r4, [pc, #32]	; (402600 <nRF24_write_to_register_multi_byte+0x38>)
  4025de:	2508      	movs	r5, #8
  4025e0:	6365      	str	r5, [r4, #52]	; 0x34
  4025e2:	4f08      	ldr	r7, [pc, #32]	; (402604 <nRF24_write_to_register_multi_byte+0x3c>)
  4025e4:	2201      	movs	r2, #1
  4025e6:	6838      	ldr	r0, [r7, #0]
  4025e8:	4e07      	ldr	r6, [pc, #28]	; (402608 <nRF24_write_to_register_multi_byte+0x40>)
  4025ea:	47b0      	blx	r6
  4025ec:	fa1f f289 	uxth.w	r2, r9
  4025f0:	4641      	mov	r1, r8
  4025f2:	6838      	ldr	r0, [r7, #0]
  4025f4:	47b0      	blx	r6
  4025f6:	6325      	str	r5, [r4, #48]	; 0x30
  4025f8:	b003      	add	sp, #12
  4025fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4025fe:	bf00      	nop
  402600:	400e1000 	.word	0x400e1000
  402604:	20404098 	.word	0x20404098
  402608:	00400c55 	.word	0x00400c55

0040260c <nRF24_read_from_register>:
  40260c:	b570      	push	{r4, r5, r6, lr}
  40260e:	b082      	sub	sp, #8
  402610:	a902      	add	r1, sp, #8
  402612:	f801 0d02 	strb.w	r0, [r1, #-2]!
  402616:	4c09      	ldr	r4, [pc, #36]	; (40263c <nRF24_read_from_register+0x30>)
  402618:	2508      	movs	r5, #8
  40261a:	6365      	str	r5, [r4, #52]	; 0x34
  40261c:	4e08      	ldr	r6, [pc, #32]	; (402640 <nRF24_read_from_register+0x34>)
  40261e:	2201      	movs	r2, #1
  402620:	6830      	ldr	r0, [r6, #0]
  402622:	4b08      	ldr	r3, [pc, #32]	; (402644 <nRF24_read_from_register+0x38>)
  402624:	4798      	blx	r3
  402626:	2201      	movs	r2, #1
  402628:	f10d 0107 	add.w	r1, sp, #7
  40262c:	6830      	ldr	r0, [r6, #0]
  40262e:	4b06      	ldr	r3, [pc, #24]	; (402648 <nRF24_read_from_register+0x3c>)
  402630:	4798      	blx	r3
  402632:	6325      	str	r5, [r4, #48]	; 0x30
  402634:	f89d 0007 	ldrb.w	r0, [sp, #7]
  402638:	b002      	add	sp, #8
  40263a:	bd70      	pop	{r4, r5, r6, pc}
  40263c:	400e1000 	.word	0x400e1000
  402640:	20404098 	.word	0x20404098
  402644:	00400c55 	.word	0x00400c55
  402648:	00400c85 	.word	0x00400c85

0040264c <nRF24_send_SPI_command>:
  40264c:	b530      	push	{r4, r5, lr}
  40264e:	b083      	sub	sp, #12
  402650:	a902      	add	r1, sp, #8
  402652:	f801 0d01 	strb.w	r0, [r1, #-1]!
  402656:	4c05      	ldr	r4, [pc, #20]	; (40266c <nRF24_send_SPI_command+0x20>)
  402658:	2508      	movs	r5, #8
  40265a:	6365      	str	r5, [r4, #52]	; 0x34
  40265c:	2201      	movs	r2, #1
  40265e:	4b04      	ldr	r3, [pc, #16]	; (402670 <nRF24_send_SPI_command+0x24>)
  402660:	6818      	ldr	r0, [r3, #0]
  402662:	4b04      	ldr	r3, [pc, #16]	; (402674 <nRF24_send_SPI_command+0x28>)
  402664:	4798      	blx	r3
  402666:	6325      	str	r5, [r4, #48]	; 0x30
  402668:	b003      	add	sp, #12
  40266a:	bd30      	pop	{r4, r5, pc}
  40266c:	400e1000 	.word	0x400e1000
  402670:	20404098 	.word	0x20404098
  402674:	00400c55 	.word	0x00400c55

00402678 <nRF24_receive_data>:
  402678:	b570      	push	{r4, r5, r6, lr}
  40267a:	b082      	sub	sp, #8
  40267c:	a902      	add	r1, sp, #8
  40267e:	2361      	movs	r3, #97	; 0x61
  402680:	f801 3d01 	strb.w	r3, [r1, #-1]!
  402684:	4c13      	ldr	r4, [pc, #76]	; (4026d4 <nRF24_receive_data+0x5c>)
  402686:	2508      	movs	r5, #8
  402688:	6365      	str	r5, [r4, #52]	; 0x34
  40268a:	4e13      	ldr	r6, [pc, #76]	; (4026d8 <nRF24_receive_data+0x60>)
  40268c:	2201      	movs	r2, #1
  40268e:	6830      	ldr	r0, [r6, #0]
  402690:	4b12      	ldr	r3, [pc, #72]	; (4026dc <nRF24_receive_data+0x64>)
  402692:	4798      	blx	r3
  402694:	2220      	movs	r2, #32
  402696:	4b12      	ldr	r3, [pc, #72]	; (4026e0 <nRF24_receive_data+0x68>)
  402698:	6819      	ldr	r1, [r3, #0]
  40269a:	6830      	ldr	r0, [r6, #0]
  40269c:	4b11      	ldr	r3, [pc, #68]	; (4026e4 <nRF24_receive_data+0x6c>)
  40269e:	4798      	blx	r3
  4026a0:	6325      	str	r5, [r4, #48]	; 0x30
  4026a2:	200b      	movs	r0, #11
  4026a4:	4b10      	ldr	r3, [pc, #64]	; (4026e8 <nRF24_receive_data+0x70>)
  4026a6:	4798      	blx	r3
  4026a8:	20e2      	movs	r0, #226	; 0xe2
  4026aa:	f88d 0007 	strb.w	r0, [sp, #7]
  4026ae:	4b0f      	ldr	r3, [pc, #60]	; (4026ec <nRF24_receive_data+0x74>)
  4026b0:	4798      	blx	r3
  4026b2:	2007      	movs	r0, #7
  4026b4:	4b0e      	ldr	r3, [pc, #56]	; (4026f0 <nRF24_receive_data+0x78>)
  4026b6:	4798      	blx	r3
  4026b8:	f040 0140 	orr.w	r1, r0, #64	; 0x40
  4026bc:	b2c9      	uxtb	r1, r1
  4026be:	2007      	movs	r0, #7
  4026c0:	4b0c      	ldr	r3, [pc, #48]	; (4026f4 <nRF24_receive_data+0x7c>)
  4026c2:	4798      	blx	r3
  4026c4:	2300      	movs	r3, #0
  4026c6:	e000      	b.n	4026ca <nRF24_receive_data+0x52>
  4026c8:	3301      	adds	r3, #1
  4026ca:	2b1f      	cmp	r3, #31
  4026cc:	ddfc      	ble.n	4026c8 <nRF24_receive_data+0x50>
  4026ce:	b002      	add	sp, #8
  4026d0:	bd70      	pop	{r4, r5, r6, pc}
  4026d2:	bf00      	nop
  4026d4:	400e1000 	.word	0x400e1000
  4026d8:	20404098 	.word	0x20404098
  4026dc:	00400c55 	.word	0x00400c55
  4026e0:	20404094 	.word	0x20404094
  4026e4:	00400c85 	.word	0x00400c85
  4026e8:	00400a2d 	.word	0x00400a2d
  4026ec:	0040264d 	.word	0x0040264d
  4026f0:	0040260d 	.word	0x0040260d
  4026f4:	00402595 	.word	0x00402595

004026f8 <nRF24_init>:
  4026f8:	b530      	push	{r4, r5, lr}
  4026fa:	b083      	sub	sp, #12
  4026fc:	4605      	mov	r5, r0
  4026fe:	4c1f      	ldr	r4, [pc, #124]	; (40277c <nRF24_init+0x84>)
  402700:	491f      	ldr	r1, [pc, #124]	; (402780 <nRF24_init+0x88>)
  402702:	4620      	mov	r0, r4
  402704:	4b1f      	ldr	r3, [pc, #124]	; (402784 <nRF24_init+0x8c>)
  402706:	4798      	blx	r3
  402708:	4620      	mov	r0, r4
  40270a:	4b1f      	ldr	r3, [pc, #124]	; (402788 <nRF24_init+0x90>)
  40270c:	4798      	blx	r3
  40270e:	4b1f      	ldr	r3, [pc, #124]	; (40278c <nRF24_init+0x94>)
  402710:	601d      	str	r5, [r3, #0]
  402712:	2504      	movs	r5, #4
  402714:	4b1e      	ldr	r3, [pc, #120]	; (402790 <nRF24_init+0x98>)
  402716:	635d      	str	r5, [r3, #52]	; 0x34
  402718:	2100      	movs	r1, #0
  40271a:	4608      	mov	r0, r1
  40271c:	4c1d      	ldr	r4, [pc, #116]	; (402794 <nRF24_init+0x9c>)
  40271e:	47a0      	blx	r4
  402720:	2007      	movs	r0, #7
  402722:	4b1d      	ldr	r3, [pc, #116]	; (402798 <nRF24_init+0xa0>)
  402724:	4798      	blx	r3
  402726:	f040 0140 	orr.w	r1, r0, #64	; 0x40
  40272a:	b2c9      	uxtb	r1, r1
  40272c:	2007      	movs	r0, #7
  40272e:	47a0      	blx	r4
  402730:	2100      	movs	r1, #0
  402732:	2001      	movs	r0, #1
  402734:	47a0      	blx	r4
  402736:	2100      	movs	r1, #0
  402738:	2002      	movs	r0, #2
  40273a:	47a0      	blx	r4
  40273c:	2103      	movs	r1, #3
  40273e:	4608      	mov	r0, r1
  402740:	47a0      	blx	r4
  402742:	2100      	movs	r1, #0
  402744:	4628      	mov	r0, r5
  402746:	47a0      	blx	r4
  402748:	2178      	movs	r1, #120	; 0x78
  40274a:	2005      	movs	r0, #5
  40274c:	47a0      	blx	r4
  40274e:	2106      	movs	r1, #6
  402750:	4608      	mov	r0, r1
  402752:	47a0      	blx	r4
  402754:	4b11      	ldr	r3, [pc, #68]	; (40279c <nRF24_init+0xa4>)
  402756:	e893 0003 	ldmia.w	r3, {r0, r1}
  40275a:	9000      	str	r0, [sp, #0]
  40275c:	f88d 1004 	strb.w	r1, [sp, #4]
  402760:	2205      	movs	r2, #5
  402762:	4669      	mov	r1, sp
  402764:	2010      	movs	r0, #16
  402766:	4b0e      	ldr	r3, [pc, #56]	; (4027a0 <nRF24_init+0xa8>)
  402768:	4798      	blx	r3
  40276a:	2102      	movs	r1, #2
  40276c:	2000      	movs	r0, #0
  40276e:	47a0      	blx	r4
  402770:	490c      	ldr	r1, [pc, #48]	; (4027a4 <nRF24_init+0xac>)
  402772:	2021      	movs	r0, #33	; 0x21
  402774:	4b0c      	ldr	r3, [pc, #48]	; (4027a8 <nRF24_init+0xb0>)
  402776:	4798      	blx	r3
  402778:	b003      	add	sp, #12
  40277a:	bd30      	pop	{r4, r5, pc}
  40277c:	2040016c 	.word	0x2040016c
  402780:	20404098 	.word	0x20404098
  402784:	00400e99 	.word	0x00400e99
  402788:	00400db9 	.word	0x00400db9
  40278c:	20404094 	.word	0x20404094
  402790:	400e1400 	.word	0x400e1400
  402794:	00402595 	.word	0x00402595
  402798:	0040260d 	.word	0x0040260d
  40279c:	004034c8 	.word	0x004034c8
  4027a0:	004025c9 	.word	0x004025c9
  4027a4:	00402679 	.word	0x00402679
  4027a8:	00400ae5 	.word	0x00400ae5

004027ac <nRF_24_is_data_available>:
  4027ac:	b508      	push	{r3, lr}
  4027ae:	2007      	movs	r0, #7
  4027b0:	4b06      	ldr	r3, [pc, #24]	; (4027cc <nRF_24_is_data_available+0x20>)
  4027b2:	4798      	blx	r3
  4027b4:	f000 0042 	and.w	r0, r0, #66	; 0x42
  4027b8:	2842      	cmp	r0, #66	; 0x42
  4027ba:	d001      	beq.n	4027c0 <nRF_24_is_data_available+0x14>
  4027bc:	2000      	movs	r0, #0
  4027be:	bd08      	pop	{r3, pc}
  4027c0:	2140      	movs	r1, #64	; 0x40
  4027c2:	2007      	movs	r0, #7
  4027c4:	4b02      	ldr	r3, [pc, #8]	; (4027d0 <nRF_24_is_data_available+0x24>)
  4027c6:	4798      	blx	r3
  4027c8:	2001      	movs	r0, #1
  4027ca:	bd08      	pop	{r3, pc}
  4027cc:	0040260d 	.word	0x0040260d
  4027d0:	00402595 	.word	0x00402595

004027d4 <nRF24_enter_receive>:
  4027d4:	b510      	push	{r4, lr}
  4027d6:	b082      	sub	sp, #8
  4027d8:	2000      	movs	r0, #0
  4027da:	4b0f      	ldr	r3, [pc, #60]	; (402818 <nRF24_enter_receive+0x44>)
  4027dc:	4798      	blx	r3
  4027de:	f040 0101 	orr.w	r1, r0, #1
  4027e2:	b2c9      	uxtb	r1, r1
  4027e4:	2000      	movs	r0, #0
  4027e6:	4c0d      	ldr	r4, [pc, #52]	; (40281c <nRF24_enter_receive+0x48>)
  4027e8:	47a0      	blx	r4
  4027ea:	2102      	movs	r1, #2
  4027ec:	4608      	mov	r0, r1
  4027ee:	47a0      	blx	r4
  4027f0:	4b0b      	ldr	r3, [pc, #44]	; (402820 <nRF24_enter_receive+0x4c>)
  4027f2:	e893 0003 	ldmia.w	r3, {r0, r1}
  4027f6:	9000      	str	r0, [sp, #0]
  4027f8:	f88d 1004 	strb.w	r1, [sp, #4]
  4027fc:	2205      	movs	r2, #5
  4027fe:	4669      	mov	r1, sp
  402800:	200b      	movs	r0, #11
  402802:	4b08      	ldr	r3, [pc, #32]	; (402824 <nRF24_enter_receive+0x50>)
  402804:	4798      	blx	r3
  402806:	2120      	movs	r1, #32
  402808:	2012      	movs	r0, #18
  40280a:	47a0      	blx	r4
  40280c:	2204      	movs	r2, #4
  40280e:	4b06      	ldr	r3, [pc, #24]	; (402828 <nRF24_enter_receive+0x54>)
  402810:	631a      	str	r2, [r3, #48]	; 0x30
  402812:	b002      	add	sp, #8
  402814:	bd10      	pop	{r4, pc}
  402816:	bf00      	nop
  402818:	0040260d 	.word	0x0040260d
  40281c:	00402595 	.word	0x00402595
  402820:	004034c8 	.word	0x004034c8
  402824:	004025c9 	.word	0x004025c9
  402828:	400e1400 	.word	0x400e1400

0040282c <set_pwm_channel>:
  40282c:	6903      	ldr	r3, [r0, #16]
  40282e:	0149      	lsls	r1, r1, #5
  402830:	440b      	add	r3, r1
  402832:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  402836:	6903      	ldr	r3, [r0, #16]
  402838:	4419      	add	r1, r3
  40283a:	f44f 53b7 	mov.w	r3, #5856	; 0x16e0
  40283e:	f8c1 3210 	str.w	r3, [r1, #528]	; 0x210
  402842:	4770      	bx	lr

00402844 <set_pwm_drive_motor>:
  402844:	b508      	push	{r3, lr}
  402846:	2803      	cmp	r0, #3
  402848:	d81a      	bhi.n	402880 <set_pwm_drive_motor+0x3c>
  40284a:	e8df f000 	tbb	[pc, r0]
  40284e:	0802      	.short	0x0802
  402850:	140e      	.short	0x140e
  402852:	460a      	mov	r2, r1
  402854:	2102      	movs	r1, #2
  402856:	480b      	ldr	r0, [pc, #44]	; (402884 <set_pwm_drive_motor+0x40>)
  402858:	4b0b      	ldr	r3, [pc, #44]	; (402888 <set_pwm_drive_motor+0x44>)
  40285a:	4798      	blx	r3
  40285c:	bd08      	pop	{r3, pc}
  40285e:	460a      	mov	r2, r1
  402860:	2103      	movs	r1, #3
  402862:	4808      	ldr	r0, [pc, #32]	; (402884 <set_pwm_drive_motor+0x40>)
  402864:	4b08      	ldr	r3, [pc, #32]	; (402888 <set_pwm_drive_motor+0x44>)
  402866:	4798      	blx	r3
  402868:	bd08      	pop	{r3, pc}
  40286a:	460a      	mov	r2, r1
  40286c:	2101      	movs	r1, #1
  40286e:	4805      	ldr	r0, [pc, #20]	; (402884 <set_pwm_drive_motor+0x40>)
  402870:	4b05      	ldr	r3, [pc, #20]	; (402888 <set_pwm_drive_motor+0x44>)
  402872:	4798      	blx	r3
  402874:	bd08      	pop	{r3, pc}
  402876:	460a      	mov	r2, r1
  402878:	2100      	movs	r1, #0
  40287a:	4802      	ldr	r0, [pc, #8]	; (402884 <set_pwm_drive_motor+0x40>)
  40287c:	4b02      	ldr	r3, [pc, #8]	; (402888 <set_pwm_drive_motor+0x44>)
  40287e:	4798      	blx	r3
  402880:	bd08      	pop	{r3, pc}
  402882:	bf00      	nop
  402884:	2040012c 	.word	0x2040012c
  402888:	0040282d 	.word	0x0040282d

0040288c <set_pwm_dribbler_motor>:
  40288c:	b508      	push	{r3, lr}
  40288e:	4602      	mov	r2, r0
  402890:	2100      	movs	r1, #0
  402892:	4802      	ldr	r0, [pc, #8]	; (40289c <set_pwm_dribbler_motor+0x10>)
  402894:	4b02      	ldr	r3, [pc, #8]	; (4028a0 <set_pwm_dribbler_motor+0x14>)
  402896:	4798      	blx	r3
  402898:	bd08      	pop	{r3, pc}
  40289a:	bf00      	nop
  40289c:	20400184 	.word	0x20400184
  4028a0:	0040282d 	.word	0x0040282d

004028a4 <timer_task_PID_cb>:

bool time_to_pid = 0; //flag for when to run PID for motors
bool time_to_adc = 0; //flag for when to read ADCs

void timer_task_PID_cb(const struct timer_task *const timer_task){ //sets flag for PID
	time_to_pid = 1;
  4028a4:	2201      	movs	r2, #1
  4028a6:	4b01      	ldr	r3, [pc, #4]	; (4028ac <timer_task_PID_cb+0x8>)
  4028a8:	701a      	strb	r2, [r3, #0]
  4028aa:	4770      	bx	lr
  4028ac:	20400128 	.word	0x20400128

004028b0 <timer_task_ADC_cb>:
	timer_add_task(&TIMER_0, &task_0);
	timer_start(&TIMER_0);
}

void timer_task_ADC_cb(const struct timer_task *const timer_task){ //sets flag for ADC
	time_to_adc = 1;
  4028b0:	2201      	movs	r2, #1
  4028b2:	4b01      	ldr	r3, [pc, #4]	; (4028b8 <timer_task_ADC_cb+0x8>)
  4028b4:	705a      	strb	r2, [r3, #1]
  4028b6:	4770      	bx	lr
  4028b8:	20400128 	.word	0x20400128

004028bc <initialize_task_PID>:
void initialize_task_PID(void){ //initializes timer 0
  4028bc:	b510      	push	{r4, lr}
	task_0.interval = 10; //amount of counts before repeating task
  4028be:	4907      	ldr	r1, [pc, #28]	; (4028dc <initialize_task_PID+0x20>)
  4028c0:	230a      	movs	r3, #10
  4028c2:	608b      	str	r3, [r1, #8]
	task_0.cb = timer_task_PID_cb; //tells timer what task to execute
  4028c4:	4b06      	ldr	r3, [pc, #24]	; (4028e0 <initialize_task_PID+0x24>)
  4028c6:	60cb      	str	r3, [r1, #12]
	task_0.mode = TIMER_TASK_REPEAT; //tells timer to repeat task
  4028c8:	2301      	movs	r3, #1
  4028ca:	740b      	strb	r3, [r1, #16]
	timer_add_task(&TIMER_0, &task_0);
  4028cc:	4c05      	ldr	r4, [pc, #20]	; (4028e4 <initialize_task_PID+0x28>)
  4028ce:	4620      	mov	r0, r4
  4028d0:	4b05      	ldr	r3, [pc, #20]	; (4028e8 <initialize_task_PID+0x2c>)
  4028d2:	4798      	blx	r3
	timer_start(&TIMER_0);
  4028d4:	4620      	mov	r0, r4
  4028d6:	4b05      	ldr	r3, [pc, #20]	; (4028ec <initialize_task_PID+0x30>)
  4028d8:	4798      	blx	r3
  4028da:	bd10      	pop	{r4, pc}
  4028dc:	204001e0 	.word	0x204001e0
  4028e0:	004028a5 	.word	0x004028a5
  4028e4:	204001c0 	.word	0x204001c0
  4028e8:	00400ff5 	.word	0x00400ff5
  4028ec:	00400fb9 	.word	0x00400fb9

004028f0 <initialize_task_ADC>:
}

void initialize_task_ADC(void){ //initializes timer 1
  4028f0:	b510      	push	{r4, lr}
	task_1.interval = 500; //amount of counts before repeating task
  4028f2:	4908      	ldr	r1, [pc, #32]	; (402914 <initialize_task_ADC+0x24>)
  4028f4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  4028f8:	608b      	str	r3, [r1, #8]
	task_1.cb = timer_task_ADC_cb; //tells timer what task to execute
  4028fa:	4b07      	ldr	r3, [pc, #28]	; (402918 <initialize_task_ADC+0x28>)
  4028fc:	60cb      	str	r3, [r1, #12]
	task_1.mode = TIMER_TASK_REPEAT; //tells timer to repeat task
  4028fe:	2301      	movs	r3, #1
  402900:	740b      	strb	r3, [r1, #16]

	timer_add_task(&TIMER_1, &task_1);
  402902:	4c06      	ldr	r4, [pc, #24]	; (40291c <initialize_task_ADC+0x2c>)
  402904:	4620      	mov	r0, r4
  402906:	4b06      	ldr	r3, [pc, #24]	; (402920 <initialize_task_ADC+0x30>)
  402908:	4798      	blx	r3
	timer_start(&TIMER_1);
  40290a:	4620      	mov	r0, r4
  40290c:	4b05      	ldr	r3, [pc, #20]	; (402924 <initialize_task_ADC+0x34>)
  40290e:	4798      	blx	r3
  402910:	bd10      	pop	{r4, pc}
  402912:	bf00      	nop
  402914:	20404080 	.word	0x20404080
  402918:	004028b1 	.word	0x004028b1
  40291c:	20400150 	.word	0x20400150
  402920:	00400ff5 	.word	0x00400ff5
  402924:	00400fb9 	.word	0x00400fb9

00402928 <__aeabi_drsub>:
  402928:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40292c:	e002      	b.n	402934 <__adddf3>
  40292e:	bf00      	nop

00402930 <__aeabi_dsub>:
  402930:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00402934 <__adddf3>:
  402934:	b530      	push	{r4, r5, lr}
  402936:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40293a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40293e:	ea94 0f05 	teq	r4, r5
  402942:	bf08      	it	eq
  402944:	ea90 0f02 	teqeq	r0, r2
  402948:	bf1f      	itttt	ne
  40294a:	ea54 0c00 	orrsne.w	ip, r4, r0
  40294e:	ea55 0c02 	orrsne.w	ip, r5, r2
  402952:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  402956:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40295a:	f000 80e2 	beq.w	402b22 <__adddf3+0x1ee>
  40295e:	ea4f 5454 	mov.w	r4, r4, lsr #21
  402962:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  402966:	bfb8      	it	lt
  402968:	426d      	neglt	r5, r5
  40296a:	dd0c      	ble.n	402986 <__adddf3+0x52>
  40296c:	442c      	add	r4, r5
  40296e:	ea80 0202 	eor.w	r2, r0, r2
  402972:	ea81 0303 	eor.w	r3, r1, r3
  402976:	ea82 0000 	eor.w	r0, r2, r0
  40297a:	ea83 0101 	eor.w	r1, r3, r1
  40297e:	ea80 0202 	eor.w	r2, r0, r2
  402982:	ea81 0303 	eor.w	r3, r1, r3
  402986:	2d36      	cmp	r5, #54	; 0x36
  402988:	bf88      	it	hi
  40298a:	bd30      	pophi	{r4, r5, pc}
  40298c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402990:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402994:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  402998:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40299c:	d002      	beq.n	4029a4 <__adddf3+0x70>
  40299e:	4240      	negs	r0, r0
  4029a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4029a4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4029a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4029ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4029b0:	d002      	beq.n	4029b8 <__adddf3+0x84>
  4029b2:	4252      	negs	r2, r2
  4029b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4029b8:	ea94 0f05 	teq	r4, r5
  4029bc:	f000 80a7 	beq.w	402b0e <__adddf3+0x1da>
  4029c0:	f1a4 0401 	sub.w	r4, r4, #1
  4029c4:	f1d5 0e20 	rsbs	lr, r5, #32
  4029c8:	db0d      	blt.n	4029e6 <__adddf3+0xb2>
  4029ca:	fa02 fc0e 	lsl.w	ip, r2, lr
  4029ce:	fa22 f205 	lsr.w	r2, r2, r5
  4029d2:	1880      	adds	r0, r0, r2
  4029d4:	f141 0100 	adc.w	r1, r1, #0
  4029d8:	fa03 f20e 	lsl.w	r2, r3, lr
  4029dc:	1880      	adds	r0, r0, r2
  4029de:	fa43 f305 	asr.w	r3, r3, r5
  4029e2:	4159      	adcs	r1, r3
  4029e4:	e00e      	b.n	402a04 <__adddf3+0xd0>
  4029e6:	f1a5 0520 	sub.w	r5, r5, #32
  4029ea:	f10e 0e20 	add.w	lr, lr, #32
  4029ee:	2a01      	cmp	r2, #1
  4029f0:	fa03 fc0e 	lsl.w	ip, r3, lr
  4029f4:	bf28      	it	cs
  4029f6:	f04c 0c02 	orrcs.w	ip, ip, #2
  4029fa:	fa43 f305 	asr.w	r3, r3, r5
  4029fe:	18c0      	adds	r0, r0, r3
  402a00:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  402a04:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402a08:	d507      	bpl.n	402a1a <__adddf3+0xe6>
  402a0a:	f04f 0e00 	mov.w	lr, #0
  402a0e:	f1dc 0c00 	rsbs	ip, ip, #0
  402a12:	eb7e 0000 	sbcs.w	r0, lr, r0
  402a16:	eb6e 0101 	sbc.w	r1, lr, r1
  402a1a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  402a1e:	d31b      	bcc.n	402a58 <__adddf3+0x124>
  402a20:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  402a24:	d30c      	bcc.n	402a40 <__adddf3+0x10c>
  402a26:	0849      	lsrs	r1, r1, #1
  402a28:	ea5f 0030 	movs.w	r0, r0, rrx
  402a2c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  402a30:	f104 0401 	add.w	r4, r4, #1
  402a34:	ea4f 5244 	mov.w	r2, r4, lsl #21
  402a38:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  402a3c:	f080 809a 	bcs.w	402b74 <__adddf3+0x240>
  402a40:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402a44:	bf08      	it	eq
  402a46:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402a4a:	f150 0000 	adcs.w	r0, r0, #0
  402a4e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402a52:	ea41 0105 	orr.w	r1, r1, r5
  402a56:	bd30      	pop	{r4, r5, pc}
  402a58:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  402a5c:	4140      	adcs	r0, r0
  402a5e:	eb41 0101 	adc.w	r1, r1, r1
  402a62:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402a66:	f1a4 0401 	sub.w	r4, r4, #1
  402a6a:	d1e9      	bne.n	402a40 <__adddf3+0x10c>
  402a6c:	f091 0f00 	teq	r1, #0
  402a70:	bf04      	itt	eq
  402a72:	4601      	moveq	r1, r0
  402a74:	2000      	moveq	r0, #0
  402a76:	fab1 f381 	clz	r3, r1
  402a7a:	bf08      	it	eq
  402a7c:	3320      	addeq	r3, #32
  402a7e:	f1a3 030b 	sub.w	r3, r3, #11
  402a82:	f1b3 0220 	subs.w	r2, r3, #32
  402a86:	da0c      	bge.n	402aa2 <__adddf3+0x16e>
  402a88:	320c      	adds	r2, #12
  402a8a:	dd08      	ble.n	402a9e <__adddf3+0x16a>
  402a8c:	f102 0c14 	add.w	ip, r2, #20
  402a90:	f1c2 020c 	rsb	r2, r2, #12
  402a94:	fa01 f00c 	lsl.w	r0, r1, ip
  402a98:	fa21 f102 	lsr.w	r1, r1, r2
  402a9c:	e00c      	b.n	402ab8 <__adddf3+0x184>
  402a9e:	f102 0214 	add.w	r2, r2, #20
  402aa2:	bfd8      	it	le
  402aa4:	f1c2 0c20 	rsble	ip, r2, #32
  402aa8:	fa01 f102 	lsl.w	r1, r1, r2
  402aac:	fa20 fc0c 	lsr.w	ip, r0, ip
  402ab0:	bfdc      	itt	le
  402ab2:	ea41 010c 	orrle.w	r1, r1, ip
  402ab6:	4090      	lslle	r0, r2
  402ab8:	1ae4      	subs	r4, r4, r3
  402aba:	bfa2      	ittt	ge
  402abc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  402ac0:	4329      	orrge	r1, r5
  402ac2:	bd30      	popge	{r4, r5, pc}
  402ac4:	ea6f 0404 	mvn.w	r4, r4
  402ac8:	3c1f      	subs	r4, #31
  402aca:	da1c      	bge.n	402b06 <__adddf3+0x1d2>
  402acc:	340c      	adds	r4, #12
  402ace:	dc0e      	bgt.n	402aee <__adddf3+0x1ba>
  402ad0:	f104 0414 	add.w	r4, r4, #20
  402ad4:	f1c4 0220 	rsb	r2, r4, #32
  402ad8:	fa20 f004 	lsr.w	r0, r0, r4
  402adc:	fa01 f302 	lsl.w	r3, r1, r2
  402ae0:	ea40 0003 	orr.w	r0, r0, r3
  402ae4:	fa21 f304 	lsr.w	r3, r1, r4
  402ae8:	ea45 0103 	orr.w	r1, r5, r3
  402aec:	bd30      	pop	{r4, r5, pc}
  402aee:	f1c4 040c 	rsb	r4, r4, #12
  402af2:	f1c4 0220 	rsb	r2, r4, #32
  402af6:	fa20 f002 	lsr.w	r0, r0, r2
  402afa:	fa01 f304 	lsl.w	r3, r1, r4
  402afe:	ea40 0003 	orr.w	r0, r0, r3
  402b02:	4629      	mov	r1, r5
  402b04:	bd30      	pop	{r4, r5, pc}
  402b06:	fa21 f004 	lsr.w	r0, r1, r4
  402b0a:	4629      	mov	r1, r5
  402b0c:	bd30      	pop	{r4, r5, pc}
  402b0e:	f094 0f00 	teq	r4, #0
  402b12:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  402b16:	bf06      	itte	eq
  402b18:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  402b1c:	3401      	addeq	r4, #1
  402b1e:	3d01      	subne	r5, #1
  402b20:	e74e      	b.n	4029c0 <__adddf3+0x8c>
  402b22:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402b26:	bf18      	it	ne
  402b28:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402b2c:	d029      	beq.n	402b82 <__adddf3+0x24e>
  402b2e:	ea94 0f05 	teq	r4, r5
  402b32:	bf08      	it	eq
  402b34:	ea90 0f02 	teqeq	r0, r2
  402b38:	d005      	beq.n	402b46 <__adddf3+0x212>
  402b3a:	ea54 0c00 	orrs.w	ip, r4, r0
  402b3e:	bf04      	itt	eq
  402b40:	4619      	moveq	r1, r3
  402b42:	4610      	moveq	r0, r2
  402b44:	bd30      	pop	{r4, r5, pc}
  402b46:	ea91 0f03 	teq	r1, r3
  402b4a:	bf1e      	ittt	ne
  402b4c:	2100      	movne	r1, #0
  402b4e:	2000      	movne	r0, #0
  402b50:	bd30      	popne	{r4, r5, pc}
  402b52:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  402b56:	d105      	bne.n	402b64 <__adddf3+0x230>
  402b58:	0040      	lsls	r0, r0, #1
  402b5a:	4149      	adcs	r1, r1
  402b5c:	bf28      	it	cs
  402b5e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  402b62:	bd30      	pop	{r4, r5, pc}
  402b64:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  402b68:	bf3c      	itt	cc
  402b6a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  402b6e:	bd30      	popcc	{r4, r5, pc}
  402b70:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402b74:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  402b78:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402b7c:	f04f 0000 	mov.w	r0, #0
  402b80:	bd30      	pop	{r4, r5, pc}
  402b82:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402b86:	bf1a      	itte	ne
  402b88:	4619      	movne	r1, r3
  402b8a:	4610      	movne	r0, r2
  402b8c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  402b90:	bf1c      	itt	ne
  402b92:	460b      	movne	r3, r1
  402b94:	4602      	movne	r2, r0
  402b96:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  402b9a:	bf06      	itte	eq
  402b9c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  402ba0:	ea91 0f03 	teqeq	r1, r3
  402ba4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  402ba8:	bd30      	pop	{r4, r5, pc}
  402baa:	bf00      	nop

00402bac <__aeabi_ui2d>:
  402bac:	f090 0f00 	teq	r0, #0
  402bb0:	bf04      	itt	eq
  402bb2:	2100      	moveq	r1, #0
  402bb4:	4770      	bxeq	lr
  402bb6:	b530      	push	{r4, r5, lr}
  402bb8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402bbc:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402bc0:	f04f 0500 	mov.w	r5, #0
  402bc4:	f04f 0100 	mov.w	r1, #0
  402bc8:	e750      	b.n	402a6c <__adddf3+0x138>
  402bca:	bf00      	nop

00402bcc <__aeabi_i2d>:
  402bcc:	f090 0f00 	teq	r0, #0
  402bd0:	bf04      	itt	eq
  402bd2:	2100      	moveq	r1, #0
  402bd4:	4770      	bxeq	lr
  402bd6:	b530      	push	{r4, r5, lr}
  402bd8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402bdc:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402be0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  402be4:	bf48      	it	mi
  402be6:	4240      	negmi	r0, r0
  402be8:	f04f 0100 	mov.w	r1, #0
  402bec:	e73e      	b.n	402a6c <__adddf3+0x138>
  402bee:	bf00      	nop

00402bf0 <__aeabi_f2d>:
  402bf0:	0042      	lsls	r2, r0, #1
  402bf2:	ea4f 01e2 	mov.w	r1, r2, asr #3
  402bf6:	ea4f 0131 	mov.w	r1, r1, rrx
  402bfa:	ea4f 7002 	mov.w	r0, r2, lsl #28
  402bfe:	bf1f      	itttt	ne
  402c00:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  402c04:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402c08:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  402c0c:	4770      	bxne	lr
  402c0e:	f092 0f00 	teq	r2, #0
  402c12:	bf14      	ite	ne
  402c14:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402c18:	4770      	bxeq	lr
  402c1a:	b530      	push	{r4, r5, lr}
  402c1c:	f44f 7460 	mov.w	r4, #896	; 0x380
  402c20:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402c24:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402c28:	e720      	b.n	402a6c <__adddf3+0x138>
  402c2a:	bf00      	nop

00402c2c <__aeabi_ul2d>:
  402c2c:	ea50 0201 	orrs.w	r2, r0, r1
  402c30:	bf08      	it	eq
  402c32:	4770      	bxeq	lr
  402c34:	b530      	push	{r4, r5, lr}
  402c36:	f04f 0500 	mov.w	r5, #0
  402c3a:	e00a      	b.n	402c52 <__aeabi_l2d+0x16>

00402c3c <__aeabi_l2d>:
  402c3c:	ea50 0201 	orrs.w	r2, r0, r1
  402c40:	bf08      	it	eq
  402c42:	4770      	bxeq	lr
  402c44:	b530      	push	{r4, r5, lr}
  402c46:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  402c4a:	d502      	bpl.n	402c52 <__aeabi_l2d+0x16>
  402c4c:	4240      	negs	r0, r0
  402c4e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402c52:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402c56:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402c5a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  402c5e:	f43f aedc 	beq.w	402a1a <__adddf3+0xe6>
  402c62:	f04f 0203 	mov.w	r2, #3
  402c66:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402c6a:	bf18      	it	ne
  402c6c:	3203      	addne	r2, #3
  402c6e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402c72:	bf18      	it	ne
  402c74:	3203      	addne	r2, #3
  402c76:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  402c7a:	f1c2 0320 	rsb	r3, r2, #32
  402c7e:	fa00 fc03 	lsl.w	ip, r0, r3
  402c82:	fa20 f002 	lsr.w	r0, r0, r2
  402c86:	fa01 fe03 	lsl.w	lr, r1, r3
  402c8a:	ea40 000e 	orr.w	r0, r0, lr
  402c8e:	fa21 f102 	lsr.w	r1, r1, r2
  402c92:	4414      	add	r4, r2
  402c94:	e6c1      	b.n	402a1a <__adddf3+0xe6>
  402c96:	bf00      	nop

00402c98 <__aeabi_dmul>:
  402c98:	b570      	push	{r4, r5, r6, lr}
  402c9a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402c9e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402ca2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402ca6:	bf1d      	ittte	ne
  402ca8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402cac:	ea94 0f0c 	teqne	r4, ip
  402cb0:	ea95 0f0c 	teqne	r5, ip
  402cb4:	f000 f8de 	bleq	402e74 <__aeabi_dmul+0x1dc>
  402cb8:	442c      	add	r4, r5
  402cba:	ea81 0603 	eor.w	r6, r1, r3
  402cbe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  402cc2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  402cc6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  402cca:	bf18      	it	ne
  402ccc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  402cd0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402cd4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  402cd8:	d038      	beq.n	402d4c <__aeabi_dmul+0xb4>
  402cda:	fba0 ce02 	umull	ip, lr, r0, r2
  402cde:	f04f 0500 	mov.w	r5, #0
  402ce2:	fbe1 e502 	umlal	lr, r5, r1, r2
  402ce6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  402cea:	fbe0 e503 	umlal	lr, r5, r0, r3
  402cee:	f04f 0600 	mov.w	r6, #0
  402cf2:	fbe1 5603 	umlal	r5, r6, r1, r3
  402cf6:	f09c 0f00 	teq	ip, #0
  402cfa:	bf18      	it	ne
  402cfc:	f04e 0e01 	orrne.w	lr, lr, #1
  402d00:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  402d04:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  402d08:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  402d0c:	d204      	bcs.n	402d18 <__aeabi_dmul+0x80>
  402d0e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  402d12:	416d      	adcs	r5, r5
  402d14:	eb46 0606 	adc.w	r6, r6, r6
  402d18:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  402d1c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  402d20:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  402d24:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  402d28:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  402d2c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402d30:	bf88      	it	hi
  402d32:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402d36:	d81e      	bhi.n	402d76 <__aeabi_dmul+0xde>
  402d38:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  402d3c:	bf08      	it	eq
  402d3e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  402d42:	f150 0000 	adcs.w	r0, r0, #0
  402d46:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402d4a:	bd70      	pop	{r4, r5, r6, pc}
  402d4c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  402d50:	ea46 0101 	orr.w	r1, r6, r1
  402d54:	ea40 0002 	orr.w	r0, r0, r2
  402d58:	ea81 0103 	eor.w	r1, r1, r3
  402d5c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  402d60:	bfc2      	ittt	gt
  402d62:	ebd4 050c 	rsbsgt	r5, r4, ip
  402d66:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  402d6a:	bd70      	popgt	{r4, r5, r6, pc}
  402d6c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402d70:	f04f 0e00 	mov.w	lr, #0
  402d74:	3c01      	subs	r4, #1
  402d76:	f300 80ab 	bgt.w	402ed0 <__aeabi_dmul+0x238>
  402d7a:	f114 0f36 	cmn.w	r4, #54	; 0x36
  402d7e:	bfde      	ittt	le
  402d80:	2000      	movle	r0, #0
  402d82:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  402d86:	bd70      	pople	{r4, r5, r6, pc}
  402d88:	f1c4 0400 	rsb	r4, r4, #0
  402d8c:	3c20      	subs	r4, #32
  402d8e:	da35      	bge.n	402dfc <__aeabi_dmul+0x164>
  402d90:	340c      	adds	r4, #12
  402d92:	dc1b      	bgt.n	402dcc <__aeabi_dmul+0x134>
  402d94:	f104 0414 	add.w	r4, r4, #20
  402d98:	f1c4 0520 	rsb	r5, r4, #32
  402d9c:	fa00 f305 	lsl.w	r3, r0, r5
  402da0:	fa20 f004 	lsr.w	r0, r0, r4
  402da4:	fa01 f205 	lsl.w	r2, r1, r5
  402da8:	ea40 0002 	orr.w	r0, r0, r2
  402dac:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  402db0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402db4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402db8:	fa21 f604 	lsr.w	r6, r1, r4
  402dbc:	eb42 0106 	adc.w	r1, r2, r6
  402dc0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402dc4:	bf08      	it	eq
  402dc6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402dca:	bd70      	pop	{r4, r5, r6, pc}
  402dcc:	f1c4 040c 	rsb	r4, r4, #12
  402dd0:	f1c4 0520 	rsb	r5, r4, #32
  402dd4:	fa00 f304 	lsl.w	r3, r0, r4
  402dd8:	fa20 f005 	lsr.w	r0, r0, r5
  402ddc:	fa01 f204 	lsl.w	r2, r1, r4
  402de0:	ea40 0002 	orr.w	r0, r0, r2
  402de4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402de8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402dec:	f141 0100 	adc.w	r1, r1, #0
  402df0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402df4:	bf08      	it	eq
  402df6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402dfa:	bd70      	pop	{r4, r5, r6, pc}
  402dfc:	f1c4 0520 	rsb	r5, r4, #32
  402e00:	fa00 f205 	lsl.w	r2, r0, r5
  402e04:	ea4e 0e02 	orr.w	lr, lr, r2
  402e08:	fa20 f304 	lsr.w	r3, r0, r4
  402e0c:	fa01 f205 	lsl.w	r2, r1, r5
  402e10:	ea43 0302 	orr.w	r3, r3, r2
  402e14:	fa21 f004 	lsr.w	r0, r1, r4
  402e18:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402e1c:	fa21 f204 	lsr.w	r2, r1, r4
  402e20:	ea20 0002 	bic.w	r0, r0, r2
  402e24:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  402e28:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402e2c:	bf08      	it	eq
  402e2e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402e32:	bd70      	pop	{r4, r5, r6, pc}
  402e34:	f094 0f00 	teq	r4, #0
  402e38:	d10f      	bne.n	402e5a <__aeabi_dmul+0x1c2>
  402e3a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  402e3e:	0040      	lsls	r0, r0, #1
  402e40:	eb41 0101 	adc.w	r1, r1, r1
  402e44:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402e48:	bf08      	it	eq
  402e4a:	3c01      	subeq	r4, #1
  402e4c:	d0f7      	beq.n	402e3e <__aeabi_dmul+0x1a6>
  402e4e:	ea41 0106 	orr.w	r1, r1, r6
  402e52:	f095 0f00 	teq	r5, #0
  402e56:	bf18      	it	ne
  402e58:	4770      	bxne	lr
  402e5a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  402e5e:	0052      	lsls	r2, r2, #1
  402e60:	eb43 0303 	adc.w	r3, r3, r3
  402e64:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  402e68:	bf08      	it	eq
  402e6a:	3d01      	subeq	r5, #1
  402e6c:	d0f7      	beq.n	402e5e <__aeabi_dmul+0x1c6>
  402e6e:	ea43 0306 	orr.w	r3, r3, r6
  402e72:	4770      	bx	lr
  402e74:	ea94 0f0c 	teq	r4, ip
  402e78:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402e7c:	bf18      	it	ne
  402e7e:	ea95 0f0c 	teqne	r5, ip
  402e82:	d00c      	beq.n	402e9e <__aeabi_dmul+0x206>
  402e84:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402e88:	bf18      	it	ne
  402e8a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402e8e:	d1d1      	bne.n	402e34 <__aeabi_dmul+0x19c>
  402e90:	ea81 0103 	eor.w	r1, r1, r3
  402e94:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402e98:	f04f 0000 	mov.w	r0, #0
  402e9c:	bd70      	pop	{r4, r5, r6, pc}
  402e9e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402ea2:	bf06      	itte	eq
  402ea4:	4610      	moveq	r0, r2
  402ea6:	4619      	moveq	r1, r3
  402ea8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402eac:	d019      	beq.n	402ee2 <__aeabi_dmul+0x24a>
  402eae:	ea94 0f0c 	teq	r4, ip
  402eb2:	d102      	bne.n	402eba <__aeabi_dmul+0x222>
  402eb4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  402eb8:	d113      	bne.n	402ee2 <__aeabi_dmul+0x24a>
  402eba:	ea95 0f0c 	teq	r5, ip
  402ebe:	d105      	bne.n	402ecc <__aeabi_dmul+0x234>
  402ec0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  402ec4:	bf1c      	itt	ne
  402ec6:	4610      	movne	r0, r2
  402ec8:	4619      	movne	r1, r3
  402eca:	d10a      	bne.n	402ee2 <__aeabi_dmul+0x24a>
  402ecc:	ea81 0103 	eor.w	r1, r1, r3
  402ed0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402ed4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402ed8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402edc:	f04f 0000 	mov.w	r0, #0
  402ee0:	bd70      	pop	{r4, r5, r6, pc}
  402ee2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402ee6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  402eea:	bd70      	pop	{r4, r5, r6, pc}

00402eec <__aeabi_ddiv>:
  402eec:	b570      	push	{r4, r5, r6, lr}
  402eee:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402ef2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402ef6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402efa:	bf1d      	ittte	ne
  402efc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402f00:	ea94 0f0c 	teqne	r4, ip
  402f04:	ea95 0f0c 	teqne	r5, ip
  402f08:	f000 f8a7 	bleq	40305a <__aeabi_ddiv+0x16e>
  402f0c:	eba4 0405 	sub.w	r4, r4, r5
  402f10:	ea81 0e03 	eor.w	lr, r1, r3
  402f14:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402f18:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402f1c:	f000 8088 	beq.w	403030 <__aeabi_ddiv+0x144>
  402f20:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402f24:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  402f28:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  402f2c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  402f30:	ea4f 2202 	mov.w	r2, r2, lsl #8
  402f34:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  402f38:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  402f3c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  402f40:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  402f44:	429d      	cmp	r5, r3
  402f46:	bf08      	it	eq
  402f48:	4296      	cmpeq	r6, r2
  402f4a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  402f4e:	f504 7440 	add.w	r4, r4, #768	; 0x300
  402f52:	d202      	bcs.n	402f5a <__aeabi_ddiv+0x6e>
  402f54:	085b      	lsrs	r3, r3, #1
  402f56:	ea4f 0232 	mov.w	r2, r2, rrx
  402f5a:	1ab6      	subs	r6, r6, r2
  402f5c:	eb65 0503 	sbc.w	r5, r5, r3
  402f60:	085b      	lsrs	r3, r3, #1
  402f62:	ea4f 0232 	mov.w	r2, r2, rrx
  402f66:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  402f6a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  402f6e:	ebb6 0e02 	subs.w	lr, r6, r2
  402f72:	eb75 0e03 	sbcs.w	lr, r5, r3
  402f76:	bf22      	ittt	cs
  402f78:	1ab6      	subcs	r6, r6, r2
  402f7a:	4675      	movcs	r5, lr
  402f7c:	ea40 000c 	orrcs.w	r0, r0, ip
  402f80:	085b      	lsrs	r3, r3, #1
  402f82:	ea4f 0232 	mov.w	r2, r2, rrx
  402f86:	ebb6 0e02 	subs.w	lr, r6, r2
  402f8a:	eb75 0e03 	sbcs.w	lr, r5, r3
  402f8e:	bf22      	ittt	cs
  402f90:	1ab6      	subcs	r6, r6, r2
  402f92:	4675      	movcs	r5, lr
  402f94:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  402f98:	085b      	lsrs	r3, r3, #1
  402f9a:	ea4f 0232 	mov.w	r2, r2, rrx
  402f9e:	ebb6 0e02 	subs.w	lr, r6, r2
  402fa2:	eb75 0e03 	sbcs.w	lr, r5, r3
  402fa6:	bf22      	ittt	cs
  402fa8:	1ab6      	subcs	r6, r6, r2
  402faa:	4675      	movcs	r5, lr
  402fac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402fb0:	085b      	lsrs	r3, r3, #1
  402fb2:	ea4f 0232 	mov.w	r2, r2, rrx
  402fb6:	ebb6 0e02 	subs.w	lr, r6, r2
  402fba:	eb75 0e03 	sbcs.w	lr, r5, r3
  402fbe:	bf22      	ittt	cs
  402fc0:	1ab6      	subcs	r6, r6, r2
  402fc2:	4675      	movcs	r5, lr
  402fc4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402fc8:	ea55 0e06 	orrs.w	lr, r5, r6
  402fcc:	d018      	beq.n	403000 <__aeabi_ddiv+0x114>
  402fce:	ea4f 1505 	mov.w	r5, r5, lsl #4
  402fd2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  402fd6:	ea4f 1606 	mov.w	r6, r6, lsl #4
  402fda:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  402fde:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  402fe2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  402fe6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  402fea:	d1c0      	bne.n	402f6e <__aeabi_ddiv+0x82>
  402fec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402ff0:	d10b      	bne.n	40300a <__aeabi_ddiv+0x11e>
  402ff2:	ea41 0100 	orr.w	r1, r1, r0
  402ff6:	f04f 0000 	mov.w	r0, #0
  402ffa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  402ffe:	e7b6      	b.n	402f6e <__aeabi_ddiv+0x82>
  403000:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403004:	bf04      	itt	eq
  403006:	4301      	orreq	r1, r0
  403008:	2000      	moveq	r0, #0
  40300a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40300e:	bf88      	it	hi
  403010:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  403014:	f63f aeaf 	bhi.w	402d76 <__aeabi_dmul+0xde>
  403018:	ebb5 0c03 	subs.w	ip, r5, r3
  40301c:	bf04      	itt	eq
  40301e:	ebb6 0c02 	subseq.w	ip, r6, r2
  403022:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  403026:	f150 0000 	adcs.w	r0, r0, #0
  40302a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40302e:	bd70      	pop	{r4, r5, r6, pc}
  403030:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  403034:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  403038:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40303c:	bfc2      	ittt	gt
  40303e:	ebd4 050c 	rsbsgt	r5, r4, ip
  403042:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  403046:	bd70      	popgt	{r4, r5, r6, pc}
  403048:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40304c:	f04f 0e00 	mov.w	lr, #0
  403050:	3c01      	subs	r4, #1
  403052:	e690      	b.n	402d76 <__aeabi_dmul+0xde>
  403054:	ea45 0e06 	orr.w	lr, r5, r6
  403058:	e68d      	b.n	402d76 <__aeabi_dmul+0xde>
  40305a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40305e:	ea94 0f0c 	teq	r4, ip
  403062:	bf08      	it	eq
  403064:	ea95 0f0c 	teqeq	r5, ip
  403068:	f43f af3b 	beq.w	402ee2 <__aeabi_dmul+0x24a>
  40306c:	ea94 0f0c 	teq	r4, ip
  403070:	d10a      	bne.n	403088 <__aeabi_ddiv+0x19c>
  403072:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  403076:	f47f af34 	bne.w	402ee2 <__aeabi_dmul+0x24a>
  40307a:	ea95 0f0c 	teq	r5, ip
  40307e:	f47f af25 	bne.w	402ecc <__aeabi_dmul+0x234>
  403082:	4610      	mov	r0, r2
  403084:	4619      	mov	r1, r3
  403086:	e72c      	b.n	402ee2 <__aeabi_dmul+0x24a>
  403088:	ea95 0f0c 	teq	r5, ip
  40308c:	d106      	bne.n	40309c <__aeabi_ddiv+0x1b0>
  40308e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  403092:	f43f aefd 	beq.w	402e90 <__aeabi_dmul+0x1f8>
  403096:	4610      	mov	r0, r2
  403098:	4619      	mov	r1, r3
  40309a:	e722      	b.n	402ee2 <__aeabi_dmul+0x24a>
  40309c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4030a0:	bf18      	it	ne
  4030a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4030a6:	f47f aec5 	bne.w	402e34 <__aeabi_dmul+0x19c>
  4030aa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4030ae:	f47f af0d 	bne.w	402ecc <__aeabi_dmul+0x234>
  4030b2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4030b6:	f47f aeeb 	bne.w	402e90 <__aeabi_dmul+0x1f8>
  4030ba:	e712      	b.n	402ee2 <__aeabi_dmul+0x24a>

004030bc <__aeabi_d2f>:
  4030bc:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4030c0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  4030c4:	bf24      	itt	cs
  4030c6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  4030ca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  4030ce:	d90d      	bls.n	4030ec <__aeabi_d2f+0x30>
  4030d0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4030d4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  4030d8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  4030dc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  4030e0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  4030e4:	bf08      	it	eq
  4030e6:	f020 0001 	biceq.w	r0, r0, #1
  4030ea:	4770      	bx	lr
  4030ec:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  4030f0:	d121      	bne.n	403136 <__aeabi_d2f+0x7a>
  4030f2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  4030f6:	bfbc      	itt	lt
  4030f8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  4030fc:	4770      	bxlt	lr
  4030fe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403102:	ea4f 5252 	mov.w	r2, r2, lsr #21
  403106:	f1c2 0218 	rsb	r2, r2, #24
  40310a:	f1c2 0c20 	rsb	ip, r2, #32
  40310e:	fa10 f30c 	lsls.w	r3, r0, ip
  403112:	fa20 f002 	lsr.w	r0, r0, r2
  403116:	bf18      	it	ne
  403118:	f040 0001 	orrne.w	r0, r0, #1
  40311c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  403120:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  403124:	fa03 fc0c 	lsl.w	ip, r3, ip
  403128:	ea40 000c 	orr.w	r0, r0, ip
  40312c:	fa23 f302 	lsr.w	r3, r3, r2
  403130:	ea4f 0343 	mov.w	r3, r3, lsl #1
  403134:	e7cc      	b.n	4030d0 <__aeabi_d2f+0x14>
  403136:	ea7f 5362 	mvns.w	r3, r2, asr #21
  40313a:	d107      	bne.n	40314c <__aeabi_d2f+0x90>
  40313c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  403140:	bf1e      	ittt	ne
  403142:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  403146:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  40314a:	4770      	bxne	lr
  40314c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  403150:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  403154:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  403158:	4770      	bx	lr
  40315a:	bf00      	nop

0040315c <__libc_init_array>:
  40315c:	b570      	push	{r4, r5, r6, lr}
  40315e:	4e0d      	ldr	r6, [pc, #52]	; (403194 <__libc_init_array+0x38>)
  403160:	4c0d      	ldr	r4, [pc, #52]	; (403198 <__libc_init_array+0x3c>)
  403162:	1ba4      	subs	r4, r4, r6
  403164:	10a4      	asrs	r4, r4, #2
  403166:	2500      	movs	r5, #0
  403168:	42a5      	cmp	r5, r4
  40316a:	d109      	bne.n	403180 <__libc_init_array+0x24>
  40316c:	4e0b      	ldr	r6, [pc, #44]	; (40319c <__libc_init_array+0x40>)
  40316e:	4c0c      	ldr	r4, [pc, #48]	; (4031a0 <__libc_init_array+0x44>)
  403170:	f000 f9ae 	bl	4034d0 <_init>
  403174:	1ba4      	subs	r4, r4, r6
  403176:	10a4      	asrs	r4, r4, #2
  403178:	2500      	movs	r5, #0
  40317a:	42a5      	cmp	r5, r4
  40317c:	d105      	bne.n	40318a <__libc_init_array+0x2e>
  40317e:	bd70      	pop	{r4, r5, r6, pc}
  403180:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  403184:	4798      	blx	r3
  403186:	3501      	adds	r5, #1
  403188:	e7ee      	b.n	403168 <__libc_init_array+0xc>
  40318a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  40318e:	4798      	blx	r3
  403190:	3501      	adds	r5, #1
  403192:	e7f2      	b.n	40317a <__libc_init_array+0x1e>
  403194:	004034dc 	.word	0x004034dc
  403198:	004034dc 	.word	0x004034dc
  40319c:	004034dc 	.word	0x004034dc
  4031a0:	004034e0 	.word	0x004034e0

004031a4 <memset>:
  4031a4:	4402      	add	r2, r0
  4031a6:	4603      	mov	r3, r0
  4031a8:	4293      	cmp	r3, r2
  4031aa:	d100      	bne.n	4031ae <memset+0xa>
  4031ac:	4770      	bx	lr
  4031ae:	f803 1b01 	strb.w	r1, [r3], #1
  4031b2:	e7f9      	b.n	4031a8 <memset+0x4>
  4031b4:	682f2e2e 	.word	0x682f2e2e
  4031b8:	692f6c61 	.word	0x692f6c61
  4031bc:	756c636e 	.word	0x756c636e
  4031c0:	682f6564 	.word	0x682f6564
  4031c4:	775f6c61 	.word	0x775f6c61
  4031c8:	682e7464 	.word	0x682e7464
  4031cc:	00000000 	.word	0x00000000
  4031d0:	682f2e2e 	.word	0x682f2e2e
  4031d4:	732f6c61 	.word	0x732f6c61
  4031d8:	682f6372 	.word	0x682f6372
  4031dc:	615f6c61 	.word	0x615f6c61
  4031e0:	735f6364 	.word	0x735f6364
  4031e4:	2e636e79 	.word	0x2e636e79
  4031e8:	00000063 	.word	0x00000063
  4031ec:	682f2e2e 	.word	0x682f2e2e
  4031f0:	732f6c61 	.word	0x732f6c61
  4031f4:	682f6372 	.word	0x682f6372
  4031f8:	695f6c61 	.word	0x695f6c61
  4031fc:	6d5f6332 	.word	0x6d5f6332
  403200:	6e79735f 	.word	0x6e79735f
  403204:	00632e63 	.word	0x00632e63
  403208:	682f2e2e 	.word	0x682f2e2e
  40320c:	732f6c61 	.word	0x732f6c61
  403210:	682f6372 	.word	0x682f6372
  403214:	695f6c61 	.word	0x695f6c61
  403218:	00632e6f 	.word	0x00632e6f
  40321c:	682f2e2e 	.word	0x682f2e2e
  403220:	732f6c61 	.word	0x732f6c61
  403224:	682f6372 	.word	0x682f6372
  403228:	705f6c61 	.word	0x705f6c61
  40322c:	632e6d77 	.word	0x632e6d77
  403230:	00000000 	.word	0x00000000
  403234:	682f2e2e 	.word	0x682f2e2e
  403238:	732f6c61 	.word	0x732f6c61
  40323c:	682f6372 	.word	0x682f6372
  403240:	735f6c61 	.word	0x735f6c61
  403244:	6d5f6970 	.word	0x6d5f6970
  403248:	6e79735f 	.word	0x6e79735f
  40324c:	00632e63 	.word	0x00632e63
  403250:	682f2e2e 	.word	0x682f2e2e
  403254:	732f6c61 	.word	0x732f6c61
  403258:	682f6372 	.word	0x682f6372
  40325c:	745f6c61 	.word	0x745f6c61
  403260:	72656d69 	.word	0x72656d69
  403264:	0000632e 	.word	0x0000632e
  403268:	682f2e2e 	.word	0x682f2e2e
  40326c:	752f6c61 	.word	0x752f6c61
  403270:	736c6974 	.word	0x736c6974
  403274:	6372732f 	.word	0x6372732f
  403278:	6974752f 	.word	0x6974752f
  40327c:	6c5f736c 	.word	0x6c5f736c
  403280:	2e747369 	.word	0x2e747369
  403284:	00000063 	.word	0x00000063

00403288 <_afecs>:
  403288:	00000000 2f843100 03000000 ffffffff     .....1./........
  403298:	0000ffff 00000000 00000000 00000000     ................
  4032a8:	0000010c 00000000 00000000 00000000     ................
  4032b8:	00000000 00000200 00000200 00000200     ................
  4032c8:	00000200 00000200 00000200 00000200     ................
  4032d8:	00000200 00000200 00000200 00000200     ................
  4032e8:	00000200 682f2e2e 612f6c70 2f636566     ....../hpl/afec/
  4032f8:	5f6c7068 63656661 0000632e              hpl_afec.c..

00403304 <_ext_irq>:
  403304:	00000000 03c08000 03c08020 03c08020     ........ ... ...
  403314:	00000000 03c00000 00008020 00000001     ........ .......
  403324:	00000002 000000f2 000000f2 00000000     ................
  403334:	000000f0 00000002                       ........

0040333c <_pio_irq_n>:
  40333c:	00100b0a 682f2e2e 702f6c70 682f6f69     ....../hpl/pio/h
  40334c:	705f6c70 655f6f69 632e7478 00000000     pl_pio_ext.c....

0040335c <_pwms>:
  40335c:	40020000 0000001f 00010001 00000001     ...@............
  40336c:	00000001 000000ff 00000000 00000004     ................
	...
  403388:	00000004 004033e4 00000000 204000dc     .....3@.......@ 
  403398:	4005c000 0000003c 00010001 00000001     ...@<...........
  4033a8:	00000001 000000ff 00000000 00000004     ................
	...
  4033c4:	00000001 004033d4 00000000 204000d0     .....3@.......@ 

004033d4 <_ch_cfg1>:
  4033d4:	00000000 00000208 00000400 00000200     ................

004033e4 <_ch_cfg0>:
  4033e4:	00000000 00000207 00000400 00000200     ................
  4033f4:	00000001 00000207 00000400 00000200     ................
  403404:	00000002 00000207 00000400 00000200     ................
  403414:	00000003 00000207 00000400 00000200     ................
  403424:	682f2e2e 702f6c70 682f6d77 705f6c70     ../hpl/pwm/hpl_p
  403434:	632e6d77 00000000                       wm.c....

0040343c <spi_regs>:
  40343c:	00000000 80000000 00000001 0496fa02     ................
  40344c:	0000ffff 682f2e2e 732f6c70 682f6970     ....../hpl/spi/h
  40345c:	735f6c70 632e6970 00000000 682f2e2e     pl_spi.c....../h
  40346c:	742f6c70 70682f63 63745f6c 0000632e     pl/tc/hpl_tc.c..

0040347c <_i2cm_sync_cfgs>:
  40347c:	40018000 00000020 00000000 00000000     ...@ ...........
  40348c:	0002baba 000249f0 682f2e2e 742f6c70     .....I..../hpl/t
  40349c:	73686977 6c70682f 6977745f 632e7368     wihs/hpl_twihs.c
  4034ac:	00000000 682f2e2e 772f6c70 682f7464     ....../hpl/wdt/h
  4034bc:	775f6c70 632e7464 00000000 bbccddee     pl_wdt.c........
  4034cc:	000000aa                                ....

004034d0 <_init>:
  4034d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4034d2:	bf00      	nop
  4034d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4034d6:	bc08      	pop	{r3}
  4034d8:	469e      	mov	lr, r3
  4034da:	4770      	bx	lr

004034dc <__init_array_start>:
  4034dc:	0040017d 	.word	0x0040017d

004034e0 <_fini>:
  4034e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4034e2:	bf00      	nop
  4034e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4034e6:	bc08      	pop	{r3}
  4034e8:	469e      	mov	lr, r3
  4034ea:	4770      	bx	lr

004034ec <__fini_array_start>:
  4034ec:	00400159 	.word	0x00400159
