// Seed: 3979958551
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    output id_3
);
  logic id_4;
  assign id_4 = id_4 == id_1;
  defparam id_5.id_6 = id_5;
  assign id_3 = 1;
  supply1 id_7;
  assign id_7[1] = 1 || 1'd0 || 1 || id_6 || 1;
endmodule
