

================================================================
== Vitis HLS Report for 'ms_mergesort'
================================================================
* Date:           Wed May  7 15:15:09 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.265 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min   |    max    | min |    max   |   Type  |
    +---------+----------+----------+-----------+-----+----------+---------+
    |      210|  69363735|  1.050 us|  0.347 sec|  211|  69363736|       no|
    +---------+----------+----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        +-------------------+---------+---------+---------+-----------+-----------+-----+------+---------+
        |                   |         |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |      Instance     |  Module |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +-------------------+---------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_merge_1_fu_64  |merge_1  |       14|     6155|  70.000 ns|  30.775 us|   14|  6155|       no|
        +-------------------+---------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        +---------------------+---------+----------+--------------+-----------+-----------+----------+----------+
        |                     |  Latency (cycles)  |   Iteration  |  Initiation Interval  |   Trip   |          |
        |      Loop Name      |   min   |    max   |    Latency   |  achieved |   target  |   Count  | Pipelined|
        +---------------------+---------+----------+--------------+-----------+-----------+----------+----------+
        |- mergesort_label1   |      209|  69363734|  19 ~ 6305794|          -|          -|        11|        no|
        | + mergesort_label2  |       17|   6305792|     17 ~ 6158|          -|          -|  1 ~ 1024|        no|
        +---------------------+---------+----------+--------------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      189|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        4|     -|      609|      854|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       87|    -|
|Register             |        -|     -|      167|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|     0|      776|     1130|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------+---------+----+-----+-----+-----+
    |      Instance     |  Module | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------+---------+---------+----+-----+-----+-----+
    |grp_merge_1_fu_64  |merge_1  |        4|   0|  609|  854|    0|
    +-------------------+---------+---------+----+-----+-----+-----+
    |Total              |         |        4|   0|  609|  854|    0|
    +-------------------+---------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln46_fu_121_p2               |         +|   0|  0|  32|          32|          32|
    |i_fu_157_p2                      |         +|   0|  0|  39|          32|          32|
    |mid_fu_126_p2                    |         +|   0|  0|  32|          32|           2|
    |to_fu_132_p2                     |         +|   0|  0|  39|          32|          32|
    |icmp_ln41_fu_93_p2               |      icmp|   0|  0|  15|          21|           1|
    |icmp_ln43_fu_115_p2              |      icmp|   0|  0|  15|          21|           1|
    |icmp_ln48_fu_147_p2              |      icmp|   0|  0|  15|          21|           1|
    |ap_block_state5_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 189|         192|         102|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |a_ce0                   |   9|          2|    1|          2|
    |a_we0                   |   9|          2|    1|          2|
    |ap_NS_fsm               |  37|          7|    1|          7|
    |grp_merge_1_fu_64_stop  |  14|          3|   32|         96|
    |i_2_reg_52              |   9|          2|   32|         64|
    |m_fu_48                 |   9|          2|   32|         64|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  87|         18|   99|        235|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   6|   0|    6|          0|
    |grp_merge_1_fu_64_ap_start_reg  |   1|   0|    1|          0|
    |i_2_reg_52                      |  32|   0|   32|          0|
    |icmp_ln48_reg_194               |   1|   0|    1|          0|
    |m_2_reg_175                     |  31|   0|   32|          1|
    |m_fu_48                         |  32|   0|   32|          0|
    |mid_reg_184                     |  32|   0|   32|          0|
    |to_reg_189                      |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 167|   0|  168|          1|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  ms_mergesort|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  ms_mergesort|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  ms_mergesort|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  ms_mergesort|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  ms_mergesort|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  ms_mergesort|  return value|
|a_address0  |  out|   11|   ap_memory|             a|         array|
|a_ce0       |  out|    1|   ap_memory|             a|         array|
|a_we0       |  out|    1|   ap_memory|             a|         array|
|a_d0        |  out|   32|   ap_memory|             a|         array|
|a_q0        |   in|   32|   ap_memory|             a|         array|
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 2 
4 --> 5 
5 --> 3 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%m = alloca i32 1"   --->   Operation 7 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln34 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [sort.c:34]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln41 = store i32 1, i32 %m" [sort.c:41]   --->   Operation 11 'store' 'store_ln41' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.cond" [sort.c:41]   --->   Operation 12 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%m_1 = load i32 %m"   --->   Operation 13 'load' 'm_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %m_1, i32 11, i32 31" [sort.c:41]   --->   Operation 14 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.73ns)   --->   "%icmp_ln41 = icmp_slt  i21 %tmp, i21 1" [sort.c:41]   --->   Operation 15 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11"   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %for.end13, void %mergesort_label2" [sort.c:41]   --->   Operation 17 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [sort.c:36]   --->   Operation 18 'specloopname' 'specloopname_ln36' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%m_2 = shl i32 %m_1, i32 1"   --->   Operation 19 'shl' 'm_2' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.38ns)   --->   "%br_ln43 = br void %for.cond1" [sort.c:43]   --->   Operation 20 'br' 'br_ln43' <Predicate = (icmp_ln41)> <Delay = 0.38>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [sort.c:56]   --->   Operation 21 'ret' 'ret_ln56' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%i_2 = phi i32 0, void %mergesort_label2, i32 %i, void %for.inc"   --->   Operation 22 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %i_2, i32 11, i32 31" [sort.c:43]   --->   Operation 23 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.73ns)   --->   "%icmp_ln43 = icmp_slt  i21 %tmp_1, i21 1" [sort.c:43]   --->   Operation 24 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc11, void %for.body3" [sort.c:43]   --->   Operation 25 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1024, i64 512" [sort.c:44]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln44' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [sort.c:36]   --->   Operation 27 'specloopname' 'specloopname_ln36' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46 = add i32 %i_2, i32 %m_1" [sort.c:46]   --->   Operation 28 'add' 'add_ln46' <Predicate = (icmp_ln43)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 29 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%mid = add i32 %add_ln46, i32 4294967295" [sort.c:46]   --->   Operation 29 'add' 'mid' <Predicate = (icmp_ln43)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 30 [1/1] (0.88ns)   --->   "%to = add i32 %mid, i32 %m_1" [sort.c:47]   --->   Operation 30 'add' 'to' <Predicate = (icmp_ln43)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %to, i32 11, i32 31" [sort.c:48]   --->   Operation 31 'partselect' 'tmp_2' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.73ns)   --->   "%icmp_ln48 = icmp_slt  i21 %tmp_2, i21 1" [sort.c:48]   --->   Operation 32 'icmp' 'icmp_ln48' <Predicate = (icmp_ln43)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %if.else, void %if.then" [sort.c:48]   --->   Operation 33 'br' 'br_ln48' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln41 = store i32 %m_2, i32 %m" [sort.c:41]   --->   Operation 34 'store' 'store_ln41' <Predicate = (!icmp_ln43)> <Delay = 0.38>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.cond" [sort.c:41]   --->   Operation 35 'br' 'br_ln41' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.53>
ST_4 : Operation 36 [2/2] (2.53ns)   --->   "%call_ln52 = call void @merge.1, i32 %a, i32 %i_2, i32 %mid, i32 2048" [sort.c:52]   --->   Operation 36 'call' 'call_ln52' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.88>
ST_5 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln52 = call void @merge.1, i32 %a, i32 %i_2, i32 %mid, i32 2048" [sort.c:52]   --->   Operation 37 'call' 'call_ln52' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 38 'br' 'br_ln0' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln49 = call void @merge.1, i32 %a, i32 %i_2, i32 %mid, i32 %to" [sort.c:49]   --->   Operation 39 'call' 'call_ln49' <Predicate = (icmp_ln48)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.inc" [sort.c:50]   --->   Operation 40 'br' 'br_ln50' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.88ns)   --->   "%i = add i32 %m_2, i32 %i_2" [sort.c:43]   --->   Operation 41 'add' 'i' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.cond1" [sort.c:43]   --->   Operation 42 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.53>
ST_6 : Operation 43 [2/2] (2.53ns)   --->   "%call_ln49 = call void @merge.1, i32 %a, i32 %i_2, i32 %mid, i32 %to" [sort.c:49]   --->   Operation 43 'call' 'call_ln49' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m                      (alloca           ) [ 0111111]
spectopmodule_ln34     (spectopmodule    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000]
store_ln41             (store            ) [ 0000000]
br_ln41                (br               ) [ 0000000]
m_1                    (load             ) [ 0001111]
tmp                    (partselect       ) [ 0000000]
icmp_ln41              (icmp             ) [ 0011111]
speclooptripcount_ln0  (speclooptripcount) [ 0000000]
br_ln41                (br               ) [ 0000000]
specloopname_ln36      (specloopname     ) [ 0000000]
m_2                    (shl              ) [ 0001111]
br_ln43                (br               ) [ 0011111]
ret_ln56               (ret              ) [ 0000000]
i_2                    (phi              ) [ 0001111]
tmp_1                  (partselect       ) [ 0000000]
icmp_ln43              (icmp             ) [ 0011111]
br_ln43                (br               ) [ 0000000]
speclooptripcount_ln44 (speclooptripcount) [ 0000000]
specloopname_ln36      (specloopname     ) [ 0000000]
add_ln46               (add              ) [ 0000000]
mid                    (add              ) [ 0000111]
to                     (add              ) [ 0000111]
tmp_2                  (partselect       ) [ 0000000]
icmp_ln48              (icmp             ) [ 0011111]
br_ln48                (br               ) [ 0000000]
store_ln41             (store            ) [ 0000000]
br_ln41                (br               ) [ 0000000]
call_ln52              (call             ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
call_ln49              (call             ) [ 0000000]
br_ln50                (br               ) [ 0000000]
i                      (add              ) [ 0011111]
br_ln43                (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="merge.1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="m_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="52" class="1005" name="i_2_reg_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="1"/>
<pin id="54" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="56" class="1004" name="i_2_phi_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="1"/>
<pin id="58" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="32" slack="1"/>
<pin id="60" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_merge_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="1"/>
<pin id="68" dir="0" index="3" bw="32" slack="1"/>
<pin id="69" dir="0" index="4" bw="32" slack="0"/>
<pin id="70" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln52/4 call_ln49/6 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln41_store_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="m_1_load_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="1"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_1/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="tmp_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="21" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="5" slack="0"/>
<pin id="87" dir="0" index="3" bw="6" slack="0"/>
<pin id="88" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="icmp_ln41_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="21" slack="0"/>
<pin id="95" dir="0" index="1" bw="21" slack="0"/>
<pin id="96" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="m_2_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="m_2/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_1_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="21" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="0" index="2" bw="5" slack="0"/>
<pin id="109" dir="0" index="3" bw="6" slack="0"/>
<pin id="110" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln43_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="21" slack="0"/>
<pin id="117" dir="0" index="1" bw="21" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln46_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="124" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="mid_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mid/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="to_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="to/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_2_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="21" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="5" slack="0"/>
<pin id="141" dir="0" index="3" bw="6" slack="0"/>
<pin id="142" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln48_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="21" slack="0"/>
<pin id="149" dir="0" index="1" bw="21" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln41_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="0" index="1" bw="32" slack="2"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="i_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="3"/>
<pin id="159" dir="0" index="1" bw="32" slack="2"/>
<pin id="160" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="162" class="1005" name="m_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="175" class="1005" name="m_2_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_2 "/>
</bind>
</comp>

<comp id="184" class="1005" name="mid_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mid "/>
</bind>
</comp>

<comp id="189" class="1005" name="to_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="to "/>
</bind>
</comp>

<comp id="194" class="1005" name="icmp_ln48_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="2"/>
<pin id="196" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln48 "/>
</bind>
</comp>

<comp id="198" class="1005" name="i_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="62"><net_src comp="52" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="56" pin="4"/><net_sink comp="52" pin=0"/></net>

<net id="71"><net_src comp="44" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="73"><net_src comp="52" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="74"><net_src comp="46" pin="0"/><net_sink comp="64" pin=4"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="83" pin=3"/></net>

<net id="97"><net_src comp="83" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="80" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="56" pin="4"/><net_sink comp="105" pin=1"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="105" pin=3"/></net>

<net id="119"><net_src comp="105" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="56" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="121" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="132" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="151"><net_src comp="137" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="161"><net_src comp="52" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="165"><net_src comp="48" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="168"><net_src comp="162" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="178"><net_src comp="99" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="187"><net_src comp="126" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="64" pin=3"/></net>

<net id="192"><net_src comp="132" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="64" pin=4"/></net>

<net id="197"><net_src comp="147" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="157" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="56" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {4 5 6 }
 - Input state : 
	Port: ms_mergesort : a | {4 5 6 }
  - Chain level:
	State 1
		store_ln41 : 1
	State 2
		tmp : 1
		icmp_ln41 : 2
		br_ln41 : 3
		m_2 : 1
	State 3
		tmp_1 : 1
		icmp_ln43 : 2
		br_ln43 : 3
		add_ln46 : 1
		mid : 2
		to : 3
		tmp_2 : 4
		icmp_ln48 : 5
		br_ln48 : 6
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|---------|---------|
| Operation|  Functional Unit  |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------|---------|---------|---------|---------|---------|
|   call   | grp_merge_1_fu_64 |    4    |   3.87  |   740   |   616   |    0    |
|----------|-------------------|---------|---------|---------|---------|---------|
|          |  add_ln46_fu_121  |    0    |    0    |    0    |    32   |    0    |
|    add   |     mid_fu_126    |    0    |    0    |    0    |    32   |    0    |
|          |     to_fu_132     |    0    |    0    |    0    |    39   |    0    |
|          |      i_fu_157     |    0    |    0    |    0    |    39   |    0    |
|----------|-------------------|---------|---------|---------|---------|---------|
|          |  icmp_ln41_fu_93  |    0    |    0    |    0    |    15   |    0    |
|   icmp   |  icmp_ln43_fu_115 |    0    |    0    |    0    |    15   |    0    |
|          |  icmp_ln48_fu_147 |    0    |    0    |    0    |    15   |    0    |
|----------|-------------------|---------|---------|---------|---------|---------|
|          |     tmp_fu_83     |    0    |    0    |    0    |    0    |    0    |
|partselect|    tmp_1_fu_105   |    0    |    0    |    0    |    0    |    0    |
|          |    tmp_2_fu_137   |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|---------|---------|
|    shl   |     m_2_fu_99     |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|---------|---------|
|   Total  |                   |    4    |   3.87  |   740   |   803   |    0    |
|----------|-------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|    i_2_reg_52   |   32   |
|    i_reg_198    |   32   |
|icmp_ln48_reg_194|    1   |
|   m_2_reg_175   |   32   |
|    m_reg_162    |   32   |
|   mid_reg_184   |   32   |
|    to_reg_189   |   32   |
+-----------------+--------+
|      Total      |   193  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|     i_2_reg_52    |  p0  |   2  |  32  |   64   ||    9    |
| grp_merge_1_fu_64 |  p4  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  0.774  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    4   |    3   |   740  |   803  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |    -   |
|  Register |    -   |    -   |   193  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    4   |   933  |   821  |    0   |
+-----------+--------+--------+--------+--------+--------+
