Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 495c5d4bb7e24f46aa990c541ff018c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab54_2_test_behav xil_defaultlib.lab54_2_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.lab54_2 [lab54_2_default]
Compiling architecture a of entity xil_defaultlib.lab54_2_test
Built simulation snapshot lab54_2_test_behav
