<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml"  lang="en-gb">
<head>
<meta charset="UTF-8" />
<meta name="viewport" content="width=device-width, initial-scale=1"/>

<title>News: May 2021 | Project F - FPGA Development</title>

<meta property='og:title' content='News: May 2021 - Project F - FPGA Development'>
<meta property='og:description' content='As well as the occasional big blog post, I make many smaller FPGA discoveries and Project F updates each month. I thought it would be interesting to share a few of these in a monthly news post. What do you think? Let me know via @WillFlux or open an issue on GitHub.
Read the June 2021 news or see the news archive.
Blog In May, I added two blog posts: Hello Arty Part 3 and FPGA Sine Lookup Table.'>
<meta property='og:url' content='https://projectf.io/posts/news-2021-05/'>
<meta property='og:site_name' content='Project F - FPGA Development'>
<meta property='og:type' content='article'><meta property='og:image' content='https://projectf.io/img/posts/news/news-2021-05-social-card.png'><meta property='article:published_time' content='2021-05-30T00:00:00Z'/><meta property='article:modified_time' content='2021-05-30T00:00:00Z'/><meta name='twitter:card' content='summary_large_image'><meta name='twitter:site' content='@WillFlux'><meta name='twitter:creator' content='@WillFlux'>


<link href="https://projectf.io/index.xml" rel="alternate" type="application/rss+xml" title="Project F - FPGA Development" />

<link rel="stylesheet" href="/css/style.css"/><link rel="apple-touch-icon" sizes="180x180" href="/apple-touch-icon.png">
<link rel="icon" type="image/png" sizes="32x32" href="/favicon-32x32.png">
<link rel="icon" type="image/png" sizes="16x16" href="/favicon-16x16.png">
<link rel="manifest" href="/site.webmanifest">
<link rel="mask-icon" href="/safari-pinned-tab.svg" color="#5bbad5">
<link rel="canonical" href="https://projectf.io/posts/news-2021-05/">
<meta name="msapplication-TileColor" content="#da532c">
<meta name="theme-color" content="#ffffff">
<meta name="referrer" content="no-referrer, same-origin">
</head>
<body>
<section class="section">
  <div class="container">
    <nav id="nav-main" class="nav">
      <div id="nav-name" class="nav-left">
        <a id="nav-anchor" class="nav-item" href="https://projectf.io">
          <h1 id="nav-heading" class="title is-4">Project F - FPGA Development</h1>
        </a>
      </div>
      <div class="nav-right">
        <nav id="nav-items" class="nav-item level is-mobile"><a class="level-item" aria-label="github" href='https://github.com/projf/projf-explore'
            target='_blank' rel='noopener'>
            <span class="icon">
              <i class><svg viewbox='0 0 24 24' stroke-linecap='round' stroke-linejoin='round' stroke-width='2' aria-hidden='true'>
    
    <path d="M9 19c-5 1.5-5-2.5-7-3m14 6v-3.87a3.37 3.37 0 0 0-.94-2.61c3.14-.35 6.44-1.54 6.44-7A5.44 5.44 0 0 0 20 4.77 5.07 5.07 0 0 0 19.91 1S18.73.65 16 2.48a13.38 13.38 0 0 0-7 0C6.27.65 5.09 1 5.09 1A5.07 5.07 0 0 0 5 4.77a5.44 5.44 0 0 0-1.5 3.78c0 5.42 3.3 6.61 6.44 7A3.37 3.37 0 0 0 9 18.13V22"/>
    
  </svg></i>
            </span>
          </a><a class="level-item" aria-label="twitter" href='https://twitter.com/WillFlux'
            target='_blank' rel='noopener'>
            <span class="icon">
              <i class><svg viewbox='0 0 24 24' stroke-linecap='round' stroke-linejoin='round' stroke-width='2' aria-hidden='true'>
    
    <path d="M23 3a10.9 10.9 0 0 1-3.14 1.53 4.48 4.48 0 0 0-7.86 3v1A10.66 10.66 0 0 1 3 4s-4 9 5 13a11.64 11.64 0 0 1-7 2c9 5 20 0 20-11.5a4.5 4.5 0 0 0-.08-.83A7.72 7.72 0 0 0 23 3z"/>
    
  </svg></i>
            </span>
          </a><a class="level-item" aria-label="youtube" href='https://youtube.com/channel/UCaT0lvfWo1GStbp0neg8weg'
            target='_blank' rel='noopener'>
            <span class="icon">
              <i class><svg viewbox='0 0 24 24' stroke-linecap='round' stroke-linejoin='round' stroke-width='2' aria-hidden='true'>
    
    <path d="M22.54 6.42a2.78 2.78 0 0 0-1.94-2C18.88 4 12 4 12 4s-6.88 0-8.6.46a2.78 2.78 0 0 0-1.94 2A29 29 0 0 0 1 11.75a29 29 0 0 0 .46 5.33A2.78 2.78 0 0 0 3.4 19c1.72.46 8.6.46 8.6.46s6.88 0 8.6-.46a2.78 2.78 0 0 0 1.94-2 29 29 0 0 0 .46-5.25 29 29 0 0 0-.46-5.33z"/>
    <polygon points="9.75 15.02 15.5 11.75 9.75 8.48 9.75 15.02"/>
    
  </svg></i>
            </span>
          </a><a class="level-item" aria-label="rss" href='/index.xml'
            target='_blank' rel='noopener'>
            <span class="icon">
              <i class><svg viewbox='0 0 24 24' stroke-linecap='round' stroke-linejoin='round' stroke-width='2' aria-hidden='true'>
    
    <path d="M4 11a9 9 0 0 1 9 9"></path><path d="M4 4a16 16 0 0 1 16 16"></path><circle cx="5" cy="19" r="1"></circle>
    
  </svg></i>
            </span>
          </a></nav>
      </div>
    </nav>

    <nav class="nav">
      
      <div class="nav-left"><a class="nav-item" href="/about">
          <h2 class="title is-5">About</h2>
        </a><a class="nav-item" href="/sitemap">
          <h2 class="title is-5">Site Map</h2>
        </a><a class="nav-item" href="/tags/cookbook">
          <h2 class="title is-5">Cookbook</h2>
        </a><a class="nav-item" href="/tags/graphics">
          <h2 class="title is-5">Graphics</h2>
        </a><a class="nav-item" href="/tags/maths">
          <h2 class="title is-5">Maths</h2>
        </a><a class="nav-item" href="/tags/tools">
          <h2 class="title is-5">Tools</h2>
        </a></div>
      

      
    </nav>

  </div>
  <script src="/js/navicon-shift.js"></script>
</section>
<section class="section">
  <div class="container">
    <div class="subtitle tags is-6 is-pulled-right">
      
      
<a class="subtitle is-6" href="/tags/news/">#news</a>




      
    </div>
    <h2 class="subtitle is-6">30 May 2021</h2>
    <h1 class="title">News: May 2021</h1>
    
    <div class="content">
      <p>As well as the occasional big blog post, I make many smaller FPGA discoveries and Project F updates each month. I thought it would be interesting to share a few of these in a monthly news post. What do you think? Let me know via <a href="https://twitter.com/WillFlux">@WillFlux</a> or open an <a href="https://github.com/projf/projf-explore/issues">issue on GitHub</a>.</p>
<p><em>Read the <a href="/posts/news-2021-06/">June 2021 news</a> or see the <a href="/tags/news/">news archive</a>.</em></p>
<h2 id="blog">Blog</h2>
<p>In May, I added two blog posts: <a href="/posts/hello-arty-3/">Hello Arty Part 3</a> and <a href="/posts/fpga-sine-table/">FPGA Sine Lookup Table</a>.</p>
<p>Hello Arty is my introductory series for the Digilent Arty board. In <strong><a href="/posts/hello-arty-3/">Hello Arty Part 3</a></strong>, we design a countdown timer and a traffic light control system using finite state machines. We also cover enums, case statements, button debouncing, and shift registers. I think this part is overly long, and I still haven&rsquo;t covered test benches, so I am considering a fourth part for this series.</p>
<p><strong><a href="/posts/fpga-sine-table/">Sine Lookup Table</a></strong> is a new entry in the <a href="/tags/cookbook/">cookbook</a>. We pre-calculate sine values with a <a href="https://github.com/projf/fpgatools/tree/master/sine2fmem">Python script</a> and then load them into a ROM with a simple Verilog module. For many applications, pre-calculated sine values are more than good enough. I&rsquo;ve been using the lookup table for simple 3D graphics, which I&rsquo;ll write about soon.</p>
<p><img src="/img/posts/fpga-sine-table/sine-cosine.png" alt="Sine & Cosine"></p>
<p><em>Graph image by <a href="https://commons.wikimedia.org/wiki/File:Sine_cosine_one_period.svg">Geek3</a> in the public domain.</em></p>
<h2 id="videos">Videos</h2>
<p>I dipped my toes in the waters of YouTube with a little demo reel: <strong><a href="https://www.youtube.com/watch?v=ezJv7pB-UmA">FPGA Graphics Demo 1</a></strong>.</p>
<p>All the graphics in this demo reel are generated by an Artix-7 FPGA using designs from <a href="/posts/fpga-graphics/">FPGA Graphics</a>. I sped up some of the sequences during video editing, and I&rsquo;m using pre-recorded music, but otherwise, what you see is exactly as it came from the FPGA.</p>
<p>Stay tuned for more videos over the summer.</p>
<h2 id="fpga-graphics">FPGA Graphics</h2>
<p>The <a href="/posts/fpga-graphics/">FPGA Graphics</a> tutorial series has been my main focus for the past year. This month I made a few useful improvements to existing designs from this series.</p>
<h3 id="draw-line-performance">Draw Line Performance</h3>
<p>Many graphics routines depend on line drawing. This month, I improved the performance of the Bresenham’s line module: <a href="https://github.com/projf/projf-explore/tree/master/lib/graphics">draw_line.sv</a>. The cube and triangle demos from <a href="/posts/lines-and-triangles/">Lines and Triangles</a> now comfortably meet timing on iCEBreaker, allowing me to close <a href="https://github.com/projf/projf-explore/issues/37">issue #37</a>.</p>
<h3 id="ad-astra-on-icebreaker">Ad Astra on iCEBreaker</h3>
<p>The <a href="/posts/fpga-ad-astra/">Ad Astra</a> blog post includes a greetings demo using sprites to draw text characters. This design was one of the earliest created for my <em>FPGA Graphics</em> series, and its performance has never been great on iCEBreaker.</p>
<p>I recently learnt about Yosys support for <a href="https://github.com/berkeley-abc/abc">ABC logic library</a> v9 from a conversation on <a href="https://1bitsquared.com/pages/chat">1BitSquared Discord</a>. I tried ABC v9 on several designs with variable results: logic usage was down significantly on all designs, but some designs suffered performance regressions. Happily, Ad Astra on iCEBreaker was one of the designs that showed a significant improvement in timing, allowing me to close <a href="https://github.com/projf/projf-explore/issues/32">issue #32</a>.</p>
<p>If you want to try ABC v9 with your iCEBreaker designs use: <code>synth_ice40 -abc9 -device u</code>, and you can see a complete example in the <a href="https://github.com/projf/projf-explore/blob/master/graphics/ad-astra/ice40/Makefile">Ad Astra Makefile</a>.</p>
<p><img src="/img/posts/fpga-ad-astra/fpga-ad-astra.png" alt="FPGA Ad Astra" title="To the stars!"></p>
<h3 id="the-sky-is-falling">The Sky is Falling</h3>
<p>The <a href="/posts/hardware-sprites/#colourful">hedgehog sprite</a> from <em>Hardware Sprites</em> walks under a cloudless sky.</p>
<p><img src="/img/posts/hardware-sprites/hedgehog-720p.png" alt="Hedgehog walking under the sky" title="Hedgehog: FPGA Capture"></p>
<p>My original sky design used combinational logic (nextpnr timings are for iCE40UP5K):</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">    <span style="color:#66d9ef">logic</span> [<span style="color:#ae81ff">11</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] bg_colr;
    <span style="color:#66d9ef">always_comb</span> <span style="color:#66d9ef">begin</span>
        bg_colr <span style="color:#f92672">=</span> <span style="color:#ae81ff">12&#39;h260</span>;  <span style="color:#75715e">// default
</span><span style="color:#75715e"></span>        <span style="color:#66d9ef">if</span> (sy <span style="color:#f92672">&lt;</span> <span style="color:#ae81ff">80</span>)       bg_colr <span style="color:#f92672">=</span> <span style="color:#ae81ff">12&#39;h239</span>;
        <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">if</span> (sy <span style="color:#f92672">&lt;</span> <span style="color:#ae81ff">140</span>) bg_colr <span style="color:#f92672">=</span> <span style="color:#ae81ff">12&#39;h24A</span>;
        <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">if</span> (sy <span style="color:#f92672">&lt;</span> <span style="color:#ae81ff">190</span>) bg_colr <span style="color:#f92672">=</span> <span style="color:#ae81ff">12&#39;h25B</span>;
        <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">if</span> (sy <span style="color:#f92672">&lt;</span> <span style="color:#ae81ff">230</span>) bg_colr <span style="color:#f92672">=</span> <span style="color:#ae81ff">12&#39;h26C</span>;
        <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">if</span> (sy <span style="color:#f92672">&lt;</span> <span style="color:#ae81ff">265</span>) bg_colr <span style="color:#f92672">=</span> <span style="color:#ae81ff">12&#39;h27D</span>;
        <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">if</span> (sy <span style="color:#f92672">&lt;</span> <span style="color:#ae81ff">295</span>) bg_colr <span style="color:#f92672">=</span> <span style="color:#ae81ff">12&#39;h29E</span>;
        <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">if</span> (sy <span style="color:#f92672">&lt;</span> <span style="color:#ae81ff">320</span>) bg_colr <span style="color:#f92672">=</span> <span style="color:#ae81ff">12&#39;h2BF</span>;
    <span style="color:#66d9ef">end</span>

<span style="color:#75715e">// Info: 13.7 ns logic, 23.9 ns routing
</span><span style="color:#75715e">// Info: Max frequency for clock &#39;clk_pix&#39;: 26.63 MHz (PASS at 25.14 MHz)
</span></code></pre></div><p>I recently switched to a new registered version that cut routing time <strong>in half!</strong></p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">    <span style="color:#66d9ef">logic</span> [<span style="color:#ae81ff">11</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] bg_colr;
    <span style="color:#66d9ef">always_ff</span> @(<span style="color:#66d9ef">posedge</span> clk_pix) <span style="color:#66d9ef">begin</span>
        <span style="color:#66d9ef">if</span> (line) <span style="color:#66d9ef">begin</span>
            <span style="color:#66d9ef">if</span>      (sy <span style="color:#f92672">==</span> <span style="color:#ae81ff">0</span>)   bg_colr <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">12&#39;h239</span>;
            <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">if</span> (sy <span style="color:#f92672">==</span> <span style="color:#ae81ff">80</span>)  bg_colr <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">12&#39;h24A</span>;
            <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">if</span> (sy <span style="color:#f92672">==</span> <span style="color:#ae81ff">140</span>) bg_colr <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">12&#39;h25B</span>;
            <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">if</span> (sy <span style="color:#f92672">==</span> <span style="color:#ae81ff">190</span>) bg_colr <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">12&#39;h26C</span>;
            <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">if</span> (sy <span style="color:#f92672">==</span> <span style="color:#ae81ff">230</span>) bg_colr <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">12&#39;h27D</span>;
            <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">if</span> (sy <span style="color:#f92672">==</span> <span style="color:#ae81ff">265</span>) bg_colr <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">12&#39;h29E</span>;
            <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">if</span> (sy <span style="color:#f92672">==</span> <span style="color:#ae81ff">295</span>) bg_colr <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">12&#39;h2BF</span>;
            <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">if</span> (sy <span style="color:#f92672">==</span> <span style="color:#ae81ff">320</span>) bg_colr <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">12&#39;h260</span>;
        <span style="color:#66d9ef">end</span>
    <span style="color:#66d9ef">end</span>

<span style="color:#75715e">// Info: 11.9 ns logic, 11.8 ns routing
</span><span style="color:#75715e">// Info: Max frequency for clock &#39;clk_pix&#39;: 42.14 MHz (PASS at 25.14 MHz)
</span></code></pre></div><p>The maximum frequency of the complete hedgehog design increased from a marginal 26.63 MHz to a comfortable 42.14 MHz. The moral of this story: beware of seemingly simple combinational logic tanking your timing.</p>
<p>For the complete designs, see the <a href="https://github.com/projf/projf-explore/tree/master/graphics/hardware-sprites">Hardware Sprite design files</a> (GitHub).</p>
<h2 id="bits--tips">Bits &amp; Tips</h2>
<h3 id="nextpnr-clock-constraint">nextpnr Clock Constraint</h3>
<p>You can set a nextpnr clock constraint in your PCF file using <strong>set_frequency</strong>.</p>
<p>For iCEBreaker, I use:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-plaintext" data-lang="plaintext">## Board Clock: 12 MHz
set_frequency  clk_12m      12
set_io -nowarn clk_12m      35
</code></pre></div><h3 id="interesting-links">Interesting Links</h3>
<p>FPGA and RISC-V links that caught my eye:</p>
<ul>
<li><a href="https://github.com/YosysHQ/oss-cad-suite-build">OSS CAD Suite from YosysHQ</a> (GitHub)</li>
<li><a href="https://www.controlpaths.com/">Control Paths FPGA Blog</a></li>
<li><a href="https://twitter.com/BrunoLevy01/status/1398541544118964225">RISC-V and graphics on IceStick</a> (Twitter)</li>
<li><a href="https://discuss.haiku-os.org/t/my-haiku-risc-v-port-progress/10663">My Haiku RISC-V port progress</a> (Haiku Forums)</li>
</ul>
<p><em>For more great links, try <a href="/recommended-fpga-sites">Recommended FPGA Sites</a>.</em></p>
<h3 id="and-finally">And Finally</h3>
<p>I’m a sucker for Amiga documentaries, and Kim Justice&rsquo;s <a href="https://www.youtube.com/watch?v=hKjfs9hT3f4">The Story and Games of the Bitmap Brothers</a> is one of the best.</p>
<p><em>Read the <a href="/posts/news-2021-06/">June 2021 news</a> or see the <a href="/tags/news/">news archive</a>.</em></p>
<blockquote>
<p><strong>Sponsor Project F</strong><br>
If you like what I do, consider <a href="https://github.com/sponsors/WillGreen">sponsoring me</a> on GitHub.<br>
I use contributions to spend more time creating open-source FPGA designs and tutorials.</p>
</blockquote>

      
      <div class="related">

<h3>Similar articles:</h3>
<ul>
	
	<li><a href="/posts/verilog-library-announcement/">Project F Verilog Library</a></li>
	
</ul>
</div>
      
    </div>
    
  </div>
</section>

    <script src="/js/copycode.js"></script>



<section class="section">
  <div class="container has-text-centered">
    <p>©2021 Will Green, Project F</p>
    
  </div>
</section>


<script src="https://narwhal.projectf.io/script.js" site="EVCGKVDN" defer></script>
</body>
</html>

