#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Mar 30 18:29:51 2017
# Process ID: 4876
# Current directory: C:/Xilinx/Projects/stable_puck_detection/managed_ip_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7392 C:\Xilinx\Projects\stable_puck_detection\managed_ip_project\managed_ip_project.xpr
# Log file: C:/Xilinx/Projects/stable_puck_detection/managed_ip_project/vivado.log
# Journal file: C:/Xilinx/Projects/stable_puck_detection/managed_ip_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/Projects/stable_puck_detection/managed_ip_project/managed_ip_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Projects/stable_puck_detection/ip_repo/stable_puck_detection_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 820.125 ; gain = 170.223
ipx::edit_ip_in_project -upgrade true -name stable_puck_detection_v1_0_v1_0_project -directory C:/Xilinx/Projects/stable_puck_detection/managed_ip_project/managed_ip_project.tmp/stable_puck_detection_v1_0_v1_0_project c:/Xilinx/Projects/stable_puck_detection/ip_repo/stable_puck_detection_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/xilinx/projects/stable_puck_detection/managed_ip_project/managed_ip_project.tmp/stable_puck_detection_v1_0_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 821.957 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Projects/stable_puck_detection/ip_repo/stable_puck_detection_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 821.957 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "c:/Xilinx/Projects/stable_puck_detection/ip_repo/stable_puck_detection_1.0/hdl/stable_puck_detection_v1_0.v" into library work [c:/Xilinx/Projects/stable_puck_detection/ip_repo/stable_puck_detection_1.0/hdl/stable_puck_detection_v1_0.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "c:/Xilinx/Projects/stable_puck_detection/ip_repo/stable_puck_detection_1.0/hdl/stable_puck_detection_v1_0_S00_AXIS.v" into library work [c:/Xilinx/Projects/stable_puck_detection/ip_repo/stable_puck_detection_1.0/hdl/stable_puck_detection_v1_0_S00_AXIS.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "input". [c:/Xilinx/Projects/stable_puck_detection/ip_repo/stable_puck_detection_1.0/hdl/stable_puck_detection_v1_0_S00_AXIS.v:72]
[Thu Mar 30 18:48:36 2017] Launched synth_1...
Run output will be captured here: c:/xilinx/projects/stable_puck_detection/managed_ip_project/managed_ip_project.tmp/stable_puck_detection_v1_0_v1_0_project/stable_puck_detection_v1_0_v1_0_project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 917.422 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "c:/Xilinx/Projects/stable_puck_detection/ip_repo/stable_puck_detection_1.0/hdl/stable_puck_detection_v1_0_S00_AXIS.v" into library work [c:/Xilinx/Projects/stable_puck_detection/ip_repo/stable_puck_detection_1.0/hdl/stable_puck_detection_v1_0_S00_AXIS.v:1]
[Thu Mar 30 18:49:32 2017] Launched synth_1...
Run output will be captured here: c:/xilinx/projects/stable_puck_detection/managed_ip_project/managed_ip_project.tmp/stable_puck_detection_v1_0_v1_0_project/stable_puck_detection_v1_0_v1_0_project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 917.422 ; gain = 0.000
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "c:/Xilinx/Projects/stable_puck_detection/ip_repo/stable_puck_detection_1.0/hdl/stable_puck_detection_v1_0_S00_AXIS.v" into library work [c:/Xilinx/Projects/stable_puck_detection/ip_repo/stable_puck_detection_1.0/hdl/stable_puck_detection_v1_0_S00_AXIS.v:1]
[Thu Mar 30 18:54:20 2017] Launched synth_1...
Run output will be captured here: c:/xilinx/projects/stable_puck_detection/managed_ip_project/managed_ip_project.tmp/stable_puck_detection_v1_0_v1_0_project/stable_puck_detection_v1_0_v1_0_project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 928.348 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "c:/Xilinx/Projects/stable_puck_detection/ip_repo/stable_puck_detection_1.0/hdl/stable_puck_detection_v1_0_S00_AXIS.v" into library work [c:/Xilinx/Projects/stable_puck_detection/ip_repo/stable_puck_detection_1.0/hdl/stable_puck_detection_v1_0_S00_AXIS.v:1]
[Thu Mar 30 18:56:50 2017] Launched synth_1...
Run output will be captured here: c:/xilinx/projects/stable_puck_detection/managed_ip_project/managed_ip_project.tmp/stable_puck_detection_v1_0_v1_0_project/stable_puck_detection_v1_0_v1_0_project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 928.348 ; gain = 0.000
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/xilinx/projects/stable_puck_detection/managed_ip_project/managed_ip_project.tmp/stable_puck_detection_v1_0_v1_0_project/stable_puck_detection_v1_0_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 30 18:58:42 2017...
close_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 928.348 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 18:58:46 2017...
