# Computer-Organization-Project-Documentation-CPU-Design

---
This page is live on NOTION, click the following link for better reading experience

https://respected-llama-d66.notion.site/Computer-Organization-Project-Documentation-CPU-Design-02267c04d8cc42b2948275ba1ce84377?pvs=4

[https://github.com/naivecynics/Computer_Orgnization_Project.git](https://github.com/naivecynics/Computer_Orgnization_Project.git)

---

# 0. Directory

---

# 1. Developers Information

---

## ï¼ˆ1ï¼‰Contribution Ratio

> WYT å´é›¨æ½¼ 12213012   3Mker                       33.3%
QKT  ç§¦æºé€š 12212606   IRONMAN1024        33.3%
HLC  é»„æœ—åˆ 12213009   naivecynics               33.3%
> 

## ï¼ˆ2ï¼‰Directory Catalog

```rust
.(git)
â”œâ”€â”€ README.md
â”œâ”€â”€ .gitignore                  // ignore ip core configuration files
â”‚                               // instruction PDFs
â”œâ”€â”€ CPUå¤§ä½œä¸šæµ‹è¯•è¯´æ˜.pdf
â”œâ”€â”€ Computer Orgnizationå¤§ä½œä¸š-cs202-release.pdf
â”œâ”€â”€ Ego1_UserManual_v2.2.pdf
â”œâ”€â”€ Minisysç¡¬ä»¶æ‰‹å†Œ1.1.pdf
â”œâ”€â”€ RISC-V-Reference-Data.pdf
â”‚
â”œâ”€â”€ Schematic.png               // Schematic of the project
â”œâ”€â”€ Design_DIagram.jpg          // Reference design diagram
â”‚
â”œâ”€â”€ constrs_1                   
â”‚   â””â”€â”€ new
â”‚       â”œâ”€â”€ eg01.xdc            // eg01 constrs file
â”‚       â””â”€â”€ minisys.xdc         // minisys constrs file
â”œâ”€â”€ new
â”‚   â”‚                           // cpu core module
â”‚   â”œâ”€â”€ ALU.v
â”‚   â”œâ”€â”€ cpu_top.v
â”‚   â”œâ”€â”€ data_memory.v
â”‚   â”œâ”€â”€ datapath.v
â”‚   â”œâ”€â”€ ecall_controller.v
â”‚   â”œâ”€â”€ imm_gen.v
â”‚   â”œâ”€â”€ instr_decoder.v
â”‚   â”œâ”€â”€ main_controller.v
â”‚   â”œâ”€â”€ parameters.v
â”‚   â”œâ”€â”€ pc.v
â”‚   â”œâ”€â”€ reg_file.v
â”‚   â”‚   
â”‚   â”œâ”€â”€ hardware_top            // hardware top module
â”‚   â”‚   â”œâ”€â”€ PS2.v
â”‚   â”‚   â”œâ”€â”€ debounce.v
â”‚   â”‚   â”œâ”€â”€ hardware_top.v
â”‚   â”‚   â”œâ”€â”€ keyboard_debouncer.v
â”‚   â”‚   â”œâ”€â”€ keypad_minisys.v
â”‚   â”‚   â”œâ”€â”€ process_keyboard.v
â”‚   â”‚   â””â”€â”€ tube.v
â”‚   â”‚   
â”‚   â”œâ”€â”€ assemble                // assemble test code
â”‚   â”‚   â”œâ”€â”€ lastest.asm
â”‚   â”‚   â”œâ”€â”€ scene1.asm
â”‚   â”‚   â”œâ”€â”€ scene2.asm
â”‚   â”‚   â””â”€â”€ text_to_coe.py
â”‚   â”‚   
â”‚   â”œâ”€â”€ bin_to_coe              // final bitstream
â”‚   â”‚   â”œâ”€â”€ a_tailed_risc-v_CPU_CSE.bit
â”‚   â”‚   â”œâ”€â”€ final_1.0.bit
â”‚   â”‚   â”œâ”€â”€ test1.bit
â”‚   â”‚   â””â”€â”€ test2.bit
â”‚   â”‚   
â”‚   â”œâ”€â”€ tools                   // toolchains
â”‚   â”‚   â”œâ”€â”€ bin_to_coe.py       // any base to coe 
â”‚   â”‚   â”œâ”€â”€ coe_to_uart_txt.py  // coe to uart txt
â”‚   â”‚   â”œâ”€â”€ riscv32_to_coe.sh   // linux riscv32 to coe
â”‚   â”‚   â”œâ”€â”€ scene1.asm
â”‚   â”‚   â”œâ”€â”€ scene1.coe
â”‚   â”‚   â”œâ”€â”€ scene1.txt
â”‚   â”‚   â”œâ”€â”€ scene2.asm
â”‚   â”‚   â”œâ”€â”€ scene2.coe
â”‚   â”‚   â”œâ”€â”€ scene2.txt
â”‚   â”‚   â”œâ”€â”€ scene2_keyboard.asm
â”‚   â”‚   â”œâ”€â”€ scene2_keyboard.coe
â”‚   â”‚   â””â”€â”€ scene2_keyboard.txt
â”‚   â”‚   
â”‚   â””â”€â”€ uart                    // uart tools and txt
â”‚       â”œâ”€â”€ GenUBit_RISC_V.bat
â”‚       â”œâ”€â”€ UartAssist.exe
â”‚       â”œâ”€â”€ rars2coe.exe
â”‚       â”œâ”€â”€ scene1.txt
â”‚       â”œâ”€â”€ scene2.txt
â”‚       â””â”€â”€ scene2_keyboard.txt
â””â”€â”€ sim_1                       // simulation files
â”‚   â””â”€â”€ new
â”‚       â”œâ”€â”€ controller_tbc.v
â”‚       â”œâ”€â”€ cpuclk_tbc.v
â”‚       â”œâ”€â”€ keypad_tbc.v
â”‚       â”œâ”€â”€ top_tbc.v
â”‚       â””â”€â”€ tube_tbc.v
â””â”€â”€ END
```

# 2. Development Github Log

---

```bash
$ git log --graph --pretty=format:"%h - %an, %ad : %s" --abbrev-commit --date=short

* cfbbe33 - naivecynics, 2024-06-03 : final
* 0b85c8c - naivecynics, 2024-06-03 : final wind up
* 9ad3ec2 - IRONMAN1024, 2024-06-02 : update
* a19269c - naivecynics, 2024-06-02 : ecall +1
* c6c2c0b - IRONMAN1024, 2024-05-27 : qkt111
* 7178d68 - IRONMAN1024, 2024-06-01 : uart_top
* f5d6612 - naivecynics, 2024-06-01 : keyboard debug
* b10839c - 3Mker, 2024-05-31 : update
* 61ebb2d - Langchu Huang, 2024-05-31 : GNU toolchain added
* f7529a5 - 3Mker, 2024-05-27 : update
* d7eefa7 - 3Mker, 2024-05-27 : update
* 818ab03 - naivecynics, 2024-05-27 : block ecall signal
* 5ec146b - 3Mker, 2024-05-27 : update
* e0b856e - 3Mker, 2024-05-24 : wytnew
* 6b8039e - 3Mker, 2024-05-24 : wyt
* 5f8d2a8 - naivecynics, 2024-05-27 : update so many things
* 6aa1991 - naivecynics, 2024-05-24 : all
* 5f49526 - naivecynics, 2024-05-22 : beq_debug_passed
* 7903d8e - naivecynics, 2024-05-22 : hlc_pc_ecall
*   79de483 - 3Mker, 2024-05-22 : Merge branch 'master'
|\  
| * 34583b7 - naivecynics, 2024-05-19 : update
| * eefa048 - naivecynics, 2024-05-19 : hardware drive
* | ef86eef - 3Mker, 2024-05-22 : wyt update
|/  
* 044aab3 - 3Mker, 2024-05-19 : preliminary
* 803806d - IRONMAN1024, 2024-05-17 : modified
* 7ffa890 - IRONMAN1024, 2024-05-15 : update
* 3159544 - IRONMAN1024, 2024-05-15 : i_fetch
*   9f38ff1 - 3Mker, 2024-05-15 : Merge branch 'master'
|\  
| * 4ed4f12 - Langchu Huang, 2024-05-15 : debug: executable
| * 429350b - Langchu Huang, 2024-05-15 : add gitignore
| * d696e3c - Langchu Huang, 2024-05-13 : supplement
| * aae18a1 - naivecynics, 2024-05-13 : 1.ip setting 2. compile passed 3. add instr mem
* | e58b73e - 3Mker, 2024-05-15 : asm
* | 2fe8b4c - 3Mker, 2024-05-15 : add asm sample
|/  
*   0530bc9 - 3Mker, 2024-05-12 : Merge branch 'master' 
|\  
| * 209217f - IRONMAN1024, 2024-05-12 : datapath finish!
| * e65fdf4 - IRONMAN1024, 2024-05-12 : PC
* | 603b2dc - 3Mker, 2024-05-12 : update_decoder
|/  
* 0a1e25c - naivecynics, 2024-05-12 : 7tube
* 176f4c7 - naivecynics, 2024-05-12 : update
* f84d546 - naivecynics, 2024-05-12 : updatae
*   4f75181 - 3Mker, 2024-05-12 : Merge branch 'master' 
|\  
| * 75b0698 - IRONMAN1024, 2024-05-07 : ALU
* | 79f601c - 3Mker, 2024-05-12 : update
|/  
* ab2d3d2 - naivecynics, 2024-05-06 : ip core
* ba0e660 - naivecynics, 2024-04-29 : add readme
* 236aa23 - naivecynics, 2024-04-29 : delete trash
* 138b17c - naivecynics, 2024-04-29 : previous cpu design
```

# 3. CPU Architecture Design

---

## ï¼ˆ1ï¼‰CPU Information Card

| CPUæ—¶é’Ÿ | CPI | CPUå‘¨æœŸ | Pipeline |
| --- | --- | --- | --- |
| 23MHz | 1 | å•å‘¨æœŸ | nonsupport |

| å¯»å€ç©ºé—´è®¾è®¡ | å¯»å€å•ä½ | æŒ‡ä»¤ç©ºé—´ | æ•°æ®ç©ºé—´ | æ ˆç©ºé—´çš„åŸºåœ°å€ |
| --- | --- | --- | --- | --- |
| å“ˆä½›ç»“æ„ | Byte | $2^{14} $ Bytes | $2^{14}$ Bytes | $2^{10}$ Bytes |

| å¤–è®¾ I/O æ”¯æŒ | I/O è®¿é—®æ–¹å¼ |
| --- | --- |
| MMIO | ä¸­æ–­è®¿é—® |

## ï¼ˆ2ï¼‰Instruction Set Architecture

- æ”¯æŒæ‰€æœ‰æœ¬è¯¾ç¨‹ reference card ä¸­çš„ RV32I Base Integer Instructions é™¤äº†ebreakä¹‹å¤–çš„æ‰€æœ‰æŒ‡ä»¤ï¼Œecallå®ç°äº†ä¸ç¡¬ä»¶äº¤äº’çš„è¾“å…¥åŠŸèƒ½ã€‚
- å¯¹åº”ç¼–ç å’Œä½¿ç”¨æ–¹å¼ä¸æœ¬è¯¾ç¨‹ reference cardä¸€è‡´
- å¯„å­˜å™¨è§„æ ¼åŒæ ·å‚è€ƒæœ¬è¯¾ç¨‹ reference card ä¸­çš„ register è§„æ ¼è¦æ±‚ï¼Œ32ä½ï¼Œ32ä¸ªã€‚

## ï¼ˆ3ï¼‰CPU Ports

| cpu_top ports | ä½å®½ | ç±»å‹ | è¯´æ˜ |
| --- | --- | --- | --- |
| clk_100 | 1 | input | 100Mhzæ—¶é’Ÿ |
| rst_n | 1 | input | å¤ä½ä¿¡å· |
| keyboard_clk | 1 | input | é”®ç›˜æ—¶é’Ÿ |
| keyboard_data | 1 | input | é”®ç›˜æ•°æ® |
| finish | 1 | input | ç¡®å®šæŒ‰é”® |
| switch | 8 | input | 8ä¸ªæ‹¨ç å¼€å…³ |
| small_switch | 8 | input | 8ä¸ªå°æ‹¨ç å¼€å…³ |
| tube_scan | 8 | output | æ•°ç ç®¡æ‰«æä¿¡å· |
| tube_signal_left | 8 | output | å·¦æ•°ç ç®¡ä¿¡å· |
| tube_signal_right | 8 | output | å³æ•°ç ç®¡ä¿¡å· |
| led | 8 | output | ledç¯ |
| small_led | 8 | output | å°ledç¯ |
| tx | 1 | output | send data by UART |
| rx | 1 | input | receive data by UART |
| start_pg | 1 | input | Active High |

## ï¼ˆ4ï¼‰CPU interior structure

![Schematic.png](Computer-Organization-Project-Documentation-CPU-De%2002267c04d8cc42b2948275ba1ce84377/Schematic.png)

![Untitled](Computer-Organization-Project-Documentation-CPU-De%2002267c04d8cc42b2948275ba1ce84377/Untitled.png)

```mermaid
graph LR
cpu_top --> debounce_reset
cpu_top --> debounce_finish
cpu_top --> cpuclk
cpu_top --> tube
cpu_top --> PS2
cpu_top --> uart
PS2 --> debouncer
cpu_top --> process_keyboard
cpu_top --> datapath
datapath --> instr_decoder
instr_decoder --> imm_gen
datapath --> main_contoller
datapath --> ecall_controller
datapath --> pc
pc --> prgrom
datapath --> reg_file
datapath --> ALU
datapath --> data_memory
data_memory --> prgram
parameters
```

## ï¼ˆ5ï¼‰Submodule ports specifications and functions

| æ¨¡å—åç§°ï¼šdebounce_reset | ä½å®½ | ç±»å‹ | è¯´æ˜ï¼šä¿¡å·å¤ä½æ¶ˆæŠ– |
| --- | --- | --- | --- |
| clk | 1 | input | 100Mhz |
| temkey | 1 | input | åˆå§‹å¤ä½ä¿¡å· |
| finalkey | 1 | output | æ¶ˆæŠ–åå¤ä½ä¿¡å· |

| æ¨¡å—åç§°ï¼šdebounce_finish | ä½å®½ | ç±»å‹ | è¯´æ˜ï¼šç¡®è®¤ä¿¡å·æ¶ˆæŠ– |
| --- | --- | --- | --- |
| clk | 1 | input | 100Mhz |
| temkey | 1 | input | åˆå§‹ç»“æŸä¿¡å· |
| finalkey | 1 | output | æ¶ˆæŠ–åç»“æŸä¿¡å· |

| æ¨¡å—åç§°ï¼šcpuclk_inst | ä½å®½ | ç±»å‹ | è¯´æ˜ï¼šåˆ†é¢‘å™¨åˆ†å‡º10/23Mhzçš„æ—¶é’Ÿ |
| --- | --- | --- | --- |
| clk_in1 | 1 | input | 100Mhzè¾“å…¥ä¿¡å· |
| clk_out1 | 1 | output | 23Mhzè¾“å‡ºä¿¡å· |
| clk_out2 | 1 | output | 10Mhzè¾“å‡ºä¿¡å· |

| æ¨¡å—åç§°ï¼štube_inst |  | ç±»å‹ | è¯´æ˜ï¼šæ•°ç ç®¡æ˜¾ç¤ºæ•°æ® |
| --- | --- | --- | --- |
| clk | 1 | input | 100Mhz |
| rst_n | 1 | input | å¤ä½ä¿¡å· |
| reg_data | 32 | input | å¯„å­˜å™¨æ•°æ® |
| tube_scan | 8 | output | æ‰«æä¿¡å· |
| tube_signal_left | 8 | output | æ•°ç ç®¡ä¿¡å· |
| tube_signal_right | 8 | output | æ•°ç ç®¡ä¿¡å· |

| æ¨¡å—åç§°ï¼šPS2 | ä½å®½ | ç±»å‹ | è¯´æ˜ï¼šæ¥å—é”®ç›˜æ•°æ® |
| --- | --- | --- | --- |
| clk_100 | 1 | input | 100Mhzæ—¶é’Ÿ |
| rst_n | 1 | input | å¤ä½ä¿¡å· |
| PS2D | 1 | input | é”®ç›˜è¾“å…¥ |
| PS2C | 1 | input | é”®ç›˜æ—¶é’Ÿ |
| key | 16 | output | å¤„ç†åçš„é”®ç›˜æ•°æ® |

| æ¨¡å—åç§°ï¼šprocess_keyboard | ä½å®½ | ç±»å‹ | è¯´æ˜ï¼šå¤„ç†é”®ç›˜æ•°æ®å˜ä¸º16è¿›åˆ¶æ•°æ® |
| --- | --- | --- | --- |
| clk_100 | 1 | input | 100Mhzæ—¶é’Ÿ |
| rst_n | 1 | input | å¤ä½ä¿¡å· |
| keyboard_out | 16 | input | é”®ç›˜æ•°æ®è¾“å…¥ |
| reg_data | 32 | output | å¤„ç†åçš„32ä½è¾“å…¥æ•°æ® |
| temp_data | 32 | output | ç¼“å­˜æ•°æ® |
| mono_clk | 1 | output | å•è„‰å†²ä¿¡å· |
| enter | 1 | output | æ˜¯å¦æŒ‰ä¸‹äº†enteré”® |

| æ¨¡å—åç§°ï¼šdatapath_inst | ä½å®½ | ç±»å‹ | è¯´æ˜ï¼šé“¾æ¥CPUå†…å¤– |
| --- | --- | --- | --- |
| clk_23 | 1 | input | 23Mhzæ—¶é’Ÿ |
| clk_100 | 1 | input | 100Mhzæ—¶é’Ÿ |
| rst_n | 1 | input | å¤ä½ä¿¡å· |
| keyboard_in | 32 | input | é”®ç›˜è¾“å…¥ |
| switch_in | 8 | input | æ‹¨ç å¼€å…³è¾“å…¥ |
| keyboard_finish | 1 | input | é”®ç›˜è¾“å…¥ç»“æŸä¿¡å· |
| finish | 1 | input | æ‹¨ç å¼€å…³ç»“æŸè¾“å…¥ä¿¡å· |
| reg_map_tube | 32 | output | å¯„å­˜å™¨æ˜ å°„åˆ°æ•°ç ç®¡ |
| reg_map_led | 32 | output | å¯„å­˜å™¨æ˜ å°„åˆ°ledç¯ |
| test_pc | 6 | output | pcæŒ‡ç¤ºå™¨ |
| upg_rst | 1 | input | UPG reset(active low) |
| upg_clk_o | 1 | input | 10MHZ |
| upg_wen_o | 1 | input | UPG write enable |
| upg_adr_o | 15 | input | UPG write address |
| upg_dat_o | 32 | input | UPG write data |
| upg_done_o | 1 | input | 1 if programming is finished |

| æ¨¡å—åç§°ï¼šinstr_decoder | ä½å®½ | ç±»å‹ | è¯´æ˜ï¼šè§£è¯»æŒ‡ä»¤ |
| --- | --- | --- | --- |
| instr | 32 | input | æŒ‡ä»¤è¾“å…¥ |
| opcode | 7 | output | opcode |
| funct3 | 3 | output | funct3 |
| funct7 | 7 | output | funct7 |
| rs1 | 5 | output | register1 |
| rs2 | 5 | output | register2 |
| rd | 5 | output | rd |
| imme | 32 | output | ç«‹å³æ•° |

| æ¨¡å—åç§°ï¼šmain_controller | ä½å®½ | ç±»å‹ | è¯´æ˜ï¼šç»™å‡ºALUå’Œå…¶ä»–éƒ¨åˆ†çš„æ§åˆ¶ä¿¡å· |
| --- | --- | --- | --- |
| opcode | 7 | input | opcode |
| funct3 | 3 | input | funct3 |
| funct7 | 7 | input | funct7 |
| MemRead | 1 | output | æ§åˆ¶ä¿¡å· |
| MemtoReg | 1 | output | æ§åˆ¶ä¿¡å· |
| RegWrite | 1 | output | æ§åˆ¶ä¿¡å· |
| ALUSrc | 1 | output | æ§åˆ¶ä¿¡å· |
| MemWrite | 1 | output | æ§åˆ¶ä¿¡å· |
| ALU_control | 4 | output | è¿ç®—æ§åˆ¶ä¿¡å· |
| beq | 1 | output | æŒ‡ä»¤ç±»å‹åˆ¤æ–­ |
| bne | 1 | output | æŒ‡ä»¤ç±»å‹åˆ¤æ–­ |
| blt | 1 | output | æŒ‡ä»¤ç±»å‹åˆ¤æ–­ |
| bge | 1 | output | æŒ‡ä»¤ç±»å‹åˆ¤æ–­ |
| bltu | 1 | output | æŒ‡ä»¤ç±»å‹åˆ¤æ–­ |
| bgeu | 1 | output | æŒ‡ä»¤ç±»å‹åˆ¤æ–­ |
| lui | 1 | output | æŒ‡ä»¤ç±»å‹åˆ¤æ–­ |
| auipc | 1 | output | æŒ‡ä»¤ç±»å‹åˆ¤æ–­ |
| U_type | 1 | output | æŒ‡ä»¤ç±»å‹åˆ¤æ–­ |
| jal | 1 | output | æŒ‡ä»¤ç±»å‹åˆ¤æ–­ |
| jar | 1 | output | æŒ‡ä»¤ç±»å‹åˆ¤æ–­ |

| æ¨¡å—åç§°ï¼šecall_controller | ä½å®½ | ç±»å‹ | è¯´æ˜ï¼šecallçš„æ§åˆ¶ä¿¡å· |
| --- | --- | --- | --- |
| clk_100 | 1 | input | 100Mhzæ—¶é’Ÿä¿¡å· |
| clk_23 | 1 | input | 23Mhzæ—¶é’Ÿä¿¡å· |
| finish | 1 | input | ç»“æŸè¾“å…¥ä¿¡å· |
| opcode | 7 | input | opcode |
| funct3 | 3 | input | funct3 |
| ecall | 1 | output | ecallä¿¡å· |

| æ¨¡å—åç§°ï¼špc | ä½å®½ | ç±»å‹ | è¯´æ˜ï¼šæ›´æ–°point counteråŠè·³è½¬ |
| --- | --- | --- | --- |
| clk | 1 | input | æ—¶é’Ÿä¿¡å· |
| rst_n | 1 | input | å¤ä½ä¿¡å· |
| stop_flag | 1 | input | åœæ»ä¿¡å· |
| jump_flag | 1 | input | è·³è½¬ä¿¡å· |
| ALU_result | 32 | input | ALUç»“æœ |
| inst | 32 | output | æŒ‡ä»¤ |
| pc_out | 32 | output | point counter |
| upg_rst_i | 1 | input | UPG reset(active low) |
| upg_clk_i | 1 | input | 10MHZ |
| upg_wen_i | 1 | input | UPG write enable |
| upg_adr_i | 14 | input | UPG write address |
| upg_dat_i | 32 | input | UPG write data |
| upg_done_i | 1 | input | 1 if programming is finished |

| æ¨¡å—åç§°ï¼šreg_file | ä½å®½ | ç±»å‹ | è¯´æ˜ï¼šå†™å…¥å†™å‡ºå¯„å­˜å™¨æ•°æ® |
| --- | --- | --- | --- |
| clk | 1 | input | æ—¶é’Ÿä¿¡å· |
| reset | 1 | input | å¤ä½ä¿¡å· |
| stop_flag | 1 | input | åœæ»ä¿¡å· |
| R_reg_1 | 5 | input | å¯„å­˜å™¨1 |
| R_reg_2 | 5 | input | å¯„å­˜å™¨2 |
| W_reg | 5 | input | å†™å…¥æ•°æ®1 |
| W_data | 32 | input | å†™å…¥æ•°æ®2 |
| switch | 8 | input | æ‹¨ç å¼€å…³ä¿¡å· |
| keyboard | 32 | input | é”®ç›˜è¾“å…¥ä¿¡å· |
| ram_data_out | 32 | input | ipç›’è¾“å‡º |
| W_en | 1 | input | å¯å†™ |
| MemtoReg | 1 | input | æ§åˆ¶ä¿¡å· |
| func7 | 7 | input | funct7 |
| func3 | 3 | input | funct3 |
| opcode | 7 | input | opcode |
| R_data_1 | 32 | output | read data 1 |
| R_data_2 | 32 | output | read data 2 |
| reg_map_tube | 32 | output | æ•°ç ç®¡ä¿¡å· |
| reg_map_led | 32 | output | ledç¯ä¿¡å· |

| æ¨¡å—åç§°ï¼šALU | ä½å®½ | ç±»å‹ | è¯´æ˜ï¼šè¿ç®—æ¨¡å— |
| --- | --- | --- | --- |
| Read_data1 | 32 | input | è¾“å…¥æ•°æ®1 |
| Read_data2 | 32 | input | è¾“å…¥æ•°æ®2 |
| imme | 32 | input | ç«‹å³æ•° |
| pc_out | 32 | input | point counterä¿¡å· |
| funct3 | 3 | input | funct3 |
| ALUSrc | 1 | input | æ§åˆ¶ä¿¡å· |
| beq | 1 | input | æŒ‡ä»¤ç±»å‹ä¿¡å· |
| bne | 1 | input | æŒ‡ä»¤ç±»å‹ä¿¡å· |
| blt | 1 | input | æŒ‡ä»¤ç±»å‹ä¿¡å· |
| bge | 1 | input | æŒ‡ä»¤ç±»å‹ä¿¡å· |
| bltu | 1 | input | æŒ‡ä»¤ç±»å‹ä¿¡å· |
| bgeu | 1 | input | æŒ‡ä»¤ç±»å‹ä¿¡å· |
| jal | 1 | input | æŒ‡ä»¤ç±»å‹ä¿¡å· |
| jalr | 1 | input | æŒ‡ä»¤ç±»å‹ä¿¡å· |
| ALU_control | 4 | input | è¿ç®—ç±»å‹æ§åˆ¶ä¿¡å· |
| ALU_result | 32 | output | è¿ç®—ç»“æœ |
| jump_flag | 1 | output | è·³è½¬ä¿¡å· |

| æ¨¡å—åç§°ï¼šdata_memory | ä½å®½ | ç±»å‹ | è¯´æ˜ï¼šå†…å­˜æ¨¡å— |
| --- | --- | --- | --- |
| clk | 1 | input | æ—¶é’Ÿä¿¡å· |
| MemWrite | 1 | input | æ§åˆ¶ä¿¡å· |
| ALUResult | 14 | input | ALUè¿ç®—ç»“æœ |
| R_data2 | 32 | input | reg_fileæ•°æ® |
| ram_data_out | 32 | output | ramæ•°æ® |
| upg_rst_i | 1 | input | UPG reset(active low) |
| upg_clk_i | 1 | input | 10MHZ |
| upg_wen_i | 1 | input | UPG write enable |
| upg_adr_i | 14 | input | UPG write address |
| upg_dat_i | 14 | input | UPG write data |
| upg_done_i | 1 | input | 1 if programming is finished |

# 4. System Instruction

---

![IMG_2432.jpeg](Computer-Organization-Project-Documentation-CPU-De%2002267c04d8cc42b2948275ba1ce84377/IMG_2432.jpeg)

| åç§° | åŠŸèƒ½ä»‹ç» |
| --- | --- |
| æ•°ç ç®¡ | ä¸x31å¯„å­˜å™¨ç»‘å®šï¼Œå¯ä»¥ä»¥16è¿›åˆ¶æ˜¾ç¤ºç¨‹åºæ‰§è¡Œå‚¨å­˜åœ¨x31å¯„å­˜å™¨çš„å€¼æˆ–è€…é€šè¿‡åˆ‡æ¢æ•°ç ç®¡æ•°æ®é”®æ¥æ˜¾ç¤ºé”®ç›˜è¾“å…¥æ•°æ®çš„16è¿›åˆ¶æ•°å€¼ |
| å¤ä½é”® | å¤ä½ï¼Œpcå›åˆ°åˆå§‹å¤„ï¼Œå¯„å­˜å™¨æ¸…é›¶ï¼Œå†…å­˜æ¸…é›¶ |
| LEDç¯ | æ ¹æ®project testè¦æ±‚æ˜¾ç¤ºä¸åŒçš„å€¼ |
| æ‹¨ç å¼€å…³ | ä½œä¸ºä¸€èˆ¬åŒ–çš„è¾“å…¥ï¼Œå¯ä»¥è¾“å…¥ä¸€ä¸ª8ä½2è¿›åˆ¶æ•°ï¼Œä¸Šæ‹¨è¡¨ç¤º1 |
| PCæŒ‡ç¤ºç¯ | æ˜¾ç¤ºå½“å‰CPUçš„point counterçš„æ•°å€¼ï¼Œçœç•¥æœ«å°¾0 |
| åˆ‡æ¢æ•°ç ç®¡æ•°æ®é”® | åŒæ•°ç ç®¡ä»‹ç» |
| ç¡®è®¤é”® | ç¡®è®¤æ‹¨ç å¼€å…³æ•°æ®è¾“å…¥ |
| Uarté€šä¿¡é”® | æŒ‰ä¸‹åå¼€å§‹Uarté€šä¿¡ï¼Œé€šä¿¡å®Œæ¯•æŒ‰resetè¿”å› |
| é”®ç›˜ | ä½œä¸ºbonuså®ç°éƒ¨åˆ†ï¼Œå¯ä»¥å®ç°0-fçš„16è¿›åˆ¶è¾“å…¥ï¼Œä»¥åŠæ”¯æŒå¯¹è¾“å…¥æ•°æ®æŒ‰ä¸‹å›è½¦åç¡®è®¤ï¼ŒæŒ‰ä¸‹åˆ é™¤é”®å»æ‰æ•°æ®çš„æœ€åä¸€ä½ |

# 5. Self-test specification

---

æµ‹è¯•ç”¨ä¾‹ä¾‹å­ï¼š

| æµ‹è¯•å†…å®¹ | æµ‹è¯•æ–¹æ³• | æµ‹è¯•ç±»å‹ | æµ‹è¯•ç”¨ä¾‹ | æµ‹è¯•ç»“æœ |
| --- | --- | --- | --- | --- |
| add | ä»¿çœŸ | é›†æˆ |  | é€šè¿‡ |
| sub | ä»¿çœŸ | é›†æˆ |  | é€šè¿‡ |
| xor | ä»¿çœŸ | é›†æˆ |  | é€šè¿‡ |
| or | ä»¿çœŸ | é›†æˆ |  | é€šè¿‡ |
| and | ä»¿çœŸ | é›†æˆ |  | é€šè¿‡ |
| sll | ä»¿çœŸ | é›†æˆ |  | é€šè¿‡ |
| srl | ä»¿çœŸ | é›†æˆ |  | é€šè¿‡ |
| sra | ä»¿çœŸ | é›†æˆ |  | é€šè¿‡ |
| slt | ä»¿çœŸ | é›†æˆ |  | é€šè¿‡ |
| sltu | ä»¿çœŸ | é›†æˆ |  | é€šè¿‡ |
| addi | ä»¿çœŸ | é›†æˆ |  | é€šè¿‡ |
| xori | ä»¿çœŸ | é›†æˆ |  | é€šè¿‡ |
| ori | ä»¿çœŸ | é›†æˆ |  | é€šè¿‡ |
| andi | ä»¿çœŸ | é›†æˆ |  | é€šè¿‡ |
| slli | ä»¿çœŸ | é›†æˆ |  | é€šè¿‡ |
| srli | ä»¿çœŸ | é›†æˆ |  | é€šè¿‡ |
| srai | ä»¿çœŸ | é›†æˆ |  | é€šè¿‡ |
| slti | ä»¿çœŸ | é›†æˆ |  | é€šè¿‡ |
| sltiu | ä»¿çœŸ | é›†æˆ |  | é€šè¿‡ |
| lb | ä»¿çœŸ | é›†æˆ |  | é€šè¿‡ |
| lh | ä»¿çœŸ | é›†æˆ |  | é€šè¿‡ |
| lw | ä»¿çœŸ | é›†æˆ |  | é€šè¿‡ |
| lbu | ä»¿çœŸ | é›†æˆ |  | é€šè¿‡ |
| lhu | ä»¿çœŸ | é›†æˆ |  | é€šè¿‡ |
| sb | ä»¿çœŸ | é›†æˆ |  | é€šè¿‡ |
| sh | ä»¿çœŸ | é›†æˆ |  | é€šè¿‡ |
| sw | ä»¿çœŸ | é›†æˆ |  | é€šè¿‡ |
| beq | ä»¿çœŸ | å•å…ƒ |  | é€šè¿‡ |
| bne | ä»¿çœŸ | å•å…ƒ |  | é€šè¿‡ |
| blt | ä»¿çœŸ | å•å…ƒ |  | é€šè¿‡ |
| bltu | ä»¿çœŸ | å•å…ƒ |  | é€šè¿‡ |
| bgeu | ä»¿çœŸ | å•å…ƒ |  | é€šè¿‡ |
| jal | ä»¿çœŸ | å•å…ƒ |  | é€šè¿‡ |
| jalr | ä»¿çœŸ | å•å…ƒ |  | é€šè¿‡ |
| lui | ä»¿çœŸ | å•å…ƒ |  | é€šè¿‡ |
| auipc | ä»¿çœŸ | å•å…ƒ |  | é€šè¿‡ |
| ecall | ä¸Šæ¿ | å•å…ƒ |  | é€šè¿‡ |

# 6. Bonus Statement

---

## Bonusï¼š

- å¤æ‚å¤–è®¾æ¥å£çš„æ”¯æŒï¼šé”®ç›˜
- å®ç°åªçƒ§å†™ä¸€æ¬¡FPGAèŠ¯ç‰‡ï¼Œå¯é€šè¿‡uartæ¥å£å®ç°å¤šä¸ªæµ‹è¯•åœºæ™¯ä¹‹é—´çš„åˆ‡æ¢
- å®ç°ç°æœ‰RISC-V32IÂ çš„ISAä¸­çš„Â luiï¼Œaupicï¼Œecall
- åŸºäºCPUçš„è½¯ç¡¬ä»¶ååŒçš„å®ç°æˆ–åº”ç”¨
    - åŸºäºGNU riscv-32 æ±‡ç¼–å™¨å®ç°çš„å·¥å…·é“¾
    - ä½¿ç”¨pythonè¯­è¨€ç¼–å†™çš„asmè½¬coeæ–‡ä»¶è„šæœ¬
    - ä½¿ç”¨pythonè¯­è¨€ç¼–å†™çš„coeè½¬uarté€šä¿¡åè®®æ‰€éœ€è¦çš„.outæ–‡ä»¶è„šæœ¬

### Keyboard

ç¡¬ä»¶æ–¹é¢ï¼Œä½¿ç”¨PS2åè®®è§£ç å™¨è§£ç å‡ºæŒ‰é”®ä¿¡å·åï¼Œä½¿ç”¨keyboard_processæ¨¡å—å¤„ç†ä¿¡å·ï¼Œå†™å…¥ç¼“å†²åŒºï¼Œå¹¶ä¸”åœ¨è¾“å…¥enteré”®ç¡®è®¤åå†™å…¥å¯„å­˜å™¨ï¼Œå¯é€šè¿‡backspaceå›é€€è¾“å…¥ã€‚

è½¯ä»¶æ–¹é¢ï¼Œè®¾ç½®äº†ecallå½“a7å¯„å­˜å™¨å€¼ä¸º1æ—¶ï¼Œcpuå°†ç»ˆç«¯å¹¶ç­‰å¾…ç”¨æˆ·ä»é”®ç›˜è¾“å…¥32ä½æ•°æ®ã€‚

è®¾ç½®ä¸€ä¸ªå¼€å…³ï¼Œæ§åˆ¶7æ®µæ•°ç ç®¡çš„æ˜¾ç¤ºæ˜¯æ˜ å°„å¯„å­˜å™¨æˆ–è€…æ˜¾ç¤ºé”®ç›˜ç¼“å†²åŒºï¼Œæ–¹ä¾¿è¾“å…¥ã€‚

```verilog
always @(negedge mono_clk or negedge rst_n) begin
        if(!rst_n) begin
            temp_data <= 0;
            reg_data <= 0;
            enter <= 0;
        end
        else begin
            if (enter == 1) begin
                enter <= 0;
            end 
            else if (key_data == 8'h5A) begin // Enter
                reg_data <= temp_data;
                temp_data <= 0;
                enter <= 1;
            end else begin
                enter <= 0;
                case (key_data)
                    8'h66: begin // Backspace
                        temp_data <= temp_data >> 4;
                    end
                    8'h1C: begin // A
                        temp_data <= (temp_data << 4) + 4'ha;
                    end
            // ......
end
```

### Uart

å®ç°ä½ç”µå¹³uartï¼Œå¦‚æœæŒ‰ä¸‹R17ï¼Œstart_pgå˜æˆ1ï¼Œé€šè¿‡BUFGï¼Œä¼ å‡ºspg_bufgçš„å€¼ä¸º1ï¼Œæ­¤æ—¶upg_rståº”è¯¥è®¾ç½®ä¸º0ï¼Œè§¦å‘å…¨å±€çš„resetï¼Œä¼ ç»™cpuè½¯ä»¶çš„æ˜¯rst_n_ & upg_rstã€‚

uart_bmpg_0åœ¨é¡¶å±‚å®ä¾‹åŒ–ã€‚

```verilog
BUFG U1(.I(start_pg), .O(spg_bufg));
    
    // uart reset logic  
    reg upg_rst;
    always@ (posedge clk_100) begin
        if (spg_bufg) upg_rst <= 1'b0;
        if (!rst_n_) upg_rst <= 1'b1;
    end

    // final rst signal
    wire rst;
    assign rst = rst_n_ & upg_rst;
```

### luiï¼Œaupicï¼Œecall

**å¯¹äºUç±»æŒ‡ä»¤ï¼š**åœ¨æŒ‡ä»¤è§£ç æ¨¡å—çš„ç«‹å³æ•°ç”Ÿæˆæ¨¡å—å¤„é€šè¿‡ä½è¿ç®—ç»™ç«‹å³æ•°æ­£ç¡®èµ‹å€¼(32ä½)ï¼Œç„¶ååœ¨main_controllerä¸­å¯¹äºluiï¼Œauipcç‰¹æ®Šæ£€æµ‹ï¼Œè¾“å‡ºå…¶æ˜¯å¦å‡ºç°çš„ä¿¡å·ï¼Œç„¶ååœ¨ALUæ¨¡å—ä¸­ï¼š

ï¼ˆ1ï¼‰luiï¼šç›´æ¥èµ‹å€¼ç«‹å³æ•°

ï¼ˆ2ï¼‰auipcï¼šç«‹å³æ•°åŠ ä¸Šä»pcæ¨¡å—ä¸­çš„è¾“å‡ºpc_outå€¼å¾—å‡ºæ­£ç¡®è·³è½¬çš„æ•°å€¼ç„¶åæŠŠå€¼ä¼ å›ç»™pcæ¨¡å—åœ¨ä½ç”µé¢‘èµ‹å€¼

**å¯¹äºecallæŒ‡ä»¤ï¼š**åœ¨datapathä¸­å¼•å…¥äº†ecall_controllerï¼Œè§£ç æŒ‡ä»¤è‹¥ä¸ºecallæŒ‡ä»¤ï¼Œå‘pcæ¨¡å—ä¼ é€’stop_flagä½¿å…¶åœæ­¢è·³è½¬ï¼Œå¹¶ç­‰å¾…finishä¿¡å·ï¼ˆç»è¿‡å•è„‰å†²å¤„ç†ï¼‰ã€‚finishä¿¡å·ä¼ å…¥åï¼Œä»reg_file è¯»å–a7çš„å€¼ï¼Œåˆ¤æ–­åº”è¯¥ä»å“ªé‡Œè¯»å…¥è¾“å…¥æ•°æ®ï¼š

- ecall a7 = 0 ä»å¼€å…³è¯»å…¥
- ecall a7 = 1 ä»é”®ç›˜è¯»å…¥

```verilog
    always @ (posedge clk_23) begin
        finish_reg <= finish;
    end

    always @ (posedge clk_23) begin
        if (finish && !finish_reg)
            pause <= 1;
        else
            pause <= 0;
    end

    // ecall signals
    always @ (posedge clk_100, posedge pause) begin
        if (pause)
            ecall <= 0;
        else
            ecall <= (opcode == `ECALL);
    end

```

### Software

1. æ ¹æ®å¦‚ä¸‹bashæŒ‡ä»¤é…ç½®å¥½GNUå·¥å…·é“¾åº“

```bash
$ git clone --recursive https://github.com/riscv/riscv-gnu-toolchain
$ tar -xzvf riscv-gnu-toolchain.tar.gz
$ ./configure --prefix=/opt/riscv --with-arch=rv32gc --with-abi=ilp32d
$ sudo make
```

1. åœ¨å·¥å…·é“¾åŒ…ä¸­ï¼Œæˆ‘ä»¬éœ€è¦ç”¨åˆ°å¦‚ä¸‹å°å·¥å…·

ä½¿ç”¨æ±‡ç¼–å™¨Â `as`Â å°†å…¶æ±‡ç¼–æˆÂ `.o`Â æ–‡ä»¶ï¼Œæœ€åä¸€ä¸ªå‚æ•°é€‰æ‹©ä½¿ç”¨ RISC-V 32I æŒ‡ä»¤é›†ã€‚

```bash
$ riscv32-unknown-elf-as sample.S -o sample.o -march=rv32i
```

ç„¶åä½¿ç”¨é“¾æ¥å™¨Â `ld`Â å°†å…¶é“¾æ¥ä¸ºÂ `.om`Â å¯æ‰§è¡Œæ–‡ä»¶ã€‚

```bash
$ riscv32-unknown-elf-ld sample.o -o sample.om
```

æœ€åä½¿ç”¨Â `objcopy`Â å°†Â `.om`Â æ–‡ä»¶è½¬æ¢ä¸ºäºŒè¿›åˆ¶æ–‡ä»¶Â `.bin`ã€‚

```bash
$ riscv32-unknown-elf-objcopy -O binary sample.om sample.bin
```

1. è½¬åŒ–ä¸º`.bin` åï¼Œè¿˜éœ€è¦è½¬åŒ–ä¸º`.coe` æ ¼å¼ï¼Œä¸ºäº†æ–¹ä¾¿èµ·è§ï¼Œç¼–å†™äº†ä¸€ä¸ªpythonè„šæœ¬å®ç°æ ¼å¼çš„è½¬æ¢ï¼Œå¹¶è¡¥å…¨äº†ä¸€ä¸ªbashè„šæœ¬å°†ä»¥ä¸Šå››ä¸ªæŒ‡ä»¤ä¸²åœ¨ä¸€èµ·ï¼Œæ‰“åŒ…ä¸ºä¸€ä¸ªå°†`.asm` è½¬åŒ–ä¸º`.coe` çš„å·¥å…·é“¾

```bash
riscv32-unknown-elf-as "$input_file" -o "${base_name}.o" -march=rv32i
riscv32-unknown-elf-ld "${base_name}.o" -o "${base_name}.om"
riscv32-unknown-elf-objcopy -O binary "${base_name}.om" "${base_name}.bin"
python3 bin_to_coe.py "${base_name}.bin" "${base_name}.coe" "$coe_base"
rm -f "${base_name}.o" "${base_name}.om" "${base_name}.bin"
echo "Build successful: ${base_name}.coe"
```

1. æœ€åï¼Œåœ¨ç†è§£uartç¼–ç åè®®åï¼Œè¡¥å…¨äº†ä¸€ä¸ª`coe_to_uart.py` è„šæœ¬ï¼Œè¿›è¡Œæ ¼å¼çš„è½¬æ¢

å·¥å…·é“¾å¦‚ä¸‹ï¼š

[Computer_Orgnization_Project/new/tools at fcc456ab388b11317bfb6ddaa9cd147792e3b442 Â· naivecynics/Computer_Orgnization_Project](https://github.com/naivecynics/Computer_Orgnization_Project/tree/fcc456ab388b11317bfb6ddaa9cd147792e3b442/new/tools)

```bash
â”‚   â”œâ”€â”€ tools                   // toolchains
â”‚   â”‚   â”œâ”€â”€ bin_to_coe.py       // any base to coe 
â”‚   â”‚   â”œâ”€â”€ coe_to_uart_txt.py  // coe to uart txt
â”‚   â”‚   â”œâ”€â”€ riscv32_to_coe.sh   // linux riscv32 to coe
```

# 7. Problems and Conclusion

---

## å´é›¨æ½¼

ä»»åŠ¡å®‰æ’é¡ºåºä¸åˆç†ï¼Œæµ‹è¯•çš„ä¸¤ä¸ªç”¨ä¾‹åº”å½“åœ¨å¼€å‘ååæœŸæ—¶ç¼–å†™ï¼Œä¸ç¡¬ä»¶éƒ¨åˆ†çš„æ²Ÿé€šä¸æµç•…ã€‚

å‚è€ƒçš„åšå®¢çœŸä¼ªéš¾è¾¨ï¼Œå¯¼è‡´ALUå’Œcontrolleréƒ¨åˆ†é‡å†™äº†ä¸¤æ¬¡ï¼Œæœ€åå½»åº•ç†è§£äº†è¯¾ä»¶åè‡ªå·±ç¼–ç è‡ªå·±å†™

è°ƒè¯•æŒ‡ä»¤æ—¶ä¼šå‘ç°å…¶ä»–äººå†™çš„éƒ¨åˆ†å­˜åœ¨é—®é¢˜ï¼Œä½†æ˜¯å› ä¸ºä¸æ˜¯è‡ªå·±çš„ä»£ç æ‰€ä»¥debugç¼“æ…¢ï¼Œåˆ†å·¥å¯ä»¥è€ƒè™‘åˆ°è¿™ä¸€ç‚¹ã€‚

é«˜ä½ç”µé¢‘ç›¸å…³é—®é¢˜åœ¨åæœŸè°ƒè¯•æ—¶å‡ºç°ï¼ŒèŠ±äº†ä¸€æ®µæ—¶é—´è§£å†³ï¼Œä¸€å¼€å§‹æ²¡æœ‰è§„åˆ’å¥½ã€‚

## ç§¦æºé€š

å®ç°lbï¼Œlhï¼Œsbï¼Œshçš„æ—¶å€™ï¼Œå°†opcodeå½“æˆäº†funct7ï¼Œåœ¨ä¸Šæ¿æµ‹è¯•ç¯èŠ‚ï¼Œæ²¡æœ‰æŒ‰ç…§é¢„æœŸç»“æœæ˜¾ç¤ºåœ¨æ•°ç ç®¡ä¸Šï¼Œæœ€åé€šè¿‡ä»¿çœŸæµ‹è¯•å’Œè®¨è®ºæ‰¾åˆ°äº†è¿™ä¸ªé”™è¯¯ã€‚

æœ€åè¿æ¥uartçš„æ—¶å€™ï¼Œuart IPæ ¸ä¸åœ¨é¡¶å±‚å°±ä¼šè¿ä¸ä¸Šï¼Œç”±äºæˆ‘ä»¬çš„cpuæ˜¯ä½ç”µå¹³resetï¼Œè€Œè€å¸ˆç»™çš„ä»£ç æ˜¯é«˜ç”µå¹³ï¼Œé¡¶å±‚æ–‡ä»¶ç»™cpuè½¯ä»¶çš„rstæ˜¯orçš„å…³ç³»ï¼Œä¸¤è€…æœ‰ä¸€ä¸ªæ˜¯é«˜ç”µå¹³å°±resetï¼Œæ‰€ä»¥æˆ‘ä»¬çš„æ˜¯ä¸¤è€…æœ‰ä¸€ä¸ªæ˜¯ä½ç”µå¹³å°±resetï¼Œæœ€ååº”è¯¥æ˜¯andçš„å…³ç³»ï¼Œè°ƒäº†å¥½ä¹…æ‰å‘ç°ã€‚

æˆ‘ä»¬ä½¿ç”¨çš„æ˜¯githubåä½œï¼Œåˆä»£ç çš„æ—¶å€™ç»å¸¸å‡ºç°é‡å®šä¹‰ï¼Œverilogè¯­æ³•é”™è¯¯çš„é—®é¢˜ï¼Œä¸è¿‡å…¶ä»–æ–¹é¢ç¡®å®å¾ˆæ–¹ä¾¿ã€‚

## é»„æœ—åˆ

åœ¨è°ƒèŠ‚cpuä¸»é¢‘ä»¥åŠå¼€å‘ç‰ˆå‹å·æ—¶èŠ±è´¹äº†æ¯”è¾ƒå¤šçš„ç²¾åŠ›ï¼Œæœ€å¼€å§‹å¯èƒ½æ˜¯å› ä¸ºIPæ ¸é…ç½®åŸå› ä½¿å¾—æ—¶é’Ÿå‘¨æœŸå»¶æ—¶ï¼Œå¯¼è‡´æ— æ³•æ­£å¸¸è°ƒè¯•ã€‚

åœ¨ç¡¬ä»¶æ–¹æ¡ˆæ–¹é¢ï¼Œæˆ‘ä»¬è®¾è®¡å¹¶æœ€ç»ˆé‡‡çº³äº†å¯„å­˜å™¨æ˜ å°„ä¸ä»¥åŠä¸­æ–­è¾“å…¥çš„æ–¹æ³•ã€‚åœ¨å®ç°ecallçš„è¿‡ç¨‹ä¸­é‡åˆ°äº†ä¸€äº›åŒæ­¥å¼‚æ­¥ä»¥åŠè„‰å†²ç±»å‹çš„å›°æƒ‘ï¼Œæœ€åè¿˜æ˜¯é¡ºåˆ©è§£å†³ã€‚

åœ¨å·¥å…·é“¾è®¾è®¡æ–¹é¢ï¼Œäº†è§£äº†ä¸€äº›ç¼–è¯‘é“¾æ¥åŸç†ä¸uartåè®®åï¼Œè‡ªå·±ä¸‹åŒ…å†™äº†ä¸€ä¸ªç¼–è¯‘ä¸æ ¼å¼è½¬åŒ–çš„è„šæœ¬ï¼Œå®ç°äº†ä»æŒ‡ä»¤åˆ°uartæ•°æ®çš„è‡ªåŠ¨åŒ–ï¼Œç›¸å½“æœ‰æˆå°±æ„Ÿã€‚

---

<aside>
ğŸ”¥ æ€»çš„æ¥è¯´ï¼Œè¿™ä¸ªprojectä½¿æˆ‘å¯¹è®¡ç®—æœºç»„æˆæœ‰äº†æ·±å…¥çš„è®¤è¯†
è‡ªå·±æ‰‹æ“ä¸€ä¸ªcpuç›¸å½“é…·ï¼Œè€Œä¸”æˆ‘ä»¬åšåˆ°äº†ï¼

</aside>