

================================================================
== Vitis HLS Report for 'convolution_func_1'
================================================================
* Date:           Fri Jul 18 13:04:02 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.992 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |   min   |   max   |                      Type                      |
    +---------+---------+-----------+-----------+---------+---------+------------------------------------------------+
    |  2359304|  2359304|  23.593 ms|  23.593 ms|  2359297|  2359297|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+---------+---------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |                                             Loop Name                                             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6  |  2359302|  2359302|         8|          1|          1|  2359296|       yes|
        +---------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    657|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    165|    -|
|Register         |        -|    -|    1533|    640|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|    1533|   1462|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_32ns_32_4_1_U190  |mac_muladd_16s_16s_32ns_32_4_1  |  i0 * i1 + i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln77_1_fu_284_p2                       |         +|   0|  0|  22|          22|           1|
    |add_ln77_fu_502_p2                         |         +|   0|  0|   6|           6|           1|
    |add_ln79_1_fu_334_p2                       |         +|   0|  0|  18|          18|           1|
    |add_ln79_fu_557_p2                         |         +|   0|  0|   7|           5|           1|
    |add_ln81_1_fu_320_p2                       |         +|   0|  0|  14|          14|           1|
    |add_ln81_fu_582_p2                         |         +|   0|  0|   7|           5|           1|
    |add_ln83_fu_877_p2                         |         +|   0|  0|  14|          14|          14|
    |add_ln84_1_fu_460_p2                       |         +|   0|  0|  10|          10|           1|
    |add_ln84_fu_602_p2                         |         +|   0|  0|   6|           6|           1|
    |add_ln86_1_fu_446_p2                       |         +|   0|  0|   6|           4|           1|
    |add_ln86_fu_643_p2                         |         +|   0|  0|   3|           2|           1|
    |add_ln87_fu_786_p2                         |         +|   0|  0|   3|           2|           1|
    |add_ln90_18_fu_760_p2                      |         +|   0|  0|  12|          12|          12|
    |add_ln90_19_fu_780_p2                      |         +|   0|  0|  10|          10|          10|
    |add_ln90_20_fu_886_p2                      |         +|   0|  0|  14|          14|          14|
    |add_ln90_21_fu_910_p2                      |         +|   0|  0|  14|          14|          14|
    |add_ln90_22_fu_722_p2                      |         +|   0|  0|  10|          10|          10|
    |add_ln90_3_fu_900_p2                       |         +|   0|  0|   7|           5|           5|
    |add_ln90_fu_770_p2                         |         +|   0|  0|   7|           5|           5|
    |sub_ln90_3_fu_853_p2                       |         -|   0|  0|  14|          14|          14|
    |sub_ln90_fu_750_p2                         |         -|   0|  0|  12|          12|          12|
    |and_ln77_1_fu_375_p2                       |       and|   0|  0|   1|           1|           1|
    |and_ln77_2_fu_402_p2                       |       and|   0|  0|   1|           1|           1|
    |and_ln77_3_fu_308_p2                       |       and|   0|  0|   1|           1|           1|
    |and_ln77_fu_545_p2                         |       and|   0|  0|   1|           1|           1|
    |exitcond_flatten33_mid299_fu_407_p2        |       and|   0|  0|   1|           1|           1|
    |exitcond_flatten_mid259_fu_429_p2          |       and|   0|  0|   1|           1|           1|
    |exitcond_flatten_mid295_fu_396_p2          |       and|   0|  0|   1|           1|           1|
    |icmp_ln87_mid230_fu_630_p2                 |       and|   0|  0|   1|           1|           1|
    |icmp_ln87_mid255_fu_625_p2                 |       and|   0|  0|   1|           1|           1|
    |icmp_ln87_mid291_fu_570_p2                 |       and|   0|  0|   1|           1|           1|
    |first_iter_158_fu_533_p2                   |      icmp|   0|  0|   3|           2|           1|
    |first_iter_1_mid1_fu_1035_p2               |      icmp|   0|  0|   3|           2|           1|
    |first_iter_256_fu_527_p2                   |      icmp|   0|  0|   6|           6|           1|
    |first_iter_2_mid1_fu_1018_p2               |      icmp|   0|  0|   6|           6|           1|
    |first_iter_354_fu_521_p2                   |      icmp|   0|  0|   7|           5|           1|
    |first_iter_3_mid1_fu_996_p2                |      icmp|   0|  0|   7|           5|           1|
    |first_iter_451_fu_515_p2                   |      icmp|   0|  0|   7|           5|           1|
    |first_iter_4_mid1_fu_962_p2                |      icmp|   0|  0|   7|           5|           1|
    |icmp_ln77_fu_278_p2                        |      icmp|   0|  0|  22|          22|          22|
    |icmp_ln79_fu_290_p2                        |      icmp|   0|  0|  18|          18|          17|
    |icmp_ln81_fu_302_p2                        |      icmp|   0|  0|  14|          14|          13|
    |icmp_ln84_1_fu_804_p2                      |      icmp|   0|  0|   6|           6|           5|
    |icmp_ln84_fu_380_p2                        |      icmp|   0|  0|  10|          10|           9|
    |icmp_ln86_1_fu_798_p2                      |      icmp|   0|  0|   4|           2|           3|
    |icmp_ln86_fu_369_p2                        |      icmp|   0|  0|   6|           4|           4|
    |icmp_ln87_1_fu_1055_p2                     |      icmp|   0|  0|   3|           2|           1|
    |icmp_ln87_2_fu_792_p2                      |      icmp|   0|  0|   3|           2|           2|
    |icmp_ln87_fu_539_p2                        |      icmp|   0|  0|   3|           2|           2|
    |icmp_ln95_fu_1152_p2                       |      icmp|   0|  0|  16|          16|           1|
    |empty_63_fu_413_p2                         |        or|   0|  0|   1|           1|           1|
    |empty_64_fu_418_p2                         |        or|   0|  0|   1|           1|           1|
    |empty_65_fu_435_p2                         |        or|   0|  0|   1|           1|           1|
    |empty_66_fu_441_p2                         |        or|   0|  0|   1|           1|           1|
    |empty_67_fu_649_p2                         |        or|   0|  0|   1|           1|           1|
    |empty_68_fu_653_p2                         |        or|   0|  0|   1|           1|           1|
    |empty_69_fu_659_p2                         |        or|   0|  0|   1|           1|           1|
    |empty_fu_314_p2                            |        or|   0|  0|   1|           1|           1|
    |first_iter_1_mid228_fu_1030_p2             |        or|   0|  0|   1|           1|           1|
    |first_iter_1_mid253_fu_1013_p2             |        or|   0|  0|   1|           1|           1|
    |first_iter_1_mid289_fu_984_p2              |        or|   0|  0|   1|           1|           1|
    |first_iter_2_mid249_fu_1008_p2             |        or|   0|  0|   1|           1|           1|
    |first_iter_2_mid285_fu_979_p2              |        or|   0|  0|   1|           1|           1|
    |first_iter_3_mid281_fu_974_p2              |        or|   0|  0|   1|           1|           1|
    |not_exitcond_flatten62_mid21508_fu_391_p2  |        or|   0|  0|   1|           1|           1|
    |not_exitcond_flatten_mid259_fu_620_p2      |        or|   0|  0|   1|           1|           1|
    |or_ln77_1_fu_943_p2                        |        or|   0|  0|   1|           1|           1|
    |or_ln77_2_fu_947_p2                        |        or|   0|  0|   1|           1|           1|
    |or_ln77_3_fu_951_p2                        |        or|   0|  0|   1|           1|           1|
    |or_ln77_fu_939_p2                          |        or|   0|  0|   1|           1|           1|
    |or_ln87_1_fu_1078_p2                       |        or|   0|  0|   1|           1|           1|
    |or_ln87_2_fu_1090_p2                       |        or|   0|  0|   1|           1|           1|
    |or_ln87_fu_1066_p2                         |        or|   0|  0|   1|           1|           1|
    |first_iter_1_mid2_fu_1040_p3               |    select|   0|  0|   2|           1|           1|
    |first_iter_2_mid2_fu_1023_p3               |    select|   0|  0|   2|           1|           1|
    |first_iter_3_mid2_fu_1001_p3               |    select|   0|  0|   2|           1|           1|
    |first_iter_4_mid2_fu_967_p3                |    select|   0|  0|   2|           1|           1|
    |ic_mid239_fu_588_p3                        |    select|   0|  0|   6|           1|           1|
    |j_mid268_fu_563_p3                         |    select|   0|  0|   5|           1|           1|
    |m_mid222_fu_608_p3                         |    select|   0|  0|   2|           1|           1|
    |n_mid2_fu_664_p3                           |    select|   0|  0|   2|           1|           1|
    |select_ln77_1_fu_550_p3                    |    select|   0|  0|   6|           1|           6|
    |select_ln77_fu_508_p3                      |    select|   0|  0|   5|           1|           1|
    |select_ln79_1_fu_1100_p3                   |    select|   0|  0|  32|           1|          32|
    |select_ln79_2_fu_1108_p3                   |    select|   0|  0|  32|           1|          32|
    |select_ln79_3_fu_340_p3                    |    select|   0|  0|  18|           1|           1|
    |select_ln79_fu_575_p3                      |    select|   0|  0|   5|           1|           5|
    |select_ln81_1_fu_326_p3                    |    select|   0|  0|  14|           1|           1|
    |select_ln81_fu_595_p3                      |    select|   0|  0|   5|           1|           5|
    |select_ln84_1_fu_466_p3                    |    select|   0|  0|  10|           1|           1|
    |select_ln84_fu_636_p3                      |    select|   0|  0|   6|           1|           6|
    |select_ln86_1_fu_452_p3                    |    select|   0|  0|   4|           1|           1|
    |select_ln86_fu_672_p3                      |    select|   0|  0|   2|           1|           2|
    |select_ln95_fu_1158_p3                     |    select|   0|  0|  15|           1|          15|
    |sum_9_mid247_fu_989_p3                     |    select|   0|  0|  32|           1|          32|
    |sum_9_mid279_fu_955_p3                     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                              |       xor|   0|  0|   2|           1|           2|
    |exitcond_flatten62_not9_fu_386_p2          |       xor|   0|  0|   2|           1|           2|
    |exitcond_flatten_mid295_not_fu_615_p2      |       xor|   0|  0|   2|           1|           2|
    |not_exitcond_flatten33_mid299_fu_423_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln77_fu_296_p2                         |       xor|   0|  0|   2|           1|           2|
    |xor_ln87_1_fu_1072_p2                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln87_2_fu_1084_p2                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln87_fu_1060_p2                        |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                      |          |   0|  0| 657|         402|         437|
    +-------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3        |   9|          2|    1|          2|
    |ap_sig_allocacmp_sum_2_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_sum_2_load_1  |  17|          4|   32|        128|
    |i_fu_142                       |   9|          2|    5|         10|
    |ic_fu_126                      |   9|          2|    6|         12|
    |indvar_flatten100_fu_146       |   9|          2|   18|         36|
    |indvar_flatten151_fu_154       |   9|          2|   22|         44|
    |indvar_flatten31_fu_130        |   9|          2|   10|         20|
    |indvar_flatten60_fu_138        |   9|          2|   14|         28|
    |indvar_flatten_fu_122          |   9|          2|    4|          8|
    |j_fu_134                       |   9|          2|    5|         10|
    |m_fu_118                       |   9|          2|    2|          4|
    |n_fu_114                       |   9|          2|    2|          4|
    |oc_fu_150                      |   9|          2|    6|         12|
    |sum_2_fu_110                   |  13|          3|   32|         96|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 165|         37|  193|        482|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |add_ln79_reg_1400                         |   5|   0|    5|          0|
    |add_ln81_reg_1405                         |   5|   0|    5|          0|
    |add_ln84_reg_1410                         |   6|   0|    6|          0|
    |add_ln86_reg_1420                         |   2|   0|    2|          0|
    |add_ln90_18_reg_1449                      |  12|   0|   12|          0|
    |add_ln90_19_reg_1455                      |  10|   0|   10|          0|
    |and_ln77_3_reg_1315                       |   1|   0|    1|          0|
    |ap_CS_fsm                                 |   1|   0|    1|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg          |   1|   0|    1|          0|
    |empty_63_reg_1352                         |   1|   0|    1|          0|
    |empty_64_reg_1357                         |   1|   0|    1|          0|
    |empty_66_reg_1375                         |   1|   0|    1|          0|
    |empty_70_reg_1432                         |   5|   0|    5|          0|
    |empty_reg_1326                            |   1|   0|    1|          0|
    |empty_reg_1326_pp0_iter2_reg              |   1|   0|    1|          0|
    |exitcond_flatten33_mid299_reg_1342        |   1|   0|    1|          0|
    |exitcond_flatten_mid259_reg_1367          |   1|   0|    1|          0|
    |exitcond_flatten_mid295_reg_1337          |   1|   0|    1|          0|
    |first_iter_158_reg_1395                   |   1|   0|    1|          0|
    |first_iter_256_reg_1390                   |   1|   0|    1|          0|
    |first_iter_354_reg_1385                   |   1|   0|    1|          0|
    |first_iter_451_reg_1380                   |   1|   0|    1|          0|
    |i_fu_142                                  |   5|   0|    5|          0|
    |ic_fu_126                                 |   6|   0|    6|          0|
    |icmp_ln77_reg_1286                        |   1|   0|    1|          0|
    |icmp_ln79_reg_1290                        |   1|   0|    1|          0|
    |icmp_ln81_reg_1310                        |   1|   0|    1|          0|
    |icmp_ln84_1_reg_1469                      |   1|   0|    1|          0|
    |icmp_ln86_1_reg_1465                      |   1|   0|    1|          0|
    |icmp_ln87_2_reg_1461                      |   1|   0|    1|          0|
    |icmp_ln87_mid230_reg_1415                 |   1|   0|    1|          0|
    |indvar_flatten100_fu_146                  |  18|   0|   18|          0|
    |indvar_flatten151_fu_154                  |  22|   0|   22|          0|
    |indvar_flatten31_fu_130                   |  10|   0|   10|          0|
    |indvar_flatten60_fu_138                   |  14|   0|   14|          0|
    |indvar_flatten_fu_122                     |   4|   0|    4|          0|
    |j_fu_134                                  |   5|   0|    5|          0|
    |m_fu_118                                  |   2|   0|    2|          0|
    |n_fu_114                                  |   2|   0|    2|          0|
    |n_mid2_reg_1425                           |   2|   0|    2|          0|
    |not_exitcond_flatten33_mid299_reg_1362    |   1|   0|    1|          0|
    |not_exitcond_flatten62_mid21508_reg_1332  |   1|   0|    1|          0|
    |oc_fu_150                                 |   6|   0|    6|          0|
    |sext_ln7910_fu_158                        |  32|   0|   32|          0|
    |sum_2_fu_110                              |  32|   0|   32|          0|
    |trunc_ln89_reg_1443                       |   4|   0|    4|          0|
    |trunc_ln95_reg_1438                       |   4|   0|    4|          0|
    |xor_ln77_reg_1303                         |   1|   0|    1|          0|
    |xor_ln77_reg_1303_pp0_iter2_reg           |   1|   0|    1|          0|
    |add_ln79_reg_1400                         |  64|  32|    5|          0|
    |add_ln81_reg_1405                         |  64|  32|    5|          0|
    |add_ln84_reg_1410                         |  64|  32|    6|          0|
    |add_ln86_reg_1420                         |  64|  32|    2|          0|
    |and_ln77_3_reg_1315                       |  64|  32|    1|          0|
    |empty_70_reg_1432                         |  64|  32|    5|          0|
    |exitcond_flatten33_mid299_reg_1342        |  64|  32|    1|          0|
    |exitcond_flatten_mid259_reg_1367          |  64|  32|    1|          0|
    |first_iter_158_reg_1395                   |  64|  32|    1|          0|
    |first_iter_256_reg_1390                   |  64|  32|    1|          0|
    |first_iter_354_reg_1385                   |  64|  32|    1|          0|
    |first_iter_451_reg_1380                   |  64|  32|    1|          0|
    |icmp_ln79_reg_1290                        |  64|  32|    1|          0|
    |icmp_ln84_1_reg_1469                      |  64|  32|    1|          0|
    |icmp_ln86_1_reg_1465                      |  64|  32|    1|          0|
    |icmp_ln87_2_reg_1461                      |  64|  32|    1|          0|
    |icmp_ln87_mid230_reg_1415                 |  64|  32|    1|          0|
    |n_mid2_reg_1425                           |  64|  32|    2|          0|
    |trunc_ln89_reg_1443                       |  64|  32|    4|          0|
    |trunc_ln95_reg_1438                       |  64|  32|    4|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |1533| 640|  298|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  convolution_func.1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  convolution_func.1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  convolution_func.1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  convolution_func.1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  convolution_func.1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  convolution_func.1|  return value|
|input_buf_address0      |  out|   14|   ap_memory|           input_buf|         array|
|input_buf_ce0           |  out|    1|   ap_memory|           input_buf|         array|
|input_buf_q0            |   in|   16|   ap_memory|           input_buf|         array|
|local_weights_address0  |  out|   14|   ap_memory|       local_weights|         array|
|local_weights_ce0       |  out|    1|   ap_memory|       local_weights|         array|
|local_weights_q0        |   in|   16|   ap_memory|       local_weights|         array|
|local_bias_address0     |  out|    5|   ap_memory|          local_bias|         array|
|local_bias_ce0          |  out|    1|   ap_memory|          local_bias|         array|
|local_bias_q0           |   in|   16|   ap_memory|          local_bias|         array|
|output_buf_address0     |  out|   13|   ap_memory|          output_buf|         array|
|output_buf_ce0          |  out|    1|   ap_memory|          output_buf|         array|
|output_buf_we0          |  out|    1|   ap_memory|          output_buf|         array|
|output_buf_d0           |  out|   15|   ap_memory|          output_buf|         array|
+------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sum_2 = alloca i32 1" [cnn_layer.cpp:83]   --->   Operation 11 'alloca' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [cnn_layer.cpp:87]   --->   Operation 12 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%m = alloca i32 1" [cnn_layer.cpp:86]   --->   Operation 13 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ic = alloca i32 1" [cnn_layer.cpp:84]   --->   Operation 15 'alloca' 'ic' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten31 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [cnn_layer.cpp:81]   --->   Operation 17 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten60 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [cnn_layer.cpp:79]   --->   Operation 19 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten100 = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%oc = alloca i32 1" [cnn_layer.cpp:77]   --->   Operation 21 'alloca' 'oc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten151 = alloca i32 1"   --->   Operation 22 'alloca' 'indvar_flatten151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln7910 = alloca i32 1"   --->   Operation 23 'alloca' 'sext_ln7910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.29ns)   --->   "%store_ln0 = store i22 0, i22 %indvar_flatten151"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 25 [1/1] (1.29ns)   --->   "%store_ln77 = store i6 0, i6 %oc" [cnn_layer.cpp:77]   --->   Operation 25 'store' 'store_ln77' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 26 [1/1] (1.29ns)   --->   "%store_ln0 = store i18 0, i18 %indvar_flatten100"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 27 [1/1] (1.29ns)   --->   "%store_ln79 = store i5 0, i5 %i" [cnn_layer.cpp:79]   --->   Operation 27 'store' 'store_ln79' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 28 [1/1] (1.29ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten60"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 29 [1/1] (1.29ns)   --->   "%store_ln81 = store i5 0, i5 %j" [cnn_layer.cpp:81]   --->   Operation 29 'store' 'store_ln81' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 30 [1/1] (1.29ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten31"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 31 [1/1] (1.29ns)   --->   "%store_ln84 = store i6 0, i6 %ic" [cnn_layer.cpp:84]   --->   Operation 31 'store' 'store_ln84' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 32 [1/1] (1.29ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 33 [1/1] (1.29ns)   --->   "%store_ln86 = store i2 0, i2 %m" [cnn_layer.cpp:86]   --->   Operation 33 'store' 'store_ln86' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 34 [1/1] (1.29ns)   --->   "%store_ln87 = store i2 0, i2 %n" [cnn_layer.cpp:87]   --->   Operation 34 'store' 'store_ln87' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.inc" [cnn_layer.cpp:77]   --->   Operation 35 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.84>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten60_load = load i14 %indvar_flatten60" [cnn_layer.cpp:81]   --->   Operation 36 'load' 'indvar_flatten60_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten100_load = load i18 %indvar_flatten100" [cnn_layer.cpp:79]   --->   Operation 37 'load' 'indvar_flatten100_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten151_load = load i22 %indvar_flatten151" [cnn_layer.cpp:77]   --->   Operation 38 'load' 'indvar_flatten151_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.63ns)   --->   "%icmp_ln77 = icmp_eq  i22 %indvar_flatten151_load, i22 2359296" [cnn_layer.cpp:77]   --->   Operation 39 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.63ns)   --->   "%add_ln77_1 = add i22 %indvar_flatten151_load, i22 1" [cnn_layer.cpp:77]   --->   Operation 40 'add' 'add_ln77_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %for.inc66, void %for.end68" [cnn_layer.cpp:77]   --->   Operation 41 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.56ns)   --->   "%icmp_ln79 = icmp_eq  i18 %indvar_flatten100_load, i18 73728" [cnn_layer.cpp:79]   --->   Operation 42 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln77)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.80ns)   --->   "%xor_ln77 = xor i1 %icmp_ln79, i1 1" [cnn_layer.cpp:77]   --->   Operation 43 'xor' 'xor_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.52ns)   --->   "%icmp_ln81 = icmp_eq  i14 %indvar_flatten60_load, i14 4608" [cnn_layer.cpp:81]   --->   Operation 44 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln77)> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.80ns)   --->   "%and_ln77_3 = and i1 %icmp_ln81, i1 %xor_ln77" [cnn_layer.cpp:77]   --->   Operation 45 'and' 'and_ln77_3' <Predicate = (!icmp_ln77)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.80ns)   --->   "%empty = or i1 %and_ln77_3, i1 %icmp_ln79" [cnn_layer.cpp:77]   --->   Operation 46 'or' 'empty' <Predicate = (!icmp_ln77)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.52ns)   --->   "%add_ln81_1 = add i14 %indvar_flatten60_load, i14 1" [cnn_layer.cpp:81]   --->   Operation 47 'add' 'add_ln81_1' <Predicate = (!icmp_ln77)> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.58ns)   --->   "%select_ln81_1 = select i1 %empty, i14 1, i14 %add_ln81_1" [cnn_layer.cpp:81]   --->   Operation 48 'select' 'select_ln81_1' <Predicate = (!icmp_ln77)> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.56ns)   --->   "%add_ln79_1 = add i18 %indvar_flatten100_load, i18 1" [cnn_layer.cpp:79]   --->   Operation 49 'add' 'add_ln79_1' <Predicate = (!icmp_ln77)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.61ns)   --->   "%select_ln79_3 = select i1 %icmp_ln79, i18 1, i18 %add_ln79_1" [cnn_layer.cpp:79]   --->   Operation 50 'select' 'select_ln79_3' <Predicate = (!icmp_ln77)> <Delay = 0.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.29ns)   --->   "%store_ln77 = store i22 %add_ln77_1, i22 %indvar_flatten151" [cnn_layer.cpp:77]   --->   Operation 51 'store' 'store_ln77' <Predicate = (!icmp_ln77)> <Delay = 1.29>
ST_2 : Operation 52 [1/1] (1.29ns)   --->   "%store_ln79 = store i18 %select_ln79_3, i18 %indvar_flatten100" [cnn_layer.cpp:79]   --->   Operation 52 'store' 'store_ln79' <Predicate = (!icmp_ln77)> <Delay = 1.29>
ST_2 : Operation 53 [1/1] (1.29ns)   --->   "%store_ln81 = store i14 %select_ln81_1, i14 %indvar_flatten60" [cnn_layer.cpp:81]   --->   Operation 53 'store' 'store_ln81' <Predicate = (!icmp_ln77)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 6.75>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [cnn_layer.cpp:86]   --->   Operation 54 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten31_load = load i10 %indvar_flatten31" [cnn_layer.cpp:84]   --->   Operation 55 'load' 'indvar_flatten31_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.99ns)   --->   "%icmp_ln86 = icmp_eq  i4 %indvar_flatten_load, i4 9" [cnn_layer.cpp:86]   --->   Operation 56 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln77)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node exitcond_flatten_mid295)   --->   "%and_ln77_1 = and i1 %icmp_ln86, i1 %xor_ln77" [cnn_layer.cpp:77]   --->   Operation 57 'and' 'and_ln77_1' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.41ns)   --->   "%icmp_ln84 = icmp_eq  i10 %indvar_flatten31_load, i10 288" [cnn_layer.cpp:84]   --->   Operation 58 'icmp' 'icmp_ln84' <Predicate = (!icmp_ln77)> <Delay = 1.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node not_exitcond_flatten62_mid21508)   --->   "%exitcond_flatten62_not9 = xor i1 %icmp_ln81, i1 1" [cnn_layer.cpp:81]   --->   Operation 59 'xor' 'exitcond_flatten62_not9' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.80ns) (out node of the LUT)   --->   "%not_exitcond_flatten62_mid21508 = or i1 %icmp_ln79, i1 %exitcond_flatten62_not9" [cnn_layer.cpp:79]   --->   Operation 60 'or' 'not_exitcond_flatten62_mid21508' <Predicate = (!icmp_ln77)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.80ns) (out node of the LUT)   --->   "%exitcond_flatten_mid295 = and i1 %and_ln77_1, i1 %not_exitcond_flatten62_mid21508" [cnn_layer.cpp:77]   --->   Operation 61 'and' 'exitcond_flatten_mid295' <Predicate = (!icmp_ln77)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node exitcond_flatten33_mid299)   --->   "%and_ln77_2 = and i1 %xor_ln77, i1 %icmp_ln84" [cnn_layer.cpp:77]   --->   Operation 62 'and' 'and_ln77_2' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.80ns) (out node of the LUT)   --->   "%exitcond_flatten33_mid299 = and i1 %and_ln77_2, i1 %not_exitcond_flatten62_mid21508" [cnn_layer.cpp:77]   --->   Operation 63 'and' 'exitcond_flatten33_mid299' <Predicate = (!icmp_ln77)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.80ns)   --->   "%empty_63 = or i1 %exitcond_flatten33_mid299, i1 %and_ln77_3" [cnn_layer.cpp:77]   --->   Operation 64 'or' 'empty_63' <Predicate = (!icmp_ln77)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.80ns)   --->   "%empty_64 = or i1 %empty_63, i1 %icmp_ln79" [cnn_layer.cpp:77]   --->   Operation 65 'or' 'empty_64' <Predicate = (!icmp_ln77)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.80ns)   --->   "%not_exitcond_flatten33_mid299 = xor i1 %exitcond_flatten33_mid299, i1 1" [cnn_layer.cpp:77]   --->   Operation 66 'xor' 'not_exitcond_flatten33_mid299' <Predicate = (!icmp_ln77)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.80ns)   --->   "%exitcond_flatten_mid259 = and i1 %exitcond_flatten_mid295, i1 %not_exitcond_flatten33_mid299" [cnn_layer.cpp:77]   --->   Operation 67 'and' 'exitcond_flatten_mid259' <Predicate = (!icmp_ln77)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node empty_66)   --->   "%empty_65 = or i1 %exitcond_flatten_mid259, i1 %exitcond_flatten33_mid299" [cnn_layer.cpp:77]   --->   Operation 68 'or' 'empty_65' <Predicate = (!icmp_ln77)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.80ns) (out node of the LUT)   --->   "%empty_66 = or i1 %empty_65, i1 %empty" [cnn_layer.cpp:77]   --->   Operation 69 'or' 'empty_66' <Predicate = (!icmp_ln77)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.99ns)   --->   "%add_ln86_1 = add i4 %indvar_flatten_load, i4 1" [cnn_layer.cpp:86]   --->   Operation 70 'add' 'add_ln86_1' <Predicate = (!icmp_ln77)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.83ns)   --->   "%select_ln86_1 = select i1 %empty_66, i4 1, i4 %add_ln86_1" [cnn_layer.cpp:86]   --->   Operation 71 'select' 'select_ln86_1' <Predicate = (!icmp_ln77)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.41ns)   --->   "%add_ln84_1 = add i10 %indvar_flatten31_load, i10 1" [cnn_layer.cpp:84]   --->   Operation 72 'add' 'add_ln84_1' <Predicate = (!icmp_ln77)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.99ns)   --->   "%select_ln84_1 = select i1 %empty_64, i10 1, i10 %add_ln84_1" [cnn_layer.cpp:84]   --->   Operation 73 'select' 'select_ln84_1' <Predicate = (!icmp_ln77)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.29ns)   --->   "%store_ln84 = store i10 %select_ln84_1, i10 %indvar_flatten31" [cnn_layer.cpp:84]   --->   Operation 74 'store' 'store_ln84' <Predicate = (!icmp_ln77)> <Delay = 1.29>
ST_3 : Operation 75 [1/1] (1.29ns)   --->   "%store_ln86 = store i4 %select_ln86_1, i4 %indvar_flatten" [cnn_layer.cpp:86]   --->   Operation 75 'store' 'store_ln86' <Predicate = (!icmp_ln77)> <Delay = 1.29>

State 4 <SV = 3> <Delay = 6.99>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%n_load = load i2 %n"   --->   Operation 76 'load' 'n_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%m_load = load i2 %m"   --->   Operation 77 'load' 'm_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%ic_load = load i6 %ic"   --->   Operation 78 'load' 'ic_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%j_load = load i5 %j"   --->   Operation 79 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%i_load = load i5 %i"   --->   Operation 80 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%oc_load = load i6 %oc" [cnn_layer.cpp:77]   --->   Operation 81 'load' 'oc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.28ns)   --->   "%add_ln77 = add i6 %oc_load, i6 1" [cnn_layer.cpp:77]   --->   Operation 82 'add' 'add_ln77' <Predicate = (icmp_ln79)> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.97ns)   --->   "%select_ln77 = select i1 %icmp_ln79, i5 0, i5 %i_load" [cnn_layer.cpp:77]   --->   Operation 83 'select' 'select_ln77' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (1.02ns)   --->   "%first_iter_451 = icmp_eq  i5 %i_load, i5 0"   --->   Operation 84 'icmp' 'first_iter_451' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (1.02ns)   --->   "%first_iter_354 = icmp_eq  i5 %j_load, i5 0"   --->   Operation 85 'icmp' 'first_iter_354' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.28ns)   --->   "%first_iter_256 = icmp_eq  i6 %ic_load, i6 0"   --->   Operation 86 'icmp' 'first_iter_256' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.63ns)   --->   "%first_iter_158 = icmp_eq  i2 %m_load, i2 0"   --->   Operation 87 'icmp' 'first_iter_158' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.63ns)   --->   "%icmp_ln87 = icmp_eq  i2 %n_load, i2 3" [cnn_layer.cpp:87]   --->   Operation 88 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln87_mid230)   --->   "%and_ln77 = and i1 %icmp_ln87, i1 %xor_ln77" [cnn_layer.cpp:77]   --->   Operation 89 'and' 'and_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.97ns)   --->   "%select_ln77_1 = select i1 %icmp_ln79, i6 %add_ln77, i6 %oc_load" [cnn_layer.cpp:77]   --->   Operation 90 'select' 'select_ln77_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (1.02ns)   --->   "%add_ln79 = add i5 %select_ln77, i5 1" [cnn_layer.cpp:79]   --->   Operation 91 'add' 'add_ln79' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.97ns)   --->   "%j_mid268 = select i1 %empty, i5 0, i5 %j_load" [cnn_layer.cpp:77]   --->   Operation 92 'select' 'j_mid268' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln87_mid230)   --->   "%icmp_ln87_mid291 = and i1 %and_ln77, i1 %not_exitcond_flatten62_mid21508" [cnn_layer.cpp:77]   --->   Operation 93 'and' 'icmp_ln87_mid291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.97ns)   --->   "%select_ln79 = select i1 %and_ln77_3, i5 %add_ln79, i5 %select_ln77" [cnn_layer.cpp:79]   --->   Operation 94 'select' 'select_ln79' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (1.02ns)   --->   "%add_ln81 = add i5 %j_mid268, i5 1" [cnn_layer.cpp:81]   --->   Operation 95 'add' 'add_ln81' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.97ns)   --->   "%ic_mid239 = select i1 %empty_64, i6 0, i6 %ic_load" [cnn_layer.cpp:77]   --->   Operation 96 'select' 'ic_mid239' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.97ns)   --->   "%select_ln81 = select i1 %exitcond_flatten33_mid299, i5 %add_ln81, i5 %j_mid268" [cnn_layer.cpp:81]   --->   Operation 97 'select' 'select_ln81' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (1.28ns)   --->   "%add_ln84 = add i6 %ic_mid239, i6 1" [cnn_layer.cpp:84]   --->   Operation 98 'add' 'add_ln84' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.81ns)   --->   "%m_mid222 = select i1 %empty_66, i2 0, i2 %m_load" [cnn_layer.cpp:77]   --->   Operation 99 'select' 'm_mid222' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln87_mid230)   --->   "%exitcond_flatten_mid295_not = xor i1 %exitcond_flatten_mid295, i1 1" [cnn_layer.cpp:77]   --->   Operation 100 'xor' 'exitcond_flatten_mid295_not' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln87_mid230)   --->   "%not_exitcond_flatten_mid259 = or i1 %exitcond_flatten33_mid299, i1 %exitcond_flatten_mid295_not" [cnn_layer.cpp:77]   --->   Operation 101 'or' 'not_exitcond_flatten_mid259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln87_mid230)   --->   "%icmp_ln87_mid255 = and i1 %not_exitcond_flatten33_mid299, i1 %icmp_ln87_mid291" [cnn_layer.cpp:77]   --->   Operation 102 'and' 'icmp_ln87_mid255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.80ns) (out node of the LUT)   --->   "%icmp_ln87_mid230 = and i1 %icmp_ln87_mid255, i1 %not_exitcond_flatten_mid259" [cnn_layer.cpp:77]   --->   Operation 103 'and' 'icmp_ln87_mid230' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.97ns)   --->   "%select_ln84 = select i1 %exitcond_flatten_mid259, i6 %add_ln84, i6 %ic_mid239" [cnn_layer.cpp:84]   --->   Operation 104 'select' 'select_ln84' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.63ns)   --->   "%add_ln86 = add i2 %m_mid222, i2 1" [cnn_layer.cpp:86]   --->   Operation 105 'add' 'add_ln86' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node n_mid2)   --->   "%empty_67 = or i1 %empty_63, i1 %exitcond_flatten_mid259" [cnn_layer.cpp:77]   --->   Operation 106 'or' 'empty_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node n_mid2)   --->   "%empty_68 = or i1 %icmp_ln87_mid230, i1 %empty_67" [cnn_layer.cpp:77]   --->   Operation 107 'or' 'empty_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node n_mid2)   --->   "%empty_69 = or i1 %empty_68, i1 %icmp_ln79" [cnn_layer.cpp:77]   --->   Operation 108 'or' 'empty_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.81ns) (out node of the LUT)   --->   "%n_mid2 = select i1 %empty_69, i2 0, i2 %n_load" [cnn_layer.cpp:77]   --->   Operation 109 'select' 'n_mid2' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.81ns)   --->   "%select_ln86 = select i1 %icmp_ln87_mid230, i2 %add_ln86, i2 %m_mid222" [cnn_layer.cpp:86]   --->   Operation 110 'select' 'select_ln86' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%empty_70 = trunc i6 %select_ln77_1" [cnn_layer.cpp:77]   --->   Operation 111 'trunc' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i5 %select_ln79" [cnn_layer.cpp:95]   --->   Operation 112 'trunc' 'trunc_ln95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i4 %trunc_ln95" [cnn_layer.cpp:81]   --->   Operation 113 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i5 %select_ln81" [cnn_layer.cpp:89]   --->   Operation 114 'trunc' 'trunc_ln89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i6 %select_ln84" [cnn_layer.cpp:90]   --->   Operation 115 'trunc' 'trunc_ln90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln90, i4 0" [cnn_layer.cpp:90]   --->   Operation 116 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i9 %tmp" [cnn_layer.cpp:90]   --->   Operation 117 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln90 = shl i6 %select_ln84, i6 1" [cnn_layer.cpp:90]   --->   Operation 118 'shl' 'shl_ln90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln90_14 = zext i6 %shl_ln90" [cnn_layer.cpp:90]   --->   Operation 119 'zext' 'zext_ln90_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90_22 = add i10 %zext_ln90, i10 %zext_ln90_14" [cnn_layer.cpp:90]   --->   Operation 120 'add' 'add_ln90_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_70, i5 %trunc_ln90" [cnn_layer.cpp:90]   --->   Operation 121 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln90_15 = zext i10 %tmp_s" [cnn_layer.cpp:90]   --->   Operation 122 'zext' 'zext_ln90_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i5.i2, i5 %empty_70, i5 %trunc_ln90, i2 0" [cnn_layer.cpp:90]   --->   Operation 123 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln90 = sub i12 %p_shl, i12 %zext_ln90_15" [cnn_layer.cpp:90]   --->   Operation 124 'sub' 'sub_ln90' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln90_16 = zext i2 %select_ln86" [cnn_layer.cpp:90]   --->   Operation 125 'zext' 'zext_ln90_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln90_18 = add i12 %sub_ln90, i12 %zext_ln90_16" [cnn_layer.cpp:90]   --->   Operation 126 'add' 'add_ln90_18' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln90_4 = zext i2 %select_ln86" [cnn_layer.cpp:90]   --->   Operation 127 'zext' 'zext_ln90_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.99ns)   --->   "%add_ln90 = add i5 %zext_ln81, i5 %zext_ln90_4" [cnn_layer.cpp:90]   --->   Operation 128 'add' 'add_ln90' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln90_18 = zext i5 %add_ln90" [cnn_layer.cpp:90]   --->   Operation 129 'zext' 'zext_ln90_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln90_19 = add i10 %add_ln90_22, i10 %zext_ln90_18" [cnn_layer.cpp:90]   --->   Operation 130 'add' 'add_ln90_19' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 131 [1/1] (0.63ns)   --->   "%add_ln87 = add i2 %n_mid2, i2 1" [cnn_layer.cpp:87]   --->   Operation 131 'add' 'add_ln87' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.63ns)   --->   "%icmp_ln87_2 = icmp_eq  i2 %add_ln87, i2 3" [cnn_layer.cpp:87]   --->   Operation 132 'icmp' 'icmp_ln87_2' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.63ns)   --->   "%icmp_ln86_1 = icmp_eq  i2 %select_ln86, i2 2" [cnn_layer.cpp:86]   --->   Operation 133 'icmp' 'icmp_ln86_1' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (1.28ns)   --->   "%icmp_ln84_1 = icmp_eq  i6 %select_ln84, i6 31" [cnn_layer.cpp:84]   --->   Operation 134 'icmp' 'icmp_ln84_1' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87_2, void %new.latch.for.inc.split, void %last.iter.for.inc.split" [cnn_layer.cpp:87]   --->   Operation 135 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln86_1, void %new.latch.for.inc43, void %last.iter.for.inc43" [cnn_layer.cpp:87]   --->   Operation 136 'br' 'br_ln87' <Predicate = (icmp_ln87_2)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln84_1, void %new.latch.for.inc46, void %last.iter.for.inc46" [cnn_layer.cpp:87]   --->   Operation 137 'br' 'br_ln87' <Predicate = (icmp_ln87_2 & icmp_ln86_1)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln87 = br void %new.latch.for.inc43" [cnn_layer.cpp:87]   --->   Operation 138 'br' 'br_ln87' <Predicate = (icmp_ln87_2 & icmp_ln86_1)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln87 = br void %new.latch.for.inc.split" [cnn_layer.cpp:87]   --->   Operation 139 'br' 'br_ln87' <Predicate = (icmp_ln87_2)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (1.29ns)   --->   "%store_ln77 = store i6 %select_ln77_1, i6 %oc" [cnn_layer.cpp:77]   --->   Operation 140 'store' 'store_ln77' <Predicate = true> <Delay = 1.29>
ST_4 : Operation 141 [1/1] (1.29ns)   --->   "%store_ln79 = store i5 %select_ln79, i5 %i" [cnn_layer.cpp:79]   --->   Operation 141 'store' 'store_ln79' <Predicate = true> <Delay = 1.29>
ST_4 : Operation 142 [1/1] (1.29ns)   --->   "%store_ln81 = store i5 %select_ln81, i5 %j" [cnn_layer.cpp:81]   --->   Operation 142 'store' 'store_ln81' <Predicate = true> <Delay = 1.29>
ST_4 : Operation 143 [1/1] (1.29ns)   --->   "%store_ln84 = store i6 %select_ln84, i6 %ic" [cnn_layer.cpp:84]   --->   Operation 143 'store' 'store_ln84' <Predicate = true> <Delay = 1.29>
ST_4 : Operation 144 [1/1] (1.29ns)   --->   "%store_ln86 = store i2 %select_ln86, i2 %m" [cnn_layer.cpp:86]   --->   Operation 144 'store' 'store_ln86' <Predicate = true> <Delay = 1.29>
ST_4 : Operation 145 [1/1] (1.29ns)   --->   "%store_ln87 = store i2 %add_ln87, i2 %n" [cnn_layer.cpp:87]   --->   Operation 145 'store' 'store_ln87' <Predicate = true> <Delay = 1.29>

State 5 <SV = 4> <Delay = 6.89>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i4 %trunc_ln89" [cnn_layer.cpp:89]   --->   Operation 146 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln90_17 = zext i12 %add_ln90_18" [cnn_layer.cpp:90]   --->   Operation 147 'zext' 'zext_ln90_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %add_ln90_18, i2 0" [cnn_layer.cpp:90]   --->   Operation 148 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln90_3 = sub i14 %p_shl3, i14 %zext_ln90_17" [cnn_layer.cpp:90]   --->   Operation 149 'sub' 'sub_ln90_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %add_ln90_19, i4 0" [cnn_layer.cpp:90]   --->   Operation 150 'bitconcatenate' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln90_19, i1 0" [cnn_layer.cpp:90]   --->   Operation 151 'bitconcatenate' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i11 %tmp_53" [cnn_layer.cpp:83]   --->   Operation 152 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln83 = add i14 %tmp_52, i14 %zext_ln83" [cnn_layer.cpp:83]   --->   Operation 153 'add' 'add_ln83' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln90_19 = zext i2 %n_mid2" [cnn_layer.cpp:90]   --->   Operation 154 'zext' 'zext_ln90_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln90_20 = add i14 %sub_ln90_3, i14 %zext_ln90_19" [cnn_layer.cpp:90]   --->   Operation 155 'add' 'add_ln90_20' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln90_20 = zext i14 %add_ln90_20" [cnn_layer.cpp:90]   --->   Operation 156 'zext' 'zext_ln90_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%local_weights_addr = getelementptr i16 %local_weights, i32 0, i32 %zext_ln90_20" [cnn_layer.cpp:90]   --->   Operation 157 'getelementptr' 'local_weights_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln90_5 = zext i2 %n_mid2" [cnn_layer.cpp:90]   --->   Operation 158 'zext' 'zext_ln90_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.99ns)   --->   "%add_ln90_3 = add i5 %zext_ln89, i5 %zext_ln90_5" [cnn_layer.cpp:90]   --->   Operation 159 'add' 'add_ln90_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln90_21 = zext i5 %add_ln90_3" [cnn_layer.cpp:90]   --->   Operation 160 'zext' 'zext_ln90_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln90_21 = add i14 %add_ln83, i14 %zext_ln90_21" [cnn_layer.cpp:90]   --->   Operation 161 'add' 'add_ln90_21' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln90_22 = zext i14 %add_ln90_21" [cnn_layer.cpp:90]   --->   Operation 162 'zext' 'zext_ln90_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%input_buf_addr = getelementptr i16 %input_buf, i32 0, i32 %zext_ln90_22" [cnn_layer.cpp:90]   --->   Operation 163 'getelementptr' 'input_buf_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [2/2] (2.77ns)   --->   "%input_buf_load = load i14 %input_buf_addr" [cnn_layer.cpp:90]   --->   Operation 164 'load' 'input_buf_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10368> <RAM>
ST_5 : Operation 165 [2/2] (2.77ns)   --->   "%local_weights_load = load i14 %local_weights_addr" [cnn_layer.cpp:90]   --->   Operation 165 'load' 'local_weights_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9216> <RAM>

State 6 <SV = 5> <Delay = 3.75>
ST_6 : Operation 166 [1/2] ( I:2.77ns O:2.77ns )   --->   "%input_buf_load = load i14 %input_buf_addr" [cnn_layer.cpp:90]   --->   Operation 166 'load' 'input_buf_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10368> <RAM>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i16 %input_buf_load" [cnn_layer.cpp:90]   --->   Operation 167 'sext' 'sext_ln90' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/2] ( I:2.77ns O:2.77ns )   --->   "%local_weights_load = load i14 %local_weights_addr" [cnn_layer.cpp:90]   --->   Operation 168 'load' 'local_weights_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9216> <RAM>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln90_2 = sext i16 %local_weights_load" [cnn_layer.cpp:90]   --->   Operation 169 'sext' 'sext_ln90_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [3/3] (0.98ns) (grouped into DSP with root node sum_4)   --->   "%mul_ln90 = mul i32 %sext_ln90_2, i32 %sext_ln90" [cnn_layer.cpp:90]   --->   Operation 170 'mul' 'mul_ln90' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.75>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%oc_cast_cast = zext i5 %empty_70" [cnn_layer.cpp:77]   --->   Operation 171 'zext' 'oc_cast_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%local_bias_addr = getelementptr i16 %local_bias, i32 0, i32 %oc_cast_cast" [cnn_layer.cpp:77]   --->   Operation 172 'getelementptr' 'local_bias_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [2/2] (1.75ns)   --->   "%local_bias_load = load i5 %local_bias_addr" [cnn_layer.cpp:77]   --->   Operation 173 'load' 'local_bias_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_7 : Operation 174 [2/3] (0.98ns) (grouped into DSP with root node sum_4)   --->   "%mul_ln90 = mul i32 %sext_ln90_2, i32 %sext_ln90" [cnn_layer.cpp:90]   --->   Operation 174 'mul' 'mul_ln90' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.80>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%sum_2_load = load i32 %sum_2"   --->   Operation 175 'load' 'sum_2_load' <Predicate = (!and_ln77_3 & !exitcond_flatten33_mid299)> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln7910_load = load i32 %sext_ln7910"   --->   Operation 176 'load' 'sext_ln7910_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_s"   --->   Operation 177 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2359296, i64 2359296, i64 2359296"   --->   Operation 178 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node first_iter_4_mid2)   --->   "%or_ln77 = or i1 %icmp_ln79, i1 %first_iter_451" [cnn_layer.cpp:77]   --->   Operation 179 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node or_ln87_2)   --->   "%or_ln77_1 = or i1 %icmp_ln79, i1 %first_iter_354" [cnn_layer.cpp:77]   --->   Operation 180 'or' 'or_ln77_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln87_1)   --->   "%or_ln77_2 = or i1 %icmp_ln79, i1 %first_iter_256" [cnn_layer.cpp:77]   --->   Operation 181 'or' 'or_ln77_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node first_iter_1_mid228)   --->   "%or_ln77_3 = or i1 %icmp_ln79, i1 %first_iter_158" [cnn_layer.cpp:77]   --->   Operation 182 'or' 'or_ln77_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node sum_9_mid247)   --->   "%sum_9_mid279 = select i1 %and_ln77_3, i32 %sext_ln7910_load, i32 %sum_2_load" [cnn_layer.cpp:77]   --->   Operation 183 'select' 'sum_9_mid279' <Predicate = (!exitcond_flatten33_mid299)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (1.02ns)   --->   "%first_iter_4_mid1 = icmp_eq  i5 %add_ln79, i5 0" [cnn_layer.cpp:79]   --->   Operation 184 'icmp' 'first_iter_4_mid1' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.81ns) (out node of the LUT)   --->   "%first_iter_4_mid2 = select i1 %and_ln77_3, i1 %first_iter_4_mid1, i1 %or_ln77" [cnn_layer.cpp:77]   --->   Operation 185 'select' 'first_iter_4_mid2' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node or_ln87_2)   --->   "%first_iter_3_mid281 = or i1 %and_ln77_3, i1 %or_ln77_1" [cnn_layer.cpp:77]   --->   Operation 186 'or' 'first_iter_3_mid281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node xor_ln87_1)   --->   "%first_iter_2_mid285 = or i1 %and_ln77_3, i1 %or_ln77_2" [cnn_layer.cpp:77]   --->   Operation 187 'or' 'first_iter_2_mid285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node first_iter_1_mid228)   --->   "%first_iter_1_mid289 = or i1 %and_ln77_3, i1 %or_ln77_3" [cnn_layer.cpp:77]   --->   Operation 188 'or' 'first_iter_1_mid289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [1/1] (0.70ns) (out node of the LUT)   --->   "%sum_9_mid247 = select i1 %exitcond_flatten33_mid299, i32 %sext_ln7910_load, i32 %sum_9_mid279" [cnn_layer.cpp:77]   --->   Operation 189 'select' 'sum_9_mid247' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 190 [1/1] (1.02ns)   --->   "%first_iter_3_mid1 = icmp_eq  i5 %add_ln81, i5 0" [cnn_layer.cpp:81]   --->   Operation 190 'icmp' 'first_iter_3_mid1' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node or_ln87_2)   --->   "%first_iter_3_mid2 = select i1 %exitcond_flatten33_mid299, i1 %first_iter_3_mid1, i1 %first_iter_3_mid281" [cnn_layer.cpp:77]   --->   Operation 191 'select' 'first_iter_3_mid2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node xor_ln87_1)   --->   "%first_iter_2_mid249 = or i1 %exitcond_flatten33_mid299, i1 %first_iter_2_mid285" [cnn_layer.cpp:77]   --->   Operation 192 'or' 'first_iter_2_mid249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node first_iter_1_mid228)   --->   "%first_iter_1_mid253 = or i1 %exitcond_flatten33_mid299, i1 %first_iter_1_mid289" [cnn_layer.cpp:77]   --->   Operation 193 'or' 'first_iter_1_mid253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (1.28ns)   --->   "%first_iter_2_mid1 = icmp_eq  i6 %add_ln84, i6 0" [cnn_layer.cpp:84]   --->   Operation 194 'icmp' 'first_iter_2_mid1' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node xor_ln87_1)   --->   "%first_iter_2_mid2 = select i1 %exitcond_flatten_mid259, i1 %first_iter_2_mid1, i1 %first_iter_2_mid249" [cnn_layer.cpp:77]   --->   Operation 195 'select' 'first_iter_2_mid2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 196 [1/1] (0.80ns) (out node of the LUT)   --->   "%first_iter_1_mid228 = or i1 %exitcond_flatten_mid259, i1 %first_iter_1_mid253" [cnn_layer.cpp:77]   --->   Operation 196 'or' 'first_iter_1_mid228' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [1/1] (0.63ns)   --->   "%first_iter_1_mid1 = icmp_eq  i2 %add_ln86, i2 0" [cnn_layer.cpp:86]   --->   Operation 197 'icmp' 'first_iter_1_mid1' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node or_ln87_1)   --->   "%first_iter_1_mid2 = select i1 %icmp_ln87_mid230, i1 %first_iter_1_mid1, i1 %first_iter_1_mid228" [cnn_layer.cpp:77]   --->   Operation 198 'select' 'first_iter_1_mid2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 199 [1/2] ( I:1.75ns O:1.75ns )   --->   "%local_bias_load = load i5 %local_bias_addr" [cnn_layer.cpp:77]   --->   Operation 199 'load' 'local_bias_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%sum = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %local_bias_load, i12 0" [cnn_layer.cpp:77]   --->   Operation 200 'bitconcatenate' 'sum' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.63ns)   --->   "%icmp_ln87_1 = icmp_ne  i2 %n_mid2, i2 0" [cnn_layer.cpp:87]   --->   Operation 201 'icmp' 'icmp_ln87_1' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node or_ln87_1)   --->   "%xor_ln87 = xor i1 %first_iter_1_mid2, i1 1" [cnn_layer.cpp:87]   --->   Operation 202 'xor' 'xor_ln87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node or_ln87_1)   --->   "%or_ln87 = or i1 %icmp_ln87_1, i1 %xor_ln87" [cnn_layer.cpp:87]   --->   Operation 203 'or' 'or_ln87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [1/1] (0.81ns) (out node of the LUT)   --->   "%xor_ln87_1 = xor i1 %first_iter_2_mid2, i1 1" [cnn_layer.cpp:87]   --->   Operation 204 'xor' 'xor_ln87_1' <Predicate = true> <Delay = 0.81> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln87_1 = or i1 %or_ln87, i1 %xor_ln87_1" [cnn_layer.cpp:87]   --->   Operation 205 'or' 'or_ln87_1' <Predicate = true> <Delay = 0.81> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node or_ln87_2)   --->   "%xor_ln87_2 = xor i1 %first_iter_3_mid2, i1 1" [cnn_layer.cpp:87]   --->   Operation 206 'xor' 'xor_ln87_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 207 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln87_2 = or i1 %or_ln87_1, i1 %xor_ln87_2" [cnn_layer.cpp:87]   --->   Operation 207 'or' 'or_ln87_2' <Predicate = true> <Delay = 0.81> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %or_ln87_2, void %new.body.VITIS_LOOP_81_3, void %for.inc66.for.inc.split_crit_edge" [cnn_layer.cpp:87]   --->   Operation 208 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i28 %sum" [cnn_layer.cpp:79]   --->   Operation 209 'sext' 'sext_ln79' <Predicate = (!or_ln87_2)> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (0.70ns)   --->   "%select_ln79_1 = select i1 %first_iter_4_mid2, i32 %sext_ln79, i32 %sext_ln7910_load" [cnn_layer.cpp:79]   --->   Operation 210 'select' 'select_ln79_1' <Predicate = (!or_ln87_2)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 211 [1/1] (0.70ns)   --->   "%select_ln79_2 = select i1 %first_iter_4_mid2, i32 %sext_ln79, i32 %sum_9_mid247" [cnn_layer.cpp:79]   --->   Operation 211 'select' 'select_ln79_2' <Predicate = (!or_ln87_2)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%store_ln79 = store i32 %select_ln79_1, i32 %sext_ln7910" [cnn_layer.cpp:79]   --->   Operation 212 'store' 'store_ln79' <Predicate = (!or_ln87_2)> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (1.32ns)   --->   "%store_ln83 = store i32 %select_ln79_2, i32 %sum_2" [cnn_layer.cpp:83]   --->   Operation 213 'store' 'store_ln83' <Predicate = (!or_ln87_2)> <Delay = 1.32>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc.split" [cnn_layer.cpp:81]   --->   Operation 214 'br' 'br_ln81' <Predicate = (!or_ln87_2)> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (1.32ns)   --->   "%store_ln83 = store i32 %sum_9_mid247, i32 %sum_2" [cnn_layer.cpp:83]   --->   Operation 215 'store' 'store_ln83' <Predicate = (or_ln87_2)> <Delay = 1.32>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln87 = br void %for.inc.split" [cnn_layer.cpp:87]   --->   Operation 216 'br' 'br_ln87' <Predicate = (or_ln87_2)> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%sum_2_load_1 = load i32 %sum_2" [cnn_layer.cpp:90]   --->   Operation 217 'load' 'sum_2_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 218 [1/3] (0.00ns) (grouped into DSP with root node sum_4)   --->   "%mul_ln90 = mul i32 %sext_ln90_2, i32 %sext_ln90" [cnn_layer.cpp:90]   --->   Operation 218 'mul' 'mul_ln90' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 219 [2/2] (1.76ns) (root node of the DSP)   --->   "%sum_4 = add i32 %mul_ln90, i32 %sum_2_load_1" [cnn_layer.cpp:90]   --->   Operation 219 'add' 'sum_4' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 233 [1/1] (1.29ns)   --->   "%ret_ln99 = ret" [cnn_layer.cpp:99]   --->   Operation 233 'ret' 'ret_ln99' <Predicate = (icmp_ln77)> <Delay = 1.29>

State 9 <SV = 8> <Delay = 6.68>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%specpipeline_ln83 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [cnn_layer.cpp:83]   --->   Operation 220 'specpipeline' 'specpipeline_ln83' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 221 [1/2] (1.76ns) (root node of the DSP)   --->   "%sum_4 = add i32 %mul_ln90, i32 %sum_2_load_1" [cnn_layer.cpp:90]   --->   Operation 221 'add' 'sum_4' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%result = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sum_4, i32 12, i32 27" [cnn_layer.cpp:94]   --->   Operation 222 'partselect' 'result' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln94_2 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %sum_4, i32 12, i32 26" [cnn_layer.cpp:94]   --->   Operation 223 'partselect' 'trunc_ln94_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (1.54ns)   --->   "%icmp_ln95 = icmp_sgt  i16 %result, i16 0" [cnn_layer.cpp:95]   --->   Operation 224 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 225 [1/1] (0.60ns)   --->   "%select_ln95 = select i1 %icmp_ln95, i15 %trunc_ln94_2, i15 0" [cnn_layer.cpp:95]   --->   Operation 225 'select' 'select_ln95' <Predicate = true> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i4.i4, i5 %empty_70, i4 %trunc_ln95, i4 %trunc_ln89" [cnn_layer.cpp:95]   --->   Operation 226 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i13 %tmp_39" [cnn_layer.cpp:95]   --->   Operation 227 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%output_buf_addr = getelementptr i15 %output_buf, i32 0, i32 %zext_ln95" [cnn_layer.cpp:95]   --->   Operation 228 'getelementptr' 'output_buf_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 229 [1/1] ( I:2.77ns O:2.77ns )   --->   "%store_ln95 = store i15 %select_ln95, i13 %output_buf_addr" [cnn_layer.cpp:95]   --->   Operation 229 'store' 'store_ln95' <Predicate = (icmp_ln87_2 & icmp_ln86_1 & icmp_ln84_1)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8192> <RAM>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln87 = br void %new.latch.for.inc46" [cnn_layer.cpp:87]   --->   Operation 230 'br' 'br_ln87' <Predicate = (icmp_ln87_2 & icmp_ln86_1 & icmp_ln84_1)> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (1.32ns)   --->   "%store_ln83 = store i32 %sum_4, i32 %sum_2" [cnn_layer.cpp:83]   --->   Operation 231 'store' 'store_ln83' <Predicate = true> <Delay = 1.32>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln87 = br void %for.inc" [cnn_layer.cpp:87]   --->   Operation 232 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ local_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ local_bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_2                           (alloca           ) [ 0111111111]
n                               (alloca           ) [ 0111100000]
m                               (alloca           ) [ 0111100000]
indvar_flatten                  (alloca           ) [ 0111000000]
ic                              (alloca           ) [ 0111100000]
indvar_flatten31                (alloca           ) [ 0111000000]
j                               (alloca           ) [ 0111100000]
indvar_flatten60                (alloca           ) [ 0110000000]
i                               (alloca           ) [ 0111100000]
indvar_flatten100               (alloca           ) [ 0110000000]
oc                              (alloca           ) [ 0111100000]
indvar_flatten151               (alloca           ) [ 0110000000]
sext_ln7910                     (alloca           ) [ 0111111110]
store_ln0                       (store            ) [ 0000000000]
store_ln77                      (store            ) [ 0000000000]
store_ln0                       (store            ) [ 0000000000]
store_ln79                      (store            ) [ 0000000000]
store_ln0                       (store            ) [ 0000000000]
store_ln81                      (store            ) [ 0000000000]
store_ln0                       (store            ) [ 0000000000]
store_ln84                      (store            ) [ 0000000000]
store_ln0                       (store            ) [ 0000000000]
store_ln86                      (store            ) [ 0000000000]
store_ln87                      (store            ) [ 0000000000]
br_ln77                         (br               ) [ 0000000000]
indvar_flatten60_load           (load             ) [ 0000000000]
indvar_flatten100_load          (load             ) [ 0000000000]
indvar_flatten151_load          (load             ) [ 0000000000]
icmp_ln77                       (icmp             ) [ 0111111110]
add_ln77_1                      (add              ) [ 0000000000]
br_ln77                         (br               ) [ 0000000000]
icmp_ln79                       (icmp             ) [ 0101111110]
xor_ln77                        (xor              ) [ 0101100000]
icmp_ln81                       (icmp             ) [ 0101000000]
and_ln77_3                      (and              ) [ 0101111110]
empty                           (or               ) [ 0101100000]
add_ln81_1                      (add              ) [ 0000000000]
select_ln81_1                   (select           ) [ 0000000000]
add_ln79_1                      (add              ) [ 0000000000]
select_ln79_3                   (select           ) [ 0000000000]
store_ln77                      (store            ) [ 0000000000]
store_ln79                      (store            ) [ 0000000000]
store_ln81                      (store            ) [ 0000000000]
indvar_flatten_load             (load             ) [ 0000000000]
indvar_flatten31_load           (load             ) [ 0000000000]
icmp_ln86                       (icmp             ) [ 0000000000]
and_ln77_1                      (and              ) [ 0000000000]
icmp_ln84                       (icmp             ) [ 0000000000]
exitcond_flatten62_not9         (xor              ) [ 0000000000]
not_exitcond_flatten62_mid21508 (or               ) [ 0100100000]
exitcond_flatten_mid295         (and              ) [ 0100100000]
and_ln77_2                      (and              ) [ 0000000000]
exitcond_flatten33_mid299       (and              ) [ 0100111110]
empty_63                        (or               ) [ 0100100000]
empty_64                        (or               ) [ 0100100000]
not_exitcond_flatten33_mid299   (xor              ) [ 0100100000]
exitcond_flatten_mid259         (and              ) [ 0100111110]
empty_65                        (or               ) [ 0000000000]
empty_66                        (or               ) [ 0100100000]
add_ln86_1                      (add              ) [ 0000000000]
select_ln86_1                   (select           ) [ 0000000000]
add_ln84_1                      (add              ) [ 0000000000]
select_ln84_1                   (select           ) [ 0000000000]
store_ln84                      (store            ) [ 0000000000]
store_ln86                      (store            ) [ 0000000000]
n_load                          (load             ) [ 0000000000]
m_load                          (load             ) [ 0000000000]
ic_load                         (load             ) [ 0000000000]
j_load                          (load             ) [ 0000000000]
i_load                          (load             ) [ 0000000000]
oc_load                         (load             ) [ 0000000000]
add_ln77                        (add              ) [ 0000000000]
select_ln77                     (select           ) [ 0000000000]
first_iter_451                  (icmp             ) [ 0100011110]
first_iter_354                  (icmp             ) [ 0100011110]
first_iter_256                  (icmp             ) [ 0100011110]
first_iter_158                  (icmp             ) [ 0100011110]
icmp_ln87                       (icmp             ) [ 0000000000]
and_ln77                        (and              ) [ 0000000000]
select_ln77_1                   (select           ) [ 0000000000]
add_ln79                        (add              ) [ 0100011110]
j_mid268                        (select           ) [ 0000000000]
icmp_ln87_mid291                (and              ) [ 0000000000]
select_ln79                     (select           ) [ 0000000000]
add_ln81                        (add              ) [ 0100011110]
ic_mid239                       (select           ) [ 0000000000]
select_ln81                     (select           ) [ 0000000000]
add_ln84                        (add              ) [ 0100011110]
m_mid222                        (select           ) [ 0000000000]
exitcond_flatten_mid295_not     (xor              ) [ 0000000000]
not_exitcond_flatten_mid259     (or               ) [ 0000000000]
icmp_ln87_mid255                (and              ) [ 0000000000]
icmp_ln87_mid230                (and              ) [ 0100011110]
select_ln84                     (select           ) [ 0000000000]
add_ln86                        (add              ) [ 0100011110]
empty_67                        (or               ) [ 0000000000]
empty_68                        (or               ) [ 0000000000]
empty_69                        (or               ) [ 0000000000]
n_mid2                          (select           ) [ 0100011110]
select_ln86                     (select           ) [ 0000000000]
empty_70                        (trunc            ) [ 0100011111]
trunc_ln95                      (trunc            ) [ 0100011111]
zext_ln81                       (zext             ) [ 0000000000]
trunc_ln89                      (trunc            ) [ 0100011111]
trunc_ln90                      (trunc            ) [ 0000000000]
tmp                             (bitconcatenate   ) [ 0000000000]
zext_ln90                       (zext             ) [ 0000000000]
shl_ln90                        (shl              ) [ 0000000000]
zext_ln90_14                    (zext             ) [ 0000000000]
add_ln90_22                     (add              ) [ 0000000000]
tmp_s                           (bitconcatenate   ) [ 0000000000]
zext_ln90_15                    (zext             ) [ 0000000000]
p_shl                           (bitconcatenate   ) [ 0000000000]
sub_ln90                        (sub              ) [ 0000000000]
zext_ln90_16                    (zext             ) [ 0000000000]
add_ln90_18                     (add              ) [ 0100010000]
zext_ln90_4                     (zext             ) [ 0000000000]
add_ln90                        (add              ) [ 0000000000]
zext_ln90_18                    (zext             ) [ 0000000000]
add_ln90_19                     (add              ) [ 0100010000]
add_ln87                        (add              ) [ 0000000000]
icmp_ln87_2                     (icmp             ) [ 0100111111]
icmp_ln86_1                     (icmp             ) [ 0100111111]
icmp_ln84_1                     (icmp             ) [ 0100011111]
br_ln87                         (br               ) [ 0000000000]
br_ln87                         (br               ) [ 0000000000]
br_ln87                         (br               ) [ 0000000000]
br_ln87                         (br               ) [ 0000000000]
br_ln87                         (br               ) [ 0000000000]
store_ln77                      (store            ) [ 0000000000]
store_ln79                      (store            ) [ 0000000000]
store_ln81                      (store            ) [ 0000000000]
store_ln84                      (store            ) [ 0000000000]
store_ln86                      (store            ) [ 0000000000]
store_ln87                      (store            ) [ 0000000000]
zext_ln89                       (zext             ) [ 0000000000]
zext_ln90_17                    (zext             ) [ 0000000000]
p_shl3                          (bitconcatenate   ) [ 0000000000]
sub_ln90_3                      (sub              ) [ 0000000000]
tmp_52                          (bitconcatenate   ) [ 0000000000]
tmp_53                          (bitconcatenate   ) [ 0000000000]
zext_ln83                       (zext             ) [ 0000000000]
add_ln83                        (add              ) [ 0000000000]
zext_ln90_19                    (zext             ) [ 0000000000]
add_ln90_20                     (add              ) [ 0000000000]
zext_ln90_20                    (zext             ) [ 0000000000]
local_weights_addr              (getelementptr    ) [ 0100001000]
zext_ln90_5                     (zext             ) [ 0000000000]
add_ln90_3                      (add              ) [ 0000000000]
zext_ln90_21                    (zext             ) [ 0000000000]
add_ln90_21                     (add              ) [ 0000000000]
zext_ln90_22                    (zext             ) [ 0000000000]
input_buf_addr                  (getelementptr    ) [ 0100001000]
input_buf_load                  (load             ) [ 0000000000]
sext_ln90                       (sext             ) [ 0100000110]
local_weights_load              (load             ) [ 0000000000]
sext_ln90_2                     (sext             ) [ 0100000110]
oc_cast_cast                    (zext             ) [ 0000000000]
local_bias_addr                 (getelementptr    ) [ 0100000010]
sum_2_load                      (load             ) [ 0000000000]
sext_ln7910_load                (load             ) [ 0000000000]
specloopname_ln0                (specloopname     ) [ 0000000000]
speclooptripcount_ln0           (speclooptripcount) [ 0000000000]
or_ln77                         (or               ) [ 0000000000]
or_ln77_1                       (or               ) [ 0000000000]
or_ln77_2                       (or               ) [ 0000000000]
or_ln77_3                       (or               ) [ 0000000000]
sum_9_mid279                    (select           ) [ 0000000000]
first_iter_4_mid1               (icmp             ) [ 0000000000]
first_iter_4_mid2               (select           ) [ 0000000000]
first_iter_3_mid281             (or               ) [ 0000000000]
first_iter_2_mid285             (or               ) [ 0000000000]
first_iter_1_mid289             (or               ) [ 0000000000]
sum_9_mid247                    (select           ) [ 0000000000]
first_iter_3_mid1               (icmp             ) [ 0000000000]
first_iter_3_mid2               (select           ) [ 0000000000]
first_iter_2_mid249             (or               ) [ 0000000000]
first_iter_1_mid253             (or               ) [ 0000000000]
first_iter_2_mid1               (icmp             ) [ 0000000000]
first_iter_2_mid2               (select           ) [ 0000000000]
first_iter_1_mid228             (or               ) [ 0000000000]
first_iter_1_mid1               (icmp             ) [ 0000000000]
first_iter_1_mid2               (select           ) [ 0000000000]
local_bias_load                 (load             ) [ 0000000000]
sum                             (bitconcatenate   ) [ 0000000000]
icmp_ln87_1                     (icmp             ) [ 0000000000]
xor_ln87                        (xor              ) [ 0000000000]
or_ln87                         (or               ) [ 0000000000]
xor_ln87_1                      (xor              ) [ 0000000000]
or_ln87_1                       (or               ) [ 0000000000]
xor_ln87_2                      (xor              ) [ 0000000000]
or_ln87_2                       (or               ) [ 0100000010]
br_ln87                         (br               ) [ 0000000000]
sext_ln79                       (sext             ) [ 0000000000]
select_ln79_1                   (select           ) [ 0000000000]
select_ln79_2                   (select           ) [ 0000000000]
store_ln79                      (store            ) [ 0000000000]
store_ln83                      (store            ) [ 0000000000]
br_ln81                         (br               ) [ 0000000000]
store_ln83                      (store            ) [ 0000000000]
br_ln87                         (br               ) [ 0000000000]
sum_2_load_1                    (load             ) [ 0100000001]
mul_ln90                        (mul              ) [ 0100000001]
specpipeline_ln83               (specpipeline     ) [ 0000000000]
sum_4                           (add              ) [ 0000000000]
result                          (partselect       ) [ 0000000000]
trunc_ln94_2                    (partselect       ) [ 0000000000]
icmp_ln95                       (icmp             ) [ 0000000000]
select_ln95                     (select           ) [ 0000000000]
tmp_39                          (bitconcatenate   ) [ 0000000000]
zext_ln95                       (zext             ) [ 0000000000]
output_buf_addr                 (getelementptr    ) [ 0000000000]
store_ln95                      (store            ) [ 0000000000]
br_ln87                         (br               ) [ 0000000000]
store_ln83                      (store            ) [ 0000000000]
br_ln87                         (br               ) [ 0000000000]
ret_ln99                        (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_buf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="local_weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="local_bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_buf">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_s"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i16.i12"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i5.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="sum_2_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_2/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="n_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="m_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvar_flatten_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="ic_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ic/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvar_flatten31_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten31/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="j_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvar_flatten60_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten60/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="indvar_flatten100_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten100/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="oc_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="oc/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="indvar_flatten151_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten151/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sext_ln7910_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sext_ln7910/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="local_weights_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="14" slack="0"/>
<pin id="166" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_weights_addr/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="input_buf_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="14" slack="0"/>
<pin id="173" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf_addr/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="14" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_buf_load/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="14" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_weights_load/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="local_bias_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="5" slack="0"/>
<pin id="192" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_bias_addr/7 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_bias_load/7 "/>
</bind>
</comp>

<comp id="201" class="1004" name="output_buf_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="15" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="13" slack="0"/>
<pin id="205" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_buf_addr/9 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln95_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="13" slack="0"/>
<pin id="210" dir="0" index="1" bw="15" slack="0"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/9 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln0_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="22" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln77_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="6" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln0_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="18" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln79_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="5" slack="0"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln0_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="14" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln81_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="5" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln0_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="10" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln84_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="6" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln0_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="4" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln86_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="2" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln87_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="2" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="indvar_flatten60_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="14" slack="1"/>
<pin id="271" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten60_load/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="indvar_flatten100_load_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="18" slack="1"/>
<pin id="274" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten100_load/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="indvar_flatten151_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="22" slack="1"/>
<pin id="277" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten151_load/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln77_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="22" slack="0"/>
<pin id="280" dir="0" index="1" bw="22" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln77_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="22" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_1/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln79_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="18" slack="0"/>
<pin id="292" dir="0" index="1" bw="18" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="xor_ln77_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln81_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="14" slack="0"/>
<pin id="304" dir="0" index="1" bw="14" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="and_ln77_3_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_3/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="empty_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln81_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="14" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81_1/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="select_ln81_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="14" slack="0"/>
<pin id="329" dir="0" index="2" bw="14" slack="0"/>
<pin id="330" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81_1/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln79_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="18" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_1/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="select_ln79_3_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="18" slack="0"/>
<pin id="343" dir="0" index="2" bw="18" slack="0"/>
<pin id="344" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_3/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln77_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="22" slack="0"/>
<pin id="350" dir="0" index="1" bw="22" slack="1"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln79_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="18" slack="0"/>
<pin id="355" dir="0" index="1" bw="18" slack="1"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln81_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="14" slack="0"/>
<pin id="360" dir="0" index="1" bw="14" slack="1"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="indvar_flatten_load_load_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="2"/>
<pin id="365" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="indvar_flatten31_load_load_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="2"/>
<pin id="368" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten31_load/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="icmp_ln86_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="0"/>
<pin id="371" dir="0" index="1" bw="4" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="and_ln77_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="1"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_1/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="icmp_ln84_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="10" slack="0"/>
<pin id="382" dir="0" index="1" bw="10" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="exitcond_flatten62_not9_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="exitcond_flatten62_not9/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="not_exitcond_flatten62_mid21508_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_exitcond_flatten62_mid21508/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="exitcond_flatten_mid295_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_flatten_mid295/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="and_ln77_2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_2/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="exitcond_flatten33_mid299_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_flatten33_mid299/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="empty_63_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="1"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_63/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="empty_64_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="1"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_64/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="not_exitcond_flatten33_mid299_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten33_mid299/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="exitcond_flatten_mid259_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_flatten_mid259/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="empty_65_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_65/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="empty_66_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="1"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_66/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln86_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_1/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="select_ln86_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="4" slack="0"/>
<pin id="455" dir="0" index="2" bw="4" slack="0"/>
<pin id="456" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_1/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="add_ln84_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="10" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_1/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="select_ln84_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="10" slack="0"/>
<pin id="469" dir="0" index="2" bw="10" slack="0"/>
<pin id="470" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84_1/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="store_ln84_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="10" slack="0"/>
<pin id="476" dir="0" index="1" bw="10" slack="2"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="store_ln86_store_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="0"/>
<pin id="481" dir="0" index="1" bw="4" slack="2"/>
<pin id="482" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="n_load_load_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="3"/>
<pin id="486" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_load/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="m_load_load_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="2" slack="3"/>
<pin id="489" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_load/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="ic_load_load_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="6" slack="3"/>
<pin id="492" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ic_load/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="j_load_load_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="5" slack="3"/>
<pin id="495" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="i_load_load_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="5" slack="3"/>
<pin id="498" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="oc_load_load_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="6" slack="3"/>
<pin id="501" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="oc_load/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add_ln77_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="6" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="select_ln77_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="2"/>
<pin id="510" dir="0" index="1" bw="5" slack="0"/>
<pin id="511" dir="0" index="2" bw="5" slack="0"/>
<pin id="512" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="first_iter_451_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="5" slack="0"/>
<pin id="517" dir="0" index="1" bw="5" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_451/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="first_iter_354_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="0"/>
<pin id="523" dir="0" index="1" bw="5" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_354/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="first_iter_256_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="6" slack="0"/>
<pin id="529" dir="0" index="1" bw="6" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_256/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="first_iter_158_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="2" slack="0"/>
<pin id="535" dir="0" index="1" bw="2" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_158/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="icmp_ln87_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="2" slack="0"/>
<pin id="541" dir="0" index="1" bw="2" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="and_ln77_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="2"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="select_ln77_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="2"/>
<pin id="552" dir="0" index="1" bw="6" slack="0"/>
<pin id="553" dir="0" index="2" bw="6" slack="0"/>
<pin id="554" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_1/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="add_ln79_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="5" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="j_mid268_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="2"/>
<pin id="565" dir="0" index="1" bw="5" slack="0"/>
<pin id="566" dir="0" index="2" bw="5" slack="0"/>
<pin id="567" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid268/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="icmp_ln87_mid291_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="1"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="icmp_ln87_mid291/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="select_ln79_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="2"/>
<pin id="577" dir="0" index="1" bw="5" slack="0"/>
<pin id="578" dir="0" index="2" bw="5" slack="0"/>
<pin id="579" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln81_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="5" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="ic_mid239_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="1"/>
<pin id="590" dir="0" index="1" bw="6" slack="0"/>
<pin id="591" dir="0" index="2" bw="6" slack="0"/>
<pin id="592" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ic_mid239/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="select_ln81_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="1"/>
<pin id="597" dir="0" index="1" bw="5" slack="0"/>
<pin id="598" dir="0" index="2" bw="5" slack="0"/>
<pin id="599" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81/4 "/>
</bind>
</comp>

<comp id="602" class="1004" name="add_ln84_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="6" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="m_mid222_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="1"/>
<pin id="610" dir="0" index="1" bw="2" slack="0"/>
<pin id="611" dir="0" index="2" bw="2" slack="0"/>
<pin id="612" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_mid222/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="exitcond_flatten_mid295_not_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="1"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="exitcond_flatten_mid295_not/4 "/>
</bind>
</comp>

<comp id="620" class="1004" name="not_exitcond_flatten_mid259_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="1"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_exitcond_flatten_mid259/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="icmp_ln87_mid255_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="1"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="icmp_ln87_mid255/4 "/>
</bind>
</comp>

<comp id="630" class="1004" name="icmp_ln87_mid230_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="icmp_ln87_mid230/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="select_ln84_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="1"/>
<pin id="638" dir="0" index="1" bw="6" slack="0"/>
<pin id="639" dir="0" index="2" bw="6" slack="0"/>
<pin id="640" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84/4 "/>
</bind>
</comp>

<comp id="643" class="1004" name="add_ln86_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="2" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/4 "/>
</bind>
</comp>

<comp id="649" class="1004" name="empty_67_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="1"/>
<pin id="651" dir="0" index="1" bw="1" slack="1"/>
<pin id="652" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_67/4 "/>
</bind>
</comp>

<comp id="653" class="1004" name="empty_68_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_68/4 "/>
</bind>
</comp>

<comp id="659" class="1004" name="empty_69_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="2"/>
<pin id="662" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_69/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="n_mid2_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="2" slack="0"/>
<pin id="667" dir="0" index="2" bw="2" slack="0"/>
<pin id="668" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_mid2/4 "/>
</bind>
</comp>

<comp id="672" class="1004" name="select_ln86_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="2" slack="0"/>
<pin id="675" dir="0" index="2" bw="2" slack="0"/>
<pin id="676" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="empty_70_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="6" slack="0"/>
<pin id="682" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_70/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="trunc_ln95_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="5" slack="0"/>
<pin id="686" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln95/4 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln81_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="4" slack="0"/>
<pin id="690" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="trunc_ln89_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="5" slack="0"/>
<pin id="694" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln89/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="trunc_ln90_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="6" slack="0"/>
<pin id="698" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln90/4 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="9" slack="0"/>
<pin id="702" dir="0" index="1" bw="5" slack="0"/>
<pin id="703" dir="0" index="2" bw="1" slack="0"/>
<pin id="704" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="708" class="1004" name="zext_ln90_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="9" slack="0"/>
<pin id="710" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/4 "/>
</bind>
</comp>

<comp id="712" class="1004" name="shl_ln90_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="6" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln90/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln90_14_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="6" slack="0"/>
<pin id="720" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_14/4 "/>
</bind>
</comp>

<comp id="722" class="1004" name="add_ln90_22_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="9" slack="0"/>
<pin id="724" dir="0" index="1" bw="6" slack="0"/>
<pin id="725" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90_22/4 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_s_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="10" slack="0"/>
<pin id="730" dir="0" index="1" bw="5" slack="0"/>
<pin id="731" dir="0" index="2" bw="5" slack="0"/>
<pin id="732" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="736" class="1004" name="zext_ln90_15_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="10" slack="0"/>
<pin id="738" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_15/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="p_shl_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="12" slack="0"/>
<pin id="742" dir="0" index="1" bw="5" slack="0"/>
<pin id="743" dir="0" index="2" bw="5" slack="0"/>
<pin id="744" dir="0" index="3" bw="1" slack="0"/>
<pin id="745" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="750" class="1004" name="sub_ln90_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="12" slack="0"/>
<pin id="752" dir="0" index="1" bw="10" slack="0"/>
<pin id="753" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln90/4 "/>
</bind>
</comp>

<comp id="756" class="1004" name="zext_ln90_16_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="2" slack="0"/>
<pin id="758" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_16/4 "/>
</bind>
</comp>

<comp id="760" class="1004" name="add_ln90_18_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="12" slack="0"/>
<pin id="762" dir="0" index="1" bw="2" slack="0"/>
<pin id="763" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90_18/4 "/>
</bind>
</comp>

<comp id="766" class="1004" name="zext_ln90_4_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="2" slack="0"/>
<pin id="768" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_4/4 "/>
</bind>
</comp>

<comp id="770" class="1004" name="add_ln90_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="4" slack="0"/>
<pin id="772" dir="0" index="1" bw="2" slack="0"/>
<pin id="773" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/4 "/>
</bind>
</comp>

<comp id="776" class="1004" name="zext_ln90_18_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="5" slack="0"/>
<pin id="778" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_18/4 "/>
</bind>
</comp>

<comp id="780" class="1004" name="add_ln90_19_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="10" slack="0"/>
<pin id="782" dir="0" index="1" bw="5" slack="0"/>
<pin id="783" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90_19/4 "/>
</bind>
</comp>

<comp id="786" class="1004" name="add_ln87_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="2" slack="0"/>
<pin id="788" dir="0" index="1" bw="1" slack="0"/>
<pin id="789" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/4 "/>
</bind>
</comp>

<comp id="792" class="1004" name="icmp_ln87_2_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="2" slack="0"/>
<pin id="794" dir="0" index="1" bw="2" slack="0"/>
<pin id="795" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87_2/4 "/>
</bind>
</comp>

<comp id="798" class="1004" name="icmp_ln86_1_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="2" slack="0"/>
<pin id="800" dir="0" index="1" bw="2" slack="0"/>
<pin id="801" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86_1/4 "/>
</bind>
</comp>

<comp id="804" class="1004" name="icmp_ln84_1_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="6" slack="0"/>
<pin id="806" dir="0" index="1" bw="6" slack="0"/>
<pin id="807" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84_1/4 "/>
</bind>
</comp>

<comp id="810" class="1004" name="store_ln77_store_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="6" slack="0"/>
<pin id="812" dir="0" index="1" bw="6" slack="3"/>
<pin id="813" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="815" class="1004" name="store_ln79_store_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="5" slack="0"/>
<pin id="817" dir="0" index="1" bw="5" slack="3"/>
<pin id="818" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/4 "/>
</bind>
</comp>

<comp id="820" class="1004" name="store_ln81_store_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="5" slack="0"/>
<pin id="822" dir="0" index="1" bw="5" slack="3"/>
<pin id="823" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/4 "/>
</bind>
</comp>

<comp id="825" class="1004" name="store_ln84_store_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="6" slack="0"/>
<pin id="827" dir="0" index="1" bw="6" slack="3"/>
<pin id="828" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/4 "/>
</bind>
</comp>

<comp id="830" class="1004" name="store_ln86_store_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="2" slack="0"/>
<pin id="832" dir="0" index="1" bw="2" slack="3"/>
<pin id="833" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/4 "/>
</bind>
</comp>

<comp id="835" class="1004" name="store_ln87_store_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="2" slack="0"/>
<pin id="837" dir="0" index="1" bw="2" slack="3"/>
<pin id="838" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/4 "/>
</bind>
</comp>

<comp id="840" class="1004" name="zext_ln89_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="4" slack="1"/>
<pin id="842" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/5 "/>
</bind>
</comp>

<comp id="843" class="1004" name="zext_ln90_17_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="12" slack="1"/>
<pin id="845" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_17/5 "/>
</bind>
</comp>

<comp id="846" class="1004" name="p_shl3_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="14" slack="0"/>
<pin id="848" dir="0" index="1" bw="12" slack="1"/>
<pin id="849" dir="0" index="2" bw="1" slack="0"/>
<pin id="850" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/5 "/>
</bind>
</comp>

<comp id="853" class="1004" name="sub_ln90_3_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="14" slack="0"/>
<pin id="855" dir="0" index="1" bw="12" slack="0"/>
<pin id="856" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln90_3/5 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_52_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="14" slack="0"/>
<pin id="861" dir="0" index="1" bw="10" slack="1"/>
<pin id="862" dir="0" index="2" bw="1" slack="0"/>
<pin id="863" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_52/5 "/>
</bind>
</comp>

<comp id="866" class="1004" name="tmp_53_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="11" slack="0"/>
<pin id="868" dir="0" index="1" bw="10" slack="1"/>
<pin id="869" dir="0" index="2" bw="1" slack="0"/>
<pin id="870" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_53/5 "/>
</bind>
</comp>

<comp id="873" class="1004" name="zext_ln83_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="11" slack="0"/>
<pin id="875" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/5 "/>
</bind>
</comp>

<comp id="877" class="1004" name="add_ln83_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="14" slack="0"/>
<pin id="879" dir="0" index="1" bw="11" slack="0"/>
<pin id="880" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/5 "/>
</bind>
</comp>

<comp id="883" class="1004" name="zext_ln90_19_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="2" slack="1"/>
<pin id="885" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_19/5 "/>
</bind>
</comp>

<comp id="886" class="1004" name="add_ln90_20_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="14" slack="0"/>
<pin id="888" dir="0" index="1" bw="2" slack="0"/>
<pin id="889" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90_20/5 "/>
</bind>
</comp>

<comp id="892" class="1004" name="zext_ln90_20_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="14" slack="0"/>
<pin id="894" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_20/5 "/>
</bind>
</comp>

<comp id="897" class="1004" name="zext_ln90_5_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="2" slack="1"/>
<pin id="899" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_5/5 "/>
</bind>
</comp>

<comp id="900" class="1004" name="add_ln90_3_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="4" slack="0"/>
<pin id="902" dir="0" index="1" bw="2" slack="0"/>
<pin id="903" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90_3/5 "/>
</bind>
</comp>

<comp id="906" class="1004" name="zext_ln90_21_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="5" slack="0"/>
<pin id="908" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_21/5 "/>
</bind>
</comp>

<comp id="910" class="1004" name="add_ln90_21_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="14" slack="0"/>
<pin id="912" dir="0" index="1" bw="5" slack="0"/>
<pin id="913" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90_21/5 "/>
</bind>
</comp>

<comp id="916" class="1004" name="zext_ln90_22_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="14" slack="0"/>
<pin id="918" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_22/5 "/>
</bind>
</comp>

<comp id="921" class="1004" name="sext_ln90_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="16" slack="0"/>
<pin id="923" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln90/6 "/>
</bind>
</comp>

<comp id="925" class="1004" name="sext_ln90_2_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="16" slack="0"/>
<pin id="927" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln90_2/6 "/>
</bind>
</comp>

<comp id="929" class="1004" name="oc_cast_cast_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="5" slack="3"/>
<pin id="931" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="oc_cast_cast/7 "/>
</bind>
</comp>

<comp id="933" class="1004" name="sum_2_load_load_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="7"/>
<pin id="935" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_2_load/8 "/>
</bind>
</comp>

<comp id="936" class="1004" name="sext_ln7910_load_load_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="7"/>
<pin id="938" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sext_ln7910_load/8 "/>
</bind>
</comp>

<comp id="939" class="1004" name="or_ln77_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="6"/>
<pin id="941" dir="0" index="1" bw="1" slack="4"/>
<pin id="942" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77/8 "/>
</bind>
</comp>

<comp id="943" class="1004" name="or_ln77_1_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="6"/>
<pin id="945" dir="0" index="1" bw="1" slack="4"/>
<pin id="946" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_1/8 "/>
</bind>
</comp>

<comp id="947" class="1004" name="or_ln77_2_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="6"/>
<pin id="949" dir="0" index="1" bw="1" slack="4"/>
<pin id="950" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_2/8 "/>
</bind>
</comp>

<comp id="951" class="1004" name="or_ln77_3_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="6"/>
<pin id="953" dir="0" index="1" bw="1" slack="4"/>
<pin id="954" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_3/8 "/>
</bind>
</comp>

<comp id="955" class="1004" name="sum_9_mid279_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="6"/>
<pin id="957" dir="0" index="1" bw="32" slack="0"/>
<pin id="958" dir="0" index="2" bw="32" slack="0"/>
<pin id="959" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_9_mid279/8 "/>
</bind>
</comp>

<comp id="962" class="1004" name="first_iter_4_mid1_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="5" slack="4"/>
<pin id="964" dir="0" index="1" bw="5" slack="0"/>
<pin id="965" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_4_mid1/8 "/>
</bind>
</comp>

<comp id="967" class="1004" name="first_iter_4_mid2_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="6"/>
<pin id="969" dir="0" index="1" bw="1" slack="0"/>
<pin id="970" dir="0" index="2" bw="1" slack="0"/>
<pin id="971" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="first_iter_4_mid2/8 "/>
</bind>
</comp>

<comp id="974" class="1004" name="first_iter_3_mid281_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1" slack="6"/>
<pin id="976" dir="0" index="1" bw="1" slack="0"/>
<pin id="977" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="first_iter_3_mid281/8 "/>
</bind>
</comp>

<comp id="979" class="1004" name="first_iter_2_mid285_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="6"/>
<pin id="981" dir="0" index="1" bw="1" slack="0"/>
<pin id="982" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="first_iter_2_mid285/8 "/>
</bind>
</comp>

<comp id="984" class="1004" name="first_iter_1_mid289_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="6"/>
<pin id="986" dir="0" index="1" bw="1" slack="0"/>
<pin id="987" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="first_iter_1_mid289/8 "/>
</bind>
</comp>

<comp id="989" class="1004" name="sum_9_mid247_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="5"/>
<pin id="991" dir="0" index="1" bw="32" slack="0"/>
<pin id="992" dir="0" index="2" bw="32" slack="0"/>
<pin id="993" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_9_mid247/8 "/>
</bind>
</comp>

<comp id="996" class="1004" name="first_iter_3_mid1_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="5" slack="4"/>
<pin id="998" dir="0" index="1" bw="5" slack="0"/>
<pin id="999" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_3_mid1/8 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="first_iter_3_mid2_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="1" slack="5"/>
<pin id="1003" dir="0" index="1" bw="1" slack="0"/>
<pin id="1004" dir="0" index="2" bw="1" slack="0"/>
<pin id="1005" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="first_iter_3_mid2/8 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="first_iter_2_mid249_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="5"/>
<pin id="1010" dir="0" index="1" bw="1" slack="0"/>
<pin id="1011" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="first_iter_2_mid249/8 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="first_iter_1_mid253_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="5"/>
<pin id="1015" dir="0" index="1" bw="1" slack="0"/>
<pin id="1016" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="first_iter_1_mid253/8 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="first_iter_2_mid1_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="6" slack="4"/>
<pin id="1020" dir="0" index="1" bw="6" slack="0"/>
<pin id="1021" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_2_mid1/8 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="first_iter_2_mid2_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="5"/>
<pin id="1025" dir="0" index="1" bw="1" slack="0"/>
<pin id="1026" dir="0" index="2" bw="1" slack="0"/>
<pin id="1027" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="first_iter_2_mid2/8 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="first_iter_1_mid228_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="5"/>
<pin id="1032" dir="0" index="1" bw="1" slack="0"/>
<pin id="1033" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="first_iter_1_mid228/8 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="first_iter_1_mid1_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="2" slack="4"/>
<pin id="1037" dir="0" index="1" bw="2" slack="0"/>
<pin id="1038" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_1_mid1/8 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="first_iter_1_mid2_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="4"/>
<pin id="1042" dir="0" index="1" bw="1" slack="0"/>
<pin id="1043" dir="0" index="2" bw="1" slack="0"/>
<pin id="1044" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="first_iter_1_mid2/8 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="sum_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="28" slack="0"/>
<pin id="1049" dir="0" index="1" bw="16" slack="0"/>
<pin id="1050" dir="0" index="2" bw="1" slack="0"/>
<pin id="1051" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum/8 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="icmp_ln87_1_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="2" slack="4"/>
<pin id="1057" dir="0" index="1" bw="2" slack="0"/>
<pin id="1058" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87_1/8 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="xor_ln87_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="0"/>
<pin id="1062" dir="0" index="1" bw="1" slack="0"/>
<pin id="1063" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln87/8 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="or_ln87_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="0"/>
<pin id="1068" dir="0" index="1" bw="1" slack="0"/>
<pin id="1069" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln87/8 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="xor_ln87_1_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="0"/>
<pin id="1074" dir="0" index="1" bw="1" slack="0"/>
<pin id="1075" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln87_1/8 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="or_ln87_1_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="0"/>
<pin id="1080" dir="0" index="1" bw="1" slack="0"/>
<pin id="1081" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln87_1/8 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="xor_ln87_2_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="0"/>
<pin id="1086" dir="0" index="1" bw="1" slack="0"/>
<pin id="1087" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln87_2/8 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="or_ln87_2_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="0"/>
<pin id="1092" dir="0" index="1" bw="1" slack="0"/>
<pin id="1093" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln87_2/8 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="sext_ln79_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="28" slack="0"/>
<pin id="1098" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79/8 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="select_ln79_1_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="0"/>
<pin id="1102" dir="0" index="1" bw="32" slack="0"/>
<pin id="1103" dir="0" index="2" bw="32" slack="0"/>
<pin id="1104" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_1/8 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="select_ln79_2_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="0"/>
<pin id="1110" dir="0" index="1" bw="32" slack="0"/>
<pin id="1111" dir="0" index="2" bw="32" slack="0"/>
<pin id="1112" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_2/8 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="store_ln79_store_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="0"/>
<pin id="1118" dir="0" index="1" bw="32" slack="7"/>
<pin id="1119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/8 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="store_ln83_store_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="32" slack="0"/>
<pin id="1123" dir="0" index="1" bw="32" slack="7"/>
<pin id="1124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/8 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="store_ln83_store_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="0"/>
<pin id="1128" dir="0" index="1" bw="32" slack="7"/>
<pin id="1129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/8 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="sum_2_load_1_load_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="32" slack="7"/>
<pin id="1133" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_2_load_1/8 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="result_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="16" slack="0"/>
<pin id="1136" dir="0" index="1" bw="32" slack="0"/>
<pin id="1137" dir="0" index="2" bw="5" slack="0"/>
<pin id="1138" dir="0" index="3" bw="6" slack="0"/>
<pin id="1139" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result/9 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="trunc_ln94_2_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="15" slack="0"/>
<pin id="1145" dir="0" index="1" bw="32" slack="0"/>
<pin id="1146" dir="0" index="2" bw="5" slack="0"/>
<pin id="1147" dir="0" index="3" bw="6" slack="0"/>
<pin id="1148" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln94_2/9 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="icmp_ln95_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="16" slack="0"/>
<pin id="1154" dir="0" index="1" bw="16" slack="0"/>
<pin id="1155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/9 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="select_ln95_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="1" slack="0"/>
<pin id="1160" dir="0" index="1" bw="15" slack="0"/>
<pin id="1161" dir="0" index="2" bw="15" slack="0"/>
<pin id="1162" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln95/9 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="tmp_39_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="13" slack="0"/>
<pin id="1169" dir="0" index="1" bw="5" slack="5"/>
<pin id="1170" dir="0" index="2" bw="4" slack="5"/>
<pin id="1171" dir="0" index="3" bw="4" slack="5"/>
<pin id="1172" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_39/9 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="zext_ln95_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="13" slack="0"/>
<pin id="1176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/9 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="store_ln83_store_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="32" slack="0"/>
<pin id="1181" dir="0" index="1" bw="32" slack="8"/>
<pin id="1182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/9 "/>
</bind>
</comp>

<comp id="1183" class="1007" name="grp_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="16" slack="0"/>
<pin id="1185" dir="0" index="1" bw="16" slack="0"/>
<pin id="1186" dir="0" index="2" bw="32" slack="0"/>
<pin id="1187" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln90/6 sum_4/8 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="sum_2_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="32" slack="7"/>
<pin id="1196" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="n_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="2" slack="0"/>
<pin id="1205" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="1210" class="1005" name="m_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="2" slack="0"/>
<pin id="1212" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="1217" class="1005" name="indvar_flatten_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="4" slack="0"/>
<pin id="1219" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="1224" class="1005" name="ic_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="6" slack="0"/>
<pin id="1226" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="ic "/>
</bind>
</comp>

<comp id="1231" class="1005" name="indvar_flatten31_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="10" slack="0"/>
<pin id="1233" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten31 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="j_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="5" slack="0"/>
<pin id="1240" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1245" class="1005" name="indvar_flatten60_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="14" slack="0"/>
<pin id="1247" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten60 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="i_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="5" slack="0"/>
<pin id="1254" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1259" class="1005" name="indvar_flatten100_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="18" slack="0"/>
<pin id="1261" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten100 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="oc_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="6" slack="0"/>
<pin id="1268" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="oc "/>
</bind>
</comp>

<comp id="1273" class="1005" name="indvar_flatten151_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="22" slack="0"/>
<pin id="1275" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten151 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="sext_ln7910_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="32" slack="7"/>
<pin id="1282" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="sext_ln7910 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="icmp_ln77_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="1" slack="1"/>
<pin id="1288" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln77 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="icmp_ln79_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="1" slack="1"/>
<pin id="1292" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln79 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="xor_ln77_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="1"/>
<pin id="1305" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln77 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="icmp_ln81_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="1" slack="1"/>
<pin id="1312" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln81 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="and_ln77_3_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="1" slack="1"/>
<pin id="1317" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln77_3 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="empty_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="1" slack="1"/>
<pin id="1328" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1332" class="1005" name="not_exitcond_flatten62_mid21508_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="1" slack="1"/>
<pin id="1334" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_exitcond_flatten62_mid21508 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="exitcond_flatten_mid295_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="1" slack="1"/>
<pin id="1339" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten_mid295 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="exitcond_flatten33_mid299_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="1" slack="1"/>
<pin id="1344" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten33_mid299 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="empty_63_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="1" slack="1"/>
<pin id="1354" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_63 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="empty_64_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="1" slack="1"/>
<pin id="1359" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_64 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="not_exitcond_flatten33_mid299_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="1" slack="1"/>
<pin id="1364" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_exitcond_flatten33_mid299 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="exitcond_flatten_mid259_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="1" slack="1"/>
<pin id="1369" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten_mid259 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="empty_66_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="1" slack="1"/>
<pin id="1377" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_66 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="first_iter_451_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="1" slack="4"/>
<pin id="1382" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="first_iter_451 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="first_iter_354_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="1" slack="4"/>
<pin id="1387" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="first_iter_354 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="first_iter_256_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="1" slack="4"/>
<pin id="1392" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="first_iter_256 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="first_iter_158_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="1" slack="4"/>
<pin id="1397" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="first_iter_158 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="add_ln79_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="5" slack="4"/>
<pin id="1402" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="add_ln79 "/>
</bind>
</comp>

<comp id="1405" class="1005" name="add_ln81_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="5" slack="4"/>
<pin id="1407" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="add_ln81 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="add_ln84_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="6" slack="4"/>
<pin id="1412" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="add_ln84 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="icmp_ln87_mid230_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="1" slack="4"/>
<pin id="1417" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln87_mid230 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="add_ln86_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="2" slack="4"/>
<pin id="1422" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="add_ln86 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="n_mid2_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="2" slack="1"/>
<pin id="1427" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n_mid2 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="empty_70_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="5" slack="3"/>
<pin id="1434" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="empty_70 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="trunc_ln95_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="4" slack="5"/>
<pin id="1440" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln95 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="trunc_ln89_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="4" slack="1"/>
<pin id="1445" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln89 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="add_ln90_18_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="12" slack="1"/>
<pin id="1451" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln90_18 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="add_ln90_19_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="10" slack="1"/>
<pin id="1457" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln90_19 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="icmp_ln87_2_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="1" slack="5"/>
<pin id="1463" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln87_2 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="icmp_ln86_1_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="1" slack="5"/>
<pin id="1467" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln86_1 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="icmp_ln84_1_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="1" slack="5"/>
<pin id="1471" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln84_1 "/>
</bind>
</comp>

<comp id="1473" class="1005" name="local_weights_addr_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="14" slack="1"/>
<pin id="1475" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="local_weights_addr "/>
</bind>
</comp>

<comp id="1478" class="1005" name="input_buf_addr_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="14" slack="1"/>
<pin id="1480" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_buf_addr "/>
</bind>
</comp>

<comp id="1483" class="1005" name="sext_ln90_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="32" slack="1"/>
<pin id="1485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln90 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="sext_ln90_2_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="32" slack="1"/>
<pin id="1490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln90_2 "/>
</bind>
</comp>

<comp id="1493" class="1005" name="local_bias_addr_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="5" slack="1"/>
<pin id="1495" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_bias_addr "/>
</bind>
</comp>

<comp id="1501" class="1005" name="sum_2_load_1_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="32" slack="1"/>
<pin id="1503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="74" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="0" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="74" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="162" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="74" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="6" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="74" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="10" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="14" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="16" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="18" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="16" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="20" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="22" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="24" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="24" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="282"><net_src comp="275" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="26" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="275" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="28" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="272" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="30" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="32" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="269" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="34" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="296" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="308" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="290" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="269" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="36" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="314" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="36" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="320" pin="2"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="272" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="38" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="290" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="38" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="334" pin="2"/><net_sink comp="340" pin=2"/></net>

<net id="352"><net_src comp="284" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="340" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="326" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="373"><net_src comp="363" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="40" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="366" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="42" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="32" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="386" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="375" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="391" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="380" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="402" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="391" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="413" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="407" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="32" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="396" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="423" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="407" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="435" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="363" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="44" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="441" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="44" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="446" pin="2"/><net_sink comp="452" pin=2"/></net>

<net id="464"><net_src comp="366" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="46" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="418" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="46" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="460" pin="2"/><net_sink comp="466" pin=2"/></net>

<net id="478"><net_src comp="466" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="452" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="506"><net_src comp="499" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="48" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="513"><net_src comp="16" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="514"><net_src comp="496" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="519"><net_src comp="496" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="16" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="493" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="16" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="490" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="12" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="487" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="24" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="484" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="50" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="539" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="555"><net_src comp="502" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="556"><net_src comp="499" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="561"><net_src comp="508" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="52" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="568"><net_src comp="16" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="569"><net_src comp="493" pin="1"/><net_sink comp="563" pin=2"/></net>

<net id="574"><net_src comp="545" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="580"><net_src comp="557" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="581"><net_src comp="508" pin="3"/><net_sink comp="575" pin=2"/></net>

<net id="586"><net_src comp="563" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="52" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="593"><net_src comp="12" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="594"><net_src comp="490" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="600"><net_src comp="582" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="601"><net_src comp="563" pin="3"/><net_sink comp="595" pin=2"/></net>

<net id="606"><net_src comp="588" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="48" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="613"><net_src comp="24" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="614"><net_src comp="487" pin="1"/><net_sink comp="608" pin=2"/></net>

<net id="619"><net_src comp="32" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="615" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="570" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="625" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="620" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="641"><net_src comp="602" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="642"><net_src comp="588" pin="3"/><net_sink comp="636" pin=2"/></net>

<net id="647"><net_src comp="608" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="54" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="657"><net_src comp="630" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="649" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="653" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="669"><net_src comp="659" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="24" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="484" pin="1"/><net_sink comp="664" pin=2"/></net>

<net id="677"><net_src comp="630" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="643" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="679"><net_src comp="608" pin="3"/><net_sink comp="672" pin=2"/></net>

<net id="683"><net_src comp="550" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="575" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="684" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="595" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="636" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="705"><net_src comp="56" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="706"><net_src comp="696" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="707"><net_src comp="22" pin="0"/><net_sink comp="700" pin=2"/></net>

<net id="711"><net_src comp="700" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="716"><net_src comp="636" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="48" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="721"><net_src comp="712" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="708" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="718" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="733"><net_src comp="58" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="680" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="735"><net_src comp="696" pin="1"/><net_sink comp="728" pin=2"/></net>

<net id="739"><net_src comp="728" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="746"><net_src comp="60" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="747"><net_src comp="680" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="748"><net_src comp="696" pin="1"/><net_sink comp="740" pin=2"/></net>

<net id="749"><net_src comp="24" pin="0"/><net_sink comp="740" pin=3"/></net>

<net id="754"><net_src comp="740" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="736" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="759"><net_src comp="672" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="764"><net_src comp="750" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="756" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="769"><net_src comp="672" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="774"><net_src comp="688" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="766" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="779"><net_src comp="770" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="784"><net_src comp="722" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="776" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="790"><net_src comp="664" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="54" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="796"><net_src comp="786" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="50" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="802"><net_src comp="672" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="62" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="808"><net_src comp="636" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="64" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="814"><net_src comp="550" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="819"><net_src comp="575" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="824"><net_src comp="595" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="829"><net_src comp="636" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="834"><net_src comp="672" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="839"><net_src comp="786" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="851"><net_src comp="66" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="852"><net_src comp="24" pin="0"/><net_sink comp="846" pin=2"/></net>

<net id="857"><net_src comp="846" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="843" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="864"><net_src comp="68" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="865"><net_src comp="22" pin="0"/><net_sink comp="859" pin=2"/></net>

<net id="871"><net_src comp="70" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="872"><net_src comp="72" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="876"><net_src comp="866" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="881"><net_src comp="859" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="873" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="890"><net_src comp="853" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="883" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="895"><net_src comp="886" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="904"><net_src comp="840" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="897" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="909"><net_src comp="900" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="914"><net_src comp="877" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="906" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="919"><net_src comp="910" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="924"><net_src comp="176" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="928"><net_src comp="182" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="932"><net_src comp="929" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="960"><net_src comp="936" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="961"><net_src comp="933" pin="1"/><net_sink comp="955" pin=2"/></net>

<net id="966"><net_src comp="16" pin="0"/><net_sink comp="962" pin=1"/></net>

<net id="972"><net_src comp="962" pin="2"/><net_sink comp="967" pin=1"/></net>

<net id="973"><net_src comp="939" pin="2"/><net_sink comp="967" pin=2"/></net>

<net id="978"><net_src comp="943" pin="2"/><net_sink comp="974" pin=1"/></net>

<net id="983"><net_src comp="947" pin="2"/><net_sink comp="979" pin=1"/></net>

<net id="988"><net_src comp="951" pin="2"/><net_sink comp="984" pin=1"/></net>

<net id="994"><net_src comp="936" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="995"><net_src comp="955" pin="3"/><net_sink comp="989" pin=2"/></net>

<net id="1000"><net_src comp="16" pin="0"/><net_sink comp="996" pin=1"/></net>

<net id="1006"><net_src comp="996" pin="2"/><net_sink comp="1001" pin=1"/></net>

<net id="1007"><net_src comp="974" pin="2"/><net_sink comp="1001" pin=2"/></net>

<net id="1012"><net_src comp="979" pin="2"/><net_sink comp="1008" pin=1"/></net>

<net id="1017"><net_src comp="984" pin="2"/><net_sink comp="1013" pin=1"/></net>

<net id="1022"><net_src comp="12" pin="0"/><net_sink comp="1018" pin=1"/></net>

<net id="1028"><net_src comp="1018" pin="2"/><net_sink comp="1023" pin=1"/></net>

<net id="1029"><net_src comp="1008" pin="2"/><net_sink comp="1023" pin=2"/></net>

<net id="1034"><net_src comp="1013" pin="2"/><net_sink comp="1030" pin=1"/></net>

<net id="1039"><net_src comp="24" pin="0"/><net_sink comp="1035" pin=1"/></net>

<net id="1045"><net_src comp="1035" pin="2"/><net_sink comp="1040" pin=1"/></net>

<net id="1046"><net_src comp="1030" pin="2"/><net_sink comp="1040" pin=2"/></net>

<net id="1052"><net_src comp="84" pin="0"/><net_sink comp="1047" pin=0"/></net>

<net id="1053"><net_src comp="195" pin="3"/><net_sink comp="1047" pin=1"/></net>

<net id="1054"><net_src comp="86" pin="0"/><net_sink comp="1047" pin=2"/></net>

<net id="1059"><net_src comp="24" pin="0"/><net_sink comp="1055" pin=1"/></net>

<net id="1064"><net_src comp="1040" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="32" pin="0"/><net_sink comp="1060" pin=1"/></net>

<net id="1070"><net_src comp="1055" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1071"><net_src comp="1060" pin="2"/><net_sink comp="1066" pin=1"/></net>

<net id="1076"><net_src comp="1023" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1077"><net_src comp="32" pin="0"/><net_sink comp="1072" pin=1"/></net>

<net id="1082"><net_src comp="1066" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="1072" pin="2"/><net_sink comp="1078" pin=1"/></net>

<net id="1088"><net_src comp="1001" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1089"><net_src comp="32" pin="0"/><net_sink comp="1084" pin=1"/></net>

<net id="1094"><net_src comp="1078" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1095"><net_src comp="1084" pin="2"/><net_sink comp="1090" pin=1"/></net>

<net id="1099"><net_src comp="1047" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1105"><net_src comp="967" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1106"><net_src comp="1096" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1107"><net_src comp="936" pin="1"/><net_sink comp="1100" pin=2"/></net>

<net id="1113"><net_src comp="967" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1114"><net_src comp="1096" pin="1"/><net_sink comp="1108" pin=1"/></net>

<net id="1115"><net_src comp="989" pin="3"/><net_sink comp="1108" pin=2"/></net>

<net id="1120"><net_src comp="1100" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1125"><net_src comp="1108" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1130"><net_src comp="989" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1140"><net_src comp="94" pin="0"/><net_sink comp="1134" pin=0"/></net>

<net id="1141"><net_src comp="96" pin="0"/><net_sink comp="1134" pin=2"/></net>

<net id="1142"><net_src comp="98" pin="0"/><net_sink comp="1134" pin=3"/></net>

<net id="1149"><net_src comp="100" pin="0"/><net_sink comp="1143" pin=0"/></net>

<net id="1150"><net_src comp="96" pin="0"/><net_sink comp="1143" pin=2"/></net>

<net id="1151"><net_src comp="102" pin="0"/><net_sink comp="1143" pin=3"/></net>

<net id="1156"><net_src comp="1134" pin="4"/><net_sink comp="1152" pin=0"/></net>

<net id="1157"><net_src comp="104" pin="0"/><net_sink comp="1152" pin=1"/></net>

<net id="1163"><net_src comp="1152" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1164"><net_src comp="1143" pin="4"/><net_sink comp="1158" pin=1"/></net>

<net id="1165"><net_src comp="106" pin="0"/><net_sink comp="1158" pin=2"/></net>

<net id="1166"><net_src comp="1158" pin="3"/><net_sink comp="208" pin=1"/></net>

<net id="1173"><net_src comp="108" pin="0"/><net_sink comp="1167" pin=0"/></net>

<net id="1177"><net_src comp="1167" pin="4"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="1188"><net_src comp="925" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1189"><net_src comp="921" pin="1"/><net_sink comp="1183" pin=1"/></net>

<net id="1190"><net_src comp="1131" pin="1"/><net_sink comp="1183" pin=2"/></net>

<net id="1191"><net_src comp="1183" pin="3"/><net_sink comp="1134" pin=1"/></net>

<net id="1192"><net_src comp="1183" pin="3"/><net_sink comp="1143" pin=1"/></net>

<net id="1193"><net_src comp="1183" pin="3"/><net_sink comp="1179" pin=0"/></net>

<net id="1197"><net_src comp="110" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1199"><net_src comp="1194" pin="1"/><net_sink comp="1121" pin=1"/></net>

<net id="1200"><net_src comp="1194" pin="1"/><net_sink comp="1126" pin=1"/></net>

<net id="1201"><net_src comp="1194" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1202"><net_src comp="1194" pin="1"/><net_sink comp="1179" pin=1"/></net>

<net id="1206"><net_src comp="114" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="1208"><net_src comp="1203" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="1209"><net_src comp="1203" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="1213"><net_src comp="118" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="1215"><net_src comp="1210" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="1216"><net_src comp="1210" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="1220"><net_src comp="122" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="1222"><net_src comp="1217" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="1223"><net_src comp="1217" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="1227"><net_src comp="126" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="1229"><net_src comp="1224" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="1230"><net_src comp="1224" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="1234"><net_src comp="130" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="1236"><net_src comp="1231" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1237"><net_src comp="1231" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="1241"><net_src comp="134" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="1243"><net_src comp="1238" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="1244"><net_src comp="1238" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="1248"><net_src comp="138" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="1250"><net_src comp="1245" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="1251"><net_src comp="1245" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="1255"><net_src comp="142" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="1257"><net_src comp="1252" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="1258"><net_src comp="1252" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="1262"><net_src comp="146" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="1264"><net_src comp="1259" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="1265"><net_src comp="1259" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="1269"><net_src comp="150" pin="1"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="1271"><net_src comp="1266" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1272"><net_src comp="1266" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="1276"><net_src comp="154" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="1278"><net_src comp="1273" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1279"><net_src comp="1273" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="1283"><net_src comp="158" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="1285"><net_src comp="1280" pin="1"/><net_sink comp="1116" pin=1"/></net>

<net id="1289"><net_src comp="278" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1293"><net_src comp="290" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="1295"><net_src comp="1290" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="1296"><net_src comp="1290" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="1297"><net_src comp="1290" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="1298"><net_src comp="1290" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="1299"><net_src comp="1290" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="1300"><net_src comp="1290" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1301"><net_src comp="1290" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="1302"><net_src comp="1290" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1306"><net_src comp="296" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="1308"><net_src comp="1303" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="1309"><net_src comp="1303" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="1313"><net_src comp="302" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1318"><net_src comp="308" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="1320"><net_src comp="1315" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="1321"><net_src comp="1315" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1322"><net_src comp="1315" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="1323"><net_src comp="1315" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1324"><net_src comp="1315" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1325"><net_src comp="1315" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="1329"><net_src comp="314" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="1331"><net_src comp="1326" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="1335"><net_src comp="391" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="1340"><net_src comp="396" pin="2"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="1345"><net_src comp="407" pin="2"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="1347"><net_src comp="1342" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="1348"><net_src comp="1342" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="1349"><net_src comp="1342" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1350"><net_src comp="1342" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1351"><net_src comp="1342" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1355"><net_src comp="413" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="1360"><net_src comp="418" pin="2"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="1365"><net_src comp="423" pin="2"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="1370"><net_src comp="429" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="1372"><net_src comp="1367" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="1373"><net_src comp="1367" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1374"><net_src comp="1367" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1378"><net_src comp="441" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="1383"><net_src comp="515" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="1388"><net_src comp="521" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="1393"><net_src comp="527" pin="2"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="1398"><net_src comp="533" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="1403"><net_src comp="557" pin="2"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="1408"><net_src comp="582" pin="2"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1413"><net_src comp="602" pin="2"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1418"><net_src comp="630" pin="2"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1423"><net_src comp="643" pin="2"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1428"><net_src comp="664" pin="3"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1430"><net_src comp="1425" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1431"><net_src comp="1425" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1435"><net_src comp="680" pin="1"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1437"><net_src comp="1432" pin="1"/><net_sink comp="1167" pin=1"/></net>

<net id="1441"><net_src comp="684" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="1167" pin=2"/></net>

<net id="1446"><net_src comp="692" pin="1"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1448"><net_src comp="1443" pin="1"/><net_sink comp="1167" pin=3"/></net>

<net id="1452"><net_src comp="760" pin="2"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1454"><net_src comp="1449" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="1458"><net_src comp="780" pin="2"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="1460"><net_src comp="1455" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="1464"><net_src comp="792" pin="2"/><net_sink comp="1461" pin=0"/></net>

<net id="1468"><net_src comp="798" pin="2"/><net_sink comp="1465" pin=0"/></net>

<net id="1472"><net_src comp="804" pin="2"/><net_sink comp="1469" pin=0"/></net>

<net id="1476"><net_src comp="162" pin="3"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="1481"><net_src comp="169" pin="3"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="1486"><net_src comp="921" pin="1"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="1183" pin=1"/></net>

<net id="1491"><net_src comp="925" pin="1"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1496"><net_src comp="188" pin="3"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1504"><net_src comp="1131" pin="1"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="1183" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_buf | {9 }
 - Input state : 
	Port: convolution_func.1 : input_buf | {5 6 }
	Port: convolution_func.1 : local_weights | {5 6 }
	Port: convolution_func.1 : local_bias | {7 8 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln77 : 1
		store_ln0 : 1
		store_ln79 : 1
		store_ln0 : 1
		store_ln81 : 1
		store_ln0 : 1
		store_ln84 : 1
		store_ln0 : 1
		store_ln86 : 1
		store_ln87 : 1
	State 2
		icmp_ln77 : 1
		add_ln77_1 : 1
		br_ln77 : 2
		icmp_ln79 : 1
		xor_ln77 : 2
		icmp_ln81 : 1
		and_ln77_3 : 2
		empty : 2
		add_ln81_1 : 1
		select_ln81_1 : 2
		add_ln79_1 : 1
		select_ln79_3 : 2
		store_ln77 : 2
		store_ln79 : 3
		store_ln81 : 3
	State 3
		icmp_ln86 : 1
		and_ln77_1 : 2
		icmp_ln84 : 1
		exitcond_flatten_mid295 : 2
		and_ln77_2 : 2
		exitcond_flatten33_mid299 : 2
		empty_63 : 2
		empty_64 : 2
		not_exitcond_flatten33_mid299 : 2
		exitcond_flatten_mid259 : 2
		empty_65 : 2
		empty_66 : 2
		add_ln86_1 : 1
		select_ln86_1 : 2
		add_ln84_1 : 1
		select_ln84_1 : 2
		store_ln84 : 3
		store_ln86 : 3
	State 4
		add_ln77 : 1
		select_ln77 : 1
		first_iter_451 : 1
		first_iter_354 : 1
		first_iter_256 : 1
		first_iter_158 : 1
		icmp_ln87 : 1
		and_ln77 : 2
		select_ln77_1 : 2
		add_ln79 : 2
		j_mid268 : 1
		icmp_ln87_mid291 : 2
		select_ln79 : 3
		add_ln81 : 2
		ic_mid239 : 1
		select_ln81 : 3
		add_ln84 : 2
		m_mid222 : 1
		icmp_ln87_mid255 : 2
		icmp_ln87_mid230 : 2
		select_ln84 : 3
		add_ln86 : 2
		empty_68 : 2
		empty_69 : 2
		n_mid2 : 2
		select_ln86 : 2
		empty_70 : 3
		trunc_ln95 : 4
		zext_ln81 : 5
		trunc_ln89 : 4
		trunc_ln90 : 4
		tmp : 5
		zext_ln90 : 6
		shl_ln90 : 4
		zext_ln90_14 : 4
		add_ln90_22 : 7
		tmp_s : 5
		zext_ln90_15 : 6
		p_shl : 5
		sub_ln90 : 7
		zext_ln90_16 : 3
		add_ln90_18 : 8
		zext_ln90_4 : 3
		add_ln90 : 4
		zext_ln90_18 : 5
		add_ln90_19 : 6
		add_ln87 : 3
		icmp_ln87_2 : 4
		icmp_ln86_1 : 3
		icmp_ln84_1 : 4
		br_ln87 : 5
		br_ln87 : 4
		br_ln87 : 5
		store_ln77 : 3
		store_ln79 : 4
		store_ln81 : 4
		store_ln84 : 4
		store_ln86 : 3
		store_ln87 : 4
	State 5
		sub_ln90_3 : 1
		zext_ln83 : 1
		add_ln83 : 2
		add_ln90_20 : 2
		zext_ln90_20 : 3
		local_weights_addr : 4
		add_ln90_3 : 1
		zext_ln90_21 : 2
		add_ln90_21 : 3
		zext_ln90_22 : 4
		input_buf_addr : 5
		input_buf_load : 6
		local_weights_load : 5
	State 6
		sext_ln90 : 1
		sext_ln90_2 : 1
		mul_ln90 : 2
	State 7
		local_bias_addr : 1
		local_bias_load : 2
	State 8
		sum_9_mid279 : 1
		first_iter_4_mid2 : 1
		sum_9_mid247 : 2
		sum : 1
		xor_ln87 : 1
		or_ln87 : 1
		xor_ln87_1 : 1
		or_ln87_1 : 1
		xor_ln87_2 : 1
		or_ln87_2 : 1
		br_ln87 : 1
		sext_ln79 : 2
		select_ln79_1 : 3
		select_ln79_2 : 3
		store_ln79 : 4
		store_ln83 : 4
		store_ln83 : 3
		sum_4 : 1
	State 9
		result : 1
		trunc_ln94_2 : 1
		icmp_ln95 : 2
		select_ln95 : 3
		zext_ln95 : 1
		output_buf_addr : 2
		store_ln95 : 4
		store_ln83 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|          |          select_ln81_1_fu_326          |    0    |    0    |    14   |
|          |          select_ln79_3_fu_340          |    0    |    0    |    18   |
|          |          select_ln86_1_fu_452          |    0    |    0    |    4    |
|          |          select_ln84_1_fu_466          |    0    |    0    |    10   |
|          |           select_ln77_fu_508           |    0    |    0    |    5    |
|          |          select_ln77_1_fu_550          |    0    |    0    |    6    |
|          |             j_mid268_fu_563            |    0    |    0    |    5    |
|          |           select_ln79_fu_575           |    0    |    0    |    5    |
|          |            ic_mid239_fu_588            |    0    |    0    |    6    |
|          |           select_ln81_fu_595           |    0    |    0    |    5    |
|          |             m_mid222_fu_608            |    0    |    0    |    2    |
|  select  |           select_ln84_fu_636           |    0    |    0    |    6    |
|          |              n_mid2_fu_664             |    0    |    0    |    2    |
|          |           select_ln86_fu_672           |    0    |    0    |    2    |
|          |           sum_9_mid279_fu_955          |    0    |    0    |    32   |
|          |        first_iter_4_mid2_fu_967        |    0    |    0    |    2    |
|          |           sum_9_mid247_fu_989          |    0    |    0    |    32   |
|          |        first_iter_3_mid2_fu_1001       |    0    |    0    |    2    |
|          |        first_iter_2_mid2_fu_1023       |    0    |    0    |    2    |
|          |        first_iter_1_mid2_fu_1040       |    0    |    0    |    2    |
|          |          select_ln79_1_fu_1100         |    0    |    0    |    32   |
|          |          select_ln79_2_fu_1108         |    0    |    0    |    32   |
|          |           select_ln95_fu_1158          |    0    |    0    |    15   |
|----------|----------------------------------------|---------|---------|---------|
|          |            add_ln77_1_fu_284           |    0    |    0    |    22   |
|          |            add_ln81_1_fu_320           |    0    |    0    |    14   |
|          |            add_ln79_1_fu_334           |    0    |    0    |    18   |
|          |            add_ln86_1_fu_446           |    0    |    0    |    6    |
|          |            add_ln84_1_fu_460           |    0    |    0    |    10   |
|          |             add_ln77_fu_502            |    0    |    0    |    6    |
|          |             add_ln79_fu_557            |    0    |    0    |    7    |
|          |             add_ln81_fu_582            |    0    |    0    |    7    |
|          |             add_ln84_fu_602            |    0    |    0    |    6    |
|    add   |             add_ln86_fu_643            |    0    |    0    |    3    |
|          |           add_ln90_22_fu_722           |    0    |    0    |    9    |
|          |           add_ln90_18_fu_760           |    0    |    0    |    12   |
|          |             add_ln90_fu_770            |    0    |    0    |    6    |
|          |           add_ln90_19_fu_780           |    0    |    0    |    10   |
|          |             add_ln87_fu_786            |    0    |    0    |    3    |
|          |             add_ln83_fu_877            |    0    |    0    |    14   |
|          |           add_ln90_20_fu_886           |    0    |    0    |    14   |
|          |            add_ln90_3_fu_900           |    0    |    0    |    6    |
|          |           add_ln90_21_fu_910           |    0    |    0    |    14   |
|----------|----------------------------------------|---------|---------|---------|
|          |            icmp_ln77_fu_278            |    0    |    0    |    22   |
|          |            icmp_ln79_fu_290            |    0    |    0    |    18   |
|          |            icmp_ln81_fu_302            |    0    |    0    |    14   |
|          |            icmp_ln86_fu_369            |    0    |    0    |    6    |
|          |            icmp_ln84_fu_380            |    0    |    0    |    10   |
|          |          first_iter_451_fu_515         |    0    |    0    |    7    |
|          |          first_iter_354_fu_521         |    0    |    0    |    7    |
|          |          first_iter_256_fu_527         |    0    |    0    |    6    |
|          |          first_iter_158_fu_533         |    0    |    0    |    3    |
|   icmp   |            icmp_ln87_fu_539            |    0    |    0    |    3    |
|          |           icmp_ln87_2_fu_792           |    0    |    0    |    3    |
|          |           icmp_ln86_1_fu_798           |    0    |    0    |    3    |
|          |           icmp_ln84_1_fu_804           |    0    |    0    |    6    |
|          |        first_iter_4_mid1_fu_962        |    0    |    0    |    7    |
|          |        first_iter_3_mid1_fu_996        |    0    |    0    |    7    |
|          |        first_iter_2_mid1_fu_1018       |    0    |    0    |    6    |
|          |        first_iter_1_mid1_fu_1035       |    0    |    0    |    3    |
|          |           icmp_ln87_1_fu_1055          |    0    |    0    |    3    |
|          |            icmp_ln95_fu_1152           |    0    |    0    |    16   |
|----------|----------------------------------------|---------|---------|---------|
|    sub   |             sub_ln90_fu_750            |    0    |    0    |    12   |
|          |            sub_ln90_3_fu_853           |    0    |    0    |    14   |
|----------|----------------------------------------|---------|---------|---------|
|          |              empty_fu_314              |    0    |    0    |    1    |
|          | not_exitcond_flatten62_mid21508_fu_391 |    0    |    0    |    1    |
|          |             empty_63_fu_413            |    0    |    0    |    1    |
|          |             empty_64_fu_418            |    0    |    0    |    1    |
|          |             empty_65_fu_435            |    0    |    0    |    1    |
|          |             empty_66_fu_441            |    0    |    0    |    1    |
|          |   not_exitcond_flatten_mid259_fu_620   |    0    |    0    |    1    |
|          |             empty_67_fu_649            |    0    |    0    |    1    |
|          |             empty_68_fu_653            |    0    |    0    |    1    |
|          |             empty_69_fu_659            |    0    |    0    |    1    |
|          |             or_ln77_fu_939             |    0    |    0    |    1    |
|    or    |            or_ln77_1_fu_943            |    0    |    0    |    1    |
|          |            or_ln77_2_fu_947            |    0    |    0    |    1    |
|          |            or_ln77_3_fu_951            |    0    |    0    |    1    |
|          |       first_iter_3_mid281_fu_974       |    0    |    0    |    1    |
|          |       first_iter_2_mid285_fu_979       |    0    |    0    |    1    |
|          |       first_iter_1_mid289_fu_984       |    0    |    0    |    1    |
|          |       first_iter_2_mid249_fu_1008      |    0    |    0    |    1    |
|          |       first_iter_1_mid253_fu_1013      |    0    |    0    |    1    |
|          |       first_iter_1_mid228_fu_1030      |    0    |    0    |    1    |
|          |             or_ln87_fu_1066            |    0    |    0    |    1    |
|          |            or_ln87_1_fu_1078           |    0    |    0    |    1    |
|          |            or_ln87_2_fu_1090           |    0    |    0    |    1    |
|----------|----------------------------------------|---------|---------|---------|
|          |            and_ln77_3_fu_308           |    0    |    0    |    1    |
|          |            and_ln77_1_fu_375           |    0    |    0    |    1    |
|          |     exitcond_flatten_mid295_fu_396     |    0    |    0    |    1    |
|          |            and_ln77_2_fu_402           |    0    |    0    |    1    |
|    and   |    exitcond_flatten33_mid299_fu_407    |    0    |    0    |    1    |
|          |     exitcond_flatten_mid259_fu_429     |    0    |    0    |    1    |
|          |             and_ln77_fu_545            |    0    |    0    |    1    |
|          |         icmp_ln87_mid291_fu_570        |    0    |    0    |    1    |
|          |         icmp_ln87_mid255_fu_625        |    0    |    0    |    1    |
|          |         icmp_ln87_mid230_fu_630        |    0    |    0    |    1    |
|----------|----------------------------------------|---------|---------|---------|
|          |             xor_ln77_fu_296            |    0    |    0    |    1    |
|          |     exitcond_flatten62_not9_fu_386     |    0    |    0    |    1    |
|          |  not_exitcond_flatten33_mid299_fu_423  |    0    |    0    |    1    |
|    xor   |   exitcond_flatten_mid295_not_fu_615   |    0    |    0    |    1    |
|          |            xor_ln87_fu_1060            |    0    |    0    |    1    |
|          |           xor_ln87_1_fu_1072           |    0    |    0    |    1    |
|          |           xor_ln87_2_fu_1084           |    0    |    0    |    1    |
|----------|----------------------------------------|---------|---------|---------|
|  muladd  |               grp_fu_1183              |    1    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |             empty_70_fu_680            |    0    |    0    |    0    |
|   trunc  |            trunc_ln95_fu_684           |    0    |    0    |    0    |
|          |            trunc_ln89_fu_692           |    0    |    0    |    0    |
|          |            trunc_ln90_fu_696           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |            zext_ln81_fu_688            |    0    |    0    |    0    |
|          |            zext_ln90_fu_708            |    0    |    0    |    0    |
|          |           zext_ln90_14_fu_718          |    0    |    0    |    0    |
|          |           zext_ln90_15_fu_736          |    0    |    0    |    0    |
|          |           zext_ln90_16_fu_756          |    0    |    0    |    0    |
|          |           zext_ln90_4_fu_766           |    0    |    0    |    0    |
|          |           zext_ln90_18_fu_776          |    0    |    0    |    0    |
|          |            zext_ln89_fu_840            |    0    |    0    |    0    |
|   zext   |           zext_ln90_17_fu_843          |    0    |    0    |    0    |
|          |            zext_ln83_fu_873            |    0    |    0    |    0    |
|          |           zext_ln90_19_fu_883          |    0    |    0    |    0    |
|          |           zext_ln90_20_fu_892          |    0    |    0    |    0    |
|          |           zext_ln90_5_fu_897           |    0    |    0    |    0    |
|          |           zext_ln90_21_fu_906          |    0    |    0    |    0    |
|          |           zext_ln90_22_fu_916          |    0    |    0    |    0    |
|          |           oc_cast_cast_fu_929          |    0    |    0    |    0    |
|          |            zext_ln95_fu_1174           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |               tmp_fu_700               |    0    |    0    |    0    |
|          |              tmp_s_fu_728              |    0    |    0    |    0    |
|          |              p_shl_fu_740              |    0    |    0    |    0    |
|bitconcatenate|              p_shl3_fu_846             |    0    |    0    |    0    |
|          |              tmp_52_fu_859             |    0    |    0    |    0    |
|          |              tmp_53_fu_866             |    0    |    0    |    0    |
|          |               sum_fu_1047              |    0    |    0    |    0    |
|          |             tmp_39_fu_1167             |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|    shl   |             shl_ln90_fu_712            |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |            sext_ln90_fu_921            |    0    |    0    |    0    |
|   sext   |           sext_ln90_2_fu_925           |    0    |    0    |    0    |
|          |            sext_ln79_fu_1096           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|partselect|             result_fu_1134             |    0    |    0    |    0    |
|          |          trunc_ln94_2_fu_1143          |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |    1    |    0    |   644   |
|----------|----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|            add_ln79_reg_1400           |    5   |
|            add_ln81_reg_1405           |    5   |
|            add_ln84_reg_1410           |    6   |
|            add_ln86_reg_1420           |    2   |
|          add_ln90_18_reg_1449          |   12   |
|          add_ln90_19_reg_1455          |   10   |
|           and_ln77_3_reg_1315          |    1   |
|            empty_63_reg_1352           |    1   |
|            empty_64_reg_1357           |    1   |
|            empty_66_reg_1375           |    1   |
|            empty_70_reg_1432           |    5   |
|             empty_reg_1326             |    1   |
|   exitcond_flatten33_mid299_reg_1342   |    1   |
|    exitcond_flatten_mid259_reg_1367    |    1   |
|    exitcond_flatten_mid295_reg_1337    |    1   |
|         first_iter_158_reg_1395        |    1   |
|         first_iter_256_reg_1390        |    1   |
|         first_iter_354_reg_1385        |    1   |
|         first_iter_451_reg_1380        |    1   |
|               i_reg_1252               |    5   |
|               ic_reg_1224              |    6   |
|           icmp_ln77_reg_1286           |    1   |
|           icmp_ln79_reg_1290           |    1   |
|           icmp_ln81_reg_1310           |    1   |
|          icmp_ln84_1_reg_1469          |    1   |
|          icmp_ln86_1_reg_1465          |    1   |
|          icmp_ln87_2_reg_1461          |    1   |
|        icmp_ln87_mid230_reg_1415       |    1   |
|       indvar_flatten100_reg_1259       |   18   |
|       indvar_flatten151_reg_1273       |   22   |
|        indvar_flatten31_reg_1231       |   10   |
|        indvar_flatten60_reg_1245       |   14   |
|         indvar_flatten_reg_1217        |    4   |
|         input_buf_addr_reg_1478        |   14   |
|               j_reg_1238               |    5   |
|        local_bias_addr_reg_1493        |    5   |
|       local_weights_addr_reg_1473      |   14   |
|               m_reg_1210               |    2   |
|             n_mid2_reg_1425            |    2   |
|               n_reg_1203               |    2   |
| not_exitcond_flatten33_mid299_reg_1362 |    1   |
|not_exitcond_flatten62_mid21508_reg_1332|    1   |
|               oc_reg_1266              |    6   |
|          sext_ln7910_reg_1280          |   32   |
|          sext_ln90_2_reg_1488          |   32   |
|           sext_ln90_reg_1483           |   32   |
|          sum_2_load_1_reg_1501         |   32   |
|             sum_2_reg_1194             |   32   |
|           trunc_ln89_reg_1443          |    4   |
|           trunc_ln95_reg_1438          |    4   |
|            xor_ln77_reg_1303           |    1   |
+----------------------------------------+--------+
|                  Total                 |   364  |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_176 |  p0  |   2  |  14  |   28   ||    0    ||    9    |
| grp_access_fu_182 |  p0  |   2  |  14  |   28   ||    0    ||    9    |
| grp_access_fu_195 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
|    grp_fu_1183    |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|    grp_fu_1183    |  p1  |   3  |  16  |   48   ||    0    ||    13   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   146  || 6.51707 ||    0    ||    49   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   644  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    0   |   49   |
|  Register |    -   |    -   |   364  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   364  |   693  |
+-----------+--------+--------+--------+--------+
