// Seed: 1365624032
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  logic [7:0] id_3;
  module_2(
      id_2, id_3, id_2
  );
  wire id_4;
  wire id_5;
  assign id_3[(1'b0) : 1'd0] = 1;
endmodule
module module_1 (
    output wor id_0
);
  wire id_2;
  module_0(
      id_2, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_2[1'd0] == 1'b0 & id_4;
  always id_4 <= 1;
endmodule
