// Seed: 1930720985
`define pp_14 0
`timescale 1ps / 1 ps
`define pp_15 0
`define pp_16 0
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    output id_3,
    input id_4,
    output type_18 id_5,
    input logic id_6,
    output logic id_7,
    input id_8,
    output id_9,
    input logic id_10,
    output id_11,
    output id_12,
    output id_13
);
  logic id_14;
  logic id_15;
  logic id_16;
  type_24 id_17 (
      .id_0(id_8),
      .id_1(1)
  );
  always @(posedge id_8) id_16 = 1;
  assign id_5 = id_17;
endmodule
