

================================================================
== Vitis HLS Report for 'DebayerRandBatG'
================================================================
* Date:           Wed Nov  8 15:31:19 2023

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  5.091 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |       14|   138434|  93.338 ns|  0.923 ms|   14|  138434|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                      |                                           |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                       Instance                       |                   Module                  |   min   |   max   |    min    |    max   | min | max |   Type  |
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258  |DebayerRandBatG_Pipeline_VITIS_LOOP_881_2  |        9|      189|  60.003 ns|  1.260 us|    9|  189|       no|
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_878_1  |       12|   138432|  12 ~ 192|          -|          -|  1 ~ 721|        no|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    154|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    7052|   6786|    -|
|Memory           |        8|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|     76|    -|
|Register         |        -|    -|     836|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|    7888|   7016|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|       7|     13|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |                       Instance                       |                   Module                  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258  |DebayerRandBatG_Pipeline_VITIS_LOOP_881_2  |        0|   0|  7052|  6786|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |Total                                                 |                                           |        0|   0|  7052|  6786|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |                  Module                  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |lineBuffer_U    |DebayerRandBatG_lineBuffer_RAM_AUTO_1R1W  |        4|  0|   0|    0|   181|  120|     1|        21720|
    |lineBuffer_2_U  |DebayerRandBatG_lineBuffer_RAM_AUTO_1R1W  |        4|  0|   0|    0|   181|  120|     1|        21720|
    +----------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                          |        8|  0|   0|    0|   362|  240|     2|        43440|
    +----------------+------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln878_1_fu_396_p2  |         +|   0|  0|  15|           8|           1|
    |add_ln878_fu_381_p2    |         +|   0|  0|  13|          10|           2|
    |loopHeight_fu_357_p2   |         +|   0|  0|  13|          10|           1|
    |y_6_fu_420_p2          |         +|   0|  0|  13|          10|           1|
    |cmp310_1_i_fu_578_p2   |      icmp|   0|  0|  20|          15|          15|
    |cmp310_i_fu_573_p2     |      icmp|   0|  0|  20|          15|          15|
    |cmp478_i_fu_562_p2     |      icmp|   0|  0|  13|          10|           1|
    |cmp59_i_fu_568_p2      |      icmp|   0|  0|  13|          10|          10|
    |icmp_ln878_fu_415_p2   |      icmp|   0|  0|  13|          10|          10|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |tmp_i_fu_547_p2        |       xor|   0|  0|   2|           1|           2|
    |xor309_1_i_fu_402_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_i_fu_557_p2        |       xor|   0|  0|  15|          15|          15|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 154|         116|          76|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  31|          6|    1|          6|
    |ap_done             |   9|          2|    1|          2|
    |bayerPhase_c_blk_n  |   9|          2|    1|          2|
    |imgRB_read          |   9|          2|    1|          2|
    |imgRgb_write        |   9|          2|    1|          2|
    |y_fu_72             |   9|          2|   10|         20|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  76|         16|   15|         34|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln878_1_reg_855                                                |   8|   0|    8|          0|
    |ap_CS_fsm                                                          |   5|   0|    5|          0|
    |ap_done_reg                                                        |   1|   0|    1|          0|
    |cmp310_1_i_reg_1078                                                |   1|   0|    1|          0|
    |cmp310_i_reg_1073                                                  |   1|   0|    1|          0|
    |cmp478_i_reg_1063                                                  |   1|   0|    1|          0|
    |cmp59_i_reg_1068                                                   |   1|   0|    1|          0|
    |grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_258_ap_start_reg  |   1|   0|    1|          0|
    |loopHeight_reg_840                                                 |  10|   0|   10|          0|
    |p_0_0_0_0_01166_31936_lcssa2033_i_fu_76                            |  10|   0|   10|          0|
    |p_0_0_0_0_01166_31936_lcssa2033_i_load_reg_868                     |  10|   0|   10|          0|
    |p_0_1_0_0_01167_31939_lcssa2035_i_fu_80                            |  10|   0|   10|          0|
    |p_0_1_0_0_01167_31939_lcssa2035_i_load_reg_873                     |  10|   0|   10|          0|
    |p_0_2_0_0_01168_31942_lcssa2037_i_fu_84                            |  10|   0|   10|          0|
    |p_0_2_0_0_01168_31942_lcssa2037_i_load_reg_878                     |  10|   0|   10|          0|
    |pixBuf_163_fu_200                                                  |  10|   0|   10|          0|
    |pixBuf_163_load_reg_1023                                           |  10|   0|   10|          0|
    |pixBuf_164_fu_204                                                  |  10|   0|   10|          0|
    |pixBuf_164_load_reg_1028                                           |  10|   0|   10|          0|
    |pixBuf_165_fu_208                                                  |  10|   0|   10|          0|
    |pixBuf_165_load_reg_1033                                           |  10|   0|   10|          0|
    |pixBuf_166_fu_212                                                  |  10|   0|   10|          0|
    |pixBuf_166_load_reg_1038                                           |  10|   0|   10|          0|
    |pixBuf_167_fu_216                                                  |  10|   0|   10|          0|
    |pixBuf_167_load_reg_1043                                           |  10|   0|   10|          0|
    |pixBuf_168_fu_220                                                  |  10|   0|   10|          0|
    |pixBuf_168_load_reg_1048                                           |  10|   0|   10|          0|
    |pixBuf_169_fu_224                                                  |  10|   0|   10|          0|
    |pixBuf_169_load_reg_1053                                           |  10|   0|   10|          0|
    |pixBuf_170_fu_228                                                  |  10|   0|   10|          0|
    |pixBuf_170_load_reg_1058                                           |  10|   0|   10|          0|
    |pixBuf_fu_196                                                      |  10|   0|   10|          0|
    |pixBuf_load_reg_1018                                               |  10|   0|   10|          0|
    |pixWindow_304_fu_92                                                |  10|   0|   10|          0|
    |pixWindow_304_load_reg_888                                         |  10|   0|   10|          0|
    |pixWindow_305_fu_96                                                |  10|   0|   10|          0|
    |pixWindow_305_load_reg_893                                         |  10|   0|   10|          0|
    |pixWindow_306_fu_100                                               |  10|   0|   10|          0|
    |pixWindow_306_load_reg_898                                         |  10|   0|   10|          0|
    |pixWindow_307_fu_104                                               |  10|   0|   10|          0|
    |pixWindow_307_load_reg_903                                         |  10|   0|   10|          0|
    |pixWindow_308_fu_108                                               |  10|   0|   10|          0|
    |pixWindow_308_load_reg_908                                         |  10|   0|   10|          0|
    |pixWindow_309_fu_112                                               |  10|   0|   10|          0|
    |pixWindow_309_load_reg_913                                         |  10|   0|   10|          0|
    |pixWindow_310_fu_116                                               |  10|   0|   10|          0|
    |pixWindow_310_load_reg_918                                         |  10|   0|   10|          0|
    |pixWindow_311_fu_120                                               |  10|   0|   10|          0|
    |pixWindow_311_load_reg_923                                         |  10|   0|   10|          0|
    |pixWindow_312_fu_124                                               |  10|   0|   10|          0|
    |pixWindow_312_load_reg_928                                         |  10|   0|   10|          0|
    |pixWindow_313_fu_128                                               |  10|   0|   10|          0|
    |pixWindow_313_load_reg_933                                         |  10|   0|   10|          0|
    |pixWindow_314_fu_132                                               |  10|   0|   10|          0|
    |pixWindow_314_load_reg_938                                         |  10|   0|   10|          0|
    |pixWindow_315_fu_136                                               |  10|   0|   10|          0|
    |pixWindow_315_load_reg_943                                         |  10|   0|   10|          0|
    |pixWindow_316_fu_140                                               |  10|   0|   10|          0|
    |pixWindow_316_load_reg_948                                         |  10|   0|   10|          0|
    |pixWindow_317_fu_144                                               |  10|   0|   10|          0|
    |pixWindow_317_load_reg_953                                         |  10|   0|   10|          0|
    |pixWindow_318_fu_148                                               |  10|   0|   10|          0|
    |pixWindow_318_load_reg_958                                         |  10|   0|   10|          0|
    |pixWindow_319_fu_152                                               |  10|   0|   10|          0|
    |pixWindow_319_load_reg_963                                         |  10|   0|   10|          0|
    |pixWindow_320_fu_156                                               |  10|   0|   10|          0|
    |pixWindow_320_load_reg_968                                         |  10|   0|   10|          0|
    |pixWindow_321_fu_160                                               |  10|   0|   10|          0|
    |pixWindow_321_load_reg_973                                         |  10|   0|   10|          0|
    |pixWindow_322_fu_164                                               |  10|   0|   10|          0|
    |pixWindow_322_load_reg_978                                         |  10|   0|   10|          0|
    |pixWindow_323_fu_168                                               |  10|   0|   10|          0|
    |pixWindow_323_load_reg_983                                         |  10|   0|   10|          0|
    |pixWindow_324_fu_172                                               |  10|   0|   10|          0|
    |pixWindow_324_load_reg_988                                         |  10|   0|   10|          0|
    |pixWindow_325_fu_176                                               |  10|   0|   10|          0|
    |pixWindow_325_load_reg_993                                         |  10|   0|   10|          0|
    |pixWindow_326_fu_180                                               |  10|   0|   10|          0|
    |pixWindow_326_load_reg_998                                         |  10|   0|   10|          0|
    |pixWindow_327_fu_184                                               |  10|   0|   10|          0|
    |pixWindow_327_load_reg_1003                                        |  10|   0|   10|          0|
    |pixWindow_328_fu_188                                               |  10|   0|   10|          0|
    |pixWindow_328_load_reg_1008                                        |  10|   0|   10|          0|
    |pixWindow_329_fu_192                                               |  10|   0|   10|          0|
    |pixWindow_329_load_reg_1013                                        |  10|   0|   10|          0|
    |pixWindow_fu_88                                                    |  10|   0|   10|          0|
    |pixWindow_load_reg_883                                             |  10|   0|   10|          0|
    |trunc_ln870_1_i_reg_845                                            |  15|   0|   15|          0|
    |xor309_1_cast_i_reg_860                                            |   1|   0|   15|         14|
    |y_fu_72                                                            |  10|   0|   10|          0|
    |zext_ln871_reg_850                                                 |   1|   0|   15|         14|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              | 836|   0|  864|         28|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-----------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  DebayerRandBatG|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  DebayerRandBatG|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  DebayerRandBatG|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  DebayerRandBatG|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  DebayerRandBatG|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  DebayerRandBatG|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  DebayerRandBatG|  return value|
|imgRB_dout                   |   in|  120|     ap_fifo|            imgRB|       pointer|
|imgRB_num_data_valid         |   in|    3|     ap_fifo|            imgRB|       pointer|
|imgRB_fifo_cap               |   in|    3|     ap_fifo|            imgRB|       pointer|
|imgRB_empty_n                |   in|    1|     ap_fifo|            imgRB|       pointer|
|imgRB_read                   |  out|    1|     ap_fifo|            imgRB|       pointer|
|imgRgb_din                   |  out|  120|     ap_fifo|           imgRgb|       pointer|
|imgRgb_num_data_valid        |   in|    3|     ap_fifo|           imgRgb|       pointer|
|imgRgb_fifo_cap              |   in|    3|     ap_fifo|           imgRgb|       pointer|
|imgRgb_full_n                |   in|    1|     ap_fifo|           imgRgb|       pointer|
|imgRgb_write                 |  out|    1|     ap_fifo|           imgRgb|       pointer|
|height                       |   in|   10|   ap_stable|           height|        scalar|
|width                        |   in|   10|   ap_stable|            width|        scalar|
|bayerPhase_c_dout            |   in|   16|     ap_fifo|     bayerPhase_c|       pointer|
|bayerPhase_c_num_data_valid  |   in|    3|     ap_fifo|     bayerPhase_c|       pointer|
|bayerPhase_c_fifo_cap        |   in|    3|     ap_fifo|     bayerPhase_c|       pointer|
|bayerPhase_c_empty_n         |   in|    1|     ap_fifo|     bayerPhase_c|       pointer|
|bayerPhase_c_read            |  out|    1|     ap_fifo|     bayerPhase_c|       pointer|
+-----------------------------+-----+-----+------------+-----------------+--------------+

