// Seed: 3135732971
module module_0 #(
    parameter id_7 = 32'd45
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout supply1 id_2;
  output wire id_1;
  logic _id_7;
  wire  id_8;
  logic id_9;
  assign {id_7 + -1, id_4} = id_2;
  logic id_10;
  assign id_2 = -1 - (id_7);
  assign id_2 = !id_2;
  wire [id_7 : -1 'b0] id_11;
endmodule
module module_1 #(
    parameter id_3 = 32'd81,
    parameter id_4 = 32'd47,
    parameter id_8 = 32'd38
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    _id_8[id_4 :-1],
    id_9
);
  inout wire id_9;
  input logic [7:0] _id_8;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_5,
      id_6,
      id_9,
      id_6
  );
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire _id_4;
  inout wire _id_3;
  input wire id_2;
  input wire id_1;
  wire [id_8 : id_3] id_10, id_11;
endmodule
