Info: Generated by version: 21.1 build 169
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/design_top/emif_clock.ip --block-symbol-file --output-directory=/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/design_top/emif_clock --family="Arria 10" --part=10AX115S2F45I1SG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/design_top/emif_clock.ip --synthesis=VERILOG --output-directory=/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/design_top/emif_clock --family="Arria 10" --part=10AX115S2F45I1SG
Info: emif_clock: "Transforming system: emif_clock"
Info: emif_clock: "Naming system components in system: emif_clock"
Info: emif_clock: "Processing generation queue"
Info: emif_clock: "Generating: emif_clock"
Info: emif_clock: Done "emif_clock" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
