//ENV
#SIM ModelSIM
#SYN FPGA Xilinx

//FILES 
#L work
#C vcom
#P -explicit

#VAR src_path      ../../src/vhdl
#VAR test_path     ../vhdl
#VAR sim_path      ../sim
#VAR script_path   ../scripts

#VAR testcase   counter


${src_path}/mips_instruction_set.vhd
${src_path}/cpu_pack.vhd



${src_path}/alu.vhd
${src_path}/mips_instruction_set.vhd
${src_path}/cpu_pack.vhd
${src_path}/instruction_fetch.vhd
${src_path}/instruction_decode.vhd
${src_path}/alu.vhd
${src_path}/execution.vhd
${src_path}/mem_stage.vhd
${src_path}/write_back.vhd
${src_path}/fsm.vhd
${src_path}/cpu_control.vhd
${src_path}/cpu_datapath.vhd


${src_path}/cpu.vhd

#SIM ${test_path}/ram.vhd
#SIM ${test_path}/memory.vhd
#TB  ${test_path}/tb_cpu.vhd


#LINK ${sim_path}/${testcase}/memory_in.mem    memory_in.mem
#LINK ${sim_path}/counter/counter.wlf          counter.wlf
#LINK ${sim_path}/counter/counter_fpga.wlf     counter_fpga.wlf

#LINK ${script_path}/memory.tcl                memory.tcl

//SIMULATOR
#S vsim
#P -t ps
#P -novopt

#T tb_cpu
#R -all
#R 10 ns
#R 100 ns

-- full counter program
-- #R 1815 ns
-- full counter program with FPGA memory
-- #R 7200 ns

//SCRIPTS
#CONST FPGA      0

memory.tcl


//SYNTHESIS
-- ####### NETLIST GENERATION
#C synplify_pro

#P -technology  Virtex5
#P -part        XC5VFX70T
#P -package     FF1136
#P -speed_grade -1

#P -num_critical_paths        2
#P -project_relative_includes 1

#P -frequency                 {205.00 MHz}
#P -symbolic_fsm_compiler     1
#P -resource_sharing          1
#P -write_vhdl                1
#P -synthesis_onoff_pragma    1

#D netlist
#O cpu.edf
#L cpu.srr

#

//SIGNALS
#U /tb_cpu
#N 1
#Z 1 10
#R ns

clk
rst

#D CURRENT_DESIGN

#G CPU
#HEX instr_addr     #N instr_addr
#HEX instr_stall    #N instr_stall
#HEX instr_in       #N instr_in
#HEX data_addr      #N data_addr
#HEX data_stall     #N data_stall
#BIN wr_mask        #N wr_mask
#BIN rd_mask        #N rd_mask
#HEX data_to_cpu    #N data_to_cpu
#HEX data_from_cpu  #N data_from_cpu

#U /cpu_pack
#HEX cpu_rbank      #N reg_bank
#

#U /tb_cpu

-- generic memory model
#HEX u2_memory/ram  #N memory

-- for FPGA memory
-- #HEX u2_memory/ram_unit/ram   #N memory

//END
