
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx1/Vivado/2017.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx1/Vivado/2017.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'ad2039' on host 'ad2039' (Linux_x86_64 version 5.4.0-65-generic) on Sat Jul 24 19:20:54 CDT 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.5 LTS
INFO: [HLS 200-10] In directory '/home/ad2039/G00StereoCamera/SCAM/SCAM.runs/bd_077c_hsc_0_synth_1'
INFO: [HLS 200-10] Creating and opening project '/home/ad2039/G00StereoCamera/SCAM/SCAM.runs/bd_077c_hsc_0_synth_1/bd_077c_hsc_0'.
INFO: [HLS 200-10] Adding design file '/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler_config.h' to the project
INFO: [HLS 200-10] Adding design file '/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/ad2039/G00StereoCamera/SCAM/SCAM.runs/bd_077c_hsc_0_synth_1/bd_077c_hsc_0/prj'.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 3.334ns.
INFO: [HLS 200-10] Analyzing design file '/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp' ... 
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 360.438 ; gain = 13.375 ; free physical = 19790 ; free virtual = 51676
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 360.438 ; gain = 13.375 ; free physical = 19402 ; free virtual = 51346
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<48, ap_uint<8> >.1' into 'hls::AXIGetBitFields<48, ap_uint<8> >' (/tools/Xilinx1/Vivado/2017.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<48, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1082).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<48, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1081).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<48, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1080).
INFO: [XFORM 203-603] Inlining function 'std::max<unsigned short>' into 'hscale_core_polyphase' (/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:509).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 488.434 ; gain = 141.371 ; free physical = 19112 ; free virtual = 51069
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:631: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 488.434 ; gain = 141.371 ; free physical = 18956 ; free virtual = 50908
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4.1' in function 'v_hcresampler_core' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'v_csc_core' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1178) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1055) in function 'AXIvideo2MultiPixStream' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' in function 'hscale_core_polyphase' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'hscale_polyphase'.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.1' in function 'v_hcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.2' in function 'v_hcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.3' in function 'v_hcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.3.1' in function 'v_hcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.4' in function 'v_hcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.5' in function 'v_hcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.5.1' in function 'v_hcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.5.1.1' in function 'v_hcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.5.1.2' in function 'v_hcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.5.2' in function 'v_hcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1.6' in function 'v_hcresampler_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'v_csc_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' in function 'v_csc_core' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (/tools/Xilinx1/Vivado/2017.3/common/technology/autopilot/hls/hls_video_core.h:171) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.2' (/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1204) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.2.1' (/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1206) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1073) in function 'AXIvideo2MultiPixStream' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1075) in function 'AXIvideo2MultiPixStream' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1' in function 'hscale_core_polyphase' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1.1' in function 'hscale_core_polyphase' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.2' in function 'hscale_core_polyphase' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.3' in function 'hscale_core_polyphase' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.3.1' in function 'hscale_core_polyphase' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.4' in function 'hscale_core_polyphase' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.4.1' in function 'hscale_core_polyphase' completely.
INFO: [XFORM 203-501] Unrolling loop 'loop_samples' in function 'hscale_core_polyphase' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.6' in function 'hscale_core_polyphase' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.6.1' in function 'hscale_core_polyphase' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.7' in function 'hscale_core_polyphase' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.7.1' in function 'hscale_core_polyphase' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'hscale_polyphase' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' in function 'hscale_polyphase' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' in function 'hscale_polyphase' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2.1' in function 'hscale_polyphase' completely.
INFO: [XFORM 203-102] Partitioning array 'PhaseH' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'stream_in.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'stream_upsampled.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'stream_scaled.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'stream_scaled_csc.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'stream_out_422.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1129) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map.V' (/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1025) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'OutPix.val.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_hscaler', detected/extracted 10 process function(s): 
	 'v_hscaler.entry334'
	 'AXIvideo2MultiPixStream'
	 'Block__proc'
	 'v_hcresampler_core326'
	 'hscale_core_polyphase'
	 'Block__proc115'
	 'v_csc_core'
	 'Block_._crit_edge23_proc'
	 'v_hcresampler_core'
	 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 4095 for loop 'Loop-0' in function 'v_hcresampler_core326'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 4095 for loop 'Loop-0' in function 'v_hcresampler_core'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_csc_core'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'hscale_polyphase'... converting 265 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'hscale_core_polyphase'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'hscale_core_polyphase'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1171:7) to (/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1169:64) in function 'MultiPixStream2AXIvideo'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'Block__proc115'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/tools/Xilinx1/Vivado/2017.3/common/technology/autopilot/hls/hls_axi_io.h:49:14) to (/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1054:57) in function 'AXIvideo2MultiPixStream'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'v_hcresampler_core'...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 552.434 ; gain = 205.371 ; free physical = 18776 ; free virtual = 50724
WARNING: [XFORM 203-631] Renaming function 'v_hcresampler_core326' into v_hcresampler_core32.
WARNING: [XFORM 203-631] Renaming function 'hscale_core_polyphase' into hscale_core_polyphas.
WARNING: [XFORM 203-631] Renaming function 'MultiPixStream2AXIvideo' (/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:168:57) into MultiPixStream2AXIvi.
WARNING: [XFORM 203-631] Renaming function 'Block_._crit_edge23_proc' into Block_._crit_edge23_.
WARNING: [XFORM 203-631] Renaming function 'AXIvideo2MultiPixStream' (/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:49:9) into AXIvideo2MultiPixStr.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 680.434 ; gain = 333.371 ; free physical = 18654 ; free virtual = 50604
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_hscaler' ...
WARNING: [SYN 201-103] Legalizing function name 'v_hscaler.entry334' to 'v_hscaler_entry334'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<18> >' to 'reg_ap_uint_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc115' to 'Block_proc115'.
WARNING: [SYN 201-103] Legalizing function name 'Block_._crit_edge23_' to 'Block_crit_edge23_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hscaler_entry334' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	15	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.62 seconds; current allocated memory: 254.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 254.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	62	6	2	2	2	2	6	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 255.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 256.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	3	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 256.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 256.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'select' operation ('sel_SEBB_i_i_i', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1366->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:172)
   b  'select' operation ('outpix.val[2].V', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1366->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:172)
   c  constant 1

INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'select' operation ('sel_SEBB3_i_i_i', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1366->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:172)
   b  'select' operation ('outpix.val[1].V', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1366->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:172)
   c  constant 1

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	96	2	2	2	2	2	1	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 256.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 257.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<18> >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 257.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 257.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hscale_polyphase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_7_1_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_7_1'
   b  'select' operation ('newSel167', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_2_6', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_2_7 = sum_1_1_2_6 + rhs_V_1_0_7 * lhs_V_1_2_7
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_6_1_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_6_1'
   b  'select' operation ('newSel163', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_2_5', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_2_6 = lhs_V_1_2_6 * rhs_V_1_0_6 + sum_1_1_2_5
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_5_1_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_5_1'
   b  'select' operation ('newSel159', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_2_4', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_2_5 = lhs_V_1_2_5 * rhs_V_1_0_5 + sum_1_1_2_4
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_4_1_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_4_1'
   b  'select' operation ('newSel155', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_2_3', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_2_4 = lhs_V_1_2_4 * rhs_V_1_0_4 + sum_1_1_2_3_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_3_1_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_3_1'
   b  'select' operation ('newSel151', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_2_2', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_2_3 = lhs_V_1_2_3 * rhs_V_1_0_3 + sum_1_1_2_2
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_2_1_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_2_1'
   b  'select' operation ('newSel147', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_2_1', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_2_2 = lhs_V_1_2_2 * rhs_V_1_0_2 + sum_1_1_2_1_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_1_1_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_1_1'
   b  'select' operation ('newSel143', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_2', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_2_1 = lhs_V_1_2_1 * rhs_V_1_0_1 + sum_1_1_2_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_0_1_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_0_1'
   b  'mux' operation ('tmp_24')
   c  constant 2048
  DSP48 Expression: sum_1_1_2 = 2048 + lhs_V_1_2 * rhs_V_1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_7_1_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_7_1'
   b  'select' operation ('newSel139', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_1_6', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_1_7 = sum_1_1_1_6 + rhs_V_1_0_7 * lhs_V_1_1_7
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_6_1_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_6_1'
   b  'select' operation ('newSel135', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_1_5', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_1_6 = lhs_V_1_1_6 * rhs_V_1_0_6 + sum_1_1_1_5
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_5_1_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_5_1'
   b  'select' operation ('newSel131', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_1_4', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_1_5 = lhs_V_1_1_5 * rhs_V_1_0_5 + sum_1_1_1_4
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_4_1_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_4_1'
   b  'select' operation ('newSel127', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_1_3', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_1_4 = lhs_V_1_1_4 * rhs_V_1_0_4 + sum_1_1_1_3_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_3_1_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_3_1'
   b  'select' operation ('newSel123', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_1_2', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_1_3 = lhs_V_1_1_3 * rhs_V_1_0_3 + sum_1_1_1_2
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_2_1_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_2_1'
   b  'select' operation ('newSel119', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_1_1', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_1_2 = lhs_V_1_1_2 * rhs_V_1_0_2 + sum_1_1_1_1_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_1_1_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_1_1'
   b  'select' operation ('newSel115', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_1', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_1_1 = lhs_V_1_1_1 * rhs_V_1_0_1 + sum_1_1_1_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_0_1_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_0_1'
   b  'mux' operation ('tmp_21')
   c  constant 2048
  DSP48 Expression: sum_1_1_1 = 2048 + lhs_V_1_1 * rhs_V_1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_7_1_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_7_1'
   b  'select' operation ('newSel111', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_0_6', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_0_7 = sum_1_1_0_6 + rhs_V_1_0_7 * lhs_V_1_0_7
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_6_1_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_6_1'
   b  'select' operation ('newSel107', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_0_5', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_0_6 = sum_1_1_0_5 + rhs_V_1_0_6 * lhs_V_1_0_6
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_5_1_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_5_1'
   b  'select' operation ('newSel103', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_0_4', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_0_5 = sum_1_1_0_4 + rhs_V_1_0_5 * lhs_V_1_0_5
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_4_1_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_4_1'
   b  'select' operation ('newSel99', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_0_3', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_0_4 = sum_1_1_0_3_cast + rhs_V_1_0_4 * lhs_V_1_0_4
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_3_1_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_3_1'
   b  'select' operation ('newSel95', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_0_2', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_0_3 = sum_1_1_0_2 + rhs_V_1_0_3 * lhs_V_1_0_3
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_2_1_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_2_1'
   b  'select' operation ('newSel91', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1_0_1', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_0_2 = sum_1_1_0_1_cast + rhs_V_1_0_2 * lhs_V_1_0_2
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_1_1_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_1_1'
   b  'select' operation ('newSel87', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_1', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_1_0_1 = sum_1_1_0_cast + rhs_V_1_0_1 * lhs_V_1_0_1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_0_1_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_0_1'
   b  'mux' operation ('tmp_18')
   c  constant 2048
  DSP48 Expression: sum_1_1 = 2048 + rhs_V_1 * lhs_V_1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_7_0_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_7_0'
   b  'select' operation ('newSel83', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_2_6', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_2_7 = sum_1_0_2_6 + rhs_V_0_0_7 * lhs_V_0_2_7
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_6_0_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_6_0'
   b  'select' operation ('newSel79', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_2_5', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_2_6 = lhs_V_0_2_6 * rhs_V_0_0_6 + sum_1_0_2_5
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_5_0_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_5_0'
   b  'select' operation ('newSel75', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_2_4', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_2_5 = lhs_V_0_2_5 * rhs_V_0_0_5 + sum_1_0_2_4
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_4_0_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_4_0'
   b  'select' operation ('newSel71', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_2_3', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_2_4 = lhs_V_0_2_4 * rhs_V_0_0_4 + sum_1_0_2_3_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_3_0_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_3_0'
   b  'select' operation ('newSel67', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_2_2', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_2_3 = lhs_V_0_2_3 * rhs_V_0_0_3 + sum_1_0_2_2
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_2_0_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_2_0'
   b  'select' operation ('newSel63', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_2_1', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_2_2 = lhs_V_0_2_2 * rhs_V_0_0_2 + sum_1_0_2_1_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_1_0_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_1_0'
   b  'select' operation ('newSel59', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_2', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_2_1 = lhs_V_0_2_1 * rhs_V_0_0_1 + sum_1_0_2_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_0_0_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_0_0'
   b  'mux' operation ('tmp_16')
   c  constant 2048
  DSP48 Expression: sum_1_0_2 = 2048 + lhs_V_0_2 * rhs_V
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_7_0_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_7_0'
   b  'select' operation ('newSel55', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_1_6', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_1_7 = sum_1_0_1_6 + rhs_V_0_0_7 * lhs_V_0_1_7
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_6_0_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_6_0'
   b  'select' operation ('newSel51', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_1_5', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_1_6 = lhs_V_0_1_6 * rhs_V_0_0_6 + sum_1_0_1_5
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_5_0_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_5_0'
   b  'select' operation ('newSel47', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_1_4', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_1_5 = lhs_V_0_1_5 * rhs_V_0_0_5 + sum_1_0_1_4
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_4_0_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_4_0'
   b  'select' operation ('newSel43', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_1_3', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_1_4 = lhs_V_0_1_4 * rhs_V_0_0_4 + sum_1_0_1_3_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_3_0_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_3_0'
   b  'select' operation ('newSel39', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_1_2', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_1_3 = lhs_V_0_1_3 * rhs_V_0_0_3 + sum_1_0_1_2
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_2_0_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_2_0'
   b  'select' operation ('newSel35', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_1_1', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_1_2 = lhs_V_0_1_2 * rhs_V_0_0_2 + sum_1_0_1_1_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_1_0_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_1_0'
   b  'select' operation ('newSel31', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_1', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_1_1 = lhs_V_0_1_1 * rhs_V_0_0_1 + sum_1_0_1_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_0_0_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_0_0'
   b  'mux' operation ('tmp_14')
   c  constant 2048
  DSP48 Expression: sum_1_0_1 = 2048 + lhs_V_0_1 * rhs_V
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_7_0_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_7_0'
   b  'select' operation ('newSel27', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_0_6', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_0_7 = sum_1_0_0_6 + rhs_V_0_0_7 * lhs_V_0_0_7
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_6_0_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_6_0'
   b  'select' operation ('newSel23', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_0_5', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_0_6 = sum_1_0_0_5 + rhs_V_0_0_6 * lhs_V_0_0_6
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_5_0_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_5_0'
   b  'select' operation ('newSel19', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_0_4', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_0_5 = sum_1_0_0_4 + rhs_V_0_0_5 * lhs_V_0_0_5
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_4_0_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_4_0'
   b  'select' operation ('newSel15', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_0_3', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_0_4 = sum_1_0_0_3_cast + rhs_V_0_0_4 * lhs_V_0_0_4
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_3_0_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_3_0'
   b  'select' operation ('newSel11', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_0_2', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_0_3 = sum_1_0_0_2 + rhs_V_0_0_3 * lhs_V_0_0_3
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_2_0_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_2_0'
   b  'select' operation ('newSel7', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_0_1', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_0_2 = sum_1_0_0_1_cast + rhs_V_0_0_2 * lhs_V_0_0_2
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_1_0_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_1_0'
   b  'select' operation ('newSel3', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_0_1 = sum_1_0_0_cast + rhs_V_0_0_1 * lhs_V_0_0_1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_0_0_load', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_0_0'
   b  'mux' operation ('tmp')
   c  constant 2048
  DSP48 Expression: sum_1 = 2048 + rhs_V * lhs_V
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 56	0	134	396	196	1.5	4	1.4	3	180	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'hscale_polyphase'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 259.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 261.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hscale_core_polyphas' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 30	0	20	376	35	1.8	3	1.8	3	29	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 18.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 264.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_0_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_0_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_1_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_1_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_2_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_2_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_3_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_3_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_4_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_4_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_5_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_5_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_6_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_6_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_7_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_7_1' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 266.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	11	3	3	3	2	2	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 266.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 266.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_csc_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'partselect' operation ('tmp_7', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1677->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
   b  constant 898
   d  'extractvalue' operation ('tmp_val_V_3_i_i', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1659->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp_161_1_i_i = 898 * (tmp_143_1_cast13_i_i - y_2_1_cast_i_i)
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 306
   b  'extractvalue' operation ('tmp_val_V_3_i_i', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1659->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
   c  'add' operation ('tmp2', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1677->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp_156_1_i_i = 306 * tmp_143_1_cast14_i_i + tmp2
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'extractvalue' operation ('tmp_val_V_5_i_i', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1659->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
   b  constant 117
   c  'mul' operation ('tmp_153_1_i_i', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1677->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp2 = 117 * tmp_141_1_cast19_i_i + tmp_153_1_i_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 601
   b  'extractvalue' operation ('tmp_val_V_4_i_i', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1659->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp_153_1_i_i = 601 * tmp_142_1_cast16_i_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 2081
   b  'xor' operation ('Cb_1_i_i', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1671->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp_150_1_i_i = 2081 * Cb_1_cast15_cast_i_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 404
   b  'xor' operation ('Cb_1_i_i', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1671->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
   c  'mul' operation ('tmp_147_1_i_i', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1673->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp_148_1_i_i = tmp_147_1_i_i + 404 * Cb_1_cast_cast_i_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 595
   b  'xor' operation ('Cr_1_i_i', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1670->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp_147_1_i_i = 595 * Cr_1_cast17_cast_i_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 1733
   b  'xor' operation ('Cr_1_i_i', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1670->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp_144_1_i_i = 1733 * Cr_1_cast_cast_i_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'partselect' operation ('tmp', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1677->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
   b  constant 898
   d  'extractvalue' operation ('tmp_val_V_0_i_i', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1659->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp_161_i_i = 898 * (tmp_143_cast22_i_i - y_2_cast_i_i)
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 306
   b  'extractvalue' operation ('tmp_val_V_0_i_i', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1659->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
   c  'add' operation ('tmp1', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1677->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp_156_i_i = 306 * tmp_143_cast23_i_i + tmp1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'extractvalue' operation ('tmp_val_V_287_i_i', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1659->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
   b  constant 117
   c  'mul' operation ('tmp_153_i_i', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1677->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp1 = 117 * tmp_141_cast28_i_i + tmp_153_i_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 601
   b  'extractvalue' operation ('tmp_val_V_1_i_i', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1659->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp_153_i_i = 601 * tmp_142_cast25_i_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 2081
   b  'xor' operation ('Cb_i_i', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1671->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp_150_i_i = 2081 * Cb_cast24_cast_i_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 404
   b  'xor' operation ('Cb_i_i', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1671->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
   c  'mul' operation ('tmp_147_i_i', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1673->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp_148_i_i = tmp_147_i_i + 404 * Cb_cast_cast_i_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 595
   b  'xor' operation ('Cr_i_i', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1670->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp_147_i_i = 595 * Cr_cast26_cast_i_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 1733
   b  'xor' operation ('Cr_i_i', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1670->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:194)
  DSP48 Expression: tmp_144_i_i = 1733 * Cr_cast_cast_i_i
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 24	0	6	106	18	3	3	3	3	18	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 267.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 268.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_crit_edge23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	6	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 268.678 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 268.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'add' operation ('tmp9', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1398->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:202)
   b  'bitconcatenate' operation ('r_V_4_i_i_i', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1398->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:202)
   c  'select' operation ('sel_SEBB2_i_i_i', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1366->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:202)

INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'add' operation ('tmp7', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1397->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:202)
   b  'bitconcatenate' operation ('r_V_i_i_i', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1397->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:202)
   c  'select' operation ('sel_SEBB5_i_i_i', /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1366->/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_3/src/v_hscaler.cpp:202)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 5	0	2	109	4	2	2	2	2	4	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 269.483 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 270.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 8	0	7	71	13	1.9	2	1.9	2	11	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 270.623 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 271.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hscaler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	16	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 271.724 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 274.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hscaler_entry334' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hscaler_entry334'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 274.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStr'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 276.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 278.149 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core32'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 279.086 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_18_s'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 279.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hscale_polyphase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mux_134_8_1_1' to 'v_hscaler_mux_134bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mac_muladd_16s_8ns_13ns_24_1_1' to 'v_hscaler_mac_mulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mac_muladd_8ns_16s_13ns_24_1_1' to 'v_hscaler_mac_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mac_muladd_16s_8ns_24s_25_1_1' to 'v_hscaler_mac_muleOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mac_muladd_8ns_16s_24s_25_1_1' to 'v_hscaler_mac_mulfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mac_muladd_16s_8ns_25s_26_1_1' to 'v_hscaler_mac_mulg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mac_muladd_8ns_16s_25s_26_1_1' to 'v_hscaler_mac_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mac_muladd_16s_8ns_26s_26_1_1' to 'v_hscaler_mac_mulibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mac_muladd_8ns_16s_26s_26_1_1' to 'v_hscaler_mac_muljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mac_muladd_16s_8ns_26s_27_1_1' to 'v_hscaler_mac_mulkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mac_muladd_8ns_16s_26s_27_1_1' to 'v_hscaler_mac_mullbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mac_muladd_16s_8ns_27s_27_1_1' to 'v_hscaler_mac_mulmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mac_muladd_8ns_16s_27s_27_1_1' to 'v_hscaler_mac_mulncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_mulcud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_muldEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_muleOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_mulfYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_mulg8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_mulhbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_mulibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_muljbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_mulkbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_mullbW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_mulmb6': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_mulncg': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mux_134bkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hscale_polyphase'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 283.789 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hscale_core_polyphas' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_BitSetCnt' to 'hscale_core_polypocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_OneBitIdx' to 'hscale_core_polyppcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_0_0' to 'hscale_core_polypqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_0_1' to 'hscale_core_polyprcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_1_0' to 'hscale_core_polypsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_1_1' to 'hscale_core_polyptde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_2_0' to 'hscale_core_polypudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_2_1' to 'hscale_core_polypvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_3_0' to 'hscale_core_polypwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_3_1' to 'hscale_core_polypxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_4_0' to 'hscale_core_polypyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_4_1' to 'hscale_core_polypzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_5_0' to 'hscale_core_polypAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_5_1' to 'hscale_core_polypBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_6_0' to 'hscale_core_polypCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_6_1' to 'hscale_core_polypDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_7_0' to 'hscale_core_polypEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hscale_core_polyphas_FiltCoeff_7_1' to 'hscale_core_polypFfa' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hscale_core_polyphas'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 287.782 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc115'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 288.127 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_csc_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mul_mul_11ns_8ns_18_1_1' to 'v_hscaler_mul_mulGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mac_muladd_8ns_8ns_18ns_18_1_1' to 'v_hscaler_mac_mulHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mul_mul_12ns_8s_20_1_1' to 'v_hscaler_mul_mulIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mul_mul_11ns_8s_18_1_1' to 'v_hscaler_mul_mulJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mac_muladd_10ns_8ns_18ns_18_1_1' to 'v_hscaler_mac_mulKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mac_muladd_10ns_8s_18s_18_1_1' to 'v_hscaler_mac_mulLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mul_mul_13ns_8s_21_1_1' to 'v_hscaler_mul_mulMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_am_submul_8ns_8ns_11ns_20_1_1' to 'v_hscaler_am_submNgs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_am_submNgs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_mulHfu': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_mulKfY': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_mulLf8': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mul_mulGfk': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mul_mulIfE': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mul_mulJfO': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mul_mulMgi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_csc_core'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 289.834 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_crit_edge23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_crit_edge23_s'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 290.069 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mux_83_8_1_1' to 'v_hscaler_mux_83_OgC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mux_83_OgC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 291.149 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'MultiPixStream2AXIvi_mapComp' to 'MultiPixStream2AXPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_hscaler_mux_63_8_1_1' to 'v_hscaler_mux_63_QgW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mux_63_QgW': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvi'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 292.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hscaler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_Height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_WidthIn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_WidthOut' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_ColorMode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_PixelRate' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_ColorModeOut' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_hfltCoeff' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_phasesH_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_hscaler' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'HwReg_hfltCoeff', 'HwReg_phasesH_V', 'HwReg_Height', 'HwReg_WidthIn', 'HwReg_WidthOut', 'HwReg_ColorMode', 'HwReg_PixelRate' and 'HwReg_ColorModeOut' to AXI-Lite port CTRL.
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc115_U0' to 'start_for_Block_pShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_crit_edge23_U0' to 'start_for_Block_cThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_MultiPixStream2AXIvi_U0' to 'start_for_MultiPiUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_v_csc_core_U0' to 'start_for_v_csc_cVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_v_hcresampler_core_U0' to 'start_for_v_hcresWhU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hscaler'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 297.145 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-279] Implementing memory 'bd_077c_hsc_0_hscale_core_polypocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'bd_077c_hsc_0_hscale_core_polyppcA_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'bd_077c_hsc_0_hscale_core_polypqcK_ram (RAM_1P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'bd_077c_hsc_0_MultiPixStream2AXPgM_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'bd_077c_hsc_0_fifo_w12_d3_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_077c_hsc_0_fifo_w8_d6_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_077c_hsc_0_fifo_w8_d3_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_077c_hsc_0_fifo_w1_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_077c_hsc_0_fifo_w1_d3_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_077c_hsc_0_fifo_w1_d4_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_077c_hsc_0_start_for_MultiPiUhA' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_077c_hsc_0_start_for_v_csc_cVhK' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bd_077c_hsc_0_start_for_v_hcresWhU' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 680.434 ; gain = 333.371 ; free physical = 19704 ; free virtual = 51623
INFO: [SYSC 207-301] Generating SystemC RTL for v_hscaler with prefix bd_077c_hsc_0_.
INFO: [VHDL 208-304] Generating VHDL RTL for v_hscaler with prefix bd_077c_hsc_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_hscaler with prefix bd_077c_hsc_0_.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx1/Vivado/2017.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Jul 24 19:21:37 2021...
INFO: [HLS 200-112] Total elapsed time: 54.38 seconds; peak allocated memory: 297.145 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Jul 24 19:21:48 2021...
