;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ss */
ss__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
ss__0__MASK EQU 0x08
ss__0__PC EQU CYREG_PRT2_PC3
ss__0__PORT EQU 2
ss__0__SHIFT EQU 3
ss__AG EQU CYREG_PRT2_AG
ss__AMUX EQU CYREG_PRT2_AMUX
ss__BIE EQU CYREG_PRT2_BIE
ss__BIT_MASK EQU CYREG_PRT2_BIT_MASK
ss__BYP EQU CYREG_PRT2_BYP
ss__CTL EQU CYREG_PRT2_CTL
ss__DM0 EQU CYREG_PRT2_DM0
ss__DM1 EQU CYREG_PRT2_DM1
ss__DM2 EQU CYREG_PRT2_DM2
ss__DR EQU CYREG_PRT2_DR
ss__INP_DIS EQU CYREG_PRT2_INP_DIS
ss__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
ss__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
ss__LCD_EN EQU CYREG_PRT2_LCD_EN
ss__MASK EQU 0x08
ss__PORT EQU 2
ss__PRT EQU CYREG_PRT2_PRT
ss__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
ss__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
ss__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
ss__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
ss__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
ss__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
ss__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
ss__PS EQU CYREG_PRT2_PS
ss__SHIFT EQU 3
ss__SLW EQU CYREG_PRT2_SLW

/* DIR */
DIR__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
DIR__0__MASK EQU 0x40
DIR__0__PC EQU CYREG_PRT0_PC6
DIR__0__PORT EQU 0
DIR__0__SHIFT EQU 6
DIR__AG EQU CYREG_PRT0_AG
DIR__AMUX EQU CYREG_PRT0_AMUX
DIR__BIE EQU CYREG_PRT0_BIE
DIR__BIT_MASK EQU CYREG_PRT0_BIT_MASK
DIR__BYP EQU CYREG_PRT0_BYP
DIR__CTL EQU CYREG_PRT0_CTL
DIR__DM0 EQU CYREG_PRT0_DM0
DIR__DM1 EQU CYREG_PRT0_DM1
DIR__DM2 EQU CYREG_PRT0_DM2
DIR__DR EQU CYREG_PRT0_DR
DIR__INP_DIS EQU CYREG_PRT0_INP_DIS
DIR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
DIR__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
DIR__LCD_EN EQU CYREG_PRT0_LCD_EN
DIR__MASK EQU 0x40
DIR__PORT EQU 0
DIR__PRT EQU CYREG_PRT0_PRT
DIR__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
DIR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
DIR__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
DIR__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
DIR__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
DIR__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
DIR__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
DIR__PS EQU CYREG_PRT0_PS
DIR__SHIFT EQU 6
DIR__SLW EQU CYREG_PRT0_SLW
DIR_IN__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
DIR_IN__0__MASK EQU 0x08
DIR_IN__0__PC EQU CYREG_PRT12_PC3
DIR_IN__0__PORT EQU 12
DIR_IN__0__SHIFT EQU 3
DIR_IN__AG EQU CYREG_PRT12_AG
DIR_IN__BIE EQU CYREG_PRT12_BIE
DIR_IN__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DIR_IN__BYP EQU CYREG_PRT12_BYP
DIR_IN__DM0 EQU CYREG_PRT12_DM0
DIR_IN__DM1 EQU CYREG_PRT12_DM1
DIR_IN__DM2 EQU CYREG_PRT12_DM2
DIR_IN__DR EQU CYREG_PRT12_DR
DIR_IN__INP_DIS EQU CYREG_PRT12_INP_DIS
DIR_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DIR_IN__MASK EQU 0x08
DIR_IN__PORT EQU 12
DIR_IN__PRT EQU CYREG_PRT12_PRT
DIR_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DIR_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DIR_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DIR_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DIR_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DIR_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DIR_IN__PS EQU CYREG_PRT12_PS
DIR_IN__SHIFT EQU 3
DIR_IN__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DIR_IN__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DIR_IN__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DIR_IN__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DIR_IN__SLW EQU CYREG_PRT12_SLW

/* MS1 */
MS1__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
MS1__0__MASK EQU 0x08
MS1__0__PC EQU CYREG_PRT0_PC3
MS1__0__PORT EQU 0
MS1__0__SHIFT EQU 3
MS1__AG EQU CYREG_PRT0_AG
MS1__AMUX EQU CYREG_PRT0_AMUX
MS1__BIE EQU CYREG_PRT0_BIE
MS1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MS1__BYP EQU CYREG_PRT0_BYP
MS1__CTL EQU CYREG_PRT0_CTL
MS1__DM0 EQU CYREG_PRT0_DM0
MS1__DM1 EQU CYREG_PRT0_DM1
MS1__DM2 EQU CYREG_PRT0_DM2
MS1__DR EQU CYREG_PRT0_DR
MS1__INP_DIS EQU CYREG_PRT0_INP_DIS
MS1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MS1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MS1__LCD_EN EQU CYREG_PRT0_LCD_EN
MS1__MASK EQU 0x08
MS1__PORT EQU 0
MS1__PRT EQU CYREG_PRT0_PRT
MS1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MS1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MS1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MS1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MS1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MS1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MS1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MS1__PS EQU CYREG_PRT0_PS
MS1__SHIFT EQU 3
MS1__SLW EQU CYREG_PRT0_SLW

/* MS2 */
MS2__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
MS2__0__MASK EQU 0x10
MS2__0__PC EQU CYREG_PRT0_PC4
MS2__0__PORT EQU 0
MS2__0__SHIFT EQU 4
MS2__AG EQU CYREG_PRT0_AG
MS2__AMUX EQU CYREG_PRT0_AMUX
MS2__BIE EQU CYREG_PRT0_BIE
MS2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MS2__BYP EQU CYREG_PRT0_BYP
MS2__CTL EQU CYREG_PRT0_CTL
MS2__DM0 EQU CYREG_PRT0_DM0
MS2__DM1 EQU CYREG_PRT0_DM1
MS2__DM2 EQU CYREG_PRT0_DM2
MS2__DR EQU CYREG_PRT0_DR
MS2__INP_DIS EQU CYREG_PRT0_INP_DIS
MS2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MS2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MS2__LCD_EN EQU CYREG_PRT0_LCD_EN
MS2__MASK EQU 0x10
MS2__PORT EQU 0
MS2__PRT EQU CYREG_PRT0_PRT
MS2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MS2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MS2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MS2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MS2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MS2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MS2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MS2__PS EQU CYREG_PRT0_PS
MS2__SHIFT EQU 4
MS2__SLW EQU CYREG_PRT0_SLW

/* MS3 */
MS3__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
MS3__0__MASK EQU 0x20
MS3__0__PC EQU CYREG_PRT0_PC5
MS3__0__PORT EQU 0
MS3__0__SHIFT EQU 5
MS3__AG EQU CYREG_PRT0_AG
MS3__AMUX EQU CYREG_PRT0_AMUX
MS3__BIE EQU CYREG_PRT0_BIE
MS3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MS3__BYP EQU CYREG_PRT0_BYP
MS3__CTL EQU CYREG_PRT0_CTL
MS3__DM0 EQU CYREG_PRT0_DM0
MS3__DM1 EQU CYREG_PRT0_DM1
MS3__DM2 EQU CYREG_PRT0_DM2
MS3__DR EQU CYREG_PRT0_DR
MS3__INP_DIS EQU CYREG_PRT0_INP_DIS
MS3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MS3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MS3__LCD_EN EQU CYREG_PRT0_LCD_EN
MS3__MASK EQU 0x20
MS3__PORT EQU 0
MS3__PRT EQU CYREG_PRT0_PRT
MS3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MS3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MS3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MS3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MS3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MS3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MS3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MS3__PS EQU CYREG_PRT0_PS
MS3__SHIFT EQU 5
MS3__SLW EQU CYREG_PRT0_SLW

/* SW1 */
SW1__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
SW1__0__MASK EQU 0x04
SW1__0__PC EQU CYREG_PRT2_PC2
SW1__0__PORT EQU 2
SW1__0__SHIFT EQU 2
SW1__AG EQU CYREG_PRT2_AG
SW1__AMUX EQU CYREG_PRT2_AMUX
SW1__BIE EQU CYREG_PRT2_BIE
SW1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SW1__BYP EQU CYREG_PRT2_BYP
SW1__CTL EQU CYREG_PRT2_CTL
SW1__DM0 EQU CYREG_PRT2_DM0
SW1__DM1 EQU CYREG_PRT2_DM1
SW1__DM2 EQU CYREG_PRT2_DM2
SW1__DR EQU CYREG_PRT2_DR
SW1__INP_DIS EQU CYREG_PRT2_INP_DIS
SW1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SW1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SW1__LCD_EN EQU CYREG_PRT2_LCD_EN
SW1__MASK EQU 0x04
SW1__PORT EQU 2
SW1__PRT EQU CYREG_PRT2_PRT
SW1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SW1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SW1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SW1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SW1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SW1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SW1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SW1__PS EQU CYREG_PRT2_PS
SW1__SHIFT EQU 2
SW1__SLW EQU CYREG_PRT2_SLW

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* SPIM */
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB09_CTL
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB09_CTL
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB09_MSK
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB09_MSK
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB09_ST
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB13_MSK
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB13_ST
SPIM_BSPIM_sR16_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
SPIM_BSPIM_sR16_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
SPIM_BSPIM_sR16_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
SPIM_BSPIM_sR16_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
SPIM_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
SPIM_BSPIM_sR16_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
SPIM_BSPIM_sR16_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
SPIM_BSPIM_sR16_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
SPIM_BSPIM_sR16_Dp_u0__A0_REG EQU CYREG_B0_UDB12_A0
SPIM_BSPIM_sR16_Dp_u0__A1_REG EQU CYREG_B0_UDB12_A1
SPIM_BSPIM_sR16_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
SPIM_BSPIM_sR16_Dp_u0__D0_REG EQU CYREG_B0_UDB12_D0
SPIM_BSPIM_sR16_Dp_u0__D1_REG EQU CYREG_B0_UDB12_D1
SPIM_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
SPIM_BSPIM_sR16_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
SPIM_BSPIM_sR16_Dp_u0__F0_REG EQU CYREG_B0_UDB12_F0
SPIM_BSPIM_sR16_Dp_u0__F1_REG EQU CYREG_B0_UDB12_F1
SPIM_BSPIM_sR16_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SPIM_BSPIM_sR16_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SPIM_BSPIM_sR16_Dp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
SPIM_BSPIM_sR16_Dp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
SPIM_BSPIM_sR16_Dp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
SPIM_BSPIM_sR16_Dp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
SPIM_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
SPIM_BSPIM_sR16_Dp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
SPIM_BSPIM_sR16_Dp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
SPIM_BSPIM_sR16_Dp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
SPIM_BSPIM_sR16_Dp_u1__A0_REG EQU CYREG_B0_UDB13_A0
SPIM_BSPIM_sR16_Dp_u1__A1_REG EQU CYREG_B0_UDB13_A1
SPIM_BSPIM_sR16_Dp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
SPIM_BSPIM_sR16_Dp_u1__D0_REG EQU CYREG_B0_UDB13_D0
SPIM_BSPIM_sR16_Dp_u1__D1_REG EQU CYREG_B0_UDB13_D1
SPIM_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
SPIM_BSPIM_sR16_Dp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
SPIM_BSPIM_sR16_Dp_u1__F0_REG EQU CYREG_B0_UDB13_F0
SPIM_BSPIM_sR16_Dp_u1__F1_REG EQU CYREG_B0_UDB13_F1
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB10_MSK
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB10_ST

/* STEP */
STEP__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
STEP__0__MASK EQU 0x80
STEP__0__PC EQU CYREG_PRT0_PC7
STEP__0__PORT EQU 0
STEP__0__SHIFT EQU 7
STEP__AG EQU CYREG_PRT0_AG
STEP__AMUX EQU CYREG_PRT0_AMUX
STEP__BIE EQU CYREG_PRT0_BIE
STEP__BIT_MASK EQU CYREG_PRT0_BIT_MASK
STEP__BYP EQU CYREG_PRT0_BYP
STEP__CTL EQU CYREG_PRT0_CTL
STEP__DM0 EQU CYREG_PRT0_DM0
STEP__DM1 EQU CYREG_PRT0_DM1
STEP__DM2 EQU CYREG_PRT0_DM2
STEP__DR EQU CYREG_PRT0_DR
STEP__INP_DIS EQU CYREG_PRT0_INP_DIS
STEP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
STEP__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
STEP__LCD_EN EQU CYREG_PRT0_LCD_EN
STEP__MASK EQU 0x80
STEP__PORT EQU 0
STEP__PRT EQU CYREG_PRT0_PRT
STEP__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
STEP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
STEP__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
STEP__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
STEP__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
STEP__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
STEP__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
STEP__PS EQU CYREG_PRT0_PS
STEP__SHIFT EQU 7
STEP__SLW EQU CYREG_PRT0_SLW
STEP_IN__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
STEP_IN__0__MASK EQU 0x10
STEP_IN__0__PC EQU CYREG_PRT3_PC4
STEP_IN__0__PORT EQU 3
STEP_IN__0__SHIFT EQU 4
STEP_IN__AG EQU CYREG_PRT3_AG
STEP_IN__AMUX EQU CYREG_PRT3_AMUX
STEP_IN__BIE EQU CYREG_PRT3_BIE
STEP_IN__BIT_MASK EQU CYREG_PRT3_BIT_MASK
STEP_IN__BYP EQU CYREG_PRT3_BYP
STEP_IN__CTL EQU CYREG_PRT3_CTL
STEP_IN__DM0 EQU CYREG_PRT3_DM0
STEP_IN__DM1 EQU CYREG_PRT3_DM1
STEP_IN__DM2 EQU CYREG_PRT3_DM2
STEP_IN__DR EQU CYREG_PRT3_DR
STEP_IN__INP_DIS EQU CYREG_PRT3_INP_DIS
STEP_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
STEP_IN__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
STEP_IN__LCD_EN EQU CYREG_PRT3_LCD_EN
STEP_IN__MASK EQU 0x10
STEP_IN__PORT EQU 3
STEP_IN__PRT EQU CYREG_PRT3_PRT
STEP_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
STEP_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
STEP_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
STEP_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
STEP_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
STEP_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
STEP_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
STEP_IN__PS EQU CYREG_PRT3_PS
STEP_IN__SHIFT EQU 4
STEP_IN__SLW EQU CYREG_PRT3_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* miso */
miso__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
miso__0__MASK EQU 0x01
miso__0__PC EQU CYREG_PRT2_PC0
miso__0__PORT EQU 2
miso__0__SHIFT EQU 0
miso__AG EQU CYREG_PRT2_AG
miso__AMUX EQU CYREG_PRT2_AMUX
miso__BIE EQU CYREG_PRT2_BIE
miso__BIT_MASK EQU CYREG_PRT2_BIT_MASK
miso__BYP EQU CYREG_PRT2_BYP
miso__CTL EQU CYREG_PRT2_CTL
miso__DM0 EQU CYREG_PRT2_DM0
miso__DM1 EQU CYREG_PRT2_DM1
miso__DM2 EQU CYREG_PRT2_DM2
miso__DR EQU CYREG_PRT2_DR
miso__INP_DIS EQU CYREG_PRT2_INP_DIS
miso__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
miso__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
miso__LCD_EN EQU CYREG_PRT2_LCD_EN
miso__MASK EQU 0x01
miso__PORT EQU 2
miso__PRT EQU CYREG_PRT2_PRT
miso__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
miso__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
miso__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
miso__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
miso__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
miso__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
miso__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
miso__PS EQU CYREG_PRT2_PS
miso__SHIFT EQU 0
miso__SLW EQU CYREG_PRT2_SLW

/* mosi */
mosi__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
mosi__0__MASK EQU 0x02
mosi__0__PC EQU CYREG_PRT2_PC1
mosi__0__PORT EQU 2
mosi__0__SHIFT EQU 1
mosi__AG EQU CYREG_PRT2_AG
mosi__AMUX EQU CYREG_PRT2_AMUX
mosi__BIE EQU CYREG_PRT2_BIE
mosi__BIT_MASK EQU CYREG_PRT2_BIT_MASK
mosi__BYP EQU CYREG_PRT2_BYP
mosi__CTL EQU CYREG_PRT2_CTL
mosi__DM0 EQU CYREG_PRT2_DM0
mosi__DM1 EQU CYREG_PRT2_DM1
mosi__DM2 EQU CYREG_PRT2_DM2
mosi__DR EQU CYREG_PRT2_DR
mosi__INP_DIS EQU CYREG_PRT2_INP_DIS
mosi__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
mosi__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
mosi__LCD_EN EQU CYREG_PRT2_LCD_EN
mosi__MASK EQU 0x02
mosi__PORT EQU 2
mosi__PRT EQU CYREG_PRT2_PRT
mosi__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
mosi__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
mosi__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
mosi__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
mosi__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
mosi__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
mosi__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
mosi__PS EQU CYREG_PRT2_PS
mosi__SHIFT EQU 1
mosi__SLW EQU CYREG_PRT2_SLW

/* sclk */
sclk__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
sclk__0__MASK EQU 0x10
sclk__0__PC EQU CYREG_PRT2_PC4
sclk__0__PORT EQU 2
sclk__0__SHIFT EQU 4
sclk__AG EQU CYREG_PRT2_AG
sclk__AMUX EQU CYREG_PRT2_AMUX
sclk__BIE EQU CYREG_PRT2_BIE
sclk__BIT_MASK EQU CYREG_PRT2_BIT_MASK
sclk__BYP EQU CYREG_PRT2_BYP
sclk__CTL EQU CYREG_PRT2_CTL
sclk__DM0 EQU CYREG_PRT2_DM0
sclk__DM1 EQU CYREG_PRT2_DM1
sclk__DM2 EQU CYREG_PRT2_DM2
sclk__DR EQU CYREG_PRT2_DR
sclk__INP_DIS EQU CYREG_PRT2_INP_DIS
sclk__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
sclk__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
sclk__LCD_EN EQU CYREG_PRT2_LCD_EN
sclk__MASK EQU 0x10
sclk__PORT EQU 2
sclk__PRT EQU CYREG_PRT2_PRT
sclk__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
sclk__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
sclk__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
sclk__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
sclk__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
sclk__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
sclk__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
sclk__PS EQU CYREG_PRT2_PS
sclk__SHIFT EQU 4
sclk__SLW EQU CYREG_PRT2_SLW

/* tick */
tick__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
tick__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
tick__INTC_MASK EQU 0x01
tick__INTC_NUMBER EQU 0
tick__INTC_PRIOR_NUM EQU 7
tick__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
tick__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
tick__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Clock */
Clock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock__CFG2_SRC_SEL_MASK EQU 0x07
Clock__INDEX EQU 0x02
Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock__PM_ACT_MSK EQU 0x04
Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock__PM_STBY_MSK EQU 0x04
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x06
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x40
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x40
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x04
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x10
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x10
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x05
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x20
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x20
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x01
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x02
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x02

/* I2C_1 */
I2C_1_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_1_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_1_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_1_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_1_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_1_I2C_FF__D EQU CYREG_I2C_D
I2C_1_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_1_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_1_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_1_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_1_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_1_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_1_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_1_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_1_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_1_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_1_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_1_I2C_IRQ__INTC_NUMBER EQU 15
I2C_1_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* SCL_1 */
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL_1__0__MASK EQU 0x01
SCL_1__0__PC EQU CYREG_PRT12_PC0
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 0
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x01
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 0
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

/* SDA_1 */
SDA_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA_1__0__MASK EQU 0x02
SDA_1__0__PC EQU CYREG_PRT12_PC1
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 1
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_1__MASK EQU 0x02
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 1
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

/* UART_1 */
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB08_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB08_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB08_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB08_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB08_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB08_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x03
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x08
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x08

/* StepDir */
StepDir_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
StepDir_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
StepDir_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
StepDir_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
StepDir_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
StepDir_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
StepDir_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
StepDir_CounterUDB_sC32_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
StepDir_CounterUDB_sC32_counterdp_u0__A0_REG EQU CYREG_B0_UDB07_A0
StepDir_CounterUDB_sC32_counterdp_u0__A1_REG EQU CYREG_B0_UDB07_A1
StepDir_CounterUDB_sC32_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
StepDir_CounterUDB_sC32_counterdp_u0__D0_REG EQU CYREG_B0_UDB07_D0
StepDir_CounterUDB_sC32_counterdp_u0__D1_REG EQU CYREG_B0_UDB07_D1
StepDir_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
StepDir_CounterUDB_sC32_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
StepDir_CounterUDB_sC32_counterdp_u0__F0_REG EQU CYREG_B0_UDB07_F0
StepDir_CounterUDB_sC32_counterdp_u0__F1_REG EQU CYREG_B0_UDB07_F1
StepDir_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
StepDir_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
StepDir_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
StepDir_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
StepDir_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
StepDir_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
StepDir_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
StepDir_CounterUDB_sC32_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
StepDir_CounterUDB_sC32_counterdp_u1__A0_REG EQU CYREG_B0_UDB08_A0
StepDir_CounterUDB_sC32_counterdp_u1__A1_REG EQU CYREG_B0_UDB08_A1
StepDir_CounterUDB_sC32_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
StepDir_CounterUDB_sC32_counterdp_u1__D0_REG EQU CYREG_B0_UDB08_D0
StepDir_CounterUDB_sC32_counterdp_u1__D1_REG EQU CYREG_B0_UDB08_D1
StepDir_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
StepDir_CounterUDB_sC32_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
StepDir_CounterUDB_sC32_counterdp_u1__F0_REG EQU CYREG_B0_UDB08_F0
StepDir_CounterUDB_sC32_counterdp_u1__F1_REG EQU CYREG_B0_UDB08_F1
StepDir_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
StepDir_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
StepDir_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
StepDir_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
StepDir_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
StepDir_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
StepDir_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
StepDir_CounterUDB_sC32_counterdp_u2__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
StepDir_CounterUDB_sC32_counterdp_u2__A0_REG EQU CYREG_B0_UDB09_A0
StepDir_CounterUDB_sC32_counterdp_u2__A1_REG EQU CYREG_B0_UDB09_A1
StepDir_CounterUDB_sC32_counterdp_u2__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
StepDir_CounterUDB_sC32_counterdp_u2__D0_REG EQU CYREG_B0_UDB09_D0
StepDir_CounterUDB_sC32_counterdp_u2__D1_REG EQU CYREG_B0_UDB09_D1
StepDir_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
StepDir_CounterUDB_sC32_counterdp_u2__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
StepDir_CounterUDB_sC32_counterdp_u2__F0_REG EQU CYREG_B0_UDB09_F0
StepDir_CounterUDB_sC32_counterdp_u2__F1_REG EQU CYREG_B0_UDB09_F1
StepDir_CounterUDB_sC32_counterdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
StepDir_CounterUDB_sC32_counterdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
StepDir_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
StepDir_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
StepDir_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
StepDir_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
StepDir_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
StepDir_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
StepDir_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
StepDir_CounterUDB_sC32_counterdp_u3__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
StepDir_CounterUDB_sC32_counterdp_u3__A0_REG EQU CYREG_B0_UDB10_A0
StepDir_CounterUDB_sC32_counterdp_u3__A1_REG EQU CYREG_B0_UDB10_A1
StepDir_CounterUDB_sC32_counterdp_u3__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
StepDir_CounterUDB_sC32_counterdp_u3__D0_REG EQU CYREG_B0_UDB10_D0
StepDir_CounterUDB_sC32_counterdp_u3__D1_REG EQU CYREG_B0_UDB10_D1
StepDir_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
StepDir_CounterUDB_sC32_counterdp_u3__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
StepDir_CounterUDB_sC32_counterdp_u3__F0_REG EQU CYREG_B0_UDB10_F0
StepDir_CounterUDB_sC32_counterdp_u3__F1_REG EQU CYREG_B0_UDB10_F1
StepDir_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
StepDir_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
StepDir_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
StepDir_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
StepDir_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
StepDir_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
StepDir_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
StepDir_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
StepDir_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
StepDir_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
StepDir_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
StepDir_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
StepDir_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
StepDir_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
StepDir_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
StepDir_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
StepDir_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
StepDir_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
StepDir_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
StepDir_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
StepDir_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
StepDir_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
StepDir_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
StepDir_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
StepDir_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
StepDir_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
StepDir_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
StepDir_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
StepDir_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
StepDir_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
StepDir_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
StepDir_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
StepDir_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
StepDir_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
StepDir_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
StepDir_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
StepDir_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
StepDir_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
StepDir_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
StepDir_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
StepDir_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
StepDir_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST

/* Timer_1 */
Timer_1_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_1_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_1_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_1_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_1_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_1_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_1_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_1_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_1_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_1_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_1_TimerHW__PM_ACT_MSK EQU 0x01
Timer_1_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_1_TimerHW__PM_STBY_MSK EQU 0x01
Timer_1_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_1_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_1_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* Step_reg */
Step_reg_Sync_ctrl_reg__0__MASK EQU 0x01
Step_reg_Sync_ctrl_reg__0__POS EQU 0
Step_reg_Sync_ctrl_reg__1__MASK EQU 0x02
Step_reg_Sync_ctrl_reg__1__POS EQU 1
Step_reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Step_reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Step_reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Step_reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Step_reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Step_reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Step_reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Step_reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Step_reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Step_reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Step_reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
Step_reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Step_reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB03_CTL
Step_reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Step_reg_Sync_ctrl_reg__MASK EQU 0x03
Step_reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Step_reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Step_reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB03_MSK

/* sw1_read */
sw1_read_sts_sts_reg__0__MASK EQU 0x01
sw1_read_sts_sts_reg__0__POS EQU 0
sw1_read_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
sw1_read_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
sw1_read_sts_sts_reg__MASK EQU 0x01
sw1_read_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB08_MSK
sw1_read_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
sw1_read_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB08_ST

/* x_ref_in */
x_ref_in__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
x_ref_in__0__MASK EQU 0x08
x_ref_in__0__PC EQU CYREG_PRT3_PC3
x_ref_in__0__PORT EQU 3
x_ref_in__0__SHIFT EQU 3
x_ref_in__AG EQU CYREG_PRT3_AG
x_ref_in__AMUX EQU CYREG_PRT3_AMUX
x_ref_in__BIE EQU CYREG_PRT3_BIE
x_ref_in__BIT_MASK EQU CYREG_PRT3_BIT_MASK
x_ref_in__BYP EQU CYREG_PRT3_BYP
x_ref_in__CTL EQU CYREG_PRT3_CTL
x_ref_in__DM0 EQU CYREG_PRT3_DM0
x_ref_in__DM1 EQU CYREG_PRT3_DM1
x_ref_in__DM2 EQU CYREG_PRT3_DM2
x_ref_in__DR EQU CYREG_PRT3_DR
x_ref_in__INP_DIS EQU CYREG_PRT3_INP_DIS
x_ref_in__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
x_ref_in__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
x_ref_in__LCD_EN EQU CYREG_PRT3_LCD_EN
x_ref_in__MASK EQU 0x08
x_ref_in__PORT EQU 3
x_ref_in__PRT EQU CYREG_PRT3_PRT
x_ref_in__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
x_ref_in__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
x_ref_in__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
x_ref_in__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
x_ref_in__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
x_ref_in__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
x_ref_in__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
x_ref_in__PS EQU CYREG_PRT3_PS
x_ref_in__SHIFT EQU 3
x_ref_in__SLW EQU CYREG_PRT3_SLW

/* Direction */
Direction_Sync_ctrl_reg__0__MASK EQU 0x01
Direction_Sync_ctrl_reg__0__POS EQU 0
Direction_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Direction_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Direction_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Direction_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Direction_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Direction_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Direction_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Direction_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Direction_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Direction_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Direction_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
Direction_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Direction_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB12_CTL
Direction_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Direction_Sync_ctrl_reg__MASK EQU 0x01
Direction_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Direction_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Direction_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB12_MSK

/* Microstep */
Microstep_Sync_ctrl_reg__0__MASK EQU 0x01
Microstep_Sync_ctrl_reg__0__POS EQU 0
Microstep_Sync_ctrl_reg__1__MASK EQU 0x02
Microstep_Sync_ctrl_reg__1__POS EQU 1
Microstep_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Microstep_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Microstep_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Microstep_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Microstep_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Microstep_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Microstep_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Microstep_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Microstep_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Microstep_Sync_ctrl_reg__2__MASK EQU 0x04
Microstep_Sync_ctrl_reg__2__POS EQU 2
Microstep_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Microstep_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
Microstep_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Microstep_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
Microstep_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Microstep_Sync_ctrl_reg__MASK EQU 0x07
Microstep_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Microstep_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Microstep_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

/* ShiftReg_1 */
ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
ShiftReg_1_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
ShiftReg_1_bSR_sC32_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
ShiftReg_1_bSR_sC32_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB02_A0
ShiftReg_1_bSR_sC32_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB02_A1
ShiftReg_1_bSR_sC32_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
ShiftReg_1_bSR_sC32_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB02_D0
ShiftReg_1_bSR_sC32_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB02_D1
ShiftReg_1_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
ShiftReg_1_bSR_sC32_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
ShiftReg_1_bSR_sC32_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB02_F0
ShiftReg_1_bSR_sC32_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB02_F1
ShiftReg_1_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ShiftReg_1_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
ShiftReg_1_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
ShiftReg_1_bSR_sC32_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
ShiftReg_1_bSR_sC32_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB03_A0
ShiftReg_1_bSR_sC32_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB03_A1
ShiftReg_1_bSR_sC32_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
ShiftReg_1_bSR_sC32_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB03_D0
ShiftReg_1_bSR_sC32_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB03_D1
ShiftReg_1_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
ShiftReg_1_bSR_sC32_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
ShiftReg_1_bSR_sC32_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB03_F0
ShiftReg_1_bSR_sC32_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB03_F1
ShiftReg_1_bSR_sC32_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ShiftReg_1_bSR_sC32_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
ShiftReg_1_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
ShiftReg_1_bSR_sC32_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
ShiftReg_1_bSR_sC32_BShiftRegDp_u2__A0_REG EQU CYREG_B0_UDB04_A0
ShiftReg_1_bSR_sC32_BShiftRegDp_u2__A1_REG EQU CYREG_B0_UDB04_A1
ShiftReg_1_bSR_sC32_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
ShiftReg_1_bSR_sC32_BShiftRegDp_u2__D0_REG EQU CYREG_B0_UDB04_D0
ShiftReg_1_bSR_sC32_BShiftRegDp_u2__D1_REG EQU CYREG_B0_UDB04_D1
ShiftReg_1_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
ShiftReg_1_bSR_sC32_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
ShiftReg_1_bSR_sC32_BShiftRegDp_u2__F0_REG EQU CYREG_B0_UDB04_F0
ShiftReg_1_bSR_sC32_BShiftRegDp_u2__F1_REG EQU CYREG_B0_UDB04_F1
ShiftReg_1_bSR_sC32_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ShiftReg_1_bSR_sC32_BShiftRegDp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
ShiftReg_1_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
ShiftReg_1_bSR_sC32_BShiftRegDp_u3__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
ShiftReg_1_bSR_sC32_BShiftRegDp_u3__A0_REG EQU CYREG_B0_UDB05_A0
ShiftReg_1_bSR_sC32_BShiftRegDp_u3__A1_REG EQU CYREG_B0_UDB05_A1
ShiftReg_1_bSR_sC32_BShiftRegDp_u3__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
ShiftReg_1_bSR_sC32_BShiftRegDp_u3__D0_REG EQU CYREG_B0_UDB05_D0
ShiftReg_1_bSR_sC32_BShiftRegDp_u3__D1_REG EQU CYREG_B0_UDB05_D1
ShiftReg_1_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ShiftReg_1_bSR_sC32_BShiftRegDp_u3__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
ShiftReg_1_bSR_sC32_BShiftRegDp_u3__F0_REG EQU CYREG_B0_UDB05_F0
ShiftReg_1_bSR_sC32_BShiftRegDp_u3__F1_REG EQU CYREG_B0_UDB05_F1
ShiftReg_1_bSR_sC32_BShiftRegDp_u3__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ShiftReg_1_bSR_sC32_BShiftRegDp_u3__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ShiftReg_1_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ShiftReg_1_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
ShiftReg_1_bSR_StsReg__3__MASK EQU 0x08
ShiftReg_1_bSR_StsReg__3__POS EQU 3
ShiftReg_1_bSR_StsReg__4__MASK EQU 0x10
ShiftReg_1_bSR_StsReg__4__POS EQU 4
ShiftReg_1_bSR_StsReg__5__MASK EQU 0x20
ShiftReg_1_bSR_StsReg__5__POS EQU 5
ShiftReg_1_bSR_StsReg__6__MASK EQU 0x40
ShiftReg_1_bSR_StsReg__6__POS EQU 6
ShiftReg_1_bSR_StsReg__MASK EQU 0x78
ShiftReg_1_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB05_MSK
ShiftReg_1_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ShiftReg_1_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ShiftReg_1_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ShiftReg_1_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
ShiftReg_1_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
ShiftReg_1_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB05_ST
ShiftReg_1_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
ShiftReg_1_bSR_SyncCtl_CtrlReg__0__POS EQU 0
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB05_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
ShiftReg_1_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ShiftReg_1_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

/* Interrupt_t */
Interrupt_t__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Interrupt_t__0__MASK EQU 0x80
Interrupt_t__0__PC EQU CYREG_PRT3_PC7
Interrupt_t__0__PORT EQU 3
Interrupt_t__0__SHIFT EQU 7
Interrupt_t__AG EQU CYREG_PRT3_AG
Interrupt_t__AMUX EQU CYREG_PRT3_AMUX
Interrupt_t__BIE EQU CYREG_PRT3_BIE
Interrupt_t__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Interrupt_t__BYP EQU CYREG_PRT3_BYP
Interrupt_t__CTL EQU CYREG_PRT3_CTL
Interrupt_t__DM0 EQU CYREG_PRT3_DM0
Interrupt_t__DM1 EQU CYREG_PRT3_DM1
Interrupt_t__DM2 EQU CYREG_PRT3_DM2
Interrupt_t__DR EQU CYREG_PRT3_DR
Interrupt_t__INP_DIS EQU CYREG_PRT3_INP_DIS
Interrupt_t__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Interrupt_t__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Interrupt_t__LCD_EN EQU CYREG_PRT3_LCD_EN
Interrupt_t__MASK EQU 0x80
Interrupt_t__PORT EQU 3
Interrupt_t__PRT EQU CYREG_PRT3_PRT
Interrupt_t__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Interrupt_t__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Interrupt_t__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Interrupt_t__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Interrupt_t__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Interrupt_t__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Interrupt_t__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Interrupt_t__PS EQU CYREG_PRT3_PS
Interrupt_t__SHIFT EQU 7
Interrupt_t__SLW EQU CYREG_PRT3_SLW

/* ADC_DelSig_1 */
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DelSig_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x00
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x00
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x01

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
