

================================================================
== Vitis HLS Report for 'k2mm_Pipeline_lp4_lp5'
================================================================
* Date:           Mon Dec  2 12:52:43 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4358|     4358|  43.580 us|  43.580 us|  4358|  4358|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp4_lp5  |     4356|     4356|       262|          1|          1|  4096|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 262


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 262
* Pipeline : 1
  Pipeline-0 : II = 1, D = 262, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/k2mm.c:6]   --->   Operation 265 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/k2mm.c:6]   --->   Operation 266 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%indvar_flatten141 = alloca i32 1"   --->   Operation 267 'alloca' 'indvar_flatten141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten141"   --->   Operation 268 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 269 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %i" [src/k2mm.c:6]   --->   Operation 269 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 270 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %j" [src/k2mm.c:6]   --->   Operation 270 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln0 = br void %lp6"   --->   Operation 271 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%indvar_flatten141_load = load i13 %indvar_flatten141" [src/k2mm.c:35]   --->   Operation 272 'load' 'indvar_flatten141_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.82ns)   --->   "%icmp_ln35 = icmp_eq  i13 %indvar_flatten141_load, i13 4096" [src/k2mm.c:35]   --->   Operation 273 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.82ns)   --->   "%add_ln35_1 = add i13 %indvar_flatten141_load, i13 1" [src/k2mm.c:35]   --->   Operation 274 'add' 'add_ln35_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.inc109, void %for.inc132.preheader.exitStub" [src/k2mm.c:35]   --->   Operation 275 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [src/k2mm.c:36]   --->   Operation 276 'load' 'j_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [src/k2mm.c:35]   --->   Operation 277 'load' 'i_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.77ns)   --->   "%add_ln35 = add i7 %i_load, i7 1" [src/k2mm.c:35]   --->   Operation 278 'add' 'add_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.77ns)   --->   "%icmp_ln36 = icmp_eq  i7 %j_load, i7 64" [src/k2mm.c:36]   --->   Operation 279 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.36ns)   --->   "%select_ln6 = select i1 %icmp_ln36, i7 0, i7 %j_load" [src/k2mm.c:6]   --->   Operation 280 'select' 'select_ln6' <Predicate = (!icmp_ln35)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.36ns)   --->   "%select_ln35 = select i1 %icmp_ln36, i7 %add_ln35, i7 %i_load" [src/k2mm.c:35]   --->   Operation 281 'select' 'select_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i7 %select_ln35" [src/k2mm.c:35]   --->   Operation 282 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i7 %select_ln35" [src/k2mm.c:35]   --->   Operation 283 'zext' 'zext_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 284 'getelementptr' 'tmp1_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 285 [2/2] (1.23ns)   --->   "%empty = load i6 %tmp1_addr" [src/k2mm.c:38]   --->   Operation 285 'load' 'empty' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i7 %select_ln6" [src/k2mm.c:36]   --->   Operation 286 'zext' 'zext_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i7 %select_ln6" [src/k2mm.c:36]   --->   Operation 287 'trunc' 'trunc_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%lshr_ln6_2 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln6, i32 1, i32 5" [src/k2mm.c:6]   --->   Operation 288 'partselect' 'lshr_ln6_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%buff_C_addr = getelementptr i32 %buff_C, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 289 'getelementptr' 'buff_C_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 290 [2/2] (1.23ns)   --->   "%buff_C_load = load i6 %buff_C_addr" [src/k2mm.c:38]   --->   Operation 290 'load' 'buff_C_load' <Predicate = (!icmp_ln35)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %trunc_ln36, void %arrayidx1018.case.0, void %arrayidx1018.case.1" [src/k2mm.c:38]   --->   Operation 291 'br' 'br_ln38' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.77ns)   --->   "%add_ln36 = add i7 %select_ln6, i7 1" [src/k2mm.c:36]   --->   Operation 292 'add' 'add_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.42ns)   --->   "%store_ln35 = store i13 %add_ln35_1, i13 %indvar_flatten141" [src/k2mm.c:35]   --->   Operation 293 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.42>
ST_1 : Operation 294 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %select_ln35, i7 %i" [src/k2mm.c:6]   --->   Operation 294 'store' 'store_ln6' <Predicate = (!icmp_ln35)> <Delay = 0.42>
ST_1 : Operation 295 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %add_ln36, i7 %j" [src/k2mm.c:6]   --->   Operation 295 'store' 'store_ln6' <Predicate = (!icmp_ln35)> <Delay = 0.42>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln36 = br void %lp6" [src/k2mm.c:36]   --->   Operation 296 'br' 'br_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 297 [1/2] (1.23ns)   --->   "%empty = load i6 %tmp1_addr" [src/k2mm.c:38]   --->   Operation 297 'load' 'empty' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 298 [1/2] (1.23ns)   --->   "%buff_C_load = load i6 %buff_C_addr" [src/k2mm.c:38]   --->   Operation 298 'load' 'buff_C_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 299 [3/3] (7.01ns)   --->   "%mul1 = fmul i32 %empty, i32 %buff_C_load" [src/k2mm.c:38]   --->   Operation 299 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln35, i5 %lshr_ln6_2" [src/k2mm.c:35]   --->   Operation 300 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i11 %tmp_4" [src/k2mm.c:35]   --->   Operation 301 'zext' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%tmp2_addr = getelementptr i32 %tmp2, i64 0, i64 %tmp_4_cast" [src/k2mm.c:35]   --->   Operation 302 'getelementptr' 'tmp2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (0.00ns)   --->   "%tmp2_1_addr = getelementptr i32 %tmp2_1, i64 0, i64 %tmp_4_cast" [src/k2mm.c:35]   --->   Operation 303 'getelementptr' 'tmp2_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 304 [2/2] (1.23ns)   --->   "%mux_case_021 = load i11 %tmp2_addr" [src/k2mm.c:38]   --->   Operation 304 'load' 'mux_case_021' <Predicate = (!trunc_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 305 [2/2] (1.23ns)   --->   "%tmp2_1_load = load i11 %tmp2_1_addr" [src/k2mm.c:38]   --->   Operation 305 'load' 'tmp2_1_load' <Predicate = (trunc_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 306 [2/3] (7.01ns)   --->   "%mul1 = fmul i32 %empty, i32 %buff_C_load" [src/k2mm.c:38]   --->   Operation 306 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%tmp1_1_addr = getelementptr i32 %tmp1_1, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 307 'getelementptr' 'tmp1_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 308 [2/2] (1.23ns)   --->   "%tmp1_1_load = load i6 %tmp1_1_addr" [src/k2mm.c:38]   --->   Operation 308 'load' 'tmp1_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 309 [1/2] (1.23ns)   --->   "%mux_case_021 = load i11 %tmp2_addr" [src/k2mm.c:38]   --->   Operation 309 'load' 'mux_case_021' <Predicate = (!trunc_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 310 [1/2] (1.23ns)   --->   "%tmp2_1_load = load i11 %tmp2_1_addr" [src/k2mm.c:38]   --->   Operation 310 'load' 'tmp2_1_load' <Predicate = (trunc_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 311 [1/1] (0.44ns)   --->   "%select_ln38 = select i1 %trunc_ln36, i32 %tmp2_1_load, i32 %mux_case_021" [src/k2mm.c:38]   --->   Operation 311 'select' 'select_ln38' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "%buff_C_1_addr = getelementptr i32 %buff_C_1, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 312 'getelementptr' 'buff_C_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 313 [1/3] (7.01ns)   --->   "%mul1 = fmul i32 %empty, i32 %buff_C_load" [src/k2mm.c:38]   --->   Operation 313 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 314 [2/2] (1.23ns)   --->   "%buff_C_1_load = load i6 %buff_C_1_addr" [src/k2mm.c:38]   --->   Operation 314 'load' 'buff_C_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 315 [1/2] (1.23ns)   --->   "%tmp1_1_load = load i6 %tmp1_1_addr" [src/k2mm.c:38]   --->   Operation 315 'load' 'tmp1_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 316 [4/4] (6.43ns)   --->   "%add1 = fadd i32 %select_ln38, i32 %mul1" [src/k2mm.c:38]   --->   Operation 316 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 317 [1/2] (1.23ns)   --->   "%buff_C_1_load = load i6 %buff_C_1_addr" [src/k2mm.c:38]   --->   Operation 317 'load' 'buff_C_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 318 [3/4] (6.43ns)   --->   "%add1 = fadd i32 %select_ln38, i32 %mul1" [src/k2mm.c:38]   --->   Operation 318 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 319 [3/3] (7.01ns)   --->   "%mul97_1 = fmul i32 %tmp1_1_load, i32 %buff_C_1_load" [src/k2mm.c:38]   --->   Operation 319 'fmul' 'mul97_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 320 [2/4] (6.43ns)   --->   "%add1 = fadd i32 %select_ln38, i32 %mul1" [src/k2mm.c:38]   --->   Operation 320 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 321 [2/3] (7.01ns)   --->   "%mul97_1 = fmul i32 %tmp1_1_load, i32 %buff_C_1_load" [src/k2mm.c:38]   --->   Operation 321 'fmul' 'mul97_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 322 [1/1] (0.00ns)   --->   "%tmp1_2_addr = getelementptr i32 %tmp1_2, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 322 'getelementptr' 'tmp1_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 323 [2/2] (1.23ns)   --->   "%tmp1_2_load = load i6 %tmp1_2_addr" [src/k2mm.c:38]   --->   Operation 323 'load' 'tmp1_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 324 [1/1] (0.00ns)   --->   "%buff_C_2_addr = getelementptr i32 %buff_C_2, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 324 'getelementptr' 'buff_C_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 325 [1/4] (6.43ns)   --->   "%add1 = fadd i32 %select_ln38, i32 %mul1" [src/k2mm.c:38]   --->   Operation 325 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 326 [1/3] (7.01ns)   --->   "%mul97_1 = fmul i32 %tmp1_1_load, i32 %buff_C_1_load" [src/k2mm.c:38]   --->   Operation 326 'fmul' 'mul97_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 327 [2/2] (1.23ns)   --->   "%buff_C_2_load = load i6 %buff_C_2_addr" [src/k2mm.c:38]   --->   Operation 327 'load' 'buff_C_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 328 [1/2] (1.23ns)   --->   "%tmp1_2_load = load i6 %tmp1_2_addr" [src/k2mm.c:38]   --->   Operation 328 'load' 'tmp1_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 329 [4/4] (6.43ns)   --->   "%add102_1 = fadd i32 %add1, i32 %mul97_1" [src/k2mm.c:38]   --->   Operation 329 'fadd' 'add102_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 330 [1/2] (1.23ns)   --->   "%buff_C_2_load = load i6 %buff_C_2_addr" [src/k2mm.c:38]   --->   Operation 330 'load' 'buff_C_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 331 [3/4] (6.43ns)   --->   "%add102_1 = fadd i32 %add1, i32 %mul97_1" [src/k2mm.c:38]   --->   Operation 331 'fadd' 'add102_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 332 [3/3] (7.01ns)   --->   "%mul97_2 = fmul i32 %tmp1_2_load, i32 %buff_C_2_load" [src/k2mm.c:38]   --->   Operation 332 'fmul' 'mul97_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 333 [2/4] (6.43ns)   --->   "%add102_1 = fadd i32 %add1, i32 %mul97_1" [src/k2mm.c:38]   --->   Operation 333 'fadd' 'add102_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 334 [2/3] (7.01ns)   --->   "%mul97_2 = fmul i32 %tmp1_2_load, i32 %buff_C_2_load" [src/k2mm.c:38]   --->   Operation 334 'fmul' 'mul97_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 335 [1/1] (0.00ns)   --->   "%tmp1_3_addr = getelementptr i32 %tmp1_3, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 335 'getelementptr' 'tmp1_3_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 336 [2/2] (1.23ns)   --->   "%tmp1_3_load = load i6 %tmp1_3_addr" [src/k2mm.c:38]   --->   Operation 336 'load' 'tmp1_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 337 [1/1] (0.00ns)   --->   "%buff_C_3_addr = getelementptr i32 %buff_C_3, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 337 'getelementptr' 'buff_C_3_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 338 [1/4] (6.43ns)   --->   "%add102_1 = fadd i32 %add1, i32 %mul97_1" [src/k2mm.c:38]   --->   Operation 338 'fadd' 'add102_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 339 [1/3] (7.01ns)   --->   "%mul97_2 = fmul i32 %tmp1_2_load, i32 %buff_C_2_load" [src/k2mm.c:38]   --->   Operation 339 'fmul' 'mul97_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 340 [2/2] (1.23ns)   --->   "%buff_C_3_load = load i6 %buff_C_3_addr" [src/k2mm.c:38]   --->   Operation 340 'load' 'buff_C_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 341 [1/2] (1.23ns)   --->   "%tmp1_3_load = load i6 %tmp1_3_addr" [src/k2mm.c:38]   --->   Operation 341 'load' 'tmp1_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 342 [4/4] (6.43ns)   --->   "%add102_2 = fadd i32 %add102_1, i32 %mul97_2" [src/k2mm.c:38]   --->   Operation 342 'fadd' 'add102_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 343 [1/2] (1.23ns)   --->   "%buff_C_3_load = load i6 %buff_C_3_addr" [src/k2mm.c:38]   --->   Operation 343 'load' 'buff_C_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 344 [3/4] (6.43ns)   --->   "%add102_2 = fadd i32 %add102_1, i32 %mul97_2" [src/k2mm.c:38]   --->   Operation 344 'fadd' 'add102_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 345 [3/3] (7.01ns)   --->   "%mul97_3 = fmul i32 %tmp1_3_load, i32 %buff_C_3_load" [src/k2mm.c:38]   --->   Operation 345 'fmul' 'mul97_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 346 [2/4] (6.43ns)   --->   "%add102_2 = fadd i32 %add102_1, i32 %mul97_2" [src/k2mm.c:38]   --->   Operation 346 'fadd' 'add102_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 347 [2/3] (7.01ns)   --->   "%mul97_3 = fmul i32 %tmp1_3_load, i32 %buff_C_3_load" [src/k2mm.c:38]   --->   Operation 347 'fmul' 'mul97_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 348 [1/1] (0.00ns)   --->   "%tmp1_4_addr = getelementptr i32 %tmp1_4, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 348 'getelementptr' 'tmp1_4_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 349 [2/2] (1.23ns)   --->   "%tmp1_4_load = load i6 %tmp1_4_addr" [src/k2mm.c:38]   --->   Operation 349 'load' 'tmp1_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 350 [1/1] (0.00ns)   --->   "%buff_C_4_addr = getelementptr i32 %buff_C_4, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 350 'getelementptr' 'buff_C_4_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 351 [1/4] (6.43ns)   --->   "%add102_2 = fadd i32 %add102_1, i32 %mul97_2" [src/k2mm.c:38]   --->   Operation 351 'fadd' 'add102_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 352 [1/3] (7.01ns)   --->   "%mul97_3 = fmul i32 %tmp1_3_load, i32 %buff_C_3_load" [src/k2mm.c:38]   --->   Operation 352 'fmul' 'mul97_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 353 [2/2] (1.23ns)   --->   "%buff_C_4_load = load i6 %buff_C_4_addr" [src/k2mm.c:38]   --->   Operation 353 'load' 'buff_C_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 354 [1/2] (1.23ns)   --->   "%tmp1_4_load = load i6 %tmp1_4_addr" [src/k2mm.c:38]   --->   Operation 354 'load' 'tmp1_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 355 [4/4] (6.43ns)   --->   "%add102_3 = fadd i32 %add102_2, i32 %mul97_3" [src/k2mm.c:38]   --->   Operation 355 'fadd' 'add102_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 356 [1/2] (1.23ns)   --->   "%buff_C_4_load = load i6 %buff_C_4_addr" [src/k2mm.c:38]   --->   Operation 356 'load' 'buff_C_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : Operation 357 [3/4] (6.43ns)   --->   "%add102_3 = fadd i32 %add102_2, i32 %mul97_3" [src/k2mm.c:38]   --->   Operation 357 'fadd' 'add102_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 358 [3/3] (7.01ns)   --->   "%mul97_4 = fmul i32 %tmp1_4_load, i32 %buff_C_4_load" [src/k2mm.c:38]   --->   Operation 358 'fmul' 'mul97_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 359 [2/4] (6.43ns)   --->   "%add102_3 = fadd i32 %add102_2, i32 %mul97_3" [src/k2mm.c:38]   --->   Operation 359 'fadd' 'add102_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 360 [2/3] (7.01ns)   --->   "%mul97_4 = fmul i32 %tmp1_4_load, i32 %buff_C_4_load" [src/k2mm.c:38]   --->   Operation 360 'fmul' 'mul97_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 361 [1/1] (0.00ns)   --->   "%tmp1_5_addr = getelementptr i32 %tmp1_5, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 361 'getelementptr' 'tmp1_5_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 362 [2/2] (1.23ns)   --->   "%tmp1_5_load = load i6 %tmp1_5_addr" [src/k2mm.c:38]   --->   Operation 362 'load' 'tmp1_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 363 [1/1] (0.00ns)   --->   "%buff_C_5_addr = getelementptr i32 %buff_C_5, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 363 'getelementptr' 'buff_C_5_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 364 [1/4] (6.43ns)   --->   "%add102_3 = fadd i32 %add102_2, i32 %mul97_3" [src/k2mm.c:38]   --->   Operation 364 'fadd' 'add102_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 365 [1/3] (7.01ns)   --->   "%mul97_4 = fmul i32 %tmp1_4_load, i32 %buff_C_4_load" [src/k2mm.c:38]   --->   Operation 365 'fmul' 'mul97_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 366 [2/2] (1.23ns)   --->   "%buff_C_5_load = load i6 %buff_C_5_addr" [src/k2mm.c:38]   --->   Operation 366 'load' 'buff_C_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 367 [1/2] (1.23ns)   --->   "%tmp1_5_load = load i6 %tmp1_5_addr" [src/k2mm.c:38]   --->   Operation 367 'load' 'tmp1_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 368 [4/4] (6.43ns)   --->   "%add102_4 = fadd i32 %add102_3, i32 %mul97_4" [src/k2mm.c:38]   --->   Operation 368 'fadd' 'add102_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 369 [1/2] (1.23ns)   --->   "%buff_C_5_load = load i6 %buff_C_5_addr" [src/k2mm.c:38]   --->   Operation 369 'load' 'buff_C_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 23 <SV = 22> <Delay = 7.01>
ST_23 : Operation 370 [3/4] (6.43ns)   --->   "%add102_4 = fadd i32 %add102_3, i32 %mul97_4" [src/k2mm.c:38]   --->   Operation 370 'fadd' 'add102_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 371 [3/3] (7.01ns)   --->   "%mul97_5 = fmul i32 %tmp1_5_load, i32 %buff_C_5_load" [src/k2mm.c:38]   --->   Operation 371 'fmul' 'mul97_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 372 [2/4] (6.43ns)   --->   "%add102_4 = fadd i32 %add102_3, i32 %mul97_4" [src/k2mm.c:38]   --->   Operation 372 'fadd' 'add102_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 373 [2/3] (7.01ns)   --->   "%mul97_5 = fmul i32 %tmp1_5_load, i32 %buff_C_5_load" [src/k2mm.c:38]   --->   Operation 373 'fmul' 'mul97_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.01>
ST_25 : Operation 374 [1/1] (0.00ns)   --->   "%tmp1_6_addr = getelementptr i32 %tmp1_6, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 374 'getelementptr' 'tmp1_6_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 375 [2/2] (1.23ns)   --->   "%tmp1_6_load = load i6 %tmp1_6_addr" [src/k2mm.c:38]   --->   Operation 375 'load' 'tmp1_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 376 [1/1] (0.00ns)   --->   "%buff_C_6_addr = getelementptr i32 %buff_C_6, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 376 'getelementptr' 'buff_C_6_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 377 [1/4] (6.43ns)   --->   "%add102_4 = fadd i32 %add102_3, i32 %mul97_4" [src/k2mm.c:38]   --->   Operation 377 'fadd' 'add102_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 378 [1/3] (7.01ns)   --->   "%mul97_5 = fmul i32 %tmp1_5_load, i32 %buff_C_5_load" [src/k2mm.c:38]   --->   Operation 378 'fmul' 'mul97_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 379 [2/2] (1.23ns)   --->   "%buff_C_6_load = load i6 %buff_C_6_addr" [src/k2mm.c:38]   --->   Operation 379 'load' 'buff_C_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 380 [1/2] (1.23ns)   --->   "%tmp1_6_load = load i6 %tmp1_6_addr" [src/k2mm.c:38]   --->   Operation 380 'load' 'tmp1_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 381 [4/4] (6.43ns)   --->   "%add102_5 = fadd i32 %add102_4, i32 %mul97_5" [src/k2mm.c:38]   --->   Operation 381 'fadd' 'add102_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 382 [1/2] (1.23ns)   --->   "%buff_C_6_load = load i6 %buff_C_6_addr" [src/k2mm.c:38]   --->   Operation 382 'load' 'buff_C_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 27 <SV = 26> <Delay = 7.01>
ST_27 : Operation 383 [3/4] (6.43ns)   --->   "%add102_5 = fadd i32 %add102_4, i32 %mul97_5" [src/k2mm.c:38]   --->   Operation 383 'fadd' 'add102_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 384 [3/3] (7.01ns)   --->   "%mul97_6 = fmul i32 %tmp1_6_load, i32 %buff_C_6_load" [src/k2mm.c:38]   --->   Operation 384 'fmul' 'mul97_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.01>
ST_28 : Operation 385 [2/4] (6.43ns)   --->   "%add102_5 = fadd i32 %add102_4, i32 %mul97_5" [src/k2mm.c:38]   --->   Operation 385 'fadd' 'add102_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 386 [2/3] (7.01ns)   --->   "%mul97_6 = fmul i32 %tmp1_6_load, i32 %buff_C_6_load" [src/k2mm.c:38]   --->   Operation 386 'fmul' 'mul97_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.01>
ST_29 : Operation 387 [1/1] (0.00ns)   --->   "%tmp1_7_addr = getelementptr i32 %tmp1_7, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 387 'getelementptr' 'tmp1_7_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 388 [2/2] (1.23ns)   --->   "%tmp1_7_load = load i6 %tmp1_7_addr" [src/k2mm.c:38]   --->   Operation 388 'load' 'tmp1_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 389 [1/1] (0.00ns)   --->   "%buff_C_7_addr = getelementptr i32 %buff_C_7, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 389 'getelementptr' 'buff_C_7_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 390 [1/4] (6.43ns)   --->   "%add102_5 = fadd i32 %add102_4, i32 %mul97_5" [src/k2mm.c:38]   --->   Operation 390 'fadd' 'add102_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 391 [1/3] (7.01ns)   --->   "%mul97_6 = fmul i32 %tmp1_6_load, i32 %buff_C_6_load" [src/k2mm.c:38]   --->   Operation 391 'fmul' 'mul97_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 392 [2/2] (1.23ns)   --->   "%buff_C_7_load = load i6 %buff_C_7_addr" [src/k2mm.c:38]   --->   Operation 392 'load' 'buff_C_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 393 [1/2] (1.23ns)   --->   "%tmp1_7_load = load i6 %tmp1_7_addr" [src/k2mm.c:38]   --->   Operation 393 'load' 'tmp1_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 394 [4/4] (6.43ns)   --->   "%add102_6 = fadd i32 %add102_5, i32 %mul97_6" [src/k2mm.c:38]   --->   Operation 394 'fadd' 'add102_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 395 [1/2] (1.23ns)   --->   "%buff_C_7_load = load i6 %buff_C_7_addr" [src/k2mm.c:38]   --->   Operation 395 'load' 'buff_C_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 31 <SV = 30> <Delay = 7.01>
ST_31 : Operation 396 [3/4] (6.43ns)   --->   "%add102_6 = fadd i32 %add102_5, i32 %mul97_6" [src/k2mm.c:38]   --->   Operation 396 'fadd' 'add102_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 397 [3/3] (7.01ns)   --->   "%mul97_7 = fmul i32 %tmp1_7_load, i32 %buff_C_7_load" [src/k2mm.c:38]   --->   Operation 397 'fmul' 'mul97_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.01>
ST_32 : Operation 398 [2/4] (6.43ns)   --->   "%add102_6 = fadd i32 %add102_5, i32 %mul97_6" [src/k2mm.c:38]   --->   Operation 398 'fadd' 'add102_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 399 [2/3] (7.01ns)   --->   "%mul97_7 = fmul i32 %tmp1_7_load, i32 %buff_C_7_load" [src/k2mm.c:38]   --->   Operation 399 'fmul' 'mul97_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.01>
ST_33 : Operation 400 [1/1] (0.00ns)   --->   "%tmp1_8_addr = getelementptr i32 %tmp1_8, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 400 'getelementptr' 'tmp1_8_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 401 [2/2] (1.23ns)   --->   "%tmp1_8_load = load i6 %tmp1_8_addr" [src/k2mm.c:38]   --->   Operation 401 'load' 'tmp1_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 402 [1/1] (0.00ns)   --->   "%buff_C_8_addr = getelementptr i32 %buff_C_8, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 402 'getelementptr' 'buff_C_8_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 403 [1/4] (6.43ns)   --->   "%add102_6 = fadd i32 %add102_5, i32 %mul97_6" [src/k2mm.c:38]   --->   Operation 403 'fadd' 'add102_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 404 [1/3] (7.01ns)   --->   "%mul97_7 = fmul i32 %tmp1_7_load, i32 %buff_C_7_load" [src/k2mm.c:38]   --->   Operation 404 'fmul' 'mul97_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 405 [2/2] (1.23ns)   --->   "%buff_C_8_load = load i6 %buff_C_8_addr" [src/k2mm.c:38]   --->   Operation 405 'load' 'buff_C_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 406 [1/2] (1.23ns)   --->   "%tmp1_8_load = load i6 %tmp1_8_addr" [src/k2mm.c:38]   --->   Operation 406 'load' 'tmp1_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 407 [4/4] (6.43ns)   --->   "%add102_7 = fadd i32 %add102_6, i32 %mul97_7" [src/k2mm.c:38]   --->   Operation 407 'fadd' 'add102_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 408 [1/2] (1.23ns)   --->   "%buff_C_8_load = load i6 %buff_C_8_addr" [src/k2mm.c:38]   --->   Operation 408 'load' 'buff_C_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 35 <SV = 34> <Delay = 7.01>
ST_35 : Operation 409 [3/4] (6.43ns)   --->   "%add102_7 = fadd i32 %add102_6, i32 %mul97_7" [src/k2mm.c:38]   --->   Operation 409 'fadd' 'add102_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 410 [3/3] (7.01ns)   --->   "%mul97_8 = fmul i32 %tmp1_8_load, i32 %buff_C_8_load" [src/k2mm.c:38]   --->   Operation 410 'fmul' 'mul97_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.01>
ST_36 : Operation 411 [2/4] (6.43ns)   --->   "%add102_7 = fadd i32 %add102_6, i32 %mul97_7" [src/k2mm.c:38]   --->   Operation 411 'fadd' 'add102_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 412 [2/3] (7.01ns)   --->   "%mul97_8 = fmul i32 %tmp1_8_load, i32 %buff_C_8_load" [src/k2mm.c:38]   --->   Operation 412 'fmul' 'mul97_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.01>
ST_37 : Operation 413 [1/1] (0.00ns)   --->   "%tmp1_9_addr = getelementptr i32 %tmp1_9, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 413 'getelementptr' 'tmp1_9_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 414 [2/2] (1.23ns)   --->   "%tmp1_9_load = load i6 %tmp1_9_addr" [src/k2mm.c:38]   --->   Operation 414 'load' 'tmp1_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 415 [1/1] (0.00ns)   --->   "%buff_C_9_addr = getelementptr i32 %buff_C_9, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 415 'getelementptr' 'buff_C_9_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 416 [1/4] (6.43ns)   --->   "%add102_7 = fadd i32 %add102_6, i32 %mul97_7" [src/k2mm.c:38]   --->   Operation 416 'fadd' 'add102_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 417 [1/3] (7.01ns)   --->   "%mul97_8 = fmul i32 %tmp1_8_load, i32 %buff_C_8_load" [src/k2mm.c:38]   --->   Operation 417 'fmul' 'mul97_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 418 [2/2] (1.23ns)   --->   "%buff_C_9_load = load i6 %buff_C_9_addr" [src/k2mm.c:38]   --->   Operation 418 'load' 'buff_C_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 419 [1/2] (1.23ns)   --->   "%tmp1_9_load = load i6 %tmp1_9_addr" [src/k2mm.c:38]   --->   Operation 419 'load' 'tmp1_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 420 [4/4] (6.43ns)   --->   "%add102_8 = fadd i32 %add102_7, i32 %mul97_8" [src/k2mm.c:38]   --->   Operation 420 'fadd' 'add102_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 421 [1/2] (1.23ns)   --->   "%buff_C_9_load = load i6 %buff_C_9_addr" [src/k2mm.c:38]   --->   Operation 421 'load' 'buff_C_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 39 <SV = 38> <Delay = 7.01>
ST_39 : Operation 422 [3/4] (6.43ns)   --->   "%add102_8 = fadd i32 %add102_7, i32 %mul97_8" [src/k2mm.c:38]   --->   Operation 422 'fadd' 'add102_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 423 [3/3] (7.01ns)   --->   "%mul97_9 = fmul i32 %tmp1_9_load, i32 %buff_C_9_load" [src/k2mm.c:38]   --->   Operation 423 'fmul' 'mul97_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.01>
ST_40 : Operation 424 [2/4] (6.43ns)   --->   "%add102_8 = fadd i32 %add102_7, i32 %mul97_8" [src/k2mm.c:38]   --->   Operation 424 'fadd' 'add102_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 425 [2/3] (7.01ns)   --->   "%mul97_9 = fmul i32 %tmp1_9_load, i32 %buff_C_9_load" [src/k2mm.c:38]   --->   Operation 425 'fmul' 'mul97_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.01>
ST_41 : Operation 426 [1/1] (0.00ns)   --->   "%tmp1_10_addr = getelementptr i32 %tmp1_10, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 426 'getelementptr' 'tmp1_10_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 427 [2/2] (1.23ns)   --->   "%tmp1_10_load = load i6 %tmp1_10_addr" [src/k2mm.c:38]   --->   Operation 427 'load' 'tmp1_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 428 [1/1] (0.00ns)   --->   "%buff_C_10_addr = getelementptr i32 %buff_C_10, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 428 'getelementptr' 'buff_C_10_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 429 [1/4] (6.43ns)   --->   "%add102_8 = fadd i32 %add102_7, i32 %mul97_8" [src/k2mm.c:38]   --->   Operation 429 'fadd' 'add102_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 430 [1/3] (7.01ns)   --->   "%mul97_9 = fmul i32 %tmp1_9_load, i32 %buff_C_9_load" [src/k2mm.c:38]   --->   Operation 430 'fmul' 'mul97_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 431 [2/2] (1.23ns)   --->   "%buff_C_10_load = load i6 %buff_C_10_addr" [src/k2mm.c:38]   --->   Operation 431 'load' 'buff_C_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 432 [1/2] (1.23ns)   --->   "%tmp1_10_load = load i6 %tmp1_10_addr" [src/k2mm.c:38]   --->   Operation 432 'load' 'tmp1_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 433 [4/4] (6.43ns)   --->   "%add102_9 = fadd i32 %add102_8, i32 %mul97_9" [src/k2mm.c:38]   --->   Operation 433 'fadd' 'add102_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 434 [1/2] (1.23ns)   --->   "%buff_C_10_load = load i6 %buff_C_10_addr" [src/k2mm.c:38]   --->   Operation 434 'load' 'buff_C_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 43 <SV = 42> <Delay = 7.01>
ST_43 : Operation 435 [3/4] (6.43ns)   --->   "%add102_9 = fadd i32 %add102_8, i32 %mul97_9" [src/k2mm.c:38]   --->   Operation 435 'fadd' 'add102_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 436 [3/3] (7.01ns)   --->   "%mul97_s = fmul i32 %tmp1_10_load, i32 %buff_C_10_load" [src/k2mm.c:38]   --->   Operation 436 'fmul' 'mul97_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.01>
ST_44 : Operation 437 [2/4] (6.43ns)   --->   "%add102_9 = fadd i32 %add102_8, i32 %mul97_9" [src/k2mm.c:38]   --->   Operation 437 'fadd' 'add102_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 438 [2/3] (7.01ns)   --->   "%mul97_s = fmul i32 %tmp1_10_load, i32 %buff_C_10_load" [src/k2mm.c:38]   --->   Operation 438 'fmul' 'mul97_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.01>
ST_45 : Operation 439 [1/1] (0.00ns)   --->   "%tmp1_11_addr = getelementptr i32 %tmp1_11, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 439 'getelementptr' 'tmp1_11_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 440 [2/2] (1.23ns)   --->   "%tmp1_11_load = load i6 %tmp1_11_addr" [src/k2mm.c:38]   --->   Operation 440 'load' 'tmp1_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_45 : Operation 441 [1/1] (0.00ns)   --->   "%buff_C_11_addr = getelementptr i32 %buff_C_11, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 441 'getelementptr' 'buff_C_11_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 442 [1/4] (6.43ns)   --->   "%add102_9 = fadd i32 %add102_8, i32 %mul97_9" [src/k2mm.c:38]   --->   Operation 442 'fadd' 'add102_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 443 [1/3] (7.01ns)   --->   "%mul97_s = fmul i32 %tmp1_10_load, i32 %buff_C_10_load" [src/k2mm.c:38]   --->   Operation 443 'fmul' 'mul97_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 444 [2/2] (1.23ns)   --->   "%buff_C_11_load = load i6 %buff_C_11_addr" [src/k2mm.c:38]   --->   Operation 444 'load' 'buff_C_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : Operation 445 [1/2] (1.23ns)   --->   "%tmp1_11_load = load i6 %tmp1_11_addr" [src/k2mm.c:38]   --->   Operation 445 'load' 'tmp1_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 446 [4/4] (6.43ns)   --->   "%add102_s = fadd i32 %add102_9, i32 %mul97_s" [src/k2mm.c:38]   --->   Operation 446 'fadd' 'add102_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 447 [1/2] (1.23ns)   --->   "%buff_C_11_load = load i6 %buff_C_11_addr" [src/k2mm.c:38]   --->   Operation 447 'load' 'buff_C_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 47 <SV = 46> <Delay = 7.01>
ST_47 : Operation 448 [3/4] (6.43ns)   --->   "%add102_s = fadd i32 %add102_9, i32 %mul97_s" [src/k2mm.c:38]   --->   Operation 448 'fadd' 'add102_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 449 [3/3] (7.01ns)   --->   "%mul97_10 = fmul i32 %tmp1_11_load, i32 %buff_C_11_load" [src/k2mm.c:38]   --->   Operation 449 'fmul' 'mul97_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.01>
ST_48 : Operation 450 [2/4] (6.43ns)   --->   "%add102_s = fadd i32 %add102_9, i32 %mul97_s" [src/k2mm.c:38]   --->   Operation 450 'fadd' 'add102_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 451 [2/3] (7.01ns)   --->   "%mul97_10 = fmul i32 %tmp1_11_load, i32 %buff_C_11_load" [src/k2mm.c:38]   --->   Operation 451 'fmul' 'mul97_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.01>
ST_49 : Operation 452 [1/1] (0.00ns)   --->   "%tmp1_12_addr = getelementptr i32 %tmp1_12, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 452 'getelementptr' 'tmp1_12_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 453 [2/2] (1.23ns)   --->   "%tmp1_12_load = load i6 %tmp1_12_addr" [src/k2mm.c:38]   --->   Operation 453 'load' 'tmp1_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_49 : Operation 454 [1/1] (0.00ns)   --->   "%buff_C_12_addr = getelementptr i32 %buff_C_12, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 454 'getelementptr' 'buff_C_12_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 455 [1/4] (6.43ns)   --->   "%add102_s = fadd i32 %add102_9, i32 %mul97_s" [src/k2mm.c:38]   --->   Operation 455 'fadd' 'add102_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 456 [1/3] (7.01ns)   --->   "%mul97_10 = fmul i32 %tmp1_11_load, i32 %buff_C_11_load" [src/k2mm.c:38]   --->   Operation 456 'fmul' 'mul97_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 457 [2/2] (1.23ns)   --->   "%buff_C_12_load = load i6 %buff_C_12_addr" [src/k2mm.c:38]   --->   Operation 457 'load' 'buff_C_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 50 <SV = 49> <Delay = 6.43>
ST_50 : Operation 458 [1/2] (1.23ns)   --->   "%tmp1_12_load = load i6 %tmp1_12_addr" [src/k2mm.c:38]   --->   Operation 458 'load' 'tmp1_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_50 : Operation 459 [4/4] (6.43ns)   --->   "%add102_10 = fadd i32 %add102_s, i32 %mul97_10" [src/k2mm.c:38]   --->   Operation 459 'fadd' 'add102_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 460 [1/2] (1.23ns)   --->   "%buff_C_12_load = load i6 %buff_C_12_addr" [src/k2mm.c:38]   --->   Operation 460 'load' 'buff_C_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 51 <SV = 50> <Delay = 7.01>
ST_51 : Operation 461 [3/4] (6.43ns)   --->   "%add102_10 = fadd i32 %add102_s, i32 %mul97_10" [src/k2mm.c:38]   --->   Operation 461 'fadd' 'add102_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 462 [3/3] (7.01ns)   --->   "%mul97_11 = fmul i32 %tmp1_12_load, i32 %buff_C_12_load" [src/k2mm.c:38]   --->   Operation 462 'fmul' 'mul97_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.01>
ST_52 : Operation 463 [2/4] (6.43ns)   --->   "%add102_10 = fadd i32 %add102_s, i32 %mul97_10" [src/k2mm.c:38]   --->   Operation 463 'fadd' 'add102_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 464 [2/3] (7.01ns)   --->   "%mul97_11 = fmul i32 %tmp1_12_load, i32 %buff_C_12_load" [src/k2mm.c:38]   --->   Operation 464 'fmul' 'mul97_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.01>
ST_53 : Operation 465 [1/1] (0.00ns)   --->   "%tmp1_13_addr = getelementptr i32 %tmp1_13, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 465 'getelementptr' 'tmp1_13_addr' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 466 [2/2] (1.23ns)   --->   "%tmp1_13_load = load i6 %tmp1_13_addr" [src/k2mm.c:38]   --->   Operation 466 'load' 'tmp1_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_53 : Operation 467 [1/1] (0.00ns)   --->   "%buff_C_13_addr = getelementptr i32 %buff_C_13, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 467 'getelementptr' 'buff_C_13_addr' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 468 [1/4] (6.43ns)   --->   "%add102_10 = fadd i32 %add102_s, i32 %mul97_10" [src/k2mm.c:38]   --->   Operation 468 'fadd' 'add102_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 469 [1/3] (7.01ns)   --->   "%mul97_11 = fmul i32 %tmp1_12_load, i32 %buff_C_12_load" [src/k2mm.c:38]   --->   Operation 469 'fmul' 'mul97_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 470 [2/2] (1.23ns)   --->   "%buff_C_13_load = load i6 %buff_C_13_addr" [src/k2mm.c:38]   --->   Operation 470 'load' 'buff_C_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 54 <SV = 53> <Delay = 6.43>
ST_54 : Operation 471 [1/2] (1.23ns)   --->   "%tmp1_13_load = load i6 %tmp1_13_addr" [src/k2mm.c:38]   --->   Operation 471 'load' 'tmp1_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_54 : Operation 472 [4/4] (6.43ns)   --->   "%add102_11 = fadd i32 %add102_10, i32 %mul97_11" [src/k2mm.c:38]   --->   Operation 472 'fadd' 'add102_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 473 [1/2] (1.23ns)   --->   "%buff_C_13_load = load i6 %buff_C_13_addr" [src/k2mm.c:38]   --->   Operation 473 'load' 'buff_C_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 55 <SV = 54> <Delay = 7.01>
ST_55 : Operation 474 [3/4] (6.43ns)   --->   "%add102_11 = fadd i32 %add102_10, i32 %mul97_11" [src/k2mm.c:38]   --->   Operation 474 'fadd' 'add102_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 475 [3/3] (7.01ns)   --->   "%mul97_12 = fmul i32 %tmp1_13_load, i32 %buff_C_13_load" [src/k2mm.c:38]   --->   Operation 475 'fmul' 'mul97_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.01>
ST_56 : Operation 476 [2/4] (6.43ns)   --->   "%add102_11 = fadd i32 %add102_10, i32 %mul97_11" [src/k2mm.c:38]   --->   Operation 476 'fadd' 'add102_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 477 [2/3] (7.01ns)   --->   "%mul97_12 = fmul i32 %tmp1_13_load, i32 %buff_C_13_load" [src/k2mm.c:38]   --->   Operation 477 'fmul' 'mul97_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.01>
ST_57 : Operation 478 [1/1] (0.00ns)   --->   "%tmp1_14_addr = getelementptr i32 %tmp1_14, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 478 'getelementptr' 'tmp1_14_addr' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 479 [2/2] (1.23ns)   --->   "%tmp1_14_load = load i6 %tmp1_14_addr" [src/k2mm.c:38]   --->   Operation 479 'load' 'tmp1_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_57 : Operation 480 [1/1] (0.00ns)   --->   "%buff_C_14_addr = getelementptr i32 %buff_C_14, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 480 'getelementptr' 'buff_C_14_addr' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 481 [1/4] (6.43ns)   --->   "%add102_11 = fadd i32 %add102_10, i32 %mul97_11" [src/k2mm.c:38]   --->   Operation 481 'fadd' 'add102_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 482 [1/3] (7.01ns)   --->   "%mul97_12 = fmul i32 %tmp1_13_load, i32 %buff_C_13_load" [src/k2mm.c:38]   --->   Operation 482 'fmul' 'mul97_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 483 [2/2] (1.23ns)   --->   "%buff_C_14_load = load i6 %buff_C_14_addr" [src/k2mm.c:38]   --->   Operation 483 'load' 'buff_C_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 58 <SV = 57> <Delay = 6.43>
ST_58 : Operation 484 [1/2] (1.23ns)   --->   "%tmp1_14_load = load i6 %tmp1_14_addr" [src/k2mm.c:38]   --->   Operation 484 'load' 'tmp1_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_58 : Operation 485 [4/4] (6.43ns)   --->   "%add102_12 = fadd i32 %add102_11, i32 %mul97_12" [src/k2mm.c:38]   --->   Operation 485 'fadd' 'add102_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 486 [1/2] (1.23ns)   --->   "%buff_C_14_load = load i6 %buff_C_14_addr" [src/k2mm.c:38]   --->   Operation 486 'load' 'buff_C_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 59 <SV = 58> <Delay = 7.01>
ST_59 : Operation 487 [3/4] (6.43ns)   --->   "%add102_12 = fadd i32 %add102_11, i32 %mul97_12" [src/k2mm.c:38]   --->   Operation 487 'fadd' 'add102_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 488 [3/3] (7.01ns)   --->   "%mul97_13 = fmul i32 %tmp1_14_load, i32 %buff_C_14_load" [src/k2mm.c:38]   --->   Operation 488 'fmul' 'mul97_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.01>
ST_60 : Operation 489 [2/4] (6.43ns)   --->   "%add102_12 = fadd i32 %add102_11, i32 %mul97_12" [src/k2mm.c:38]   --->   Operation 489 'fadd' 'add102_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 490 [2/3] (7.01ns)   --->   "%mul97_13 = fmul i32 %tmp1_14_load, i32 %buff_C_14_load" [src/k2mm.c:38]   --->   Operation 490 'fmul' 'mul97_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.01>
ST_61 : Operation 491 [1/1] (0.00ns)   --->   "%tmp1_15_addr = getelementptr i32 %tmp1_15, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 491 'getelementptr' 'tmp1_15_addr' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 492 [2/2] (1.23ns)   --->   "%tmp1_15_load = load i6 %tmp1_15_addr" [src/k2mm.c:38]   --->   Operation 492 'load' 'tmp1_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_61 : Operation 493 [1/1] (0.00ns)   --->   "%buff_C_15_addr = getelementptr i32 %buff_C_15, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 493 'getelementptr' 'buff_C_15_addr' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 494 [1/4] (6.43ns)   --->   "%add102_12 = fadd i32 %add102_11, i32 %mul97_12" [src/k2mm.c:38]   --->   Operation 494 'fadd' 'add102_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 495 [1/3] (7.01ns)   --->   "%mul97_13 = fmul i32 %tmp1_14_load, i32 %buff_C_14_load" [src/k2mm.c:38]   --->   Operation 495 'fmul' 'mul97_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 496 [2/2] (1.23ns)   --->   "%buff_C_15_load = load i6 %buff_C_15_addr" [src/k2mm.c:38]   --->   Operation 496 'load' 'buff_C_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 62 <SV = 61> <Delay = 6.43>
ST_62 : Operation 497 [1/2] (1.23ns)   --->   "%tmp1_15_load = load i6 %tmp1_15_addr" [src/k2mm.c:38]   --->   Operation 497 'load' 'tmp1_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_62 : Operation 498 [4/4] (6.43ns)   --->   "%add102_13 = fadd i32 %add102_12, i32 %mul97_13" [src/k2mm.c:38]   --->   Operation 498 'fadd' 'add102_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 499 [1/2] (1.23ns)   --->   "%buff_C_15_load = load i6 %buff_C_15_addr" [src/k2mm.c:38]   --->   Operation 499 'load' 'buff_C_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 63 <SV = 62> <Delay = 7.01>
ST_63 : Operation 500 [3/4] (6.43ns)   --->   "%add102_13 = fadd i32 %add102_12, i32 %mul97_13" [src/k2mm.c:38]   --->   Operation 500 'fadd' 'add102_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 501 [3/3] (7.01ns)   --->   "%mul97_14 = fmul i32 %tmp1_15_load, i32 %buff_C_15_load" [src/k2mm.c:38]   --->   Operation 501 'fmul' 'mul97_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.01>
ST_64 : Operation 502 [2/4] (6.43ns)   --->   "%add102_13 = fadd i32 %add102_12, i32 %mul97_13" [src/k2mm.c:38]   --->   Operation 502 'fadd' 'add102_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 503 [2/3] (7.01ns)   --->   "%mul97_14 = fmul i32 %tmp1_15_load, i32 %buff_C_15_load" [src/k2mm.c:38]   --->   Operation 503 'fmul' 'mul97_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.01>
ST_65 : Operation 504 [1/1] (0.00ns)   --->   "%tmp1_16_addr = getelementptr i32 %tmp1_16, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 504 'getelementptr' 'tmp1_16_addr' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 505 [2/2] (1.23ns)   --->   "%tmp1_16_load = load i6 %tmp1_16_addr" [src/k2mm.c:38]   --->   Operation 505 'load' 'tmp1_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_65 : Operation 506 [1/1] (0.00ns)   --->   "%buff_C_16_addr = getelementptr i32 %buff_C_16, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 506 'getelementptr' 'buff_C_16_addr' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 507 [1/4] (6.43ns)   --->   "%add102_13 = fadd i32 %add102_12, i32 %mul97_13" [src/k2mm.c:38]   --->   Operation 507 'fadd' 'add102_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 508 [1/3] (7.01ns)   --->   "%mul97_14 = fmul i32 %tmp1_15_load, i32 %buff_C_15_load" [src/k2mm.c:38]   --->   Operation 508 'fmul' 'mul97_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 509 [2/2] (1.23ns)   --->   "%buff_C_16_load = load i6 %buff_C_16_addr" [src/k2mm.c:38]   --->   Operation 509 'load' 'buff_C_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 66 <SV = 65> <Delay = 6.43>
ST_66 : Operation 510 [1/2] (1.23ns)   --->   "%tmp1_16_load = load i6 %tmp1_16_addr" [src/k2mm.c:38]   --->   Operation 510 'load' 'tmp1_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_66 : Operation 511 [4/4] (6.43ns)   --->   "%add102_14 = fadd i32 %add102_13, i32 %mul97_14" [src/k2mm.c:38]   --->   Operation 511 'fadd' 'add102_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 512 [1/2] (1.23ns)   --->   "%buff_C_16_load = load i6 %buff_C_16_addr" [src/k2mm.c:38]   --->   Operation 512 'load' 'buff_C_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 67 <SV = 66> <Delay = 7.01>
ST_67 : Operation 513 [3/4] (6.43ns)   --->   "%add102_14 = fadd i32 %add102_13, i32 %mul97_14" [src/k2mm.c:38]   --->   Operation 513 'fadd' 'add102_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 514 [3/3] (7.01ns)   --->   "%mul97_15 = fmul i32 %tmp1_16_load, i32 %buff_C_16_load" [src/k2mm.c:38]   --->   Operation 514 'fmul' 'mul97_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.01>
ST_68 : Operation 515 [2/4] (6.43ns)   --->   "%add102_14 = fadd i32 %add102_13, i32 %mul97_14" [src/k2mm.c:38]   --->   Operation 515 'fadd' 'add102_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 516 [2/3] (7.01ns)   --->   "%mul97_15 = fmul i32 %tmp1_16_load, i32 %buff_C_16_load" [src/k2mm.c:38]   --->   Operation 516 'fmul' 'mul97_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.01>
ST_69 : Operation 517 [1/1] (0.00ns)   --->   "%tmp1_17_addr = getelementptr i32 %tmp1_17, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 517 'getelementptr' 'tmp1_17_addr' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 518 [2/2] (1.23ns)   --->   "%tmp1_17_load = load i6 %tmp1_17_addr" [src/k2mm.c:38]   --->   Operation 518 'load' 'tmp1_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 519 [1/1] (0.00ns)   --->   "%buff_C_17_addr = getelementptr i32 %buff_C_17, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 519 'getelementptr' 'buff_C_17_addr' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 520 [1/4] (6.43ns)   --->   "%add102_14 = fadd i32 %add102_13, i32 %mul97_14" [src/k2mm.c:38]   --->   Operation 520 'fadd' 'add102_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 521 [1/3] (7.01ns)   --->   "%mul97_15 = fmul i32 %tmp1_16_load, i32 %buff_C_16_load" [src/k2mm.c:38]   --->   Operation 521 'fmul' 'mul97_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 522 [2/2] (1.23ns)   --->   "%buff_C_17_load = load i6 %buff_C_17_addr" [src/k2mm.c:38]   --->   Operation 522 'load' 'buff_C_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 70 <SV = 69> <Delay = 6.43>
ST_70 : Operation 523 [1/2] (1.23ns)   --->   "%tmp1_17_load = load i6 %tmp1_17_addr" [src/k2mm.c:38]   --->   Operation 523 'load' 'tmp1_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_70 : Operation 524 [4/4] (6.43ns)   --->   "%add102_15 = fadd i32 %add102_14, i32 %mul97_15" [src/k2mm.c:38]   --->   Operation 524 'fadd' 'add102_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 525 [1/2] (1.23ns)   --->   "%buff_C_17_load = load i6 %buff_C_17_addr" [src/k2mm.c:38]   --->   Operation 525 'load' 'buff_C_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 71 <SV = 70> <Delay = 7.01>
ST_71 : Operation 526 [3/4] (6.43ns)   --->   "%add102_15 = fadd i32 %add102_14, i32 %mul97_15" [src/k2mm.c:38]   --->   Operation 526 'fadd' 'add102_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 527 [3/3] (7.01ns)   --->   "%mul97_16 = fmul i32 %tmp1_17_load, i32 %buff_C_17_load" [src/k2mm.c:38]   --->   Operation 527 'fmul' 'mul97_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.01>
ST_72 : Operation 528 [2/4] (6.43ns)   --->   "%add102_15 = fadd i32 %add102_14, i32 %mul97_15" [src/k2mm.c:38]   --->   Operation 528 'fadd' 'add102_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 529 [2/3] (7.01ns)   --->   "%mul97_16 = fmul i32 %tmp1_17_load, i32 %buff_C_17_load" [src/k2mm.c:38]   --->   Operation 529 'fmul' 'mul97_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.01>
ST_73 : Operation 530 [1/1] (0.00ns)   --->   "%tmp1_18_addr = getelementptr i32 %tmp1_18, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 530 'getelementptr' 'tmp1_18_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 531 [2/2] (1.23ns)   --->   "%tmp1_18_load = load i6 %tmp1_18_addr" [src/k2mm.c:38]   --->   Operation 531 'load' 'tmp1_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 532 [1/1] (0.00ns)   --->   "%buff_C_18_addr = getelementptr i32 %buff_C_18, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 532 'getelementptr' 'buff_C_18_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 533 [1/4] (6.43ns)   --->   "%add102_15 = fadd i32 %add102_14, i32 %mul97_15" [src/k2mm.c:38]   --->   Operation 533 'fadd' 'add102_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 534 [1/3] (7.01ns)   --->   "%mul97_16 = fmul i32 %tmp1_17_load, i32 %buff_C_17_load" [src/k2mm.c:38]   --->   Operation 534 'fmul' 'mul97_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 535 [2/2] (1.23ns)   --->   "%buff_C_18_load = load i6 %buff_C_18_addr" [src/k2mm.c:38]   --->   Operation 535 'load' 'buff_C_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 74 <SV = 73> <Delay = 6.43>
ST_74 : Operation 536 [1/2] (1.23ns)   --->   "%tmp1_18_load = load i6 %tmp1_18_addr" [src/k2mm.c:38]   --->   Operation 536 'load' 'tmp1_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 537 [4/4] (6.43ns)   --->   "%add102_16 = fadd i32 %add102_15, i32 %mul97_16" [src/k2mm.c:38]   --->   Operation 537 'fadd' 'add102_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 538 [1/2] (1.23ns)   --->   "%buff_C_18_load = load i6 %buff_C_18_addr" [src/k2mm.c:38]   --->   Operation 538 'load' 'buff_C_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 75 <SV = 74> <Delay = 7.01>
ST_75 : Operation 539 [3/4] (6.43ns)   --->   "%add102_16 = fadd i32 %add102_15, i32 %mul97_16" [src/k2mm.c:38]   --->   Operation 539 'fadd' 'add102_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 540 [3/3] (7.01ns)   --->   "%mul97_17 = fmul i32 %tmp1_18_load, i32 %buff_C_18_load" [src/k2mm.c:38]   --->   Operation 540 'fmul' 'mul97_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.01>
ST_76 : Operation 541 [2/4] (6.43ns)   --->   "%add102_16 = fadd i32 %add102_15, i32 %mul97_16" [src/k2mm.c:38]   --->   Operation 541 'fadd' 'add102_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 542 [2/3] (7.01ns)   --->   "%mul97_17 = fmul i32 %tmp1_18_load, i32 %buff_C_18_load" [src/k2mm.c:38]   --->   Operation 542 'fmul' 'mul97_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.01>
ST_77 : Operation 543 [1/1] (0.00ns)   --->   "%tmp1_19_addr = getelementptr i32 %tmp1_19, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 543 'getelementptr' 'tmp1_19_addr' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 544 [2/2] (1.23ns)   --->   "%tmp1_19_load = load i6 %tmp1_19_addr" [src/k2mm.c:38]   --->   Operation 544 'load' 'tmp1_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_77 : Operation 545 [1/1] (0.00ns)   --->   "%buff_C_19_addr = getelementptr i32 %buff_C_19, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 545 'getelementptr' 'buff_C_19_addr' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 546 [1/4] (6.43ns)   --->   "%add102_16 = fadd i32 %add102_15, i32 %mul97_16" [src/k2mm.c:38]   --->   Operation 546 'fadd' 'add102_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 547 [1/3] (7.01ns)   --->   "%mul97_17 = fmul i32 %tmp1_18_load, i32 %buff_C_18_load" [src/k2mm.c:38]   --->   Operation 547 'fmul' 'mul97_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 548 [2/2] (1.23ns)   --->   "%buff_C_19_load = load i6 %buff_C_19_addr" [src/k2mm.c:38]   --->   Operation 548 'load' 'buff_C_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 78 <SV = 77> <Delay = 6.43>
ST_78 : Operation 549 [1/2] (1.23ns)   --->   "%tmp1_19_load = load i6 %tmp1_19_addr" [src/k2mm.c:38]   --->   Operation 549 'load' 'tmp1_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_78 : Operation 550 [4/4] (6.43ns)   --->   "%add102_17 = fadd i32 %add102_16, i32 %mul97_17" [src/k2mm.c:38]   --->   Operation 550 'fadd' 'add102_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 551 [1/2] (1.23ns)   --->   "%buff_C_19_load = load i6 %buff_C_19_addr" [src/k2mm.c:38]   --->   Operation 551 'load' 'buff_C_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 79 <SV = 78> <Delay = 7.01>
ST_79 : Operation 552 [3/4] (6.43ns)   --->   "%add102_17 = fadd i32 %add102_16, i32 %mul97_17" [src/k2mm.c:38]   --->   Operation 552 'fadd' 'add102_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 553 [3/3] (7.01ns)   --->   "%mul97_18 = fmul i32 %tmp1_19_load, i32 %buff_C_19_load" [src/k2mm.c:38]   --->   Operation 553 'fmul' 'mul97_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.01>
ST_80 : Operation 554 [2/4] (6.43ns)   --->   "%add102_17 = fadd i32 %add102_16, i32 %mul97_17" [src/k2mm.c:38]   --->   Operation 554 'fadd' 'add102_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 555 [2/3] (7.01ns)   --->   "%mul97_18 = fmul i32 %tmp1_19_load, i32 %buff_C_19_load" [src/k2mm.c:38]   --->   Operation 555 'fmul' 'mul97_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.01>
ST_81 : Operation 556 [1/1] (0.00ns)   --->   "%tmp1_20_addr = getelementptr i32 %tmp1_20, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 556 'getelementptr' 'tmp1_20_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 557 [2/2] (1.23ns)   --->   "%tmp1_20_load = load i6 %tmp1_20_addr" [src/k2mm.c:38]   --->   Operation 557 'load' 'tmp1_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_81 : Operation 558 [1/1] (0.00ns)   --->   "%buff_C_20_addr = getelementptr i32 %buff_C_20, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 558 'getelementptr' 'buff_C_20_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 559 [1/4] (6.43ns)   --->   "%add102_17 = fadd i32 %add102_16, i32 %mul97_17" [src/k2mm.c:38]   --->   Operation 559 'fadd' 'add102_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 560 [1/3] (7.01ns)   --->   "%mul97_18 = fmul i32 %tmp1_19_load, i32 %buff_C_19_load" [src/k2mm.c:38]   --->   Operation 560 'fmul' 'mul97_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 561 [2/2] (1.23ns)   --->   "%buff_C_20_load = load i6 %buff_C_20_addr" [src/k2mm.c:38]   --->   Operation 561 'load' 'buff_C_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 82 <SV = 81> <Delay = 6.43>
ST_82 : Operation 562 [1/2] (1.23ns)   --->   "%tmp1_20_load = load i6 %tmp1_20_addr" [src/k2mm.c:38]   --->   Operation 562 'load' 'tmp1_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_82 : Operation 563 [4/4] (6.43ns)   --->   "%add102_18 = fadd i32 %add102_17, i32 %mul97_18" [src/k2mm.c:38]   --->   Operation 563 'fadd' 'add102_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 564 [1/2] (1.23ns)   --->   "%buff_C_20_load = load i6 %buff_C_20_addr" [src/k2mm.c:38]   --->   Operation 564 'load' 'buff_C_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 83 <SV = 82> <Delay = 7.01>
ST_83 : Operation 565 [3/4] (6.43ns)   --->   "%add102_18 = fadd i32 %add102_17, i32 %mul97_18" [src/k2mm.c:38]   --->   Operation 565 'fadd' 'add102_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 566 [3/3] (7.01ns)   --->   "%mul97_19 = fmul i32 %tmp1_20_load, i32 %buff_C_20_load" [src/k2mm.c:38]   --->   Operation 566 'fmul' 'mul97_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.01>
ST_84 : Operation 567 [2/4] (6.43ns)   --->   "%add102_18 = fadd i32 %add102_17, i32 %mul97_18" [src/k2mm.c:38]   --->   Operation 567 'fadd' 'add102_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 568 [2/3] (7.01ns)   --->   "%mul97_19 = fmul i32 %tmp1_20_load, i32 %buff_C_20_load" [src/k2mm.c:38]   --->   Operation 568 'fmul' 'mul97_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.01>
ST_85 : Operation 569 [1/1] (0.00ns)   --->   "%tmp1_21_addr = getelementptr i32 %tmp1_21, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 569 'getelementptr' 'tmp1_21_addr' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 570 [2/2] (1.23ns)   --->   "%tmp1_21_load = load i6 %tmp1_21_addr" [src/k2mm.c:38]   --->   Operation 570 'load' 'tmp1_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_85 : Operation 571 [1/1] (0.00ns)   --->   "%buff_C_21_addr = getelementptr i32 %buff_C_21, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 571 'getelementptr' 'buff_C_21_addr' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 572 [1/4] (6.43ns)   --->   "%add102_18 = fadd i32 %add102_17, i32 %mul97_18" [src/k2mm.c:38]   --->   Operation 572 'fadd' 'add102_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 573 [1/3] (7.01ns)   --->   "%mul97_19 = fmul i32 %tmp1_20_load, i32 %buff_C_20_load" [src/k2mm.c:38]   --->   Operation 573 'fmul' 'mul97_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 574 [2/2] (1.23ns)   --->   "%buff_C_21_load = load i6 %buff_C_21_addr" [src/k2mm.c:38]   --->   Operation 574 'load' 'buff_C_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 86 <SV = 85> <Delay = 6.43>
ST_86 : Operation 575 [1/2] (1.23ns)   --->   "%tmp1_21_load = load i6 %tmp1_21_addr" [src/k2mm.c:38]   --->   Operation 575 'load' 'tmp1_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_86 : Operation 576 [4/4] (6.43ns)   --->   "%add102_19 = fadd i32 %add102_18, i32 %mul97_19" [src/k2mm.c:38]   --->   Operation 576 'fadd' 'add102_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 577 [1/2] (1.23ns)   --->   "%buff_C_21_load = load i6 %buff_C_21_addr" [src/k2mm.c:38]   --->   Operation 577 'load' 'buff_C_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 87 <SV = 86> <Delay = 7.01>
ST_87 : Operation 578 [3/4] (6.43ns)   --->   "%add102_19 = fadd i32 %add102_18, i32 %mul97_19" [src/k2mm.c:38]   --->   Operation 578 'fadd' 'add102_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 579 [3/3] (7.01ns)   --->   "%mul97_20 = fmul i32 %tmp1_21_load, i32 %buff_C_21_load" [src/k2mm.c:38]   --->   Operation 579 'fmul' 'mul97_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.01>
ST_88 : Operation 580 [2/4] (6.43ns)   --->   "%add102_19 = fadd i32 %add102_18, i32 %mul97_19" [src/k2mm.c:38]   --->   Operation 580 'fadd' 'add102_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 581 [2/3] (7.01ns)   --->   "%mul97_20 = fmul i32 %tmp1_21_load, i32 %buff_C_21_load" [src/k2mm.c:38]   --->   Operation 581 'fmul' 'mul97_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.01>
ST_89 : Operation 582 [1/1] (0.00ns)   --->   "%tmp1_22_addr = getelementptr i32 %tmp1_22, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 582 'getelementptr' 'tmp1_22_addr' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 583 [2/2] (1.23ns)   --->   "%tmp1_22_load = load i6 %tmp1_22_addr" [src/k2mm.c:38]   --->   Operation 583 'load' 'tmp1_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_89 : Operation 584 [1/1] (0.00ns)   --->   "%buff_C_22_addr = getelementptr i32 %buff_C_22, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 584 'getelementptr' 'buff_C_22_addr' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 585 [1/4] (6.43ns)   --->   "%add102_19 = fadd i32 %add102_18, i32 %mul97_19" [src/k2mm.c:38]   --->   Operation 585 'fadd' 'add102_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 586 [1/3] (7.01ns)   --->   "%mul97_20 = fmul i32 %tmp1_21_load, i32 %buff_C_21_load" [src/k2mm.c:38]   --->   Operation 586 'fmul' 'mul97_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 587 [2/2] (1.23ns)   --->   "%buff_C_22_load = load i6 %buff_C_22_addr" [src/k2mm.c:38]   --->   Operation 587 'load' 'buff_C_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 90 <SV = 89> <Delay = 6.43>
ST_90 : Operation 588 [1/2] (1.23ns)   --->   "%tmp1_22_load = load i6 %tmp1_22_addr" [src/k2mm.c:38]   --->   Operation 588 'load' 'tmp1_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_90 : Operation 589 [4/4] (6.43ns)   --->   "%add102_20 = fadd i32 %add102_19, i32 %mul97_20" [src/k2mm.c:38]   --->   Operation 589 'fadd' 'add102_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 590 [1/2] (1.23ns)   --->   "%buff_C_22_load = load i6 %buff_C_22_addr" [src/k2mm.c:38]   --->   Operation 590 'load' 'buff_C_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 91 <SV = 90> <Delay = 7.01>
ST_91 : Operation 591 [3/4] (6.43ns)   --->   "%add102_20 = fadd i32 %add102_19, i32 %mul97_20" [src/k2mm.c:38]   --->   Operation 591 'fadd' 'add102_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 592 [3/3] (7.01ns)   --->   "%mul97_21 = fmul i32 %tmp1_22_load, i32 %buff_C_22_load" [src/k2mm.c:38]   --->   Operation 592 'fmul' 'mul97_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.01>
ST_92 : Operation 593 [2/4] (6.43ns)   --->   "%add102_20 = fadd i32 %add102_19, i32 %mul97_20" [src/k2mm.c:38]   --->   Operation 593 'fadd' 'add102_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 594 [2/3] (7.01ns)   --->   "%mul97_21 = fmul i32 %tmp1_22_load, i32 %buff_C_22_load" [src/k2mm.c:38]   --->   Operation 594 'fmul' 'mul97_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.01>
ST_93 : Operation 595 [1/1] (0.00ns)   --->   "%tmp1_23_addr = getelementptr i32 %tmp1_23, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 595 'getelementptr' 'tmp1_23_addr' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 596 [2/2] (1.23ns)   --->   "%tmp1_23_load = load i6 %tmp1_23_addr" [src/k2mm.c:38]   --->   Operation 596 'load' 'tmp1_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_93 : Operation 597 [1/1] (0.00ns)   --->   "%buff_C_23_addr = getelementptr i32 %buff_C_23, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 597 'getelementptr' 'buff_C_23_addr' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 598 [1/4] (6.43ns)   --->   "%add102_20 = fadd i32 %add102_19, i32 %mul97_20" [src/k2mm.c:38]   --->   Operation 598 'fadd' 'add102_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 599 [1/3] (7.01ns)   --->   "%mul97_21 = fmul i32 %tmp1_22_load, i32 %buff_C_22_load" [src/k2mm.c:38]   --->   Operation 599 'fmul' 'mul97_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 600 [2/2] (1.23ns)   --->   "%buff_C_23_load = load i6 %buff_C_23_addr" [src/k2mm.c:38]   --->   Operation 600 'load' 'buff_C_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 94 <SV = 93> <Delay = 6.43>
ST_94 : Operation 601 [1/2] (1.23ns)   --->   "%tmp1_23_load = load i6 %tmp1_23_addr" [src/k2mm.c:38]   --->   Operation 601 'load' 'tmp1_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_94 : Operation 602 [4/4] (6.43ns)   --->   "%add102_21 = fadd i32 %add102_20, i32 %mul97_21" [src/k2mm.c:38]   --->   Operation 602 'fadd' 'add102_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 603 [1/2] (1.23ns)   --->   "%buff_C_23_load = load i6 %buff_C_23_addr" [src/k2mm.c:38]   --->   Operation 603 'load' 'buff_C_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 95 <SV = 94> <Delay = 7.01>
ST_95 : Operation 604 [3/4] (6.43ns)   --->   "%add102_21 = fadd i32 %add102_20, i32 %mul97_21" [src/k2mm.c:38]   --->   Operation 604 'fadd' 'add102_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 605 [3/3] (7.01ns)   --->   "%mul97_22 = fmul i32 %tmp1_23_load, i32 %buff_C_23_load" [src/k2mm.c:38]   --->   Operation 605 'fmul' 'mul97_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.01>
ST_96 : Operation 606 [2/4] (6.43ns)   --->   "%add102_21 = fadd i32 %add102_20, i32 %mul97_21" [src/k2mm.c:38]   --->   Operation 606 'fadd' 'add102_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 607 [2/3] (7.01ns)   --->   "%mul97_22 = fmul i32 %tmp1_23_load, i32 %buff_C_23_load" [src/k2mm.c:38]   --->   Operation 607 'fmul' 'mul97_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.01>
ST_97 : Operation 608 [1/1] (0.00ns)   --->   "%tmp1_24_addr = getelementptr i32 %tmp1_24, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 608 'getelementptr' 'tmp1_24_addr' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 609 [2/2] (1.23ns)   --->   "%tmp1_24_load = load i6 %tmp1_24_addr" [src/k2mm.c:38]   --->   Operation 609 'load' 'tmp1_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_97 : Operation 610 [1/1] (0.00ns)   --->   "%buff_C_24_addr = getelementptr i32 %buff_C_24, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 610 'getelementptr' 'buff_C_24_addr' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 611 [1/4] (6.43ns)   --->   "%add102_21 = fadd i32 %add102_20, i32 %mul97_21" [src/k2mm.c:38]   --->   Operation 611 'fadd' 'add102_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 612 [1/3] (7.01ns)   --->   "%mul97_22 = fmul i32 %tmp1_23_load, i32 %buff_C_23_load" [src/k2mm.c:38]   --->   Operation 612 'fmul' 'mul97_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 613 [2/2] (1.23ns)   --->   "%buff_C_24_load = load i6 %buff_C_24_addr" [src/k2mm.c:38]   --->   Operation 613 'load' 'buff_C_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 98 <SV = 97> <Delay = 6.43>
ST_98 : Operation 614 [1/2] (1.23ns)   --->   "%tmp1_24_load = load i6 %tmp1_24_addr" [src/k2mm.c:38]   --->   Operation 614 'load' 'tmp1_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_98 : Operation 615 [4/4] (6.43ns)   --->   "%add102_22 = fadd i32 %add102_21, i32 %mul97_22" [src/k2mm.c:38]   --->   Operation 615 'fadd' 'add102_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 616 [1/2] (1.23ns)   --->   "%buff_C_24_load = load i6 %buff_C_24_addr" [src/k2mm.c:38]   --->   Operation 616 'load' 'buff_C_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 99 <SV = 98> <Delay = 7.01>
ST_99 : Operation 617 [3/4] (6.43ns)   --->   "%add102_22 = fadd i32 %add102_21, i32 %mul97_22" [src/k2mm.c:38]   --->   Operation 617 'fadd' 'add102_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 618 [3/3] (7.01ns)   --->   "%mul97_23 = fmul i32 %tmp1_24_load, i32 %buff_C_24_load" [src/k2mm.c:38]   --->   Operation 618 'fmul' 'mul97_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.01>
ST_100 : Operation 619 [2/4] (6.43ns)   --->   "%add102_22 = fadd i32 %add102_21, i32 %mul97_22" [src/k2mm.c:38]   --->   Operation 619 'fadd' 'add102_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 620 [2/3] (7.01ns)   --->   "%mul97_23 = fmul i32 %tmp1_24_load, i32 %buff_C_24_load" [src/k2mm.c:38]   --->   Operation 620 'fmul' 'mul97_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.01>
ST_101 : Operation 621 [1/1] (0.00ns)   --->   "%tmp1_25_addr = getelementptr i32 %tmp1_25, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 621 'getelementptr' 'tmp1_25_addr' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 622 [2/2] (1.23ns)   --->   "%tmp1_25_load = load i6 %tmp1_25_addr" [src/k2mm.c:38]   --->   Operation 622 'load' 'tmp1_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_101 : Operation 623 [1/1] (0.00ns)   --->   "%buff_C_25_addr = getelementptr i32 %buff_C_25, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 623 'getelementptr' 'buff_C_25_addr' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 624 [1/4] (6.43ns)   --->   "%add102_22 = fadd i32 %add102_21, i32 %mul97_22" [src/k2mm.c:38]   --->   Operation 624 'fadd' 'add102_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 625 [1/3] (7.01ns)   --->   "%mul97_23 = fmul i32 %tmp1_24_load, i32 %buff_C_24_load" [src/k2mm.c:38]   --->   Operation 625 'fmul' 'mul97_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 626 [2/2] (1.23ns)   --->   "%buff_C_25_load = load i6 %buff_C_25_addr" [src/k2mm.c:38]   --->   Operation 626 'load' 'buff_C_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 102 <SV = 101> <Delay = 6.43>
ST_102 : Operation 627 [1/2] (1.23ns)   --->   "%tmp1_25_load = load i6 %tmp1_25_addr" [src/k2mm.c:38]   --->   Operation 627 'load' 'tmp1_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_102 : Operation 628 [4/4] (6.43ns)   --->   "%add102_23 = fadd i32 %add102_22, i32 %mul97_23" [src/k2mm.c:38]   --->   Operation 628 'fadd' 'add102_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 629 [1/2] (1.23ns)   --->   "%buff_C_25_load = load i6 %buff_C_25_addr" [src/k2mm.c:38]   --->   Operation 629 'load' 'buff_C_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 103 <SV = 102> <Delay = 7.01>
ST_103 : Operation 630 [3/4] (6.43ns)   --->   "%add102_23 = fadd i32 %add102_22, i32 %mul97_23" [src/k2mm.c:38]   --->   Operation 630 'fadd' 'add102_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 631 [3/3] (7.01ns)   --->   "%mul97_24 = fmul i32 %tmp1_25_load, i32 %buff_C_25_load" [src/k2mm.c:38]   --->   Operation 631 'fmul' 'mul97_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.01>
ST_104 : Operation 632 [2/4] (6.43ns)   --->   "%add102_23 = fadd i32 %add102_22, i32 %mul97_23" [src/k2mm.c:38]   --->   Operation 632 'fadd' 'add102_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 633 [2/3] (7.01ns)   --->   "%mul97_24 = fmul i32 %tmp1_25_load, i32 %buff_C_25_load" [src/k2mm.c:38]   --->   Operation 633 'fmul' 'mul97_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.01>
ST_105 : Operation 634 [1/1] (0.00ns)   --->   "%tmp1_26_addr = getelementptr i32 %tmp1_26, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 634 'getelementptr' 'tmp1_26_addr' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 635 [2/2] (1.23ns)   --->   "%tmp1_26_load = load i6 %tmp1_26_addr" [src/k2mm.c:38]   --->   Operation 635 'load' 'tmp1_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_105 : Operation 636 [1/1] (0.00ns)   --->   "%buff_C_26_addr = getelementptr i32 %buff_C_26, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 636 'getelementptr' 'buff_C_26_addr' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 637 [1/4] (6.43ns)   --->   "%add102_23 = fadd i32 %add102_22, i32 %mul97_23" [src/k2mm.c:38]   --->   Operation 637 'fadd' 'add102_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 638 [1/3] (7.01ns)   --->   "%mul97_24 = fmul i32 %tmp1_25_load, i32 %buff_C_25_load" [src/k2mm.c:38]   --->   Operation 638 'fmul' 'mul97_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 639 [2/2] (1.23ns)   --->   "%buff_C_26_load = load i6 %buff_C_26_addr" [src/k2mm.c:38]   --->   Operation 639 'load' 'buff_C_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 106 <SV = 105> <Delay = 6.43>
ST_106 : Operation 640 [1/2] (1.23ns)   --->   "%tmp1_26_load = load i6 %tmp1_26_addr" [src/k2mm.c:38]   --->   Operation 640 'load' 'tmp1_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_106 : Operation 641 [4/4] (6.43ns)   --->   "%add102_24 = fadd i32 %add102_23, i32 %mul97_24" [src/k2mm.c:38]   --->   Operation 641 'fadd' 'add102_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 642 [1/2] (1.23ns)   --->   "%buff_C_26_load = load i6 %buff_C_26_addr" [src/k2mm.c:38]   --->   Operation 642 'load' 'buff_C_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 107 <SV = 106> <Delay = 7.01>
ST_107 : Operation 643 [3/4] (6.43ns)   --->   "%add102_24 = fadd i32 %add102_23, i32 %mul97_24" [src/k2mm.c:38]   --->   Operation 643 'fadd' 'add102_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 644 [3/3] (7.01ns)   --->   "%mul97_25 = fmul i32 %tmp1_26_load, i32 %buff_C_26_load" [src/k2mm.c:38]   --->   Operation 644 'fmul' 'mul97_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.01>
ST_108 : Operation 645 [2/4] (6.43ns)   --->   "%add102_24 = fadd i32 %add102_23, i32 %mul97_24" [src/k2mm.c:38]   --->   Operation 645 'fadd' 'add102_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 646 [2/3] (7.01ns)   --->   "%mul97_25 = fmul i32 %tmp1_26_load, i32 %buff_C_26_load" [src/k2mm.c:38]   --->   Operation 646 'fmul' 'mul97_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.01>
ST_109 : Operation 647 [1/1] (0.00ns)   --->   "%tmp1_27_addr = getelementptr i32 %tmp1_27, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 647 'getelementptr' 'tmp1_27_addr' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 648 [2/2] (1.23ns)   --->   "%tmp1_27_load = load i6 %tmp1_27_addr" [src/k2mm.c:38]   --->   Operation 648 'load' 'tmp1_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_109 : Operation 649 [1/1] (0.00ns)   --->   "%buff_C_27_addr = getelementptr i32 %buff_C_27, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 649 'getelementptr' 'buff_C_27_addr' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 650 [1/4] (6.43ns)   --->   "%add102_24 = fadd i32 %add102_23, i32 %mul97_24" [src/k2mm.c:38]   --->   Operation 650 'fadd' 'add102_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 651 [1/3] (7.01ns)   --->   "%mul97_25 = fmul i32 %tmp1_26_load, i32 %buff_C_26_load" [src/k2mm.c:38]   --->   Operation 651 'fmul' 'mul97_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 652 [2/2] (1.23ns)   --->   "%buff_C_27_load = load i6 %buff_C_27_addr" [src/k2mm.c:38]   --->   Operation 652 'load' 'buff_C_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 110 <SV = 109> <Delay = 6.43>
ST_110 : Operation 653 [1/2] (1.23ns)   --->   "%tmp1_27_load = load i6 %tmp1_27_addr" [src/k2mm.c:38]   --->   Operation 653 'load' 'tmp1_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_110 : Operation 654 [4/4] (6.43ns)   --->   "%add102_25 = fadd i32 %add102_24, i32 %mul97_25" [src/k2mm.c:38]   --->   Operation 654 'fadd' 'add102_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 655 [1/2] (1.23ns)   --->   "%buff_C_27_load = load i6 %buff_C_27_addr" [src/k2mm.c:38]   --->   Operation 655 'load' 'buff_C_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 111 <SV = 110> <Delay = 7.01>
ST_111 : Operation 656 [3/4] (6.43ns)   --->   "%add102_25 = fadd i32 %add102_24, i32 %mul97_25" [src/k2mm.c:38]   --->   Operation 656 'fadd' 'add102_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 657 [3/3] (7.01ns)   --->   "%mul97_26 = fmul i32 %tmp1_27_load, i32 %buff_C_27_load" [src/k2mm.c:38]   --->   Operation 657 'fmul' 'mul97_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.01>
ST_112 : Operation 658 [2/4] (6.43ns)   --->   "%add102_25 = fadd i32 %add102_24, i32 %mul97_25" [src/k2mm.c:38]   --->   Operation 658 'fadd' 'add102_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 659 [2/3] (7.01ns)   --->   "%mul97_26 = fmul i32 %tmp1_27_load, i32 %buff_C_27_load" [src/k2mm.c:38]   --->   Operation 659 'fmul' 'mul97_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.01>
ST_113 : Operation 660 [1/1] (0.00ns)   --->   "%tmp1_28_addr = getelementptr i32 %tmp1_28, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 660 'getelementptr' 'tmp1_28_addr' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 661 [2/2] (1.23ns)   --->   "%tmp1_28_load = load i6 %tmp1_28_addr" [src/k2mm.c:38]   --->   Operation 661 'load' 'tmp1_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_113 : Operation 662 [1/1] (0.00ns)   --->   "%buff_C_28_addr = getelementptr i32 %buff_C_28, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 662 'getelementptr' 'buff_C_28_addr' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 663 [1/4] (6.43ns)   --->   "%add102_25 = fadd i32 %add102_24, i32 %mul97_25" [src/k2mm.c:38]   --->   Operation 663 'fadd' 'add102_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 664 [1/3] (7.01ns)   --->   "%mul97_26 = fmul i32 %tmp1_27_load, i32 %buff_C_27_load" [src/k2mm.c:38]   --->   Operation 664 'fmul' 'mul97_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 665 [2/2] (1.23ns)   --->   "%buff_C_28_load = load i6 %buff_C_28_addr" [src/k2mm.c:38]   --->   Operation 665 'load' 'buff_C_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 114 <SV = 113> <Delay = 6.43>
ST_114 : Operation 666 [1/2] (1.23ns)   --->   "%tmp1_28_load = load i6 %tmp1_28_addr" [src/k2mm.c:38]   --->   Operation 666 'load' 'tmp1_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_114 : Operation 667 [4/4] (6.43ns)   --->   "%add102_26 = fadd i32 %add102_25, i32 %mul97_26" [src/k2mm.c:38]   --->   Operation 667 'fadd' 'add102_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 668 [1/2] (1.23ns)   --->   "%buff_C_28_load = load i6 %buff_C_28_addr" [src/k2mm.c:38]   --->   Operation 668 'load' 'buff_C_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 115 <SV = 114> <Delay = 7.01>
ST_115 : Operation 669 [3/4] (6.43ns)   --->   "%add102_26 = fadd i32 %add102_25, i32 %mul97_26" [src/k2mm.c:38]   --->   Operation 669 'fadd' 'add102_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 670 [3/3] (7.01ns)   --->   "%mul97_27 = fmul i32 %tmp1_28_load, i32 %buff_C_28_load" [src/k2mm.c:38]   --->   Operation 670 'fmul' 'mul97_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.01>
ST_116 : Operation 671 [2/4] (6.43ns)   --->   "%add102_26 = fadd i32 %add102_25, i32 %mul97_26" [src/k2mm.c:38]   --->   Operation 671 'fadd' 'add102_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 672 [2/3] (7.01ns)   --->   "%mul97_27 = fmul i32 %tmp1_28_load, i32 %buff_C_28_load" [src/k2mm.c:38]   --->   Operation 672 'fmul' 'mul97_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.01>
ST_117 : Operation 673 [1/1] (0.00ns)   --->   "%tmp1_29_addr = getelementptr i32 %tmp1_29, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 673 'getelementptr' 'tmp1_29_addr' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 674 [2/2] (1.23ns)   --->   "%tmp1_29_load = load i6 %tmp1_29_addr" [src/k2mm.c:38]   --->   Operation 674 'load' 'tmp1_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_117 : Operation 675 [1/1] (0.00ns)   --->   "%buff_C_29_addr = getelementptr i32 %buff_C_29, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 675 'getelementptr' 'buff_C_29_addr' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 676 [1/4] (6.43ns)   --->   "%add102_26 = fadd i32 %add102_25, i32 %mul97_26" [src/k2mm.c:38]   --->   Operation 676 'fadd' 'add102_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 677 [1/3] (7.01ns)   --->   "%mul97_27 = fmul i32 %tmp1_28_load, i32 %buff_C_28_load" [src/k2mm.c:38]   --->   Operation 677 'fmul' 'mul97_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 678 [2/2] (1.23ns)   --->   "%buff_C_29_load = load i6 %buff_C_29_addr" [src/k2mm.c:38]   --->   Operation 678 'load' 'buff_C_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 118 <SV = 117> <Delay = 6.43>
ST_118 : Operation 679 [1/2] (1.23ns)   --->   "%tmp1_29_load = load i6 %tmp1_29_addr" [src/k2mm.c:38]   --->   Operation 679 'load' 'tmp1_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_118 : Operation 680 [4/4] (6.43ns)   --->   "%add102_27 = fadd i32 %add102_26, i32 %mul97_27" [src/k2mm.c:38]   --->   Operation 680 'fadd' 'add102_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 681 [1/2] (1.23ns)   --->   "%buff_C_29_load = load i6 %buff_C_29_addr" [src/k2mm.c:38]   --->   Operation 681 'load' 'buff_C_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 119 <SV = 118> <Delay = 7.01>
ST_119 : Operation 682 [3/4] (6.43ns)   --->   "%add102_27 = fadd i32 %add102_26, i32 %mul97_27" [src/k2mm.c:38]   --->   Operation 682 'fadd' 'add102_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 683 [3/3] (7.01ns)   --->   "%mul97_28 = fmul i32 %tmp1_29_load, i32 %buff_C_29_load" [src/k2mm.c:38]   --->   Operation 683 'fmul' 'mul97_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.01>
ST_120 : Operation 684 [2/4] (6.43ns)   --->   "%add102_27 = fadd i32 %add102_26, i32 %mul97_27" [src/k2mm.c:38]   --->   Operation 684 'fadd' 'add102_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 685 [2/3] (7.01ns)   --->   "%mul97_28 = fmul i32 %tmp1_29_load, i32 %buff_C_29_load" [src/k2mm.c:38]   --->   Operation 685 'fmul' 'mul97_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 7.01>
ST_121 : Operation 686 [1/1] (0.00ns)   --->   "%tmp1_30_addr = getelementptr i32 %tmp1_30, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 686 'getelementptr' 'tmp1_30_addr' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 687 [2/2] (1.23ns)   --->   "%tmp1_30_load = load i6 %tmp1_30_addr" [src/k2mm.c:38]   --->   Operation 687 'load' 'tmp1_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_121 : Operation 688 [1/1] (0.00ns)   --->   "%buff_C_30_addr = getelementptr i32 %buff_C_30, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 688 'getelementptr' 'buff_C_30_addr' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 689 [1/4] (6.43ns)   --->   "%add102_27 = fadd i32 %add102_26, i32 %mul97_27" [src/k2mm.c:38]   --->   Operation 689 'fadd' 'add102_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 690 [1/3] (7.01ns)   --->   "%mul97_28 = fmul i32 %tmp1_29_load, i32 %buff_C_29_load" [src/k2mm.c:38]   --->   Operation 690 'fmul' 'mul97_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 691 [2/2] (1.23ns)   --->   "%buff_C_30_load = load i6 %buff_C_30_addr" [src/k2mm.c:38]   --->   Operation 691 'load' 'buff_C_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 122 <SV = 121> <Delay = 6.43>
ST_122 : Operation 692 [1/2] (1.23ns)   --->   "%tmp1_30_load = load i6 %tmp1_30_addr" [src/k2mm.c:38]   --->   Operation 692 'load' 'tmp1_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_122 : Operation 693 [4/4] (6.43ns)   --->   "%add102_28 = fadd i32 %add102_27, i32 %mul97_28" [src/k2mm.c:38]   --->   Operation 693 'fadd' 'add102_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 694 [1/2] (1.23ns)   --->   "%buff_C_30_load = load i6 %buff_C_30_addr" [src/k2mm.c:38]   --->   Operation 694 'load' 'buff_C_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 123 <SV = 122> <Delay = 7.01>
ST_123 : Operation 695 [3/4] (6.43ns)   --->   "%add102_28 = fadd i32 %add102_27, i32 %mul97_28" [src/k2mm.c:38]   --->   Operation 695 'fadd' 'add102_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 696 [3/3] (7.01ns)   --->   "%mul97_29 = fmul i32 %tmp1_30_load, i32 %buff_C_30_load" [src/k2mm.c:38]   --->   Operation 696 'fmul' 'mul97_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.01>
ST_124 : Operation 697 [2/4] (6.43ns)   --->   "%add102_28 = fadd i32 %add102_27, i32 %mul97_28" [src/k2mm.c:38]   --->   Operation 697 'fadd' 'add102_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 698 [2/3] (7.01ns)   --->   "%mul97_29 = fmul i32 %tmp1_30_load, i32 %buff_C_30_load" [src/k2mm.c:38]   --->   Operation 698 'fmul' 'mul97_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.01>
ST_125 : Operation 699 [1/1] (0.00ns)   --->   "%tmp1_31_addr = getelementptr i32 %tmp1_31, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 699 'getelementptr' 'tmp1_31_addr' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 700 [2/2] (1.23ns)   --->   "%tmp1_31_load = load i6 %tmp1_31_addr" [src/k2mm.c:38]   --->   Operation 700 'load' 'tmp1_31_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_125 : Operation 701 [1/1] (0.00ns)   --->   "%buff_C_31_addr = getelementptr i32 %buff_C_31, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 701 'getelementptr' 'buff_C_31_addr' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 702 [1/4] (6.43ns)   --->   "%add102_28 = fadd i32 %add102_27, i32 %mul97_28" [src/k2mm.c:38]   --->   Operation 702 'fadd' 'add102_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 703 [1/3] (7.01ns)   --->   "%mul97_29 = fmul i32 %tmp1_30_load, i32 %buff_C_30_load" [src/k2mm.c:38]   --->   Operation 703 'fmul' 'mul97_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 704 [2/2] (1.23ns)   --->   "%buff_C_31_load = load i6 %buff_C_31_addr" [src/k2mm.c:38]   --->   Operation 704 'load' 'buff_C_31_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 126 <SV = 125> <Delay = 6.43>
ST_126 : Operation 705 [1/2] (1.23ns)   --->   "%tmp1_31_load = load i6 %tmp1_31_addr" [src/k2mm.c:38]   --->   Operation 705 'load' 'tmp1_31_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_126 : Operation 706 [4/4] (6.43ns)   --->   "%add102_29 = fadd i32 %add102_28, i32 %mul97_29" [src/k2mm.c:38]   --->   Operation 706 'fadd' 'add102_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 707 [1/2] (1.23ns)   --->   "%buff_C_31_load = load i6 %buff_C_31_addr" [src/k2mm.c:38]   --->   Operation 707 'load' 'buff_C_31_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 127 <SV = 126> <Delay = 7.01>
ST_127 : Operation 708 [3/4] (6.43ns)   --->   "%add102_29 = fadd i32 %add102_28, i32 %mul97_29" [src/k2mm.c:38]   --->   Operation 708 'fadd' 'add102_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 709 [3/3] (7.01ns)   --->   "%mul97_30 = fmul i32 %tmp1_31_load, i32 %buff_C_31_load" [src/k2mm.c:38]   --->   Operation 709 'fmul' 'mul97_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 7.01>
ST_128 : Operation 710 [2/4] (6.43ns)   --->   "%add102_29 = fadd i32 %add102_28, i32 %mul97_29" [src/k2mm.c:38]   --->   Operation 710 'fadd' 'add102_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 711 [2/3] (7.01ns)   --->   "%mul97_30 = fmul i32 %tmp1_31_load, i32 %buff_C_31_load" [src/k2mm.c:38]   --->   Operation 711 'fmul' 'mul97_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 7.01>
ST_129 : Operation 712 [1/1] (0.00ns)   --->   "%tmp1_32_addr = getelementptr i32 %tmp1_32, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 712 'getelementptr' 'tmp1_32_addr' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 713 [2/2] (1.23ns)   --->   "%tmp1_32_load = load i6 %tmp1_32_addr" [src/k2mm.c:38]   --->   Operation 713 'load' 'tmp1_32_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_129 : Operation 714 [1/1] (0.00ns)   --->   "%buff_C_32_addr = getelementptr i32 %buff_C_32, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 714 'getelementptr' 'buff_C_32_addr' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 715 [1/4] (6.43ns)   --->   "%add102_29 = fadd i32 %add102_28, i32 %mul97_29" [src/k2mm.c:38]   --->   Operation 715 'fadd' 'add102_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 716 [1/3] (7.01ns)   --->   "%mul97_30 = fmul i32 %tmp1_31_load, i32 %buff_C_31_load" [src/k2mm.c:38]   --->   Operation 716 'fmul' 'mul97_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 717 [2/2] (1.23ns)   --->   "%buff_C_32_load = load i6 %buff_C_32_addr" [src/k2mm.c:38]   --->   Operation 717 'load' 'buff_C_32_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 130 <SV = 129> <Delay = 6.43>
ST_130 : Operation 718 [1/2] (1.23ns)   --->   "%tmp1_32_load = load i6 %tmp1_32_addr" [src/k2mm.c:38]   --->   Operation 718 'load' 'tmp1_32_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_130 : Operation 719 [4/4] (6.43ns)   --->   "%add102_30 = fadd i32 %add102_29, i32 %mul97_30" [src/k2mm.c:38]   --->   Operation 719 'fadd' 'add102_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 720 [1/2] (1.23ns)   --->   "%buff_C_32_load = load i6 %buff_C_32_addr" [src/k2mm.c:38]   --->   Operation 720 'load' 'buff_C_32_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 131 <SV = 130> <Delay = 7.01>
ST_131 : Operation 721 [3/4] (6.43ns)   --->   "%add102_30 = fadd i32 %add102_29, i32 %mul97_30" [src/k2mm.c:38]   --->   Operation 721 'fadd' 'add102_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 722 [3/3] (7.01ns)   --->   "%mul97_31 = fmul i32 %tmp1_32_load, i32 %buff_C_32_load" [src/k2mm.c:38]   --->   Operation 722 'fmul' 'mul97_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 7.01>
ST_132 : Operation 723 [2/4] (6.43ns)   --->   "%add102_30 = fadd i32 %add102_29, i32 %mul97_30" [src/k2mm.c:38]   --->   Operation 723 'fadd' 'add102_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 724 [2/3] (7.01ns)   --->   "%mul97_31 = fmul i32 %tmp1_32_load, i32 %buff_C_32_load" [src/k2mm.c:38]   --->   Operation 724 'fmul' 'mul97_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 7.01>
ST_133 : Operation 725 [1/1] (0.00ns)   --->   "%tmp1_33_addr = getelementptr i32 %tmp1_33, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 725 'getelementptr' 'tmp1_33_addr' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 726 [2/2] (1.23ns)   --->   "%tmp1_33_load = load i6 %tmp1_33_addr" [src/k2mm.c:38]   --->   Operation 726 'load' 'tmp1_33_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_133 : Operation 727 [1/1] (0.00ns)   --->   "%buff_C_33_addr = getelementptr i32 %buff_C_33, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 727 'getelementptr' 'buff_C_33_addr' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 728 [1/4] (6.43ns)   --->   "%add102_30 = fadd i32 %add102_29, i32 %mul97_30" [src/k2mm.c:38]   --->   Operation 728 'fadd' 'add102_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 729 [1/3] (7.01ns)   --->   "%mul97_31 = fmul i32 %tmp1_32_load, i32 %buff_C_32_load" [src/k2mm.c:38]   --->   Operation 729 'fmul' 'mul97_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 730 [2/2] (1.23ns)   --->   "%buff_C_33_load = load i6 %buff_C_33_addr" [src/k2mm.c:38]   --->   Operation 730 'load' 'buff_C_33_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 134 <SV = 133> <Delay = 6.43>
ST_134 : Operation 731 [1/2] (1.23ns)   --->   "%tmp1_33_load = load i6 %tmp1_33_addr" [src/k2mm.c:38]   --->   Operation 731 'load' 'tmp1_33_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_134 : Operation 732 [4/4] (6.43ns)   --->   "%add102_31 = fadd i32 %add102_30, i32 %mul97_31" [src/k2mm.c:38]   --->   Operation 732 'fadd' 'add102_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 733 [1/2] (1.23ns)   --->   "%buff_C_33_load = load i6 %buff_C_33_addr" [src/k2mm.c:38]   --->   Operation 733 'load' 'buff_C_33_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 135 <SV = 134> <Delay = 7.01>
ST_135 : Operation 734 [3/4] (6.43ns)   --->   "%add102_31 = fadd i32 %add102_30, i32 %mul97_31" [src/k2mm.c:38]   --->   Operation 734 'fadd' 'add102_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 735 [3/3] (7.01ns)   --->   "%mul97_32 = fmul i32 %tmp1_33_load, i32 %buff_C_33_load" [src/k2mm.c:38]   --->   Operation 735 'fmul' 'mul97_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 7.01>
ST_136 : Operation 736 [2/4] (6.43ns)   --->   "%add102_31 = fadd i32 %add102_30, i32 %mul97_31" [src/k2mm.c:38]   --->   Operation 736 'fadd' 'add102_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 737 [2/3] (7.01ns)   --->   "%mul97_32 = fmul i32 %tmp1_33_load, i32 %buff_C_33_load" [src/k2mm.c:38]   --->   Operation 737 'fmul' 'mul97_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 7.01>
ST_137 : Operation 738 [1/1] (0.00ns)   --->   "%tmp1_34_addr = getelementptr i32 %tmp1_34, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 738 'getelementptr' 'tmp1_34_addr' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 739 [2/2] (1.23ns)   --->   "%tmp1_34_load = load i6 %tmp1_34_addr" [src/k2mm.c:38]   --->   Operation 739 'load' 'tmp1_34_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_137 : Operation 740 [1/1] (0.00ns)   --->   "%buff_C_34_addr = getelementptr i32 %buff_C_34, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 740 'getelementptr' 'buff_C_34_addr' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 741 [1/4] (6.43ns)   --->   "%add102_31 = fadd i32 %add102_30, i32 %mul97_31" [src/k2mm.c:38]   --->   Operation 741 'fadd' 'add102_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 742 [1/3] (7.01ns)   --->   "%mul97_32 = fmul i32 %tmp1_33_load, i32 %buff_C_33_load" [src/k2mm.c:38]   --->   Operation 742 'fmul' 'mul97_32' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 743 [2/2] (1.23ns)   --->   "%buff_C_34_load = load i6 %buff_C_34_addr" [src/k2mm.c:38]   --->   Operation 743 'load' 'buff_C_34_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 138 <SV = 137> <Delay = 6.43>
ST_138 : Operation 744 [1/2] (1.23ns)   --->   "%tmp1_34_load = load i6 %tmp1_34_addr" [src/k2mm.c:38]   --->   Operation 744 'load' 'tmp1_34_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_138 : Operation 745 [4/4] (6.43ns)   --->   "%add102_32 = fadd i32 %add102_31, i32 %mul97_32" [src/k2mm.c:38]   --->   Operation 745 'fadd' 'add102_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 746 [1/2] (1.23ns)   --->   "%buff_C_34_load = load i6 %buff_C_34_addr" [src/k2mm.c:38]   --->   Operation 746 'load' 'buff_C_34_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 139 <SV = 138> <Delay = 7.01>
ST_139 : Operation 747 [3/4] (6.43ns)   --->   "%add102_32 = fadd i32 %add102_31, i32 %mul97_32" [src/k2mm.c:38]   --->   Operation 747 'fadd' 'add102_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 748 [3/3] (7.01ns)   --->   "%mul97_33 = fmul i32 %tmp1_34_load, i32 %buff_C_34_load" [src/k2mm.c:38]   --->   Operation 748 'fmul' 'mul97_33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 7.01>
ST_140 : Operation 749 [2/4] (6.43ns)   --->   "%add102_32 = fadd i32 %add102_31, i32 %mul97_32" [src/k2mm.c:38]   --->   Operation 749 'fadd' 'add102_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 750 [2/3] (7.01ns)   --->   "%mul97_33 = fmul i32 %tmp1_34_load, i32 %buff_C_34_load" [src/k2mm.c:38]   --->   Operation 750 'fmul' 'mul97_33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 7.01>
ST_141 : Operation 751 [1/1] (0.00ns)   --->   "%tmp1_35_addr = getelementptr i32 %tmp1_35, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 751 'getelementptr' 'tmp1_35_addr' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 752 [2/2] (1.23ns)   --->   "%tmp1_35_load = load i6 %tmp1_35_addr" [src/k2mm.c:38]   --->   Operation 752 'load' 'tmp1_35_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_141 : Operation 753 [1/1] (0.00ns)   --->   "%buff_C_35_addr = getelementptr i32 %buff_C_35, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 753 'getelementptr' 'buff_C_35_addr' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 754 [1/4] (6.43ns)   --->   "%add102_32 = fadd i32 %add102_31, i32 %mul97_32" [src/k2mm.c:38]   --->   Operation 754 'fadd' 'add102_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 755 [1/3] (7.01ns)   --->   "%mul97_33 = fmul i32 %tmp1_34_load, i32 %buff_C_34_load" [src/k2mm.c:38]   --->   Operation 755 'fmul' 'mul97_33' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 756 [2/2] (1.23ns)   --->   "%buff_C_35_load = load i6 %buff_C_35_addr" [src/k2mm.c:38]   --->   Operation 756 'load' 'buff_C_35_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 142 <SV = 141> <Delay = 6.43>
ST_142 : Operation 757 [1/2] (1.23ns)   --->   "%tmp1_35_load = load i6 %tmp1_35_addr" [src/k2mm.c:38]   --->   Operation 757 'load' 'tmp1_35_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_142 : Operation 758 [4/4] (6.43ns)   --->   "%add102_33 = fadd i32 %add102_32, i32 %mul97_33" [src/k2mm.c:38]   --->   Operation 758 'fadd' 'add102_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 759 [1/2] (1.23ns)   --->   "%buff_C_35_load = load i6 %buff_C_35_addr" [src/k2mm.c:38]   --->   Operation 759 'load' 'buff_C_35_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 143 <SV = 142> <Delay = 7.01>
ST_143 : Operation 760 [3/4] (6.43ns)   --->   "%add102_33 = fadd i32 %add102_32, i32 %mul97_33" [src/k2mm.c:38]   --->   Operation 760 'fadd' 'add102_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 761 [3/3] (7.01ns)   --->   "%mul97_34 = fmul i32 %tmp1_35_load, i32 %buff_C_35_load" [src/k2mm.c:38]   --->   Operation 761 'fmul' 'mul97_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 7.01>
ST_144 : Operation 762 [2/4] (6.43ns)   --->   "%add102_33 = fadd i32 %add102_32, i32 %mul97_33" [src/k2mm.c:38]   --->   Operation 762 'fadd' 'add102_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 763 [2/3] (7.01ns)   --->   "%mul97_34 = fmul i32 %tmp1_35_load, i32 %buff_C_35_load" [src/k2mm.c:38]   --->   Operation 763 'fmul' 'mul97_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 7.01>
ST_145 : Operation 764 [1/1] (0.00ns)   --->   "%tmp1_36_addr = getelementptr i32 %tmp1_36, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 764 'getelementptr' 'tmp1_36_addr' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 765 [2/2] (1.23ns)   --->   "%tmp1_36_load = load i6 %tmp1_36_addr" [src/k2mm.c:38]   --->   Operation 765 'load' 'tmp1_36_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_145 : Operation 766 [1/1] (0.00ns)   --->   "%buff_C_36_addr = getelementptr i32 %buff_C_36, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 766 'getelementptr' 'buff_C_36_addr' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 767 [1/4] (6.43ns)   --->   "%add102_33 = fadd i32 %add102_32, i32 %mul97_33" [src/k2mm.c:38]   --->   Operation 767 'fadd' 'add102_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 768 [1/3] (7.01ns)   --->   "%mul97_34 = fmul i32 %tmp1_35_load, i32 %buff_C_35_load" [src/k2mm.c:38]   --->   Operation 768 'fmul' 'mul97_34' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 769 [2/2] (1.23ns)   --->   "%buff_C_36_load = load i6 %buff_C_36_addr" [src/k2mm.c:38]   --->   Operation 769 'load' 'buff_C_36_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 146 <SV = 145> <Delay = 6.43>
ST_146 : Operation 770 [1/2] (1.23ns)   --->   "%tmp1_36_load = load i6 %tmp1_36_addr" [src/k2mm.c:38]   --->   Operation 770 'load' 'tmp1_36_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_146 : Operation 771 [4/4] (6.43ns)   --->   "%add102_34 = fadd i32 %add102_33, i32 %mul97_34" [src/k2mm.c:38]   --->   Operation 771 'fadd' 'add102_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 772 [1/2] (1.23ns)   --->   "%buff_C_36_load = load i6 %buff_C_36_addr" [src/k2mm.c:38]   --->   Operation 772 'load' 'buff_C_36_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 147 <SV = 146> <Delay = 7.01>
ST_147 : Operation 773 [3/4] (6.43ns)   --->   "%add102_34 = fadd i32 %add102_33, i32 %mul97_34" [src/k2mm.c:38]   --->   Operation 773 'fadd' 'add102_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 774 [3/3] (7.01ns)   --->   "%mul97_35 = fmul i32 %tmp1_36_load, i32 %buff_C_36_load" [src/k2mm.c:38]   --->   Operation 774 'fmul' 'mul97_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 7.01>
ST_148 : Operation 775 [2/4] (6.43ns)   --->   "%add102_34 = fadd i32 %add102_33, i32 %mul97_34" [src/k2mm.c:38]   --->   Operation 775 'fadd' 'add102_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 776 [2/3] (7.01ns)   --->   "%mul97_35 = fmul i32 %tmp1_36_load, i32 %buff_C_36_load" [src/k2mm.c:38]   --->   Operation 776 'fmul' 'mul97_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 7.01>
ST_149 : Operation 777 [1/1] (0.00ns)   --->   "%tmp1_37_addr = getelementptr i32 %tmp1_37, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 777 'getelementptr' 'tmp1_37_addr' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 778 [2/2] (1.23ns)   --->   "%tmp1_37_load = load i6 %tmp1_37_addr" [src/k2mm.c:38]   --->   Operation 778 'load' 'tmp1_37_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_149 : Operation 779 [1/1] (0.00ns)   --->   "%buff_C_37_addr = getelementptr i32 %buff_C_37, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 779 'getelementptr' 'buff_C_37_addr' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 780 [1/4] (6.43ns)   --->   "%add102_34 = fadd i32 %add102_33, i32 %mul97_34" [src/k2mm.c:38]   --->   Operation 780 'fadd' 'add102_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 781 [1/3] (7.01ns)   --->   "%mul97_35 = fmul i32 %tmp1_36_load, i32 %buff_C_36_load" [src/k2mm.c:38]   --->   Operation 781 'fmul' 'mul97_35' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 782 [2/2] (1.23ns)   --->   "%buff_C_37_load = load i6 %buff_C_37_addr" [src/k2mm.c:38]   --->   Operation 782 'load' 'buff_C_37_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 150 <SV = 149> <Delay = 6.43>
ST_150 : Operation 783 [1/2] (1.23ns)   --->   "%tmp1_37_load = load i6 %tmp1_37_addr" [src/k2mm.c:38]   --->   Operation 783 'load' 'tmp1_37_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_150 : Operation 784 [4/4] (6.43ns)   --->   "%add102_35 = fadd i32 %add102_34, i32 %mul97_35" [src/k2mm.c:38]   --->   Operation 784 'fadd' 'add102_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 785 [1/2] (1.23ns)   --->   "%buff_C_37_load = load i6 %buff_C_37_addr" [src/k2mm.c:38]   --->   Operation 785 'load' 'buff_C_37_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 151 <SV = 150> <Delay = 7.01>
ST_151 : Operation 786 [3/4] (6.43ns)   --->   "%add102_35 = fadd i32 %add102_34, i32 %mul97_35" [src/k2mm.c:38]   --->   Operation 786 'fadd' 'add102_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 787 [3/3] (7.01ns)   --->   "%mul97_36 = fmul i32 %tmp1_37_load, i32 %buff_C_37_load" [src/k2mm.c:38]   --->   Operation 787 'fmul' 'mul97_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 7.01>
ST_152 : Operation 788 [2/4] (6.43ns)   --->   "%add102_35 = fadd i32 %add102_34, i32 %mul97_35" [src/k2mm.c:38]   --->   Operation 788 'fadd' 'add102_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 789 [2/3] (7.01ns)   --->   "%mul97_36 = fmul i32 %tmp1_37_load, i32 %buff_C_37_load" [src/k2mm.c:38]   --->   Operation 789 'fmul' 'mul97_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 7.01>
ST_153 : Operation 790 [1/1] (0.00ns)   --->   "%tmp1_38_addr = getelementptr i32 %tmp1_38, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 790 'getelementptr' 'tmp1_38_addr' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 791 [2/2] (1.23ns)   --->   "%tmp1_38_load = load i6 %tmp1_38_addr" [src/k2mm.c:38]   --->   Operation 791 'load' 'tmp1_38_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_153 : Operation 792 [1/1] (0.00ns)   --->   "%buff_C_38_addr = getelementptr i32 %buff_C_38, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 792 'getelementptr' 'buff_C_38_addr' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 793 [1/4] (6.43ns)   --->   "%add102_35 = fadd i32 %add102_34, i32 %mul97_35" [src/k2mm.c:38]   --->   Operation 793 'fadd' 'add102_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 794 [1/3] (7.01ns)   --->   "%mul97_36 = fmul i32 %tmp1_37_load, i32 %buff_C_37_load" [src/k2mm.c:38]   --->   Operation 794 'fmul' 'mul97_36' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 795 [2/2] (1.23ns)   --->   "%buff_C_38_load = load i6 %buff_C_38_addr" [src/k2mm.c:38]   --->   Operation 795 'load' 'buff_C_38_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 154 <SV = 153> <Delay = 6.43>
ST_154 : Operation 796 [1/2] (1.23ns)   --->   "%tmp1_38_load = load i6 %tmp1_38_addr" [src/k2mm.c:38]   --->   Operation 796 'load' 'tmp1_38_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_154 : Operation 797 [4/4] (6.43ns)   --->   "%add102_36 = fadd i32 %add102_35, i32 %mul97_36" [src/k2mm.c:38]   --->   Operation 797 'fadd' 'add102_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 798 [1/2] (1.23ns)   --->   "%buff_C_38_load = load i6 %buff_C_38_addr" [src/k2mm.c:38]   --->   Operation 798 'load' 'buff_C_38_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 155 <SV = 154> <Delay = 7.01>
ST_155 : Operation 799 [3/4] (6.43ns)   --->   "%add102_36 = fadd i32 %add102_35, i32 %mul97_36" [src/k2mm.c:38]   --->   Operation 799 'fadd' 'add102_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 800 [3/3] (7.01ns)   --->   "%mul97_37 = fmul i32 %tmp1_38_load, i32 %buff_C_38_load" [src/k2mm.c:38]   --->   Operation 800 'fmul' 'mul97_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.01>
ST_156 : Operation 801 [2/4] (6.43ns)   --->   "%add102_36 = fadd i32 %add102_35, i32 %mul97_36" [src/k2mm.c:38]   --->   Operation 801 'fadd' 'add102_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 802 [2/3] (7.01ns)   --->   "%mul97_37 = fmul i32 %tmp1_38_load, i32 %buff_C_38_load" [src/k2mm.c:38]   --->   Operation 802 'fmul' 'mul97_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 7.01>
ST_157 : Operation 803 [1/1] (0.00ns)   --->   "%tmp1_39_addr = getelementptr i32 %tmp1_39, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 803 'getelementptr' 'tmp1_39_addr' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 804 [2/2] (1.23ns)   --->   "%tmp1_39_load = load i6 %tmp1_39_addr" [src/k2mm.c:38]   --->   Operation 804 'load' 'tmp1_39_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_157 : Operation 805 [1/1] (0.00ns)   --->   "%buff_C_39_addr = getelementptr i32 %buff_C_39, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 805 'getelementptr' 'buff_C_39_addr' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 806 [1/4] (6.43ns)   --->   "%add102_36 = fadd i32 %add102_35, i32 %mul97_36" [src/k2mm.c:38]   --->   Operation 806 'fadd' 'add102_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 807 [1/3] (7.01ns)   --->   "%mul97_37 = fmul i32 %tmp1_38_load, i32 %buff_C_38_load" [src/k2mm.c:38]   --->   Operation 807 'fmul' 'mul97_37' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 808 [2/2] (1.23ns)   --->   "%buff_C_39_load = load i6 %buff_C_39_addr" [src/k2mm.c:38]   --->   Operation 808 'load' 'buff_C_39_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 158 <SV = 157> <Delay = 6.43>
ST_158 : Operation 809 [1/2] (1.23ns)   --->   "%tmp1_39_load = load i6 %tmp1_39_addr" [src/k2mm.c:38]   --->   Operation 809 'load' 'tmp1_39_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_158 : Operation 810 [4/4] (6.43ns)   --->   "%add102_37 = fadd i32 %add102_36, i32 %mul97_37" [src/k2mm.c:38]   --->   Operation 810 'fadd' 'add102_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 811 [1/2] (1.23ns)   --->   "%buff_C_39_load = load i6 %buff_C_39_addr" [src/k2mm.c:38]   --->   Operation 811 'load' 'buff_C_39_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 159 <SV = 158> <Delay = 7.01>
ST_159 : Operation 812 [3/4] (6.43ns)   --->   "%add102_37 = fadd i32 %add102_36, i32 %mul97_37" [src/k2mm.c:38]   --->   Operation 812 'fadd' 'add102_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 813 [3/3] (7.01ns)   --->   "%mul97_38 = fmul i32 %tmp1_39_load, i32 %buff_C_39_load" [src/k2mm.c:38]   --->   Operation 813 'fmul' 'mul97_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 7.01>
ST_160 : Operation 814 [2/4] (6.43ns)   --->   "%add102_37 = fadd i32 %add102_36, i32 %mul97_37" [src/k2mm.c:38]   --->   Operation 814 'fadd' 'add102_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 815 [2/3] (7.01ns)   --->   "%mul97_38 = fmul i32 %tmp1_39_load, i32 %buff_C_39_load" [src/k2mm.c:38]   --->   Operation 815 'fmul' 'mul97_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 7.01>
ST_161 : Operation 816 [1/1] (0.00ns)   --->   "%tmp1_40_addr = getelementptr i32 %tmp1_40, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 816 'getelementptr' 'tmp1_40_addr' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 817 [2/2] (1.23ns)   --->   "%tmp1_40_load = load i6 %tmp1_40_addr" [src/k2mm.c:38]   --->   Operation 817 'load' 'tmp1_40_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_161 : Operation 818 [1/1] (0.00ns)   --->   "%buff_C_40_addr = getelementptr i32 %buff_C_40, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 818 'getelementptr' 'buff_C_40_addr' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 819 [1/4] (6.43ns)   --->   "%add102_37 = fadd i32 %add102_36, i32 %mul97_37" [src/k2mm.c:38]   --->   Operation 819 'fadd' 'add102_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 820 [1/3] (7.01ns)   --->   "%mul97_38 = fmul i32 %tmp1_39_load, i32 %buff_C_39_load" [src/k2mm.c:38]   --->   Operation 820 'fmul' 'mul97_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 821 [2/2] (1.23ns)   --->   "%buff_C_40_load = load i6 %buff_C_40_addr" [src/k2mm.c:38]   --->   Operation 821 'load' 'buff_C_40_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 162 <SV = 161> <Delay = 6.43>
ST_162 : Operation 822 [1/2] (1.23ns)   --->   "%tmp1_40_load = load i6 %tmp1_40_addr" [src/k2mm.c:38]   --->   Operation 822 'load' 'tmp1_40_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_162 : Operation 823 [4/4] (6.43ns)   --->   "%add102_38 = fadd i32 %add102_37, i32 %mul97_38" [src/k2mm.c:38]   --->   Operation 823 'fadd' 'add102_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 824 [1/2] (1.23ns)   --->   "%buff_C_40_load = load i6 %buff_C_40_addr" [src/k2mm.c:38]   --->   Operation 824 'load' 'buff_C_40_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 163 <SV = 162> <Delay = 7.01>
ST_163 : Operation 825 [3/4] (6.43ns)   --->   "%add102_38 = fadd i32 %add102_37, i32 %mul97_38" [src/k2mm.c:38]   --->   Operation 825 'fadd' 'add102_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 826 [3/3] (7.01ns)   --->   "%mul97_39 = fmul i32 %tmp1_40_load, i32 %buff_C_40_load" [src/k2mm.c:38]   --->   Operation 826 'fmul' 'mul97_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 7.01>
ST_164 : Operation 827 [2/4] (6.43ns)   --->   "%add102_38 = fadd i32 %add102_37, i32 %mul97_38" [src/k2mm.c:38]   --->   Operation 827 'fadd' 'add102_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 828 [2/3] (7.01ns)   --->   "%mul97_39 = fmul i32 %tmp1_40_load, i32 %buff_C_40_load" [src/k2mm.c:38]   --->   Operation 828 'fmul' 'mul97_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 7.01>
ST_165 : Operation 829 [1/1] (0.00ns)   --->   "%tmp1_41_addr = getelementptr i32 %tmp1_41, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 829 'getelementptr' 'tmp1_41_addr' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 830 [2/2] (1.23ns)   --->   "%tmp1_41_load = load i6 %tmp1_41_addr" [src/k2mm.c:38]   --->   Operation 830 'load' 'tmp1_41_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_165 : Operation 831 [1/1] (0.00ns)   --->   "%buff_C_41_addr = getelementptr i32 %buff_C_41, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 831 'getelementptr' 'buff_C_41_addr' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 832 [1/4] (6.43ns)   --->   "%add102_38 = fadd i32 %add102_37, i32 %mul97_38" [src/k2mm.c:38]   --->   Operation 832 'fadd' 'add102_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 833 [1/3] (7.01ns)   --->   "%mul97_39 = fmul i32 %tmp1_40_load, i32 %buff_C_40_load" [src/k2mm.c:38]   --->   Operation 833 'fmul' 'mul97_39' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 834 [2/2] (1.23ns)   --->   "%buff_C_41_load = load i6 %buff_C_41_addr" [src/k2mm.c:38]   --->   Operation 834 'load' 'buff_C_41_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 166 <SV = 165> <Delay = 6.43>
ST_166 : Operation 835 [1/2] (1.23ns)   --->   "%tmp1_41_load = load i6 %tmp1_41_addr" [src/k2mm.c:38]   --->   Operation 835 'load' 'tmp1_41_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_166 : Operation 836 [4/4] (6.43ns)   --->   "%add102_39 = fadd i32 %add102_38, i32 %mul97_39" [src/k2mm.c:38]   --->   Operation 836 'fadd' 'add102_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 837 [1/2] (1.23ns)   --->   "%buff_C_41_load = load i6 %buff_C_41_addr" [src/k2mm.c:38]   --->   Operation 837 'load' 'buff_C_41_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 167 <SV = 166> <Delay = 7.01>
ST_167 : Operation 838 [3/4] (6.43ns)   --->   "%add102_39 = fadd i32 %add102_38, i32 %mul97_39" [src/k2mm.c:38]   --->   Operation 838 'fadd' 'add102_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 839 [3/3] (7.01ns)   --->   "%mul97_40 = fmul i32 %tmp1_41_load, i32 %buff_C_41_load" [src/k2mm.c:38]   --->   Operation 839 'fmul' 'mul97_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 7.01>
ST_168 : Operation 840 [2/4] (6.43ns)   --->   "%add102_39 = fadd i32 %add102_38, i32 %mul97_39" [src/k2mm.c:38]   --->   Operation 840 'fadd' 'add102_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 841 [2/3] (7.01ns)   --->   "%mul97_40 = fmul i32 %tmp1_41_load, i32 %buff_C_41_load" [src/k2mm.c:38]   --->   Operation 841 'fmul' 'mul97_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 7.01>
ST_169 : Operation 842 [1/1] (0.00ns)   --->   "%tmp1_42_addr = getelementptr i32 %tmp1_42, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 842 'getelementptr' 'tmp1_42_addr' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 843 [2/2] (1.23ns)   --->   "%tmp1_42_load = load i6 %tmp1_42_addr" [src/k2mm.c:38]   --->   Operation 843 'load' 'tmp1_42_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_169 : Operation 844 [1/1] (0.00ns)   --->   "%buff_C_42_addr = getelementptr i32 %buff_C_42, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 844 'getelementptr' 'buff_C_42_addr' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 845 [1/4] (6.43ns)   --->   "%add102_39 = fadd i32 %add102_38, i32 %mul97_39" [src/k2mm.c:38]   --->   Operation 845 'fadd' 'add102_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 846 [1/3] (7.01ns)   --->   "%mul97_40 = fmul i32 %tmp1_41_load, i32 %buff_C_41_load" [src/k2mm.c:38]   --->   Operation 846 'fmul' 'mul97_40' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 847 [2/2] (1.23ns)   --->   "%buff_C_42_load = load i6 %buff_C_42_addr" [src/k2mm.c:38]   --->   Operation 847 'load' 'buff_C_42_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 170 <SV = 169> <Delay = 6.43>
ST_170 : Operation 848 [1/2] (1.23ns)   --->   "%tmp1_42_load = load i6 %tmp1_42_addr" [src/k2mm.c:38]   --->   Operation 848 'load' 'tmp1_42_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_170 : Operation 849 [4/4] (6.43ns)   --->   "%add102_40 = fadd i32 %add102_39, i32 %mul97_40" [src/k2mm.c:38]   --->   Operation 849 'fadd' 'add102_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 850 [1/2] (1.23ns)   --->   "%buff_C_42_load = load i6 %buff_C_42_addr" [src/k2mm.c:38]   --->   Operation 850 'load' 'buff_C_42_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 171 <SV = 170> <Delay = 7.01>
ST_171 : Operation 851 [3/4] (6.43ns)   --->   "%add102_40 = fadd i32 %add102_39, i32 %mul97_40" [src/k2mm.c:38]   --->   Operation 851 'fadd' 'add102_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 852 [3/3] (7.01ns)   --->   "%mul97_41 = fmul i32 %tmp1_42_load, i32 %buff_C_42_load" [src/k2mm.c:38]   --->   Operation 852 'fmul' 'mul97_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 7.01>
ST_172 : Operation 853 [2/4] (6.43ns)   --->   "%add102_40 = fadd i32 %add102_39, i32 %mul97_40" [src/k2mm.c:38]   --->   Operation 853 'fadd' 'add102_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 854 [2/3] (7.01ns)   --->   "%mul97_41 = fmul i32 %tmp1_42_load, i32 %buff_C_42_load" [src/k2mm.c:38]   --->   Operation 854 'fmul' 'mul97_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 7.01>
ST_173 : Operation 855 [1/1] (0.00ns)   --->   "%tmp1_43_addr = getelementptr i32 %tmp1_43, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 855 'getelementptr' 'tmp1_43_addr' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 856 [2/2] (1.23ns)   --->   "%tmp1_43_load = load i6 %tmp1_43_addr" [src/k2mm.c:38]   --->   Operation 856 'load' 'tmp1_43_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_173 : Operation 857 [1/1] (0.00ns)   --->   "%buff_C_43_addr = getelementptr i32 %buff_C_43, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 857 'getelementptr' 'buff_C_43_addr' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 858 [1/4] (6.43ns)   --->   "%add102_40 = fadd i32 %add102_39, i32 %mul97_40" [src/k2mm.c:38]   --->   Operation 858 'fadd' 'add102_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 859 [1/3] (7.01ns)   --->   "%mul97_41 = fmul i32 %tmp1_42_load, i32 %buff_C_42_load" [src/k2mm.c:38]   --->   Operation 859 'fmul' 'mul97_41' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 860 [2/2] (1.23ns)   --->   "%buff_C_43_load = load i6 %buff_C_43_addr" [src/k2mm.c:38]   --->   Operation 860 'load' 'buff_C_43_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 174 <SV = 173> <Delay = 6.43>
ST_174 : Operation 861 [1/2] (1.23ns)   --->   "%tmp1_43_load = load i6 %tmp1_43_addr" [src/k2mm.c:38]   --->   Operation 861 'load' 'tmp1_43_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_174 : Operation 862 [4/4] (6.43ns)   --->   "%add102_41 = fadd i32 %add102_40, i32 %mul97_41" [src/k2mm.c:38]   --->   Operation 862 'fadd' 'add102_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 863 [1/2] (1.23ns)   --->   "%buff_C_43_load = load i6 %buff_C_43_addr" [src/k2mm.c:38]   --->   Operation 863 'load' 'buff_C_43_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 175 <SV = 174> <Delay = 7.01>
ST_175 : Operation 864 [3/4] (6.43ns)   --->   "%add102_41 = fadd i32 %add102_40, i32 %mul97_41" [src/k2mm.c:38]   --->   Operation 864 'fadd' 'add102_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 865 [3/3] (7.01ns)   --->   "%mul97_42 = fmul i32 %tmp1_43_load, i32 %buff_C_43_load" [src/k2mm.c:38]   --->   Operation 865 'fmul' 'mul97_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 7.01>
ST_176 : Operation 866 [2/4] (6.43ns)   --->   "%add102_41 = fadd i32 %add102_40, i32 %mul97_41" [src/k2mm.c:38]   --->   Operation 866 'fadd' 'add102_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 867 [2/3] (7.01ns)   --->   "%mul97_42 = fmul i32 %tmp1_43_load, i32 %buff_C_43_load" [src/k2mm.c:38]   --->   Operation 867 'fmul' 'mul97_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 7.01>
ST_177 : Operation 868 [1/1] (0.00ns)   --->   "%tmp1_44_addr = getelementptr i32 %tmp1_44, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 868 'getelementptr' 'tmp1_44_addr' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 869 [2/2] (1.23ns)   --->   "%tmp1_44_load = load i6 %tmp1_44_addr" [src/k2mm.c:38]   --->   Operation 869 'load' 'tmp1_44_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_177 : Operation 870 [1/1] (0.00ns)   --->   "%buff_C_44_addr = getelementptr i32 %buff_C_44, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 870 'getelementptr' 'buff_C_44_addr' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 871 [1/4] (6.43ns)   --->   "%add102_41 = fadd i32 %add102_40, i32 %mul97_41" [src/k2mm.c:38]   --->   Operation 871 'fadd' 'add102_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 872 [1/3] (7.01ns)   --->   "%mul97_42 = fmul i32 %tmp1_43_load, i32 %buff_C_43_load" [src/k2mm.c:38]   --->   Operation 872 'fmul' 'mul97_42' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 873 [2/2] (1.23ns)   --->   "%buff_C_44_load = load i6 %buff_C_44_addr" [src/k2mm.c:38]   --->   Operation 873 'load' 'buff_C_44_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 178 <SV = 177> <Delay = 6.43>
ST_178 : Operation 874 [1/2] (1.23ns)   --->   "%tmp1_44_load = load i6 %tmp1_44_addr" [src/k2mm.c:38]   --->   Operation 874 'load' 'tmp1_44_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_178 : Operation 875 [4/4] (6.43ns)   --->   "%add102_42 = fadd i32 %add102_41, i32 %mul97_42" [src/k2mm.c:38]   --->   Operation 875 'fadd' 'add102_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 876 [1/2] (1.23ns)   --->   "%buff_C_44_load = load i6 %buff_C_44_addr" [src/k2mm.c:38]   --->   Operation 876 'load' 'buff_C_44_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 179 <SV = 178> <Delay = 7.01>
ST_179 : Operation 877 [3/4] (6.43ns)   --->   "%add102_42 = fadd i32 %add102_41, i32 %mul97_42" [src/k2mm.c:38]   --->   Operation 877 'fadd' 'add102_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 878 [3/3] (7.01ns)   --->   "%mul97_43 = fmul i32 %tmp1_44_load, i32 %buff_C_44_load" [src/k2mm.c:38]   --->   Operation 878 'fmul' 'mul97_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 7.01>
ST_180 : Operation 879 [2/4] (6.43ns)   --->   "%add102_42 = fadd i32 %add102_41, i32 %mul97_42" [src/k2mm.c:38]   --->   Operation 879 'fadd' 'add102_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 880 [2/3] (7.01ns)   --->   "%mul97_43 = fmul i32 %tmp1_44_load, i32 %buff_C_44_load" [src/k2mm.c:38]   --->   Operation 880 'fmul' 'mul97_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 7.01>
ST_181 : Operation 881 [1/1] (0.00ns)   --->   "%tmp1_45_addr = getelementptr i32 %tmp1_45, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 881 'getelementptr' 'tmp1_45_addr' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 882 [2/2] (1.23ns)   --->   "%tmp1_45_load = load i6 %tmp1_45_addr" [src/k2mm.c:38]   --->   Operation 882 'load' 'tmp1_45_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_181 : Operation 883 [1/1] (0.00ns)   --->   "%buff_C_45_addr = getelementptr i32 %buff_C_45, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 883 'getelementptr' 'buff_C_45_addr' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 884 [1/4] (6.43ns)   --->   "%add102_42 = fadd i32 %add102_41, i32 %mul97_42" [src/k2mm.c:38]   --->   Operation 884 'fadd' 'add102_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 885 [1/3] (7.01ns)   --->   "%mul97_43 = fmul i32 %tmp1_44_load, i32 %buff_C_44_load" [src/k2mm.c:38]   --->   Operation 885 'fmul' 'mul97_43' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 886 [2/2] (1.23ns)   --->   "%buff_C_45_load = load i6 %buff_C_45_addr" [src/k2mm.c:38]   --->   Operation 886 'load' 'buff_C_45_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 182 <SV = 181> <Delay = 6.43>
ST_182 : Operation 887 [1/2] (1.23ns)   --->   "%tmp1_45_load = load i6 %tmp1_45_addr" [src/k2mm.c:38]   --->   Operation 887 'load' 'tmp1_45_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_182 : Operation 888 [4/4] (6.43ns)   --->   "%add102_43 = fadd i32 %add102_42, i32 %mul97_43" [src/k2mm.c:38]   --->   Operation 888 'fadd' 'add102_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 889 [1/2] (1.23ns)   --->   "%buff_C_45_load = load i6 %buff_C_45_addr" [src/k2mm.c:38]   --->   Operation 889 'load' 'buff_C_45_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 183 <SV = 182> <Delay = 7.01>
ST_183 : Operation 890 [3/4] (6.43ns)   --->   "%add102_43 = fadd i32 %add102_42, i32 %mul97_43" [src/k2mm.c:38]   --->   Operation 890 'fadd' 'add102_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 891 [3/3] (7.01ns)   --->   "%mul97_44 = fmul i32 %tmp1_45_load, i32 %buff_C_45_load" [src/k2mm.c:38]   --->   Operation 891 'fmul' 'mul97_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 7.01>
ST_184 : Operation 892 [2/4] (6.43ns)   --->   "%add102_43 = fadd i32 %add102_42, i32 %mul97_43" [src/k2mm.c:38]   --->   Operation 892 'fadd' 'add102_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 893 [2/3] (7.01ns)   --->   "%mul97_44 = fmul i32 %tmp1_45_load, i32 %buff_C_45_load" [src/k2mm.c:38]   --->   Operation 893 'fmul' 'mul97_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 7.01>
ST_185 : Operation 894 [1/1] (0.00ns)   --->   "%tmp1_46_addr = getelementptr i32 %tmp1_46, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 894 'getelementptr' 'tmp1_46_addr' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 895 [2/2] (1.23ns)   --->   "%tmp1_46_load = load i6 %tmp1_46_addr" [src/k2mm.c:38]   --->   Operation 895 'load' 'tmp1_46_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_185 : Operation 896 [1/1] (0.00ns)   --->   "%buff_C_46_addr = getelementptr i32 %buff_C_46, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 896 'getelementptr' 'buff_C_46_addr' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 897 [1/4] (6.43ns)   --->   "%add102_43 = fadd i32 %add102_42, i32 %mul97_43" [src/k2mm.c:38]   --->   Operation 897 'fadd' 'add102_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 898 [1/3] (7.01ns)   --->   "%mul97_44 = fmul i32 %tmp1_45_load, i32 %buff_C_45_load" [src/k2mm.c:38]   --->   Operation 898 'fmul' 'mul97_44' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 899 [2/2] (1.23ns)   --->   "%buff_C_46_load = load i6 %buff_C_46_addr" [src/k2mm.c:38]   --->   Operation 899 'load' 'buff_C_46_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 186 <SV = 185> <Delay = 6.43>
ST_186 : Operation 900 [1/2] (1.23ns)   --->   "%tmp1_46_load = load i6 %tmp1_46_addr" [src/k2mm.c:38]   --->   Operation 900 'load' 'tmp1_46_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_186 : Operation 901 [4/4] (6.43ns)   --->   "%add102_44 = fadd i32 %add102_43, i32 %mul97_44" [src/k2mm.c:38]   --->   Operation 901 'fadd' 'add102_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 902 [1/2] (1.23ns)   --->   "%buff_C_46_load = load i6 %buff_C_46_addr" [src/k2mm.c:38]   --->   Operation 902 'load' 'buff_C_46_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 187 <SV = 186> <Delay = 7.01>
ST_187 : Operation 903 [3/4] (6.43ns)   --->   "%add102_44 = fadd i32 %add102_43, i32 %mul97_44" [src/k2mm.c:38]   --->   Operation 903 'fadd' 'add102_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 904 [3/3] (7.01ns)   --->   "%mul97_45 = fmul i32 %tmp1_46_load, i32 %buff_C_46_load" [src/k2mm.c:38]   --->   Operation 904 'fmul' 'mul97_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 7.01>
ST_188 : Operation 905 [2/4] (6.43ns)   --->   "%add102_44 = fadd i32 %add102_43, i32 %mul97_44" [src/k2mm.c:38]   --->   Operation 905 'fadd' 'add102_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 906 [2/3] (7.01ns)   --->   "%mul97_45 = fmul i32 %tmp1_46_load, i32 %buff_C_46_load" [src/k2mm.c:38]   --->   Operation 906 'fmul' 'mul97_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 7.01>
ST_189 : Operation 907 [1/1] (0.00ns)   --->   "%tmp1_47_addr = getelementptr i32 %tmp1_47, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 907 'getelementptr' 'tmp1_47_addr' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 908 [2/2] (1.23ns)   --->   "%tmp1_47_load = load i6 %tmp1_47_addr" [src/k2mm.c:38]   --->   Operation 908 'load' 'tmp1_47_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_189 : Operation 909 [1/1] (0.00ns)   --->   "%buff_C_47_addr = getelementptr i32 %buff_C_47, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 909 'getelementptr' 'buff_C_47_addr' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 910 [1/4] (6.43ns)   --->   "%add102_44 = fadd i32 %add102_43, i32 %mul97_44" [src/k2mm.c:38]   --->   Operation 910 'fadd' 'add102_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 911 [1/3] (7.01ns)   --->   "%mul97_45 = fmul i32 %tmp1_46_load, i32 %buff_C_46_load" [src/k2mm.c:38]   --->   Operation 911 'fmul' 'mul97_45' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 912 [2/2] (1.23ns)   --->   "%buff_C_47_load = load i6 %buff_C_47_addr" [src/k2mm.c:38]   --->   Operation 912 'load' 'buff_C_47_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 190 <SV = 189> <Delay = 6.43>
ST_190 : Operation 913 [1/2] (1.23ns)   --->   "%tmp1_47_load = load i6 %tmp1_47_addr" [src/k2mm.c:38]   --->   Operation 913 'load' 'tmp1_47_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_190 : Operation 914 [4/4] (6.43ns)   --->   "%add102_45 = fadd i32 %add102_44, i32 %mul97_45" [src/k2mm.c:38]   --->   Operation 914 'fadd' 'add102_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 915 [1/2] (1.23ns)   --->   "%buff_C_47_load = load i6 %buff_C_47_addr" [src/k2mm.c:38]   --->   Operation 915 'load' 'buff_C_47_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 191 <SV = 190> <Delay = 7.01>
ST_191 : Operation 916 [3/4] (6.43ns)   --->   "%add102_45 = fadd i32 %add102_44, i32 %mul97_45" [src/k2mm.c:38]   --->   Operation 916 'fadd' 'add102_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 917 [3/3] (7.01ns)   --->   "%mul97_46 = fmul i32 %tmp1_47_load, i32 %buff_C_47_load" [src/k2mm.c:38]   --->   Operation 917 'fmul' 'mul97_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 7.01>
ST_192 : Operation 918 [2/4] (6.43ns)   --->   "%add102_45 = fadd i32 %add102_44, i32 %mul97_45" [src/k2mm.c:38]   --->   Operation 918 'fadd' 'add102_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 919 [2/3] (7.01ns)   --->   "%mul97_46 = fmul i32 %tmp1_47_load, i32 %buff_C_47_load" [src/k2mm.c:38]   --->   Operation 919 'fmul' 'mul97_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 7.01>
ST_193 : Operation 920 [1/1] (0.00ns)   --->   "%tmp1_48_addr = getelementptr i32 %tmp1_48, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 920 'getelementptr' 'tmp1_48_addr' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 921 [2/2] (1.23ns)   --->   "%tmp1_48_load = load i6 %tmp1_48_addr" [src/k2mm.c:38]   --->   Operation 921 'load' 'tmp1_48_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_193 : Operation 922 [1/1] (0.00ns)   --->   "%buff_C_48_addr = getelementptr i32 %buff_C_48, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 922 'getelementptr' 'buff_C_48_addr' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 923 [1/4] (6.43ns)   --->   "%add102_45 = fadd i32 %add102_44, i32 %mul97_45" [src/k2mm.c:38]   --->   Operation 923 'fadd' 'add102_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 924 [1/3] (7.01ns)   --->   "%mul97_46 = fmul i32 %tmp1_47_load, i32 %buff_C_47_load" [src/k2mm.c:38]   --->   Operation 924 'fmul' 'mul97_46' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 925 [2/2] (1.23ns)   --->   "%buff_C_48_load = load i6 %buff_C_48_addr" [src/k2mm.c:38]   --->   Operation 925 'load' 'buff_C_48_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 194 <SV = 193> <Delay = 6.43>
ST_194 : Operation 926 [1/2] (1.23ns)   --->   "%tmp1_48_load = load i6 %tmp1_48_addr" [src/k2mm.c:38]   --->   Operation 926 'load' 'tmp1_48_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_194 : Operation 927 [4/4] (6.43ns)   --->   "%add102_46 = fadd i32 %add102_45, i32 %mul97_46" [src/k2mm.c:38]   --->   Operation 927 'fadd' 'add102_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 928 [1/2] (1.23ns)   --->   "%buff_C_48_load = load i6 %buff_C_48_addr" [src/k2mm.c:38]   --->   Operation 928 'load' 'buff_C_48_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 195 <SV = 194> <Delay = 7.01>
ST_195 : Operation 929 [3/4] (6.43ns)   --->   "%add102_46 = fadd i32 %add102_45, i32 %mul97_46" [src/k2mm.c:38]   --->   Operation 929 'fadd' 'add102_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 930 [3/3] (7.01ns)   --->   "%mul97_47 = fmul i32 %tmp1_48_load, i32 %buff_C_48_load" [src/k2mm.c:38]   --->   Operation 930 'fmul' 'mul97_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 7.01>
ST_196 : Operation 931 [2/4] (6.43ns)   --->   "%add102_46 = fadd i32 %add102_45, i32 %mul97_46" [src/k2mm.c:38]   --->   Operation 931 'fadd' 'add102_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 932 [2/3] (7.01ns)   --->   "%mul97_47 = fmul i32 %tmp1_48_load, i32 %buff_C_48_load" [src/k2mm.c:38]   --->   Operation 932 'fmul' 'mul97_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 7.01>
ST_197 : Operation 933 [1/1] (0.00ns)   --->   "%tmp1_49_addr = getelementptr i32 %tmp1_49, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 933 'getelementptr' 'tmp1_49_addr' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 934 [2/2] (1.23ns)   --->   "%tmp1_49_load = load i6 %tmp1_49_addr" [src/k2mm.c:38]   --->   Operation 934 'load' 'tmp1_49_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_197 : Operation 935 [1/1] (0.00ns)   --->   "%buff_C_49_addr = getelementptr i32 %buff_C_49, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 935 'getelementptr' 'buff_C_49_addr' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 936 [1/4] (6.43ns)   --->   "%add102_46 = fadd i32 %add102_45, i32 %mul97_46" [src/k2mm.c:38]   --->   Operation 936 'fadd' 'add102_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 937 [1/3] (7.01ns)   --->   "%mul97_47 = fmul i32 %tmp1_48_load, i32 %buff_C_48_load" [src/k2mm.c:38]   --->   Operation 937 'fmul' 'mul97_47' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 938 [2/2] (1.23ns)   --->   "%buff_C_49_load = load i6 %buff_C_49_addr" [src/k2mm.c:38]   --->   Operation 938 'load' 'buff_C_49_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 198 <SV = 197> <Delay = 6.43>
ST_198 : Operation 939 [1/2] (1.23ns)   --->   "%tmp1_49_load = load i6 %tmp1_49_addr" [src/k2mm.c:38]   --->   Operation 939 'load' 'tmp1_49_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_198 : Operation 940 [4/4] (6.43ns)   --->   "%add102_47 = fadd i32 %add102_46, i32 %mul97_47" [src/k2mm.c:38]   --->   Operation 940 'fadd' 'add102_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 941 [1/2] (1.23ns)   --->   "%buff_C_49_load = load i6 %buff_C_49_addr" [src/k2mm.c:38]   --->   Operation 941 'load' 'buff_C_49_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 199 <SV = 198> <Delay = 7.01>
ST_199 : Operation 942 [3/4] (6.43ns)   --->   "%add102_47 = fadd i32 %add102_46, i32 %mul97_47" [src/k2mm.c:38]   --->   Operation 942 'fadd' 'add102_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 943 [3/3] (7.01ns)   --->   "%mul97_48 = fmul i32 %tmp1_49_load, i32 %buff_C_49_load" [src/k2mm.c:38]   --->   Operation 943 'fmul' 'mul97_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 7.01>
ST_200 : Operation 944 [2/4] (6.43ns)   --->   "%add102_47 = fadd i32 %add102_46, i32 %mul97_47" [src/k2mm.c:38]   --->   Operation 944 'fadd' 'add102_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 945 [2/3] (7.01ns)   --->   "%mul97_48 = fmul i32 %tmp1_49_load, i32 %buff_C_49_load" [src/k2mm.c:38]   --->   Operation 945 'fmul' 'mul97_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 7.01>
ST_201 : Operation 946 [1/1] (0.00ns)   --->   "%tmp1_50_addr = getelementptr i32 %tmp1_50, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 946 'getelementptr' 'tmp1_50_addr' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 947 [2/2] (1.23ns)   --->   "%tmp1_50_load = load i6 %tmp1_50_addr" [src/k2mm.c:38]   --->   Operation 947 'load' 'tmp1_50_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_201 : Operation 948 [1/1] (0.00ns)   --->   "%buff_C_50_addr = getelementptr i32 %buff_C_50, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 948 'getelementptr' 'buff_C_50_addr' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 949 [1/4] (6.43ns)   --->   "%add102_47 = fadd i32 %add102_46, i32 %mul97_47" [src/k2mm.c:38]   --->   Operation 949 'fadd' 'add102_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 950 [1/3] (7.01ns)   --->   "%mul97_48 = fmul i32 %tmp1_49_load, i32 %buff_C_49_load" [src/k2mm.c:38]   --->   Operation 950 'fmul' 'mul97_48' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 951 [2/2] (1.23ns)   --->   "%buff_C_50_load = load i6 %buff_C_50_addr" [src/k2mm.c:38]   --->   Operation 951 'load' 'buff_C_50_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 202 <SV = 201> <Delay = 6.43>
ST_202 : Operation 952 [1/2] (1.23ns)   --->   "%tmp1_50_load = load i6 %tmp1_50_addr" [src/k2mm.c:38]   --->   Operation 952 'load' 'tmp1_50_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_202 : Operation 953 [4/4] (6.43ns)   --->   "%add102_48 = fadd i32 %add102_47, i32 %mul97_48" [src/k2mm.c:38]   --->   Operation 953 'fadd' 'add102_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 954 [1/2] (1.23ns)   --->   "%buff_C_50_load = load i6 %buff_C_50_addr" [src/k2mm.c:38]   --->   Operation 954 'load' 'buff_C_50_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 203 <SV = 202> <Delay = 7.01>
ST_203 : Operation 955 [3/4] (6.43ns)   --->   "%add102_48 = fadd i32 %add102_47, i32 %mul97_48" [src/k2mm.c:38]   --->   Operation 955 'fadd' 'add102_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 956 [3/3] (7.01ns)   --->   "%mul97_49 = fmul i32 %tmp1_50_load, i32 %buff_C_50_load" [src/k2mm.c:38]   --->   Operation 956 'fmul' 'mul97_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 7.01>
ST_204 : Operation 957 [2/4] (6.43ns)   --->   "%add102_48 = fadd i32 %add102_47, i32 %mul97_48" [src/k2mm.c:38]   --->   Operation 957 'fadd' 'add102_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 958 [2/3] (7.01ns)   --->   "%mul97_49 = fmul i32 %tmp1_50_load, i32 %buff_C_50_load" [src/k2mm.c:38]   --->   Operation 958 'fmul' 'mul97_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 7.01>
ST_205 : Operation 959 [1/1] (0.00ns)   --->   "%tmp1_51_addr = getelementptr i32 %tmp1_51, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 959 'getelementptr' 'tmp1_51_addr' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 960 [2/2] (1.23ns)   --->   "%tmp1_51_load = load i6 %tmp1_51_addr" [src/k2mm.c:38]   --->   Operation 960 'load' 'tmp1_51_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_205 : Operation 961 [1/1] (0.00ns)   --->   "%buff_C_51_addr = getelementptr i32 %buff_C_51, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 961 'getelementptr' 'buff_C_51_addr' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 962 [1/4] (6.43ns)   --->   "%add102_48 = fadd i32 %add102_47, i32 %mul97_48" [src/k2mm.c:38]   --->   Operation 962 'fadd' 'add102_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 963 [1/3] (7.01ns)   --->   "%mul97_49 = fmul i32 %tmp1_50_load, i32 %buff_C_50_load" [src/k2mm.c:38]   --->   Operation 963 'fmul' 'mul97_49' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 964 [2/2] (1.23ns)   --->   "%buff_C_51_load = load i6 %buff_C_51_addr" [src/k2mm.c:38]   --->   Operation 964 'load' 'buff_C_51_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 206 <SV = 205> <Delay = 6.43>
ST_206 : Operation 965 [1/2] (1.23ns)   --->   "%tmp1_51_load = load i6 %tmp1_51_addr" [src/k2mm.c:38]   --->   Operation 965 'load' 'tmp1_51_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_206 : Operation 966 [4/4] (6.43ns)   --->   "%add102_49 = fadd i32 %add102_48, i32 %mul97_49" [src/k2mm.c:38]   --->   Operation 966 'fadd' 'add102_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 967 [1/2] (1.23ns)   --->   "%buff_C_51_load = load i6 %buff_C_51_addr" [src/k2mm.c:38]   --->   Operation 967 'load' 'buff_C_51_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 207 <SV = 206> <Delay = 7.01>
ST_207 : Operation 968 [3/4] (6.43ns)   --->   "%add102_49 = fadd i32 %add102_48, i32 %mul97_49" [src/k2mm.c:38]   --->   Operation 968 'fadd' 'add102_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 969 [3/3] (7.01ns)   --->   "%mul97_50 = fmul i32 %tmp1_51_load, i32 %buff_C_51_load" [src/k2mm.c:38]   --->   Operation 969 'fmul' 'mul97_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 7.01>
ST_208 : Operation 970 [2/4] (6.43ns)   --->   "%add102_49 = fadd i32 %add102_48, i32 %mul97_49" [src/k2mm.c:38]   --->   Operation 970 'fadd' 'add102_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 971 [2/3] (7.01ns)   --->   "%mul97_50 = fmul i32 %tmp1_51_load, i32 %buff_C_51_load" [src/k2mm.c:38]   --->   Operation 971 'fmul' 'mul97_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 7.01>
ST_209 : Operation 972 [1/1] (0.00ns)   --->   "%tmp1_52_addr = getelementptr i32 %tmp1_52, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 972 'getelementptr' 'tmp1_52_addr' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 973 [2/2] (1.23ns)   --->   "%tmp1_52_load = load i6 %tmp1_52_addr" [src/k2mm.c:38]   --->   Operation 973 'load' 'tmp1_52_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_209 : Operation 974 [1/1] (0.00ns)   --->   "%buff_C_52_addr = getelementptr i32 %buff_C_52, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 974 'getelementptr' 'buff_C_52_addr' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 975 [1/4] (6.43ns)   --->   "%add102_49 = fadd i32 %add102_48, i32 %mul97_49" [src/k2mm.c:38]   --->   Operation 975 'fadd' 'add102_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 976 [1/3] (7.01ns)   --->   "%mul97_50 = fmul i32 %tmp1_51_load, i32 %buff_C_51_load" [src/k2mm.c:38]   --->   Operation 976 'fmul' 'mul97_50' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 977 [2/2] (1.23ns)   --->   "%buff_C_52_load = load i6 %buff_C_52_addr" [src/k2mm.c:38]   --->   Operation 977 'load' 'buff_C_52_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 210 <SV = 209> <Delay = 6.43>
ST_210 : Operation 978 [1/2] (1.23ns)   --->   "%tmp1_52_load = load i6 %tmp1_52_addr" [src/k2mm.c:38]   --->   Operation 978 'load' 'tmp1_52_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_210 : Operation 979 [4/4] (6.43ns)   --->   "%add102_50 = fadd i32 %add102_49, i32 %mul97_50" [src/k2mm.c:38]   --->   Operation 979 'fadd' 'add102_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 980 [1/2] (1.23ns)   --->   "%buff_C_52_load = load i6 %buff_C_52_addr" [src/k2mm.c:38]   --->   Operation 980 'load' 'buff_C_52_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 211 <SV = 210> <Delay = 7.01>
ST_211 : Operation 981 [3/4] (6.43ns)   --->   "%add102_50 = fadd i32 %add102_49, i32 %mul97_50" [src/k2mm.c:38]   --->   Operation 981 'fadd' 'add102_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 982 [3/3] (7.01ns)   --->   "%mul97_51 = fmul i32 %tmp1_52_load, i32 %buff_C_52_load" [src/k2mm.c:38]   --->   Operation 982 'fmul' 'mul97_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 7.01>
ST_212 : Operation 983 [2/4] (6.43ns)   --->   "%add102_50 = fadd i32 %add102_49, i32 %mul97_50" [src/k2mm.c:38]   --->   Operation 983 'fadd' 'add102_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 984 [2/3] (7.01ns)   --->   "%mul97_51 = fmul i32 %tmp1_52_load, i32 %buff_C_52_load" [src/k2mm.c:38]   --->   Operation 984 'fmul' 'mul97_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 7.01>
ST_213 : Operation 985 [1/1] (0.00ns)   --->   "%tmp1_53_addr = getelementptr i32 %tmp1_53, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 985 'getelementptr' 'tmp1_53_addr' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 986 [2/2] (1.23ns)   --->   "%tmp1_53_load = load i6 %tmp1_53_addr" [src/k2mm.c:38]   --->   Operation 986 'load' 'tmp1_53_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_213 : Operation 987 [1/1] (0.00ns)   --->   "%buff_C_53_addr = getelementptr i32 %buff_C_53, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 987 'getelementptr' 'buff_C_53_addr' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 988 [1/4] (6.43ns)   --->   "%add102_50 = fadd i32 %add102_49, i32 %mul97_50" [src/k2mm.c:38]   --->   Operation 988 'fadd' 'add102_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 989 [1/3] (7.01ns)   --->   "%mul97_51 = fmul i32 %tmp1_52_load, i32 %buff_C_52_load" [src/k2mm.c:38]   --->   Operation 989 'fmul' 'mul97_51' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 990 [2/2] (1.23ns)   --->   "%buff_C_53_load = load i6 %buff_C_53_addr" [src/k2mm.c:38]   --->   Operation 990 'load' 'buff_C_53_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 214 <SV = 213> <Delay = 6.43>
ST_214 : Operation 991 [1/2] (1.23ns)   --->   "%tmp1_53_load = load i6 %tmp1_53_addr" [src/k2mm.c:38]   --->   Operation 991 'load' 'tmp1_53_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_214 : Operation 992 [4/4] (6.43ns)   --->   "%add102_51 = fadd i32 %add102_50, i32 %mul97_51" [src/k2mm.c:38]   --->   Operation 992 'fadd' 'add102_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 993 [1/2] (1.23ns)   --->   "%buff_C_53_load = load i6 %buff_C_53_addr" [src/k2mm.c:38]   --->   Operation 993 'load' 'buff_C_53_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 215 <SV = 214> <Delay = 7.01>
ST_215 : Operation 994 [3/4] (6.43ns)   --->   "%add102_51 = fadd i32 %add102_50, i32 %mul97_51" [src/k2mm.c:38]   --->   Operation 994 'fadd' 'add102_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 995 [3/3] (7.01ns)   --->   "%mul97_52 = fmul i32 %tmp1_53_load, i32 %buff_C_53_load" [src/k2mm.c:38]   --->   Operation 995 'fmul' 'mul97_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 7.01>
ST_216 : Operation 996 [2/4] (6.43ns)   --->   "%add102_51 = fadd i32 %add102_50, i32 %mul97_51" [src/k2mm.c:38]   --->   Operation 996 'fadd' 'add102_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 997 [2/3] (7.01ns)   --->   "%mul97_52 = fmul i32 %tmp1_53_load, i32 %buff_C_53_load" [src/k2mm.c:38]   --->   Operation 997 'fmul' 'mul97_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 7.01>
ST_217 : Operation 998 [1/1] (0.00ns)   --->   "%tmp1_54_addr = getelementptr i32 %tmp1_54, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 998 'getelementptr' 'tmp1_54_addr' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 999 [2/2] (1.23ns)   --->   "%tmp1_54_load = load i6 %tmp1_54_addr" [src/k2mm.c:38]   --->   Operation 999 'load' 'tmp1_54_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_217 : Operation 1000 [1/1] (0.00ns)   --->   "%buff_C_54_addr = getelementptr i32 %buff_C_54, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 1000 'getelementptr' 'buff_C_54_addr' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1001 [1/4] (6.43ns)   --->   "%add102_51 = fadd i32 %add102_50, i32 %mul97_51" [src/k2mm.c:38]   --->   Operation 1001 'fadd' 'add102_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1002 [1/3] (7.01ns)   --->   "%mul97_52 = fmul i32 %tmp1_53_load, i32 %buff_C_53_load" [src/k2mm.c:38]   --->   Operation 1002 'fmul' 'mul97_52' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1003 [2/2] (1.23ns)   --->   "%buff_C_54_load = load i6 %buff_C_54_addr" [src/k2mm.c:38]   --->   Operation 1003 'load' 'buff_C_54_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 218 <SV = 217> <Delay = 6.43>
ST_218 : Operation 1004 [1/2] (1.23ns)   --->   "%tmp1_54_load = load i6 %tmp1_54_addr" [src/k2mm.c:38]   --->   Operation 1004 'load' 'tmp1_54_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_218 : Operation 1005 [4/4] (6.43ns)   --->   "%add102_52 = fadd i32 %add102_51, i32 %mul97_52" [src/k2mm.c:38]   --->   Operation 1005 'fadd' 'add102_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1006 [1/2] (1.23ns)   --->   "%buff_C_54_load = load i6 %buff_C_54_addr" [src/k2mm.c:38]   --->   Operation 1006 'load' 'buff_C_54_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 219 <SV = 218> <Delay = 7.01>
ST_219 : Operation 1007 [3/4] (6.43ns)   --->   "%add102_52 = fadd i32 %add102_51, i32 %mul97_52" [src/k2mm.c:38]   --->   Operation 1007 'fadd' 'add102_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1008 [3/3] (7.01ns)   --->   "%mul97_53 = fmul i32 %tmp1_54_load, i32 %buff_C_54_load" [src/k2mm.c:38]   --->   Operation 1008 'fmul' 'mul97_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 7.01>
ST_220 : Operation 1009 [2/4] (6.43ns)   --->   "%add102_52 = fadd i32 %add102_51, i32 %mul97_52" [src/k2mm.c:38]   --->   Operation 1009 'fadd' 'add102_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1010 [2/3] (7.01ns)   --->   "%mul97_53 = fmul i32 %tmp1_54_load, i32 %buff_C_54_load" [src/k2mm.c:38]   --->   Operation 1010 'fmul' 'mul97_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 7.01>
ST_221 : Operation 1011 [1/1] (0.00ns)   --->   "%tmp1_55_addr = getelementptr i32 %tmp1_55, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 1011 'getelementptr' 'tmp1_55_addr' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1012 [2/2] (1.23ns)   --->   "%tmp1_55_load = load i6 %tmp1_55_addr" [src/k2mm.c:38]   --->   Operation 1012 'load' 'tmp1_55_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_221 : Operation 1013 [1/1] (0.00ns)   --->   "%buff_C_55_addr = getelementptr i32 %buff_C_55, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 1013 'getelementptr' 'buff_C_55_addr' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1014 [1/4] (6.43ns)   --->   "%add102_52 = fadd i32 %add102_51, i32 %mul97_52" [src/k2mm.c:38]   --->   Operation 1014 'fadd' 'add102_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1015 [1/3] (7.01ns)   --->   "%mul97_53 = fmul i32 %tmp1_54_load, i32 %buff_C_54_load" [src/k2mm.c:38]   --->   Operation 1015 'fmul' 'mul97_53' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1016 [2/2] (1.23ns)   --->   "%buff_C_55_load = load i6 %buff_C_55_addr" [src/k2mm.c:38]   --->   Operation 1016 'load' 'buff_C_55_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 222 <SV = 221> <Delay = 6.43>
ST_222 : Operation 1017 [1/2] (1.23ns)   --->   "%tmp1_55_load = load i6 %tmp1_55_addr" [src/k2mm.c:38]   --->   Operation 1017 'load' 'tmp1_55_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_222 : Operation 1018 [4/4] (6.43ns)   --->   "%add102_53 = fadd i32 %add102_52, i32 %mul97_53" [src/k2mm.c:38]   --->   Operation 1018 'fadd' 'add102_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1019 [1/2] (1.23ns)   --->   "%buff_C_55_load = load i6 %buff_C_55_addr" [src/k2mm.c:38]   --->   Operation 1019 'load' 'buff_C_55_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 223 <SV = 222> <Delay = 7.01>
ST_223 : Operation 1020 [3/4] (6.43ns)   --->   "%add102_53 = fadd i32 %add102_52, i32 %mul97_53" [src/k2mm.c:38]   --->   Operation 1020 'fadd' 'add102_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1021 [3/3] (7.01ns)   --->   "%mul97_54 = fmul i32 %tmp1_55_load, i32 %buff_C_55_load" [src/k2mm.c:38]   --->   Operation 1021 'fmul' 'mul97_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 7.01>
ST_224 : Operation 1022 [2/4] (6.43ns)   --->   "%add102_53 = fadd i32 %add102_52, i32 %mul97_53" [src/k2mm.c:38]   --->   Operation 1022 'fadd' 'add102_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1023 [2/3] (7.01ns)   --->   "%mul97_54 = fmul i32 %tmp1_55_load, i32 %buff_C_55_load" [src/k2mm.c:38]   --->   Operation 1023 'fmul' 'mul97_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 7.01>
ST_225 : Operation 1024 [1/1] (0.00ns)   --->   "%tmp1_56_addr = getelementptr i32 %tmp1_56, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 1024 'getelementptr' 'tmp1_56_addr' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 1025 [2/2] (1.23ns)   --->   "%tmp1_56_load = load i6 %tmp1_56_addr" [src/k2mm.c:38]   --->   Operation 1025 'load' 'tmp1_56_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_225 : Operation 1026 [1/1] (0.00ns)   --->   "%buff_C_56_addr = getelementptr i32 %buff_C_56, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 1026 'getelementptr' 'buff_C_56_addr' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 1027 [1/4] (6.43ns)   --->   "%add102_53 = fadd i32 %add102_52, i32 %mul97_53" [src/k2mm.c:38]   --->   Operation 1027 'fadd' 'add102_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1028 [1/3] (7.01ns)   --->   "%mul97_54 = fmul i32 %tmp1_55_load, i32 %buff_C_55_load" [src/k2mm.c:38]   --->   Operation 1028 'fmul' 'mul97_54' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1029 [2/2] (1.23ns)   --->   "%buff_C_56_load = load i6 %buff_C_56_addr" [src/k2mm.c:38]   --->   Operation 1029 'load' 'buff_C_56_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 226 <SV = 225> <Delay = 6.43>
ST_226 : Operation 1030 [1/2] (1.23ns)   --->   "%tmp1_56_load = load i6 %tmp1_56_addr" [src/k2mm.c:38]   --->   Operation 1030 'load' 'tmp1_56_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_226 : Operation 1031 [4/4] (6.43ns)   --->   "%add102_54 = fadd i32 %add102_53, i32 %mul97_54" [src/k2mm.c:38]   --->   Operation 1031 'fadd' 'add102_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1032 [1/2] (1.23ns)   --->   "%buff_C_56_load = load i6 %buff_C_56_addr" [src/k2mm.c:38]   --->   Operation 1032 'load' 'buff_C_56_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 227 <SV = 226> <Delay = 7.01>
ST_227 : Operation 1033 [3/4] (6.43ns)   --->   "%add102_54 = fadd i32 %add102_53, i32 %mul97_54" [src/k2mm.c:38]   --->   Operation 1033 'fadd' 'add102_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1034 [3/3] (7.01ns)   --->   "%mul97_55 = fmul i32 %tmp1_56_load, i32 %buff_C_56_load" [src/k2mm.c:38]   --->   Operation 1034 'fmul' 'mul97_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 7.01>
ST_228 : Operation 1035 [2/4] (6.43ns)   --->   "%add102_54 = fadd i32 %add102_53, i32 %mul97_54" [src/k2mm.c:38]   --->   Operation 1035 'fadd' 'add102_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1036 [2/3] (7.01ns)   --->   "%mul97_55 = fmul i32 %tmp1_56_load, i32 %buff_C_56_load" [src/k2mm.c:38]   --->   Operation 1036 'fmul' 'mul97_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 7.01>
ST_229 : Operation 1037 [1/1] (0.00ns)   --->   "%tmp1_57_addr = getelementptr i32 %tmp1_57, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 1037 'getelementptr' 'tmp1_57_addr' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1038 [2/2] (1.23ns)   --->   "%tmp1_57_load = load i6 %tmp1_57_addr" [src/k2mm.c:38]   --->   Operation 1038 'load' 'tmp1_57_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_229 : Operation 1039 [1/1] (0.00ns)   --->   "%buff_C_57_addr = getelementptr i32 %buff_C_57, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 1039 'getelementptr' 'buff_C_57_addr' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1040 [1/4] (6.43ns)   --->   "%add102_54 = fadd i32 %add102_53, i32 %mul97_54" [src/k2mm.c:38]   --->   Operation 1040 'fadd' 'add102_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1041 [1/3] (7.01ns)   --->   "%mul97_55 = fmul i32 %tmp1_56_load, i32 %buff_C_56_load" [src/k2mm.c:38]   --->   Operation 1041 'fmul' 'mul97_55' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1042 [2/2] (1.23ns)   --->   "%buff_C_57_load = load i6 %buff_C_57_addr" [src/k2mm.c:38]   --->   Operation 1042 'load' 'buff_C_57_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 230 <SV = 229> <Delay = 6.43>
ST_230 : Operation 1043 [1/2] (1.23ns)   --->   "%tmp1_57_load = load i6 %tmp1_57_addr" [src/k2mm.c:38]   --->   Operation 1043 'load' 'tmp1_57_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_230 : Operation 1044 [4/4] (6.43ns)   --->   "%add102_55 = fadd i32 %add102_54, i32 %mul97_55" [src/k2mm.c:38]   --->   Operation 1044 'fadd' 'add102_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1045 [1/2] (1.23ns)   --->   "%buff_C_57_load = load i6 %buff_C_57_addr" [src/k2mm.c:38]   --->   Operation 1045 'load' 'buff_C_57_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 231 <SV = 230> <Delay = 7.01>
ST_231 : Operation 1046 [3/4] (6.43ns)   --->   "%add102_55 = fadd i32 %add102_54, i32 %mul97_55" [src/k2mm.c:38]   --->   Operation 1046 'fadd' 'add102_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 1047 [3/3] (7.01ns)   --->   "%mul97_56 = fmul i32 %tmp1_57_load, i32 %buff_C_57_load" [src/k2mm.c:38]   --->   Operation 1047 'fmul' 'mul97_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 7.01>
ST_232 : Operation 1048 [2/4] (6.43ns)   --->   "%add102_55 = fadd i32 %add102_54, i32 %mul97_55" [src/k2mm.c:38]   --->   Operation 1048 'fadd' 'add102_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1049 [2/3] (7.01ns)   --->   "%mul97_56 = fmul i32 %tmp1_57_load, i32 %buff_C_57_load" [src/k2mm.c:38]   --->   Operation 1049 'fmul' 'mul97_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 7.01>
ST_233 : Operation 1050 [1/1] (0.00ns)   --->   "%tmp1_58_addr = getelementptr i32 %tmp1_58, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 1050 'getelementptr' 'tmp1_58_addr' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 1051 [2/2] (1.23ns)   --->   "%tmp1_58_load = load i6 %tmp1_58_addr" [src/k2mm.c:38]   --->   Operation 1051 'load' 'tmp1_58_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_233 : Operation 1052 [1/1] (0.00ns)   --->   "%buff_C_58_addr = getelementptr i32 %buff_C_58, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 1052 'getelementptr' 'buff_C_58_addr' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 1053 [1/4] (6.43ns)   --->   "%add102_55 = fadd i32 %add102_54, i32 %mul97_55" [src/k2mm.c:38]   --->   Operation 1053 'fadd' 'add102_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1054 [1/3] (7.01ns)   --->   "%mul97_56 = fmul i32 %tmp1_57_load, i32 %buff_C_57_load" [src/k2mm.c:38]   --->   Operation 1054 'fmul' 'mul97_56' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1055 [2/2] (1.23ns)   --->   "%buff_C_58_load = load i6 %buff_C_58_addr" [src/k2mm.c:38]   --->   Operation 1055 'load' 'buff_C_58_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 234 <SV = 233> <Delay = 6.43>
ST_234 : Operation 1056 [1/2] (1.23ns)   --->   "%tmp1_58_load = load i6 %tmp1_58_addr" [src/k2mm.c:38]   --->   Operation 1056 'load' 'tmp1_58_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_234 : Operation 1057 [4/4] (6.43ns)   --->   "%add102_56 = fadd i32 %add102_55, i32 %mul97_56" [src/k2mm.c:38]   --->   Operation 1057 'fadd' 'add102_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 1058 [1/2] (1.23ns)   --->   "%buff_C_58_load = load i6 %buff_C_58_addr" [src/k2mm.c:38]   --->   Operation 1058 'load' 'buff_C_58_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 235 <SV = 234> <Delay = 7.01>
ST_235 : Operation 1059 [3/4] (6.43ns)   --->   "%add102_56 = fadd i32 %add102_55, i32 %mul97_56" [src/k2mm.c:38]   --->   Operation 1059 'fadd' 'add102_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 1060 [3/3] (7.01ns)   --->   "%mul97_57 = fmul i32 %tmp1_58_load, i32 %buff_C_58_load" [src/k2mm.c:38]   --->   Operation 1060 'fmul' 'mul97_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 7.01>
ST_236 : Operation 1061 [2/4] (6.43ns)   --->   "%add102_56 = fadd i32 %add102_55, i32 %mul97_56" [src/k2mm.c:38]   --->   Operation 1061 'fadd' 'add102_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 1062 [2/3] (7.01ns)   --->   "%mul97_57 = fmul i32 %tmp1_58_load, i32 %buff_C_58_load" [src/k2mm.c:38]   --->   Operation 1062 'fmul' 'mul97_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 7.01>
ST_237 : Operation 1063 [1/1] (0.00ns)   --->   "%tmp1_59_addr = getelementptr i32 %tmp1_59, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 1063 'getelementptr' 'tmp1_59_addr' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 1064 [2/2] (1.23ns)   --->   "%tmp1_59_load = load i6 %tmp1_59_addr" [src/k2mm.c:38]   --->   Operation 1064 'load' 'tmp1_59_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_237 : Operation 1065 [1/1] (0.00ns)   --->   "%buff_C_59_addr = getelementptr i32 %buff_C_59, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 1065 'getelementptr' 'buff_C_59_addr' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 1066 [1/4] (6.43ns)   --->   "%add102_56 = fadd i32 %add102_55, i32 %mul97_56" [src/k2mm.c:38]   --->   Operation 1066 'fadd' 'add102_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 1067 [1/3] (7.01ns)   --->   "%mul97_57 = fmul i32 %tmp1_58_load, i32 %buff_C_58_load" [src/k2mm.c:38]   --->   Operation 1067 'fmul' 'mul97_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 1068 [2/2] (1.23ns)   --->   "%buff_C_59_load = load i6 %buff_C_59_addr" [src/k2mm.c:38]   --->   Operation 1068 'load' 'buff_C_59_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 238 <SV = 237> <Delay = 6.43>
ST_238 : Operation 1069 [1/2] (1.23ns)   --->   "%tmp1_59_load = load i6 %tmp1_59_addr" [src/k2mm.c:38]   --->   Operation 1069 'load' 'tmp1_59_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_238 : Operation 1070 [4/4] (6.43ns)   --->   "%add102_57 = fadd i32 %add102_56, i32 %mul97_57" [src/k2mm.c:38]   --->   Operation 1070 'fadd' 'add102_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 1071 [1/2] (1.23ns)   --->   "%buff_C_59_load = load i6 %buff_C_59_addr" [src/k2mm.c:38]   --->   Operation 1071 'load' 'buff_C_59_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 239 <SV = 238> <Delay = 7.01>
ST_239 : Operation 1072 [3/4] (6.43ns)   --->   "%add102_57 = fadd i32 %add102_56, i32 %mul97_57" [src/k2mm.c:38]   --->   Operation 1072 'fadd' 'add102_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 1073 [3/3] (7.01ns)   --->   "%mul97_58 = fmul i32 %tmp1_59_load, i32 %buff_C_59_load" [src/k2mm.c:38]   --->   Operation 1073 'fmul' 'mul97_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 7.01>
ST_240 : Operation 1074 [2/4] (6.43ns)   --->   "%add102_57 = fadd i32 %add102_56, i32 %mul97_57" [src/k2mm.c:38]   --->   Operation 1074 'fadd' 'add102_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 1075 [2/3] (7.01ns)   --->   "%mul97_58 = fmul i32 %tmp1_59_load, i32 %buff_C_59_load" [src/k2mm.c:38]   --->   Operation 1075 'fmul' 'mul97_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 7.01>
ST_241 : Operation 1076 [1/1] (0.00ns)   --->   "%tmp1_60_addr = getelementptr i32 %tmp1_60, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 1076 'getelementptr' 'tmp1_60_addr' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 1077 [2/2] (1.23ns)   --->   "%tmp1_60_load = load i6 %tmp1_60_addr" [src/k2mm.c:38]   --->   Operation 1077 'load' 'tmp1_60_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_241 : Operation 1078 [1/1] (0.00ns)   --->   "%buff_C_60_addr = getelementptr i32 %buff_C_60, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 1078 'getelementptr' 'buff_C_60_addr' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 1079 [1/4] (6.43ns)   --->   "%add102_57 = fadd i32 %add102_56, i32 %mul97_57" [src/k2mm.c:38]   --->   Operation 1079 'fadd' 'add102_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 1080 [1/3] (7.01ns)   --->   "%mul97_58 = fmul i32 %tmp1_59_load, i32 %buff_C_59_load" [src/k2mm.c:38]   --->   Operation 1080 'fmul' 'mul97_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 1081 [2/2] (1.23ns)   --->   "%buff_C_60_load = load i6 %buff_C_60_addr" [src/k2mm.c:38]   --->   Operation 1081 'load' 'buff_C_60_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 242 <SV = 241> <Delay = 6.43>
ST_242 : Operation 1082 [1/2] (1.23ns)   --->   "%tmp1_60_load = load i6 %tmp1_60_addr" [src/k2mm.c:38]   --->   Operation 1082 'load' 'tmp1_60_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_242 : Operation 1083 [4/4] (6.43ns)   --->   "%add102_58 = fadd i32 %add102_57, i32 %mul97_58" [src/k2mm.c:38]   --->   Operation 1083 'fadd' 'add102_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 1084 [1/2] (1.23ns)   --->   "%buff_C_60_load = load i6 %buff_C_60_addr" [src/k2mm.c:38]   --->   Operation 1084 'load' 'buff_C_60_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 243 <SV = 242> <Delay = 7.01>
ST_243 : Operation 1085 [3/4] (6.43ns)   --->   "%add102_58 = fadd i32 %add102_57, i32 %mul97_58" [src/k2mm.c:38]   --->   Operation 1085 'fadd' 'add102_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1086 [3/3] (7.01ns)   --->   "%mul97_59 = fmul i32 %tmp1_60_load, i32 %buff_C_60_load" [src/k2mm.c:38]   --->   Operation 1086 'fmul' 'mul97_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 7.01>
ST_244 : Operation 1087 [2/4] (6.43ns)   --->   "%add102_58 = fadd i32 %add102_57, i32 %mul97_58" [src/k2mm.c:38]   --->   Operation 1087 'fadd' 'add102_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 1088 [2/3] (7.01ns)   --->   "%mul97_59 = fmul i32 %tmp1_60_load, i32 %buff_C_60_load" [src/k2mm.c:38]   --->   Operation 1088 'fmul' 'mul97_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 7.01>
ST_245 : Operation 1089 [1/1] (0.00ns)   --->   "%tmp1_61_addr = getelementptr i32 %tmp1_61, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 1089 'getelementptr' 'tmp1_61_addr' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 1090 [2/2] (1.23ns)   --->   "%tmp1_61_load = load i6 %tmp1_61_addr" [src/k2mm.c:38]   --->   Operation 1090 'load' 'tmp1_61_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_245 : Operation 1091 [1/1] (0.00ns)   --->   "%buff_C_61_addr = getelementptr i32 %buff_C_61, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 1091 'getelementptr' 'buff_C_61_addr' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 1092 [1/4] (6.43ns)   --->   "%add102_58 = fadd i32 %add102_57, i32 %mul97_58" [src/k2mm.c:38]   --->   Operation 1092 'fadd' 'add102_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 1093 [1/3] (7.01ns)   --->   "%mul97_59 = fmul i32 %tmp1_60_load, i32 %buff_C_60_load" [src/k2mm.c:38]   --->   Operation 1093 'fmul' 'mul97_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 1094 [2/2] (1.23ns)   --->   "%buff_C_61_load = load i6 %buff_C_61_addr" [src/k2mm.c:38]   --->   Operation 1094 'load' 'buff_C_61_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 246 <SV = 245> <Delay = 6.43>
ST_246 : Operation 1095 [1/2] (1.23ns)   --->   "%tmp1_61_load = load i6 %tmp1_61_addr" [src/k2mm.c:38]   --->   Operation 1095 'load' 'tmp1_61_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_246 : Operation 1096 [4/4] (6.43ns)   --->   "%add102_59 = fadd i32 %add102_58, i32 %mul97_59" [src/k2mm.c:38]   --->   Operation 1096 'fadd' 'add102_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1097 [1/2] (1.23ns)   --->   "%buff_C_61_load = load i6 %buff_C_61_addr" [src/k2mm.c:38]   --->   Operation 1097 'load' 'buff_C_61_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 247 <SV = 246> <Delay = 7.01>
ST_247 : Operation 1098 [3/4] (6.43ns)   --->   "%add102_59 = fadd i32 %add102_58, i32 %mul97_59" [src/k2mm.c:38]   --->   Operation 1098 'fadd' 'add102_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 1099 [3/3] (7.01ns)   --->   "%mul97_60 = fmul i32 %tmp1_61_load, i32 %buff_C_61_load" [src/k2mm.c:38]   --->   Operation 1099 'fmul' 'mul97_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 7.01>
ST_248 : Operation 1100 [2/4] (6.43ns)   --->   "%add102_59 = fadd i32 %add102_58, i32 %mul97_59" [src/k2mm.c:38]   --->   Operation 1100 'fadd' 'add102_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 1101 [2/3] (7.01ns)   --->   "%mul97_60 = fmul i32 %tmp1_61_load, i32 %buff_C_61_load" [src/k2mm.c:38]   --->   Operation 1101 'fmul' 'mul97_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 7.01>
ST_249 : Operation 1102 [1/1] (0.00ns)   --->   "%tmp1_62_addr = getelementptr i32 %tmp1_62, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 1102 'getelementptr' 'tmp1_62_addr' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 1103 [2/2] (1.23ns)   --->   "%tmp1_62_load = load i6 %tmp1_62_addr" [src/k2mm.c:38]   --->   Operation 1103 'load' 'tmp1_62_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_249 : Operation 1104 [1/1] (0.00ns)   --->   "%buff_C_62_addr = getelementptr i32 %buff_C_62, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 1104 'getelementptr' 'buff_C_62_addr' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 1105 [1/4] (6.43ns)   --->   "%add102_59 = fadd i32 %add102_58, i32 %mul97_59" [src/k2mm.c:38]   --->   Operation 1105 'fadd' 'add102_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 1106 [1/3] (7.01ns)   --->   "%mul97_60 = fmul i32 %tmp1_61_load, i32 %buff_C_61_load" [src/k2mm.c:38]   --->   Operation 1106 'fmul' 'mul97_60' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 1107 [2/2] (1.23ns)   --->   "%buff_C_62_load = load i6 %buff_C_62_addr" [src/k2mm.c:38]   --->   Operation 1107 'load' 'buff_C_62_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 250 <SV = 249> <Delay = 6.43>
ST_250 : Operation 1108 [1/2] (1.23ns)   --->   "%tmp1_62_load = load i6 %tmp1_62_addr" [src/k2mm.c:38]   --->   Operation 1108 'load' 'tmp1_62_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_250 : Operation 1109 [4/4] (6.43ns)   --->   "%add102_60 = fadd i32 %add102_59, i32 %mul97_60" [src/k2mm.c:38]   --->   Operation 1109 'fadd' 'add102_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 1110 [1/2] (1.23ns)   --->   "%buff_C_62_load = load i6 %buff_C_62_addr" [src/k2mm.c:38]   --->   Operation 1110 'load' 'buff_C_62_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 251 <SV = 250> <Delay = 7.01>
ST_251 : Operation 1111 [3/4] (6.43ns)   --->   "%add102_60 = fadd i32 %add102_59, i32 %mul97_60" [src/k2mm.c:38]   --->   Operation 1111 'fadd' 'add102_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 1112 [3/3] (7.01ns)   --->   "%mul97_61 = fmul i32 %tmp1_62_load, i32 %buff_C_62_load" [src/k2mm.c:38]   --->   Operation 1112 'fmul' 'mul97_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 251> <Delay = 7.01>
ST_252 : Operation 1113 [2/4] (6.43ns)   --->   "%add102_60 = fadd i32 %add102_59, i32 %mul97_60" [src/k2mm.c:38]   --->   Operation 1113 'fadd' 'add102_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1114 [2/3] (7.01ns)   --->   "%mul97_61 = fmul i32 %tmp1_62_load, i32 %buff_C_62_load" [src/k2mm.c:38]   --->   Operation 1114 'fmul' 'mul97_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 252> <Delay = 7.01>
ST_253 : Operation 1115 [1/1] (0.00ns)   --->   "%tmp1_63_addr = getelementptr i32 %tmp1_63, i64 0, i64 %zext_ln35" [src/k2mm.c:38]   --->   Operation 1115 'getelementptr' 'tmp1_63_addr' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 1116 [2/2] (1.23ns)   --->   "%tmp1_63_load = load i6 %tmp1_63_addr" [src/k2mm.c:38]   --->   Operation 1116 'load' 'tmp1_63_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_253 : Operation 1117 [1/1] (0.00ns)   --->   "%buff_C_63_addr = getelementptr i32 %buff_C_63, i64 0, i64 %zext_ln36" [src/k2mm.c:38]   --->   Operation 1117 'getelementptr' 'buff_C_63_addr' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 1118 [1/4] (6.43ns)   --->   "%add102_60 = fadd i32 %add102_59, i32 %mul97_60" [src/k2mm.c:38]   --->   Operation 1118 'fadd' 'add102_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 1119 [1/3] (7.01ns)   --->   "%mul97_61 = fmul i32 %tmp1_62_load, i32 %buff_C_62_load" [src/k2mm.c:38]   --->   Operation 1119 'fmul' 'mul97_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 1120 [2/2] (1.23ns)   --->   "%buff_C_63_load = load i6 %buff_C_63_addr" [src/k2mm.c:38]   --->   Operation 1120 'load' 'buff_C_63_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 254 <SV = 253> <Delay = 6.43>
ST_254 : Operation 1121 [1/2] (1.23ns)   --->   "%tmp1_63_load = load i6 %tmp1_63_addr" [src/k2mm.c:38]   --->   Operation 1121 'load' 'tmp1_63_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_254 : Operation 1122 [4/4] (6.43ns)   --->   "%add102_61 = fadd i32 %add102_60, i32 %mul97_61" [src/k2mm.c:38]   --->   Operation 1122 'fadd' 'add102_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 1123 [1/2] (1.23ns)   --->   "%buff_C_63_load = load i6 %buff_C_63_addr" [src/k2mm.c:38]   --->   Operation 1123 'load' 'buff_C_63_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 255 <SV = 254> <Delay = 7.01>
ST_255 : Operation 1124 [3/4] (6.43ns)   --->   "%add102_61 = fadd i32 %add102_60, i32 %mul97_61" [src/k2mm.c:38]   --->   Operation 1124 'fadd' 'add102_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 1125 [3/3] (7.01ns)   --->   "%mul97_62 = fmul i32 %tmp1_63_load, i32 %buff_C_63_load" [src/k2mm.c:38]   --->   Operation 1125 'fmul' 'mul97_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 7.01>
ST_256 : Operation 1126 [2/4] (6.43ns)   --->   "%add102_61 = fadd i32 %add102_60, i32 %mul97_61" [src/k2mm.c:38]   --->   Operation 1126 'fadd' 'add102_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 1127 [2/3] (7.01ns)   --->   "%mul97_62 = fmul i32 %tmp1_63_load, i32 %buff_C_63_load" [src/k2mm.c:38]   --->   Operation 1127 'fmul' 'mul97_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 7.01>
ST_257 : Operation 1128 [1/4] (6.43ns)   --->   "%add102_61 = fadd i32 %add102_60, i32 %mul97_61" [src/k2mm.c:38]   --->   Operation 1128 'fadd' 'add102_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 1129 [1/3] (7.01ns)   --->   "%mul97_62 = fmul i32 %tmp1_63_load, i32 %buff_C_63_load" [src/k2mm.c:38]   --->   Operation 1129 'fmul' 'mul97_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 257> <Delay = 6.43>
ST_258 : Operation 1130 [4/4] (6.43ns)   --->   "%add102_62 = fadd i32 %add102_61, i32 %mul97_62" [src/k2mm.c:38]   --->   Operation 1130 'fadd' 'add102_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 258> <Delay = 6.43>
ST_259 : Operation 1131 [3/4] (6.43ns)   --->   "%add102_62 = fadd i32 %add102_61, i32 %mul97_62" [src/k2mm.c:38]   --->   Operation 1131 'fadd' 'add102_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 6.43>
ST_260 : Operation 1132 [2/4] (6.43ns)   --->   "%add102_62 = fadd i32 %add102_61, i32 %mul97_62" [src/k2mm.c:38]   --->   Operation 1132 'fadd' 'add102_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 6.43>
ST_261 : Operation 1133 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lp4_lp5_str"   --->   Operation 1133 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1134 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 1134 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1135 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [src/k2mm.c:6]   --->   Operation 1135 'specpipeline' 'specpipeline_ln6' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1136 [1/4] (6.43ns)   --->   "%add102_62 = fadd i32 %add102_61, i32 %mul97_62" [src/k2mm.c:38]   --->   Operation 1136 'fadd' 'add102_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 1141 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1141 'ret' 'ret_ln0' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 262 <SV = 261> <Delay = 1.23>
ST_262 : Operation 1137 [1/1] (1.23ns)   --->   "%store_ln38 = store i32 %add102_62, i11 %tmp2_addr" [src/k2mm.c:38]   --->   Operation 1137 'store' 'store_ln38' <Predicate = (!trunc_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_262 : Operation 1138 [1/1] (0.00ns)   --->   "%br_ln38 = br void %arrayidx1018.exit" [src/k2mm.c:38]   --->   Operation 1138 'br' 'br_ln38' <Predicate = (!trunc_ln36)> <Delay = 0.00>
ST_262 : Operation 1139 [1/1] (1.23ns)   --->   "%store_ln38 = store i32 %add102_62, i11 %tmp2_1_addr" [src/k2mm.c:38]   --->   Operation 1139 'store' 'store_ln38' <Predicate = (trunc_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_262 : Operation 1140 [1/1] (0.00ns)   --->   "%br_ln38 = br void %arrayidx1018.exit" [src/k2mm.c:38]   --->   Operation 1140 'br' 'br_ln38' <Predicate = (trunc_ln36)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.797ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln6', src/k2mm.c:6) of constant 0 on local variable 'i', src/k2mm.c:6 [135]  (0.427 ns)
	'load' operation 7 bit ('i_load', src/k2mm.c:35) on local variable 'i', src/k2mm.c:6 [145]  (0.000 ns)
	'add' operation 7 bit ('add_ln35', src/k2mm.c:35) [146]  (0.773 ns)
	'select' operation 7 bit ('select_ln35', src/k2mm.c:35) [151]  (0.360 ns)
	'getelementptr' operation 6 bit ('tmp1_addr', src/k2mm.c:38) [154]  (0.000 ns)
	'load' operation 32 bit ('empty', src/k2mm.c:38) on array 'tmp1' [218]  (1.237 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('empty', src/k2mm.c:38) on array 'tmp1' [218]  (1.237 ns)

 <State 3>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', src/k2mm.c:38) [358]  (7.016 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', src/k2mm.c:38) [358]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', src/k2mm.c:38) [358]  (7.016 ns)

 <State 6>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', src/k2mm.c:38) [359]  (6.437 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_1', src/k2mm.c:38) [361]  (7.016 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_1', src/k2mm.c:38) [361]  (7.016 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_1', src/k2mm.c:38) [361]  (7.016 ns)

 <State 10>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_1', src/k2mm.c:38) [362]  (6.437 ns)

 <State 11>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_2', src/k2mm.c:38) [364]  (7.016 ns)

 <State 12>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_2', src/k2mm.c:38) [364]  (7.016 ns)

 <State 13>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_2', src/k2mm.c:38) [364]  (7.016 ns)

 <State 14>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_2', src/k2mm.c:38) [365]  (6.437 ns)

 <State 15>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_3', src/k2mm.c:38) [367]  (7.016 ns)

 <State 16>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_3', src/k2mm.c:38) [367]  (7.016 ns)

 <State 17>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_3', src/k2mm.c:38) [367]  (7.016 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_3', src/k2mm.c:38) [368]  (6.437 ns)

 <State 19>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_4', src/k2mm.c:38) [370]  (7.016 ns)

 <State 20>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_4', src/k2mm.c:38) [370]  (7.016 ns)

 <State 21>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_4', src/k2mm.c:38) [370]  (7.016 ns)

 <State 22>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_4', src/k2mm.c:38) [371]  (6.437 ns)

 <State 23>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_5', src/k2mm.c:38) [373]  (7.016 ns)

 <State 24>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_5', src/k2mm.c:38) [373]  (7.016 ns)

 <State 25>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_5', src/k2mm.c:38) [373]  (7.016 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_5', src/k2mm.c:38) [374]  (6.437 ns)

 <State 27>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_6', src/k2mm.c:38) [376]  (7.016 ns)

 <State 28>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_6', src/k2mm.c:38) [376]  (7.016 ns)

 <State 29>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_6', src/k2mm.c:38) [376]  (7.016 ns)

 <State 30>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_6', src/k2mm.c:38) [377]  (6.437 ns)

 <State 31>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_7', src/k2mm.c:38) [379]  (7.016 ns)

 <State 32>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_7', src/k2mm.c:38) [379]  (7.016 ns)

 <State 33>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_7', src/k2mm.c:38) [379]  (7.016 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_7', src/k2mm.c:38) [380]  (6.437 ns)

 <State 35>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_8', src/k2mm.c:38) [382]  (7.016 ns)

 <State 36>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_8', src/k2mm.c:38) [382]  (7.016 ns)

 <State 37>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_8', src/k2mm.c:38) [382]  (7.016 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_8', src/k2mm.c:38) [383]  (6.437 ns)

 <State 39>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_9', src/k2mm.c:38) [385]  (7.016 ns)

 <State 40>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_9', src/k2mm.c:38) [385]  (7.016 ns)

 <State 41>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_9', src/k2mm.c:38) [385]  (7.016 ns)

 <State 42>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_9', src/k2mm.c:38) [386]  (6.437 ns)

 <State 43>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_s', src/k2mm.c:38) [388]  (7.016 ns)

 <State 44>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_s', src/k2mm.c:38) [388]  (7.016 ns)

 <State 45>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_s', src/k2mm.c:38) [388]  (7.016 ns)

 <State 46>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_s', src/k2mm.c:38) [389]  (6.437 ns)

 <State 47>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_10', src/k2mm.c:38) [391]  (7.016 ns)

 <State 48>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_10', src/k2mm.c:38) [391]  (7.016 ns)

 <State 49>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_10', src/k2mm.c:38) [391]  (7.016 ns)

 <State 50>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_10', src/k2mm.c:38) [392]  (6.437 ns)

 <State 51>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_11', src/k2mm.c:38) [394]  (7.016 ns)

 <State 52>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_11', src/k2mm.c:38) [394]  (7.016 ns)

 <State 53>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_11', src/k2mm.c:38) [394]  (7.016 ns)

 <State 54>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_11', src/k2mm.c:38) [395]  (6.437 ns)

 <State 55>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_12', src/k2mm.c:38) [397]  (7.016 ns)

 <State 56>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_12', src/k2mm.c:38) [397]  (7.016 ns)

 <State 57>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_12', src/k2mm.c:38) [397]  (7.016 ns)

 <State 58>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_12', src/k2mm.c:38) [398]  (6.437 ns)

 <State 59>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_13', src/k2mm.c:38) [400]  (7.016 ns)

 <State 60>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_13', src/k2mm.c:38) [400]  (7.016 ns)

 <State 61>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_13', src/k2mm.c:38) [400]  (7.016 ns)

 <State 62>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_13', src/k2mm.c:38) [401]  (6.437 ns)

 <State 63>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_14', src/k2mm.c:38) [403]  (7.016 ns)

 <State 64>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_14', src/k2mm.c:38) [403]  (7.016 ns)

 <State 65>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_14', src/k2mm.c:38) [403]  (7.016 ns)

 <State 66>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_14', src/k2mm.c:38) [404]  (6.437 ns)

 <State 67>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_15', src/k2mm.c:38) [406]  (7.016 ns)

 <State 68>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_15', src/k2mm.c:38) [406]  (7.016 ns)

 <State 69>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_15', src/k2mm.c:38) [406]  (7.016 ns)

 <State 70>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_15', src/k2mm.c:38) [407]  (6.437 ns)

 <State 71>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_16', src/k2mm.c:38) [409]  (7.016 ns)

 <State 72>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_16', src/k2mm.c:38) [409]  (7.016 ns)

 <State 73>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_16', src/k2mm.c:38) [409]  (7.016 ns)

 <State 74>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_16', src/k2mm.c:38) [410]  (6.437 ns)

 <State 75>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_17', src/k2mm.c:38) [412]  (7.016 ns)

 <State 76>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_17', src/k2mm.c:38) [412]  (7.016 ns)

 <State 77>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_17', src/k2mm.c:38) [412]  (7.016 ns)

 <State 78>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_17', src/k2mm.c:38) [413]  (6.437 ns)

 <State 79>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_18', src/k2mm.c:38) [415]  (7.016 ns)

 <State 80>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_18', src/k2mm.c:38) [415]  (7.016 ns)

 <State 81>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_18', src/k2mm.c:38) [415]  (7.016 ns)

 <State 82>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_18', src/k2mm.c:38) [416]  (6.437 ns)

 <State 83>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_19', src/k2mm.c:38) [418]  (7.016 ns)

 <State 84>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_19', src/k2mm.c:38) [418]  (7.016 ns)

 <State 85>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_19', src/k2mm.c:38) [418]  (7.016 ns)

 <State 86>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_19', src/k2mm.c:38) [419]  (6.437 ns)

 <State 87>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_20', src/k2mm.c:38) [421]  (7.016 ns)

 <State 88>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_20', src/k2mm.c:38) [421]  (7.016 ns)

 <State 89>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_20', src/k2mm.c:38) [421]  (7.016 ns)

 <State 90>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_20', src/k2mm.c:38) [422]  (6.437 ns)

 <State 91>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_21', src/k2mm.c:38) [424]  (7.016 ns)

 <State 92>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_21', src/k2mm.c:38) [424]  (7.016 ns)

 <State 93>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_21', src/k2mm.c:38) [424]  (7.016 ns)

 <State 94>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_21', src/k2mm.c:38) [425]  (6.437 ns)

 <State 95>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_22', src/k2mm.c:38) [427]  (7.016 ns)

 <State 96>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_22', src/k2mm.c:38) [427]  (7.016 ns)

 <State 97>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_22', src/k2mm.c:38) [427]  (7.016 ns)

 <State 98>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_22', src/k2mm.c:38) [428]  (6.437 ns)

 <State 99>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_23', src/k2mm.c:38) [430]  (7.016 ns)

 <State 100>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_23', src/k2mm.c:38) [430]  (7.016 ns)

 <State 101>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_23', src/k2mm.c:38) [430]  (7.016 ns)

 <State 102>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_23', src/k2mm.c:38) [431]  (6.437 ns)

 <State 103>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_24', src/k2mm.c:38) [433]  (7.016 ns)

 <State 104>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_24', src/k2mm.c:38) [433]  (7.016 ns)

 <State 105>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_24', src/k2mm.c:38) [433]  (7.016 ns)

 <State 106>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_24', src/k2mm.c:38) [434]  (6.437 ns)

 <State 107>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_25', src/k2mm.c:38) [436]  (7.016 ns)

 <State 108>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_25', src/k2mm.c:38) [436]  (7.016 ns)

 <State 109>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_25', src/k2mm.c:38) [436]  (7.016 ns)

 <State 110>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_25', src/k2mm.c:38) [437]  (6.437 ns)

 <State 111>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_26', src/k2mm.c:38) [439]  (7.016 ns)

 <State 112>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_26', src/k2mm.c:38) [439]  (7.016 ns)

 <State 113>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_26', src/k2mm.c:38) [439]  (7.016 ns)

 <State 114>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_26', src/k2mm.c:38) [440]  (6.437 ns)

 <State 115>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_27', src/k2mm.c:38) [442]  (7.016 ns)

 <State 116>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_27', src/k2mm.c:38) [442]  (7.016 ns)

 <State 117>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_27', src/k2mm.c:38) [442]  (7.016 ns)

 <State 118>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_27', src/k2mm.c:38) [443]  (6.437 ns)

 <State 119>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_28', src/k2mm.c:38) [445]  (7.016 ns)

 <State 120>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_28', src/k2mm.c:38) [445]  (7.016 ns)

 <State 121>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_28', src/k2mm.c:38) [445]  (7.016 ns)

 <State 122>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_28', src/k2mm.c:38) [446]  (6.437 ns)

 <State 123>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_29', src/k2mm.c:38) [448]  (7.016 ns)

 <State 124>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_29', src/k2mm.c:38) [448]  (7.016 ns)

 <State 125>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_29', src/k2mm.c:38) [448]  (7.016 ns)

 <State 126>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_29', src/k2mm.c:38) [449]  (6.437 ns)

 <State 127>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_30', src/k2mm.c:38) [451]  (7.016 ns)

 <State 128>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_30', src/k2mm.c:38) [451]  (7.016 ns)

 <State 129>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_30', src/k2mm.c:38) [451]  (7.016 ns)

 <State 130>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_30', src/k2mm.c:38) [452]  (6.437 ns)

 <State 131>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_31', src/k2mm.c:38) [454]  (7.016 ns)

 <State 132>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_31', src/k2mm.c:38) [454]  (7.016 ns)

 <State 133>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_31', src/k2mm.c:38) [454]  (7.016 ns)

 <State 134>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_31', src/k2mm.c:38) [455]  (6.437 ns)

 <State 135>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_32', src/k2mm.c:38) [457]  (7.016 ns)

 <State 136>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_32', src/k2mm.c:38) [457]  (7.016 ns)

 <State 137>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_32', src/k2mm.c:38) [457]  (7.016 ns)

 <State 138>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_32', src/k2mm.c:38) [458]  (6.437 ns)

 <State 139>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_33', src/k2mm.c:38) [460]  (7.016 ns)

 <State 140>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_33', src/k2mm.c:38) [460]  (7.016 ns)

 <State 141>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_33', src/k2mm.c:38) [460]  (7.016 ns)

 <State 142>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_33', src/k2mm.c:38) [461]  (6.437 ns)

 <State 143>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_34', src/k2mm.c:38) [463]  (7.016 ns)

 <State 144>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_34', src/k2mm.c:38) [463]  (7.016 ns)

 <State 145>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_34', src/k2mm.c:38) [463]  (7.016 ns)

 <State 146>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_34', src/k2mm.c:38) [464]  (6.437 ns)

 <State 147>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_35', src/k2mm.c:38) [466]  (7.016 ns)

 <State 148>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_35', src/k2mm.c:38) [466]  (7.016 ns)

 <State 149>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_35', src/k2mm.c:38) [466]  (7.016 ns)

 <State 150>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_35', src/k2mm.c:38) [467]  (6.437 ns)

 <State 151>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_36', src/k2mm.c:38) [469]  (7.016 ns)

 <State 152>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_36', src/k2mm.c:38) [469]  (7.016 ns)

 <State 153>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_36', src/k2mm.c:38) [469]  (7.016 ns)

 <State 154>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_36', src/k2mm.c:38) [470]  (6.437 ns)

 <State 155>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_37', src/k2mm.c:38) [472]  (7.016 ns)

 <State 156>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_37', src/k2mm.c:38) [472]  (7.016 ns)

 <State 157>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_37', src/k2mm.c:38) [472]  (7.016 ns)

 <State 158>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_37', src/k2mm.c:38) [473]  (6.437 ns)

 <State 159>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_38', src/k2mm.c:38) [475]  (7.016 ns)

 <State 160>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_38', src/k2mm.c:38) [475]  (7.016 ns)

 <State 161>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_38', src/k2mm.c:38) [475]  (7.016 ns)

 <State 162>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_38', src/k2mm.c:38) [476]  (6.437 ns)

 <State 163>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_39', src/k2mm.c:38) [478]  (7.016 ns)

 <State 164>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_39', src/k2mm.c:38) [478]  (7.016 ns)

 <State 165>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_39', src/k2mm.c:38) [478]  (7.016 ns)

 <State 166>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_39', src/k2mm.c:38) [479]  (6.437 ns)

 <State 167>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_40', src/k2mm.c:38) [481]  (7.016 ns)

 <State 168>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_40', src/k2mm.c:38) [481]  (7.016 ns)

 <State 169>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_40', src/k2mm.c:38) [481]  (7.016 ns)

 <State 170>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_40', src/k2mm.c:38) [482]  (6.437 ns)

 <State 171>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_41', src/k2mm.c:38) [484]  (7.016 ns)

 <State 172>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_41', src/k2mm.c:38) [484]  (7.016 ns)

 <State 173>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_41', src/k2mm.c:38) [484]  (7.016 ns)

 <State 174>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_41', src/k2mm.c:38) [485]  (6.437 ns)

 <State 175>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_42', src/k2mm.c:38) [487]  (7.016 ns)

 <State 176>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_42', src/k2mm.c:38) [487]  (7.016 ns)

 <State 177>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_42', src/k2mm.c:38) [487]  (7.016 ns)

 <State 178>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_42', src/k2mm.c:38) [488]  (6.437 ns)

 <State 179>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_43', src/k2mm.c:38) [490]  (7.016 ns)

 <State 180>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_43', src/k2mm.c:38) [490]  (7.016 ns)

 <State 181>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_43', src/k2mm.c:38) [490]  (7.016 ns)

 <State 182>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_43', src/k2mm.c:38) [491]  (6.437 ns)

 <State 183>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_44', src/k2mm.c:38) [493]  (7.016 ns)

 <State 184>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_44', src/k2mm.c:38) [493]  (7.016 ns)

 <State 185>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_44', src/k2mm.c:38) [493]  (7.016 ns)

 <State 186>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_44', src/k2mm.c:38) [494]  (6.437 ns)

 <State 187>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_45', src/k2mm.c:38) [496]  (7.016 ns)

 <State 188>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_45', src/k2mm.c:38) [496]  (7.016 ns)

 <State 189>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_45', src/k2mm.c:38) [496]  (7.016 ns)

 <State 190>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_45', src/k2mm.c:38) [497]  (6.437 ns)

 <State 191>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_46', src/k2mm.c:38) [499]  (7.016 ns)

 <State 192>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_46', src/k2mm.c:38) [499]  (7.016 ns)

 <State 193>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_46', src/k2mm.c:38) [499]  (7.016 ns)

 <State 194>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_46', src/k2mm.c:38) [500]  (6.437 ns)

 <State 195>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_47', src/k2mm.c:38) [502]  (7.016 ns)

 <State 196>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_47', src/k2mm.c:38) [502]  (7.016 ns)

 <State 197>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_47', src/k2mm.c:38) [502]  (7.016 ns)

 <State 198>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_47', src/k2mm.c:38) [503]  (6.437 ns)

 <State 199>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_48', src/k2mm.c:38) [505]  (7.016 ns)

 <State 200>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_48', src/k2mm.c:38) [505]  (7.016 ns)

 <State 201>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_48', src/k2mm.c:38) [505]  (7.016 ns)

 <State 202>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_48', src/k2mm.c:38) [506]  (6.437 ns)

 <State 203>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_49', src/k2mm.c:38) [508]  (7.016 ns)

 <State 204>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_49', src/k2mm.c:38) [508]  (7.016 ns)

 <State 205>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_49', src/k2mm.c:38) [508]  (7.016 ns)

 <State 206>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_49', src/k2mm.c:38) [509]  (6.437 ns)

 <State 207>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_50', src/k2mm.c:38) [511]  (7.016 ns)

 <State 208>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_50', src/k2mm.c:38) [511]  (7.016 ns)

 <State 209>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_50', src/k2mm.c:38) [511]  (7.016 ns)

 <State 210>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_50', src/k2mm.c:38) [512]  (6.437 ns)

 <State 211>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_51', src/k2mm.c:38) [514]  (7.016 ns)

 <State 212>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_51', src/k2mm.c:38) [514]  (7.016 ns)

 <State 213>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_51', src/k2mm.c:38) [514]  (7.016 ns)

 <State 214>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_51', src/k2mm.c:38) [515]  (6.437 ns)

 <State 215>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_52', src/k2mm.c:38) [517]  (7.016 ns)

 <State 216>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_52', src/k2mm.c:38) [517]  (7.016 ns)

 <State 217>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_52', src/k2mm.c:38) [517]  (7.016 ns)

 <State 218>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_52', src/k2mm.c:38) [518]  (6.437 ns)

 <State 219>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_53', src/k2mm.c:38) [520]  (7.016 ns)

 <State 220>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_53', src/k2mm.c:38) [520]  (7.016 ns)

 <State 221>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_53', src/k2mm.c:38) [520]  (7.016 ns)

 <State 222>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_53', src/k2mm.c:38) [521]  (6.437 ns)

 <State 223>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_54', src/k2mm.c:38) [523]  (7.016 ns)

 <State 224>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_54', src/k2mm.c:38) [523]  (7.016 ns)

 <State 225>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_54', src/k2mm.c:38) [523]  (7.016 ns)

 <State 226>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_54', src/k2mm.c:38) [524]  (6.437 ns)

 <State 227>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_55', src/k2mm.c:38) [526]  (7.016 ns)

 <State 228>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_55', src/k2mm.c:38) [526]  (7.016 ns)

 <State 229>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_55', src/k2mm.c:38) [526]  (7.016 ns)

 <State 230>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_55', src/k2mm.c:38) [527]  (6.437 ns)

 <State 231>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_56', src/k2mm.c:38) [529]  (7.016 ns)

 <State 232>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_56', src/k2mm.c:38) [529]  (7.016 ns)

 <State 233>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_56', src/k2mm.c:38) [529]  (7.016 ns)

 <State 234>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_56', src/k2mm.c:38) [530]  (6.437 ns)

 <State 235>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_57', src/k2mm.c:38) [532]  (7.016 ns)

 <State 236>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_57', src/k2mm.c:38) [532]  (7.016 ns)

 <State 237>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_57', src/k2mm.c:38) [532]  (7.016 ns)

 <State 238>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_57', src/k2mm.c:38) [533]  (6.437 ns)

 <State 239>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_58', src/k2mm.c:38) [535]  (7.016 ns)

 <State 240>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_58', src/k2mm.c:38) [535]  (7.016 ns)

 <State 241>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_58', src/k2mm.c:38) [535]  (7.016 ns)

 <State 242>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_58', src/k2mm.c:38) [536]  (6.437 ns)

 <State 243>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_59', src/k2mm.c:38) [538]  (7.016 ns)

 <State 244>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_59', src/k2mm.c:38) [538]  (7.016 ns)

 <State 245>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_59', src/k2mm.c:38) [538]  (7.016 ns)

 <State 246>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_59', src/k2mm.c:38) [539]  (6.437 ns)

 <State 247>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_60', src/k2mm.c:38) [541]  (7.016 ns)

 <State 248>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_60', src/k2mm.c:38) [541]  (7.016 ns)

 <State 249>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_60', src/k2mm.c:38) [541]  (7.016 ns)

 <State 250>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_60', src/k2mm.c:38) [542]  (6.437 ns)

 <State 251>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_61', src/k2mm.c:38) [544]  (7.016 ns)

 <State 252>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_61', src/k2mm.c:38) [544]  (7.016 ns)

 <State 253>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_61', src/k2mm.c:38) [544]  (7.016 ns)

 <State 254>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_61', src/k2mm.c:38) [545]  (6.437 ns)

 <State 255>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_62', src/k2mm.c:38) [547]  (7.016 ns)

 <State 256>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_62', src/k2mm.c:38) [547]  (7.016 ns)

 <State 257>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul97_62', src/k2mm.c:38) [547]  (7.016 ns)

 <State 258>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_62', src/k2mm.c:38) [548]  (6.437 ns)

 <State 259>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_62', src/k2mm.c:38) [548]  (6.437 ns)

 <State 260>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_62', src/k2mm.c:38) [548]  (6.437 ns)

 <State 261>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add102_62', src/k2mm.c:38) [548]  (6.437 ns)

 <State 262>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln38', src/k2mm.c:38) of variable 'add102_62', src/k2mm.c:38 on array 'tmp2' [551]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
