Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat Nov 25 17:00:53 2017
| Host         : DESKTOP-O5E2KVK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_single_MIPS_FGPA_control_sets_placed.rpt
| Design       : soc_single_MIPS_FGPA
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           16 |
| No           | No                    | Yes                    |               8 |            3 |
| No           | Yes                   | No                     |              35 |           12 |
| Yes          | No                    | No                     |              36 |           13 |
| Yes          | No                    | Yes                    |              69 |           31 |
| Yes          | Yes                   | No                     |              31 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-----------------------------------------------+--------------------------------+------------------+----------------+
|             Clock Signal             |                 Enable Signal                 |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+--------------------------------------+-----------------------------------------------+--------------------------------+------------------+----------------+
|  system/mips/dp/pc_reg/q01_out       |                                               | system/mips/dp/pc_reg/q0       |                1 |              1 |
|  system/mips/dp/pc_reg/q01_out_0     |                                               | system/mips/dp/pc_reg/q0_1     |                1 |              1 |
|  system/mips/dp/pc_reg/Q_reg[0]_0[0] |                                               |                                |                1 |              3 |
|  clk_5KHz_BUFG                       | system/mips/dp/pc_reg/E[0]                    |                                |                3 |              4 |
|  clk_5KHz_BUFG                       |                                               | rst_IBUF                       |                3 |              8 |
|  system/fac/fact/u0/control_register |                                               |                                |                3 |              9 |
|  clk_5KHz_BUFG                       | system/fac/fact/u0/Q_reg[3][3]                | system/fac/fact/u0/Q_reg[31]_0 |                9 |             31 |
|  clk_5KHz_BUFG                       | system/fac/fact/u0/Q_reg[3][1]                |                                |               10 |             32 |
|  clk_5KHz_BUFG                       | system/mips/dp/pc_reg/data_output_reg[0]_1[0] | rst_IBUF                       |               13 |             32 |
|  clk_5KHz_BUFG                       | system/dec/Q[0]                               |                                |                8 |             32 |
|  clk_IBUF_BUFG                       |                                               | rst_IBUF                       |               10 |             33 |
|  clk_5KHz_BUFG                       | system/mips/dp/pc_reg/data_output_reg[0]_2[0] | rst_IBUF                       |               18 |             37 |
|  clk_5KHz_BUFG                       |                                               |                                |               12 |             38 |
|  clk_5KHz_BUFG                       | system/mips/dp/pc_reg/we                      |                                |               12 |             96 |
+--------------------------------------+-----------------------------------------------+--------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 3      |                     1 |
| 4      |                     1 |
| 8      |                     1 |
| 9      |                     1 |
| 16+    |                     8 |
+--------+-----------------------+


