0.7
2020.2
Nov 14 2025
19:37:27
C:/Users/boyso/git/saniccpu/vivado/vivado.sim/sim_1/behav/xsim/glbl.v,1756381829,verilog,,,,glbl,,uvm,,,,,,
C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sim_1/alu_ops/ShiftLeft.sv,1764203494,systemVerilog,,C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sim_1/alu_ops/ShiftRight.sv,,ShiftLeft,,uvm,D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sim_1/alu_ops/ShiftRight.sv,1764203501,systemVerilog,,C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sim_1/new/adder_1.sv,,ShiftRight,,uvm,D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sim_1/new/adder_1.sv,1764196385,systemVerilog,,C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sim_1/new/adder_32.sv,,adder_1,,uvm,D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sim_1/new/adder_32.sv,1764199580,systemVerilog,,C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/control_unit.sv,,adder_32,,uvm,D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/ALU.sv,1764204625,systemVerilog,,C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/Cycle_counter.sv,,ALU,,uvm,D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/Cycle_counter.sv,1764271867,systemVerilog,,C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/RAM.sv,,Cycle_counter,,uvm,D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/RAM.sv,1764270594,systemVerilog,,C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sim_1/alu_ops/ShiftLeft.sv,,RAM,,uvm,D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/control_unit.sv,1764269951,systemVerilog,,C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/divider_32.sv,,control_unit,,uvm,D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/divider_32.sv,1764200422,systemVerilog,,C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/multiplier_32.sv,,divider_32,,uvm,D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/multiplier_32.sv,1764200199,systemVerilog,,C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/processor_core.sv,,multiplier_32,,uvm,D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/processor_core.sv,1764274558,systemVerilog,,C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/protected_reg.sv,,processor_core,,uvm,D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/protected_reg.sv,1764273186,systemVerilog,,C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/protected_reg24.sv,,protected_reg32,,uvm,D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/protected_reg24.sv,1764273206,systemVerilog,,C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/register_file.sv,,protected_reg24,,uvm,D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/register_file.sv,1764231402,systemVerilog,,C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/top_level.sv,,register_file,,uvm,D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/top_level.sv,1764284110,systemVerilog,,,,top_level,,uvm,D:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
