# ğŸ¯ Week 0: Task 1

Basics of digital VLSI SoC Design & Planning

---

## Step 1: Define the goal ğŸš€  
- Application in C â†’ expected output **Oâ‚€**  
- Build a high-level C spec of the processor (not Verilog)  
- Compile the app on spec (e.g. RISC-V GCC / ARM GCC / x86 GCC) â†’ output **Oâ‚**  
- If **Oâ‚€ = Oâ‚**, freeze the specification  

---

## Step 2: RTL implementation ğŸ”§  
- Write synthesizable RTL (Verilog), making sure everything is convertible to gates  
- Run same application â†’ output **Oâ‚‚**  
- Check **Oâ‚ = Oâ‚‚**  

---

## Step 3: SoC integration âš™ï¸  
- Separate processor and peripherals in Verilog  
  - **Macros**: repeatable digital blocks  
  - **Analog IPs**: e.g. ADC/DAC for converting analog signals â†’ digital  
- Integrate periph + GPIO etc, run application â†’ output **Oâ‚ƒ**  
- Check **Oâ‚ = Oâ‚‚ = Oâ‚ƒ**

---

## Microprocessor vs Microcontroller ğŸ§   

| Type | Whatâ€™s inside | When used |
|------|----------------|------------|
| **Microprocessor (MPU)** | CPU core (ALU, control logic, registers, etc.). Needs external memory, I/O, timers. | When you want flexibility, performance, more external components. |
| **Microcontroller (MCU)** | CPU + memory (program & data) + I/O + peripherals (timers, ADC/DAC, etc.), all on one chip. | Embedded tasks, low power, cost/size sensitive. |

---

## Step 4: Physical Implementation & Tape-out ğŸ—ï¸  
- Floor-planning â†’ placement â†’ clock tree synthesis (CTS) â†’ routing  
- Produce **GDSII** file (fab input)  
- Run checks: **DRC** (Design Rule Check), **LVS** 
- **Tape-out**: send to fab  

---

## Step 5: Bring-up & Final Verification ğŸ”  
- Receive silicon (â€œtape-inâ€) â†’ build board with memory, peripherals etc.  
- Load software (via USB or appropriate interface), run the target application â†’ output **Oâ‚„**  
- Verify **Oâ‚ = Oâ‚‚ = Oâ‚ƒ = Oâ‚„**  

---

## âœ… Success & Next Steps  
When all outputs are equal, the design is verified: the chip can run the application correctly.  
Then: consider productization, identifying market fit, deployment paths, etc.

---


