// Copyright (c) 2011, Richard Osborne, All rights reserved
// This software is freely distributable under a derivative of the
// University of Illinois/NCSA Open Source License posted in
// LICENSE.txt and at <http://github.xcore.com/>

#ifndef _Config_h_
#define _Config_h_

#include <stdint.h>

#cmakedefine01 AXE_ENABLE_SDL

#cmakedefine01 AXE_ENABLE_JIT

/// Number of threads per core.
#define NUM_THREADS 8

/// Number of synchronisers per core.
// TODO Check number.
#define NUM_SYNCS 8

/// Number of locks per core.
#define NUM_LOCKS 4

/// Number of timers per core.
#define NUM_TIMERS 10

/// Number of channel ends per core.
#define NUM_CHANENDS 32

/// Number of clock blocks per core.
#define NUM_CLKBLKS 6

#define NUM_1BIT_PORTS 16
#define NUM_4BIT_PORTS 6
#define NUM_8BIT_PORTS 4
#define NUM_16BIT_PORTS 4
#define NUM_32BIT_PORTS 2
#define NUM_PORTS \
(NUM_1BIT_PORTS + NUM_4BIT_PORTS + NUM_8BIT_PORTS +\
 NUM_16BIT_PORTS + NUM_32BIT_PORTS)

/// Log base 2 of memory size in bytes.
#define RAM_SIZE_LOG 16

/// Default size of ram in bytes
#define RAM_SIZE (1 << RAM_SIZE_LOG)
/// Default ram base
#define RAM_BASE RAM_SIZE

/// Size of the (input) buffer in a chanend.
#define CHANEND_BUFFER_SIZE 8

/// Number of processor cycles per 100MHz timer tick
#define CYCLES_PER_TICK 4

typedef uint64_t ticks_t;

#endif // _Config_h_
