Startpoint: u0/w_reg_3__20_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0/w_reg_3__29_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock network delay (ideal)
           0.00    0.00 ^ u0/w_reg_3__20_/CK (DFFQ_X0P5M_A12TH)
   0.22    3.04    3.04 ^ u0/w_reg_3__20_/Q (DFFQ_X0P5M_A12TH)
           0.00    3.04 ^ u0/FE_DBTC4_w3_20_/A (INV_X0P6B_A12TH)
   0.11    3.64    6.68 v u0/FE_DBTC4_w3_20_/Y (INV_X0P6B_A12TH)
           0.00    6.68 v u0/u0/U17/B (NAND2_X0P5A_A12TH)
   0.02    1.31    7.99 ^ u0/u0/U17/Y (NAND2_X0P5A_A12TH)
           0.00    7.99 ^ u0/u0/U54/B (NOR2_X1B_A12TH)
   0.07    1.40    9.39 v u0/u0/U54/Y (NOR2_X1B_A12TH)
           0.00    9.39 v u0/u0/U116/A (NAND2_X0P5A_A12TH)
   0.06    1.64   11.02 ^ u0/u0/U116/Y (NAND2_X0P5A_A12TH)
           0.00   11.02 ^ u0/u0/U178/B (NAND2_X0P5A_A12TH)
   0.03    1.11   12.14 v u0/u0/U178/Y (NAND2_X0P5A_A12TH)
           0.00   12.14 v u0/u0/U179/A (NOR2XB_X0P7M_A12TH)
   0.02    0.89   13.02 ^ u0/u0/U179/Y (NOR2XB_X0P7M_A12TH)
           0.00   13.02 ^ u0/u0/U243/B (NAND3_X0P5A_A12TH)
   0.04    1.45   14.48 v u0/u0/U243/Y (NAND3_X0P5A_A12TH)
           0.00   14.48 v u0/u0/U254/A (NOR2_X0P5M_A12TH)
   0.00    0.72   15.20 ^ u0/u0/U254/Y (NOR2_X0P5M_A12TH)
           0.00   15.20 ^ u0/u0/U255/D (NAND4_X1A_A12TH)
   0.04    0.94   16.14 v u0/u0/U255/Y (NAND4_X1A_A12TH)
           0.00   16.14 v u0/u0/U354/AN (NAND4B_X0P7M_A12TH)
   0.02    1.17   17.31 v u0/u0/U354/Y (NAND4B_X0P7M_A12TH)
           0.00   17.31 v u0/u0/U360/A1 (OAI31_X0P7M_A12TH)
   0.01    0.68   17.99 ^ u0/u0/U360/Y (OAI31_X0P7M_A12TH)
           0.00   17.99 ^ u0/u0/U373/A (NAND4_X1A_A12TH)
   0.13    2.17   20.16 v u0/u0/U373/Y (NAND4_X1A_A12TH)
           0.00   20.17 v u0/U207/B (XOR2_X0P5M_A12TH)
   0.04    2.57   22.73 ^ u0/U207/Y (XOR2_X0P5M_A12TH)
           0.00   22.73 ^ u0/U208/A (XOR2_X0P5M_A12TH)
   0.01    0.90   23.63 ^ u0/U208/Y (XOR2_X0P5M_A12TH)
           0.00   23.63 ^ u0/U209/A (XNOR2_X0P5M_A12TH)
   0.09    2.36   25.99 ^ u0/U209/Y (XNOR2_X0P5M_A12TH)
           0.00   25.99 ^ u0/U210/B (XNOR2_X0P5M_A12TH)
   0.11    4.51   30.50 v u0/U210/Y (XNOR2_X0P5M_A12TH)
           0.00   30.50 v u0/U211/B (NAND2_X0P5A_A12TH)
   0.00    1.10   31.59 ^ u0/U211/Y (NAND2_X0P5A_A12TH)
           0.00   31.59 ^ u0/U212/C0 (OAI211_X0P5M_A12TH)
   0.01    0.51   32.10 v u0/U212/Y (OAI211_X0P5M_A12TH)
           0.00   32.10 v u0/U213/B0 (OAI2XB1_X0P5M_A12TH)
   0.00    0.57   32.67 ^ u0/U213/Y (OAI2XB1_X0P5M_A12TH)
           0.00   32.67 ^ u0/w_reg_3__29_/D (DFFQ_X0P5M_A12TH)
                  32.67   data arrival time

           7.00    7.00   clock clk (rise edge)
           0.00    7.00   clock network delay (ideal)
           0.00    7.00   clock reconvergence pessimism
                   7.00 ^ u0/w_reg_3__29_/CK (DFFQ_X0P5M_A12TH)
          -0.36    6.64   library setup time
                   6.64   data required time
----------------------------------------------------------------
                   6.64   data required time
                 -32.67   data arrival time
----------------------------------------------------------------
                 -26.03   slack (VIOLATED)


Resized 9480 instances.
Inserted 0 buffers.
Startpoint: u0/w_reg_3__20_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0/w_reg_3__31_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock network delay (ideal)
           0.00    0.00 ^ u0/w_reg_3__20_/CK (DFFQ_X4M_A12TH)
   0.29    0.63    0.63 v u0/w_reg_3__20_/Q (DFFQ_X4M_A12TH)
           0.00    0.64 v u0/u0/U20/B (NOR3_X4A_A12TH)
   0.22    1.42    2.05 ^ u0/u0/U20/Y (NOR3_X4A_A12TH)
           0.00    2.05 ^ u0/u0/U42/A (NAND2_X8B_A12TH)
   0.08    0.59    2.64 v u0/u0/U42/Y (NAND2_X8B_A12TH)
           0.00    2.64 v u0/u0/U289/A (INV_X3P5B_A12TH)
   0.03    0.27    2.92 ^ u0/u0/U289/Y (INV_X3P5B_A12TH)
           0.00    2.92 ^ u0/u0/U290/A (NOR2_X8A_A12TH)
   0.05    0.13    3.04 v u0/u0/U290/Y (NOR2_X8A_A12TH)
           0.00    3.04 v u0/u0/U291/B (NAND2_X2M_A12TH)
   0.01    0.11    3.15 ^ u0/u0/U291/Y (NAND2_X2M_A12TH)
           0.00    3.15 ^ u0/u0/U292/B (NOR2_X6B_A12TH)
   0.02    0.11    3.27 v u0/u0/U292/Y (NOR2_X6B_A12TH)
           0.00    3.27 v u0/u0/U350/A (NAND3_X2A_A12TH)
   0.01    0.09    3.36 ^ u0/u0/U350/Y (NAND3_X2A_A12TH)
           0.00    3.36 ^ u0/u0/U351/CN (NAND3XXB_X6M_A12TH)
   0.04    0.25    3.61 ^ u0/u0/U351/Y (NAND3XXB_X6M_A12TH)
           0.00    3.61 ^ u0/u0/U352/AN (NAND4B_X4M_A12TH)
   0.01    0.26    3.87 ^ u0/u0/U352/Y (NAND4B_X4M_A12TH)
           0.00    3.87 ^ u0/u0/U353/A2 (OAI31_X6M_A12TH)
   0.04    0.25    4.13 v u0/u0/U353/Y (OAI31_X6M_A12TH)
           0.00    4.13 v u0/u0/U357/C (NAND4_X4A_A12TH)
   0.14    0.47    4.60 ^ u0/u0/U357/Y (NAND4_X4A_A12TH)
           0.00    4.60 ^ u0/U200/B (XOR2_X4M_A12TH)
   0.02    0.35    4.95 ^ u0/U200/Y (XOR2_X4M_A12TH)
           0.00    4.95 ^ u0/U201/A (XOR2_X4M_A12TH)
   0.03    0.31    5.26 ^ u0/U201/Y (XOR2_X4M_A12TH)
           0.00    5.26 ^ u0/U202/A (XNOR2_X4M_A12TH)
   0.09    0.43    5.69 ^ u0/U202/Y (XNOR2_X4M_A12TH)
           0.00    5.69 ^ u0/U203/B (XNOR2_X4M_A12TH)
   0.11    0.61    6.30 ^ u0/U203/Y (XNOR2_X4M_A12TH)
           0.00    6.30 ^ u0/U204/B (NAND2_X0P5B_A12TH)
   0.00    0.35    6.65 v u0/U204/Y (NAND2_X0P5B_A12TH)
           0.00    6.65 v u0/U205/C0 (OAI211_X1P4M_A12TH)
   0.00    0.17    6.82 ^ u0/U205/Y (OAI211_X1P4M_A12TH)
           0.00    6.82 ^ u0/U206/B0 (OAI2XB1_X1M_A12TH)
   0.00    0.14    6.96 v u0/U206/Y (OAI2XB1_X1M_A12TH)
           0.00    6.96 v u0/w_reg_3__31_/D (DFFQ_X4M_A12TH)
                   6.96   data arrival time

           7.00    7.00   clock clk (rise edge)
           0.00    7.00   clock network delay (ideal)
           0.00    7.00   clock reconvergence pessimism
                   7.00 ^ u0/w_reg_3__31_/CK (DFFQ_X4M_A12TH)
          -0.11    6.89   library setup time
                   6.89   data required time
----------------------------------------------------------------
                   6.89   data required time
                  -6.96   data arrival time
----------------------------------------------------------------
                  -0.06   slack (VIOLATED)


Inserted 5 buffers.
Inserted 11 buffers.
Inserted 12 buffers.
Startpoint: sa10_reg_6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa23_reg_7_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock network delay (ideal)
           0.00    0.00 ^ sa10_reg_6_/CK (DFFQ_X4M_A12TH)
   0.20    0.54    0.54 v sa10_reg_6_/Q (DFFQ_X4M_A12TH)
           0.00    0.55 v us10/U44/C (NOR3_X4A_A12TH)
   0.21    1.31    1.86 ^ us10/U44/Y (NOR3_X4A_A12TH)
           0.00    1.86 ^ us10/U96/A (NAND2_X8B_A12TH)
   0.11    0.64    2.50 v us10/U96/Y (NAND2_X8B_A12TH)
           0.00    2.50 v us10/U138/A (NAND2_X6M_A12TH)
   0.03    0.29    2.79 ^ us10/U138/Y (NAND2_X6M_A12TH)
           0.00    2.79 ^ us10/U139/A (NOR2XB_X8M_A12TH)
   0.04    0.14    2.93 v us10/U139/Y (NOR2XB_X8M_A12TH)
           0.00    2.93 v us10/U141/B (NAND3_X6A_A12TH)
   0.04    0.13    3.05 ^ us10/U141/Y (NAND3_X6A_A12TH)
           0.00    3.05 ^ us10/U236/A (NOR2_X6M_A12TH)
   0.02    0.14    3.19 v us10/U236/Y (NOR2_X6M_A12TH)
           0.00    3.19 v us10/U237/D (NAND4_X4A_A12TH)
   0.05    0.21    3.40 ^ us10/U237/Y (NAND4_X4A_A12TH)
           0.00    3.40 ^ us10/U239/AN (NAND4B_X4M_A12TH)
   0.03    0.33    3.74 ^ us10/U239/Y (NAND4B_X4M_A12TH)
           0.00    3.74 ^ us10/U338/A1 (OAI31_X6M_A12TH)
   0.01    0.21    3.95 v us10/U338/Y (OAI31_X6M_A12TH)
           0.00    3.95 v us10/U339/D (NAND4_X4A_A12TH)
   0.16    0.49    4.43 ^ us10/U339/Y (NAND4_X4A_A12TH)
           0.00    4.43 ^ U1398/A (INV_X7P5B_A12TH)
   0.05    0.29    4.73 v U1398/Y (INV_X7P5B_A12TH)
           0.00    4.73 v U1700/A0 (OAI22_X8M_A12TH)
   0.15    0.41    5.13 ^ U1700/Y (OAI22_X8M_A12TH)
           0.00    5.13 ^ U1725/A (INV_X13B_A12TH)
   0.10    0.27    5.41 v U1725/Y (INV_X13B_A12TH)
           0.00    5.41 v U1726/A0 (AOI22_X6M_A12TH)
   0.01    0.19    5.60 ^ U1726/Y (AOI22_X6M_A12TH)
           0.00    5.60 ^ U1727/B (XOR2_X4M_A12TH)
   0.09    0.43    6.03 ^ U1727/Y (XOR2_X4M_A12TH)
           0.00    6.03 ^ U1728/A1 (AOI22_X4M_A12TH)
   0.01    0.30    6.33 v U1728/Y (AOI22_X4M_A12TH)
           0.00    6.33 v U1729/B (XOR2_X4M_A12TH)
   0.02    0.34    6.66 ^ U1729/Y (XOR2_X4M_A12TH)
           0.00    6.66 ^ sa23_reg_7_/D (DFFQ_X4M_A12TH)
                   6.66   data arrival time

           7.00    7.00   clock clk (rise edge)
           0.00    7.00   clock network delay (ideal)
           0.00    7.00   clock reconvergence pessimism
                   7.00 ^ sa23_reg_7_/CK (DFFQ_X4M_A12TH)
          -0.20    6.80   library setup time
                   6.80   data required time
----------------------------------------------------------------
                   6.80   data required time
                  -6.66   data arrival time
----------------------------------------------------------------
                   0.14   slack (MET)


