$date
	Sun Oct 23 08:03:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#327643
b1010 !
1"
#327646
b1010 &
b1010 %
1$
#327647
0"
#327650
b101 &
b101 %
#327654
b10000 &
b10000 %
#327658
b1000 &
b1000 %
#327662
b100 &
b100 %
#327666
b10 &
b10 %
#327670
b1 &
1#
b1 %
#327674
b0 &
b0 %
0#
0$
#1287523
b11 !
1"
#1287526
b11 &
b11 %
1$
#1287527
0"
#1287530
b1010 &
b1010 %
#1287534
b101 &
b101 %
#1287538
b10000 &
b10000 %
#1287542
b1000 &
b1000 %
#1287546
b100 &
b100 %
#1287550
b10 &
b10 %
#1287554
b1 &
b1 %
1#
#1287558
b0 &
0#
b0 %
0$
#2328760
b1011 !
1"
#2328762
b1011 &
b1011 %
1$
#2328763
0"
#2328766
b100010 &
b100010 %
#2328770
b10001 &
b10001 %
#2328774
b110100 &
b110100 %
#2328778
b11010 &
b11010 %
#2328782
b1101 &
b1101 %
#2328786
b101000 &
b101000 %
#2328790
b10100 &
b10100 %
#2328794
b1010 &
b1010 %
#2328798
b101 &
b101 %
#2328802
b10000 &
b10000 %
#2328806
b1000 &
b1000 %
#2328810
b100 &
b100 %
#2328814
b10 &
b10 %
#2328818
b1 &
b1 %
1#
#2328822
b0 &
0#
b0 %
0$
#4500012
