# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do VHDLAdder_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -2008 -work work {C:/Users/uurie/OneDrive/Escritorio/CIC/VHDLAdder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VHDLAdder
# -- Compiling architecture VHDLAdderAchitecture of VHDLAdder
# 
vcom -reportprogress 300 -work work C:/Users/uurie/OneDrive/Escritorio/CIC/simulation/modelsim/VHDLAdder.vht
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity VHDLAdder_vhd_tst
# -- Compiling architecture VHDLAdder_arch of VHDLAdder_vhd_tst
vsim +altera -do VHDLAdder_run_msim_rtl_vhdl.do -l msim_transcript -gui rtl_work.vhdladder_vhd_tst
# vsim +altera -do VHDLAdder_run_msim_rtl_vhdl.do -l msim_transcript -gui rtl_work.vhdladder_vhd_tst 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.vhdladder_vhd_tst(vhdladder_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading rtl_work.vhdladder(vhdladderachitecture)
# do VHDLAdder_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/uurie/OneDrive/Escritorio/CIC/VHDLAdder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VHDLAdder
# -- Compiling architecture VHDLAdderAchitecture of VHDLAdder
# 
add wave -position insertpoint  \
sim:/vhdladder_vhd_tst/A \
sim:/vhdladder_vhd_tst/B \
sim:/vhdladder_vhd_tst/Cin \
sim:/vhdladder_vhd_tst/Cout \
sim:/vhdladder_vhd_tst/PartialSum
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /vhdladder_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /vhdladder_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /vhdladder_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /vhdladder_vhd_tst/i1
