Aseem Agarwal , David Blaauw , Vladimir Zolotov, Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.900, November 09-13, 2003[doi>10.1109/ICCAD.2003.130]
A. Agarwal , V. Zolotov , D. T. Blaauw, Statistical clock skew analysis considering intradie-process variations, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.8, p.1231-1242, November 2006[doi>10.1109/TCAD.2004.831573]
Akopyan, F., Otero, C., Fang, D., Jackson, S. J., and Manohar, R. 2008. Variability in 3-D integrated circuits. In Proceedings of the IEEE Custom Integrated Circuits Conference. 659--662.
Venkatesh Arunachalam , Wayne Burleson, Low-power clock distribution in a multilayer core 3d microprocessor, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA[doi>10.1145/1366110.1366212]
Azuma, A., Oishi, A., Okayama, Y., Kasai, K., and Toyoshima, Y. 1998. Methodology of mosfet characteristics fluctuation description using bsim3v3 spice model for statistical circuit simulations. In Proceedings of the International Workshop on Statistical Metrology. 14--17.
Bakoglu, H. B., Walker, T. J., and Meindl, J. D. 1986. A symmetric clock-distribution tree and optimized high-speed interconnections for reduced clock skew in ulsi and wsi circuits. In Proceedings of the IEEE International Conference on Computer Design. 118--122.
Keith A. Bowman , Alaa R. Alameldeen , Srikanth T. Srinivasan , Chris B. Wilkerson, Impact of die-to-die and within-die parameter variations on the clock frequency and throughput of multi-core processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.12, p.1679-1690, December 2009[doi>10.1109/TVLSI.2008.2006057]
Boman, K. A., Duvall, S. G., and Meindl, J. D. 2002. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. IEEE J. Solid-State Circ. 37, 2, 183--190.
Cadence Design Systems. 2008. Virtuoso Spectre Circuit Simulator User Guide 7.0.1 Ed. Cadence Design Systems, Inc.
Hongliang Chang , S. S. Sapatnekar, Statistical timing analysis under spatial correlations, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.9, p.1467-1482, November 2006[doi>10.1109/TCAD.2005.850834]
Jason Cong , Andrew B. Kahng , Cheng-Kok Koh , C.-W. Albert Tsao, Bounded-skew clock and Steiner routing, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.3 n.3, p.341-388, July 1998[doi>10.1145/293625.293628]
Anirudh Devgan , Chandramouli Kashyap, Block-based Static Timing Analysis with Uncertainty, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.607, November 09-13, 2003[doi>10.1109/ICCAD.2003.41]
Elmore, W. 1948. The transient response of damped linear networks with particular regard to wide-band amplifiers. J. Appl. Phys. 19, 1, 55--63.
Friedman, E. 2001. Clock distribution networks in synchronous digital integrated circuits. Proc. IEEE 89, 5, 665--692.
Siddharth Garg , Diana Marculescu, 3D-GCP: An analytical model for the impact of process variations on the critical path delay distribution of 3D ICs, Proceedings of the 2009 10th International Symposium on Quality of Electronic Design, p.147-155, March 16-18, 2009[doi>10.1109/ISQED.2009.4810285]
Siddharth Garg , Diana Marculescu, System-level process variability analysis and mitigation for 3D MPSoCs, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
David Harris , Sam Naffziger, Statistical clock skew modeling with data delay variations, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.6, p.888-898, 12/1/2001[doi>10.1109/92.974902]
Masanori Hashimoto , Tomonori Yamamoto , Hidetoshi Onodera, Statistical Analysis of Clock Skew Variation in H-Tree Structure, Proceedings of the 6th International Symposium on Quality of Electronic Design, p.402-407, March 21-23, 2005[doi>10.1109/ISQED.2005.114]
ITRS. 2009. International technology roadmap for semiconductors. http://www.itrs.net/
Xiaohong Jiang , Susumu Horiguchi, Statistical skew modeling for general clock distribution networks in presence of process variations, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.5, p.704-717, October 2001[doi>10.1109/92.953503]
James W. Joyner , Raguraman Venkatesan , Payman Zarkesh-Ha , Jeffrey A. Davis , James D. Meindl, Impact of three-dimensional architectures on interconnects in gigascale integration, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.6, p.922-928, 12/1/2001[doi>10.1109/92.974905]
James W. Joyner , Payman Zarkesh-Ha , James D. Meindl, Global interconnect design in a three-dimensional system-on-a-chip, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.4, p.367-372, April 2004[doi>10.1109/TVLSI.2004.825835]
Katti, G., Stucchi, M., De Meyer, K., and Dehaene, W. 2010. Electrical modeling and characterization of through silicon via for three-dimensional ICs. IEEE Trans. Electron. Dev. 57, 1, 256--262.
Tak-Yung Kim , Taewhan Kim, Clock tree embedding for 3D ICs, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Jing-Jia Liou , Kwang-Ting Cheng , Sandip Kundu , Angela Krstic, Fast statistical timing analysis by probabilistic event propagation, Proceedings of the 38th annual Design Automation Conference, p.661-666, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379043]
Impact Analysis of Process Variability on Clock Skew, Proceedings of the 3rd International Symposium on Quality Electronic Design, p.129, March 18-21, 2002
Mosin Mondal , Andrew J. Ricketts , Sami Kirolos , Tamer Ragheb , Greg Link , N. Vijaykrishnan , Yehia Massoud, Thermally robust clocking schemes for 3D integrated circuits, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Nassif, S. 2000. Delay variability: Sources, impacts and trends. In Proceedings of the IEEE International Solid-State Circuits Conference. 368--369.
Newman, M., Muthukumar, S., Schuelein, M., Dambrauskas, T., Dunaway, P.A., Jordan, J.M., Kulkarni, S., Linde, C.D., Opheim, T.A., Steingel, R.A., Worwag, W., Topic, L.A., and Swan, J.M. 2006. Fabrication and electrical characterization of 3D vertical interconnects. In Proceedings of Electronic Components and Technology Conference. 394--398.
NIMO ASU. 2008. ASU predictive technology model. http://ptm.asu.edu/
Michael Orshansky , Linda Milor , Pinhong Chen , Kurt Keutzer , Chenming Hu, Impact of systematic spatial intra-chip gate length variability on performance of high-speed digital circuits, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Vasilis F. Pavlidis , Eby G. Friedman, Three-dimensional Integrated Circuit Design, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2008
Pavlidis, V. and Friedman, E. 2009b. Interconnect-Based design methodologies for three-dimensional integrated circuits. Proc. IEEE 97, 1, 123--140.
Pavlidis, V., Savidis, I., and Friedman, E. 2008. Clock distribution networks for 3-D integrated circuits. In Proceedings of the IEEE Custom Integrated Circuits Conference. 651--654.
Sherief Reda , Aung Si , R. Iris Bahar, Reducing the leakage and timing variability of 2D ICs using 3D ICs, Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594303]
Restle, P., Carter, C. A., Eckhardt, J. P., Krauter, B. L., McCredie, B. D., Jenkins, K. A., Weger, A. J., and Mule, A. V. 2002. The clock distribution of the power4 microprocessor. In Proceedings of the IEEE International Solid-State Circuits Conference. Vol. 88, 144--145.
Savidis, I. and Friedman, E. 2008. Electrical modeling and characterization of 3-D vias. In Proceedings of the IEEE International Symposium on Circuits and Systems. 784--787.
Sundareswaran, S., Nechanicka, L., Panda, R., Gavrilov, S., Solovyev, R., and Abraham, J. A. 2008. A timing methodology considering within-die clock skew variations. In Proceedings of the IEEE International SOC Conference. 351--356.
G. E. Tellez , M. Sarrafzadeh, Minimal buffer insertion in clock trees with skew and slew rate constraints, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.4, p.333-342, November 2006[doi>10.1109/43.602470]
Wong, S.-C., Lee, G.-Y., and Ma, D.-J. 2000. Modeling of interconnect capacitance, delay, and crosstalk in VLSI. IEEE Trans. Semicond. Manufact. 13, 1, 108--111.
Hu Xu , Vasilis F. Pavlidis , Giovanni De Micheli, Process-induced skew variation for scaled 2-D and 3-D ICs, Proceedings of the 12th ACM/IEEE international workshop on System level interconnect prediction, June 13-13, 2010, Anaheim, California, USA[doi>10.1145/1811100.1811107]
Jae-Seok Yang , Jiwoo Pak , Xin Zhao , Sung Kyu Lim , David Z. Pan, Robust clock tree synthesis with timing yield optimization for 3D-ICs, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.621-626, January 25-28, 2011, Yokohama, Japan
Zarkesh-Ha, P., Mule, T., and Meindl, J. D. 1999. Characterization and modeling of clock skew with process variations. In Proceedings of the IEEE Custom Integrated Circuits Conference. 441--444.
Xin Zhao , Sung Kyu Lim, Power and slew-aware clock network design for through-silicon-via (TSV) based 3D ICs, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
