INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gf/Study Resource/XILINX/summer_class/sea_traffic/sea_traffic/sea_traffic.srcs/sources_1/new/sea_traffic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sea_traffic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gf/Study Resource/XILINX/summer_class/sea_traffic/sea_traffic/sea_traffic.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
