// Seed: 4021118576
module module_0;
  tri0 id_1 = -1, id_2;
  parameter id_3 = 1;
  reg id_4;
  wire [-1 'b0 : ""] id_5;
  assign id_2 = id_3;
  initial
    repeat (id_1) begin : LABEL_0
      id_4 <= 1'b0;
    end
endmodule
module module_1 #(
    parameter id_2 = 32'd28
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  module_0 modCall_1 ();
  input wire id_4;
  input wire id_3;
  output wire _id_2;
  inout wire id_1;
  logic [-1 : id_2] id_6;
  assign id_6 = 1;
  tri0  id_7 = -1'h0 < 1;
  logic id_8;
  assign id_7 = id_3;
  always @(posedge id_1 or posedge 1'b0) begin : LABEL_0
    assert (id_1);
  end
endmodule
