{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737300392301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737300392302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 00:26:32 2025 " "Processing started: Mon Jan 20 00:26:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737300392302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300392302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SMU_RV32I_System -c SMU_RV32I_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off SMU_RV32I_System -c SMU_RV32I_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300392302 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300392398 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737300392422 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 64 " "Parallel compilation is enabled and will use 16 of the 64 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737300392422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/M_W_DFF.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/M_W_DFF.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_W_DFF " "Found entity 1: M_W_DFF" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/M_W_DFF.sv" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/M_W_DFF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/F_D_DFF.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/F_D_DFF.sv" { { "Info" "ISGN_ENTITY_NAME" "1 F_D_DFF " "Found entity 1: F_D_DFF" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/F_D_DFF.sv" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/F_D_DFF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/E_M_DFF.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/E_M_DFF.sv" { { "Info" "ISGN_ENTITY_NAME" "1 E_M_DFF " "Found entity 1: E_M_DFF" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/E_M_DFF.sv" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/E_M_DFF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/delay.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/delay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/delay.sv" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/delay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/D_E_DFF.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/D_E_DFF.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_E_DFF " "Found entity 1: D_E_DFF" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/D_E_DFF.sv" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/D_E_DFF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/sync_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/sync_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync_block " "Found entity 1: sync_block" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/sync_block.sv" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/sync_block.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wrap " "Found entity 1: uart_wrap" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_wrap.v" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_wrap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_transmitter.v" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_receiver.v" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart.v" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/SEG7_LUT.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/SEG7_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/SEG7_LUT.v" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Found entity 1: GPIO" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395627 ""} { "Info" "ISGN_ENTITY_NAME" "2 pulse_gen " "Found entity 2: pulse_gen" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/stall.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/stall.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stall " "Found entity 1: stall" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/stall.sv" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/stall.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/hazard_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/hazard_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/hazard_unit.sv" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/hazard_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/flush.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/flush.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flush " "Found entity 1: flush" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/flush.sv" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/flush.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/mux3.sv" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/mux2.sv" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/flopr.sv" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/flopenr.sv" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/extend.sv" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/be_logic_store.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/be_logic_store.sv" { { "Info" "ISGN_ENTITY_NAME" "1 be_logic_store " "Found entity 1: be_logic_store" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/be_logic_store.sv" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/be_logic_store.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/be_logic_load.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/be_logic_load.sv" { { "Info" "ISGN_ENTITY_NAME" "1 be_logic_load " "Found entity 1: be_logic_load" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/be_logic_load.sv" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/be_logic_load.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv 4 4 " "Found 4 design units, including 4 entities, in source file /home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395632 ""} { "Info" "ISGN_ENTITY_NAME" "2 cla_8bit " "Found entity 2: cla_8bit" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395632 ""} { "Info" "ISGN_ENTITY_NAME" "3 cla_unit_8bit " "Found entity 3: cla_unit_8bit" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395632 ""} { "Info" "ISGN_ENTITY_NAME" "4 full_adder " "Found entity 4: full_adder" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/TimerCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/TimerCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerCounter " "Found entity 1: TimerCounter" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/TimerCounter.v" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/TimerCounter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbman_wrap " "Found entity 1: tbman_wrap" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_wrap.v" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_wrap.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbman_regs " "Found entity 1: tbman_regs" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_apbs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_apbs.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbman_apbs " "Found entity 1: tbman_apbs" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_apbs.v" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_apbs.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" { { "Info" "ISGN_ENTITY_NAME" "1 SMU_RV32I_System " "Found entity 1: SMU_RV32I_System" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscvsingle " "Found entity 1: riscvsingle" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/regfile.sv" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/reg_file_async.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/reg_file_async.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file_async " "Found entity 1: reg_file_async" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/reg_file_async.v" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/reg_file_async.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/maindec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/maindec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/maindec.sv" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/maindec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/dualport_mem_synch_rw_dualclk.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/dualport_mem_synch_rw_dualclk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dualport_mem_synch_rw_dualclk " "Found entity 1: dualport_mem_synch_rw_dualclk" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/dualport_mem_synch_rw_dualclk.sv" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/dualport_mem_synch_rw_dualclk.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/data_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/data_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mux " "Found entity 1: data_mux" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/data_mux.v" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/data_mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/Csr_Logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/Csr_Logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Csr_Logic " "Found entity 1: Csr_Logic" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/Csr_Logic.sv" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/Csr_Logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/controller.sv" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/Branch_Logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/Branch_Logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_Logic " "Found entity 1: Branch_Logic" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/Branch_Logic.sv" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/Branch_Logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395640 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../src/myCPU/pipeline_sync/rev06_sync/ASYNC_RAM_DP_WBE.v(24) " "Unrecognized synthesis attribute \"ram_style\" at ../src/myCPU/pipeline_sync/rev06_sync/ASYNC_RAM_DP_WBE.v(24)" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/ASYNC_RAM_DP_WBE.v" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/ASYNC_RAM_DP_WBE.v" 24 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/ASYNC_RAM_DP_WBE.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/ASYNC_RAM_DP_WBE.v" { { "Info" "ISGN_ENTITY_NAME" "1 ASYNC_RAM_DP_WBE " "Found entity 1: ASYNC_RAM_DP_WBE" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/ASYNC_RAM_DP_WBE.v" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/ASYNC_RAM_DP_WBE.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/aludec.sv" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/alu.sv" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/Addr_Decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/Addr_Decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Addr_Decoder " "Found entity 1: Addr_Decoder" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/Addr_Decoder.v" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/Addr_Decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300395642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395642 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs_mem_n_ff SMU_RV32I_System.v(100) " "Verilog HDL Implicit Net warning at SMU_RV32I_System.v(100): created implicit net for \"cs_mem_n_ff\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395642 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SMU_RV32I_System " "Elaborating entity \"SMU_RV32I_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737300395698 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst SMU_RV32I_System.v(92) " "Verilog HDL or VHDL warning at SMU_RV32I_System.v(92): object \"rst\" assigned a value but never read" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737300395699 "|SMU_RV32I_System"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "E_M_DFF E_M_DFF:RegWriteE_M " "Elaborating entity \"E_M_DFF\" for hierarchy \"E_M_DFF:RegWriteE_M\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" "RegWriteE_M" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "E_M_DFF E_M_DFF:MemWriteE_M " "Elaborating entity \"E_M_DFF\" for hierarchy \"E_M_DFF:MemWriteE_M\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" "MemWriteE_M" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscvsingle riscvsingle:icpu " "Elaborating entity \"riscvsingle\" for hierarchy \"riscvsingle:icpu\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" "icpu" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flush riscvsingle:icpu\|flush:u_flush " "Elaborating entity \"flush\" for hierarchy \"riscvsingle:icpu\|flush:u_flush\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" "u_flush" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_block riscvsingle:icpu\|sync_block:u_sync_block " "Elaborating entity \"sync_block\" for hierarchy \"riscvsingle:icpu\|sync_block:u_sync_block\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" "u_sync_block" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay riscvsingle:icpu\|delay:u_stall_1d " "Elaborating entity \"delay\" for hierarchy \"riscvsingle:icpu\|delay:u_stall_1d\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" "u_stall_1d" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay riscvsingle:icpu\|delay:InstrD_1d " "Elaborating entity \"delay\" for hierarchy \"riscvsingle:icpu\|delay:InstrD_1d\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" "InstrD_1d" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller riscvsingle:icpu\|controller:u_controller " "Elaborating entity \"controller\" for hierarchy \"riscvsingle:icpu\|controller:u_controller\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" "u_controller" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec riscvsingle:icpu\|controller:u_controller\|maindec:mdec " "Elaborating entity \"maindec\" for hierarchy \"riscvsingle:icpu\|controller:u_controller\|maindec:mdec\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/controller.sv" "mdec" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/controller.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec riscvsingle:icpu\|controller:u_controller\|aludec:adec " "Elaborating entity \"aludec\" for hierarchy \"riscvsingle:icpu\|controller:u_controller\|aludec:adec\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/controller.sv" "adec" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/controller.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395717 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUControl aludec.sv(17) " "Verilog HDL Always Construct warning at aludec.sv(17): inferring latch(es) for variable \"ALUControl\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/aludec.sv" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737300395717 "|SMU_RV32I_System|riscvsingle:icpu|controller:u_controller|aludec:adec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] aludec.sv(19) " "Inferred latch for \"ALUControl\[0\]\" at aludec.sv(19)" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/aludec.sv" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395717 "|SMU_RV32I_System|riscvsingle:icpu|controller:u_controller|aludec:adec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] aludec.sv(19) " "Inferred latch for \"ALUControl\[1\]\" at aludec.sv(19)" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/aludec.sv" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395717 "|SMU_RV32I_System|riscvsingle:icpu|controller:u_controller|aludec:adec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] aludec.sv(19) " "Inferred latch for \"ALUControl\[2\]\" at aludec.sv(19)" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/aludec.sv" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395717 "|SMU_RV32I_System|riscvsingle:icpu|controller:u_controller|aludec:adec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[3\] aludec.sv(19) " "Inferred latch for \"ALUControl\[3\]\" at aludec.sv(19)" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/aludec.sv" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395717 "|SMU_RV32I_System|riscvsingle:icpu|controller:u_controller|aludec:adec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[4\] aludec.sv(19) " "Inferred latch for \"ALUControl\[4\]\" at aludec.sv(19)" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/aludec.sv" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395717 "|SMU_RV32I_System|riscvsingle:icpu|controller:u_controller|aludec:adec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_E_DFF riscvsingle:icpu\|D_E_DFF:InstrD_E " "Elaborating entity \"D_E_DFF\" for hierarchy \"riscvsingle:icpu\|D_E_DFF:InstrD_E\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" "InstrD_E" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_E_DFF riscvsingle:icpu\|D_E_DFF:BranchD_E " "Elaborating entity \"D_E_DFF\" for hierarchy \"riscvsingle:icpu\|D_E_DFF:BranchD_E\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" "BranchD_E" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_E_DFF riscvsingle:icpu\|D_E_DFF:JumpD_E " "Elaborating entity \"D_E_DFF\" for hierarchy \"riscvsingle:icpu\|D_E_DFF:JumpD_E\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" "JumpD_E" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_E_DFF riscvsingle:icpu\|D_E_DFF:ALUControlD_E " "Elaborating entity \"D_E_DFF\" for hierarchy \"riscvsingle:icpu\|D_E_DFF:ALUControlD_E\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" "ALUControlD_E" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_Logic riscvsingle:icpu\|Branch_Logic:u_branch " "Elaborating entity \"Branch_Logic\" for hierarchy \"riscvsingle:icpu\|Branch_Logic:u_branch\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" "u_branch" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath riscvsingle:icpu\|datapath:i_datapath " "Elaborating entity \"datapath\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" "i_datapath" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 riscvsingle:icpu\|datapath:i_datapath\|mux3:u_pc_next_mux3 " "Elaborating entity \"mux3\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|mux3:u_pc_next_mux3\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "u_pc_next_mux3" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr riscvsingle:icpu\|datapath:i_datapath\|flopr:u_pc_register " "Elaborating entity \"flopr\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|flopr:u_pc_register\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "u_pc_register" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder riscvsingle:icpu\|datapath:i_datapath\|adder:u_pc_plus4 " "Elaborating entity \"adder\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|adder:u_pc_plus4\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "u_pc_plus4" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_8bit riscvsingle:icpu\|datapath:i_datapath\|adder:u_pc_plus4\|cla_8bit:CLA_8bit_01 " "Elaborating entity \"cla_8bit\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|adder:u_pc_plus4\|cla_8bit:CLA_8bit_01\"" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv" "CLA_8bit_01" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder riscvsingle:icpu\|datapath:i_datapath\|adder:u_pc_plus4\|cla_8bit:CLA_8bit_01\|full_adder:fa0 " "Elaborating entity \"full_adder\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|adder:u_pc_plus4\|cla_8bit:CLA_8bit_01\|full_adder:fa0\"" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv" "fa0" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_unit_8bit riscvsingle:icpu\|datapath:i_datapath\|adder:u_pc_plus4\|cla_8bit:CLA_8bit_01\|cla_unit_8bit:u_cla_unit " "Elaborating entity \"cla_unit_8bit\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|adder:u_pc_plus4\|cla_8bit:CLA_8bit_01\|cla_unit_8bit:u_cla_unit\"" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv" "u_cla_unit" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_D_DFF riscvsingle:icpu\|datapath:i_datapath\|F_D_DFF:PCF_D " "Elaborating entity \"F_D_DFF\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|F_D_DFF:PCF_D\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "PCF_D" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_E_DFF riscvsingle:icpu\|datapath:i_datapath\|D_E_DFF:PCD_E " "Elaborating entity \"D_E_DFF\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|D_E_DFF:PCD_E\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "PCD_E" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_E_DFF riscvsingle:icpu\|datapath:i_datapath\|D_E_DFF:ImmExtD_E " "Elaborating entity \"D_E_DFF\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|D_E_DFF:ImmExtD_E\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "ImmExtD_E" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "E_M_DFF riscvsingle:icpu\|datapath:i_datapath\|E_M_DFF:InstrE_M " "Elaborating entity \"E_M_DFF\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|E_M_DFF:InstrE_M\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "InstrE_M" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "E_M_DFF riscvsingle:icpu\|datapath:i_datapath\|E_M_DFF:ResultSrcE_M " "Elaborating entity \"E_M_DFF\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|E_M_DFF:ResultSrcE_M\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "ResultSrcE_M" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "E_M_DFF riscvsingle:icpu\|datapath:i_datapath\|E_M_DFF:PCE_M " "Elaborating entity \"E_M_DFF\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|E_M_DFF:PCE_M\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "PCE_M" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_W_DFF riscvsingle:icpu\|datapath:i_datapath\|M_W_DFF:PC_plus4M_W " "Elaborating entity \"M_W_DFF\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|M_W_DFF:PC_plus4M_W\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "PC_plus4M_W" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_W_DFF riscvsingle:icpu\|datapath:i_datapath\|M_W_DFF:InstrM_W " "Elaborating entity \"M_W_DFF\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|M_W_DFF:InstrM_W\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "InstrM_W" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_W_DFF riscvsingle:icpu\|datapath:i_datapath\|M_W_DFF:RegWriteM_W " "Elaborating entity \"M_W_DFF\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|M_W_DFF:RegWriteM_W\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "RegWriteM_W" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_W_DFF riscvsingle:icpu\|datapath:i_datapath\|M_W_DFF:ResultSrcM_W " "Elaborating entity \"M_W_DFF\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|M_W_DFF:ResultSrcM_W\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "ResultSrcM_W" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit riscvsingle:icpu\|datapath:i_datapath\|hazard_unit:u_hazardD_unit " "Elaborating entity \"hazard_unit\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|hazard_unit:u_hazardD_unit\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "u_hazardD_unit" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stall riscvsingle:icpu\|datapath:i_datapath\|stall:u_stall " "Elaborating entity \"stall\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|stall:u_stall\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "u_stall" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend riscvsingle:icpu\|datapath:i_datapath\|extend:u_Extend " "Elaborating entity \"extend\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|extend:u_Extend\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "u_Extend" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Csr_Logic riscvsingle:icpu\|datapath:i_datapath\|Csr_Logic:u_Csr_Logic " "Elaborating entity \"Csr_Logic\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|Csr_Logic:u_Csr_Logic\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "u_Csr_Logic" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file_async riscvsingle:icpu\|datapath:i_datapath\|reg_file_async:rf " "Elaborating entity \"reg_file_async\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|reg_file_async:rf\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "rf" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395782 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[0\] 0 reg_file_async.v(10) " "Net \"mem\[0\]\" at reg_file_async.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/reg_file_async.v" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/reg_file_async.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1737300395785 "|SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|reg_file_async:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 riscvsingle:icpu\|datapath:i_datapath\|mux2:u_alu_mux2 " "Elaborating entity \"mux2\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|mux2:u_alu_mux2\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "u_alu_mux2" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu riscvsingle:icpu\|datapath:i_datapath\|alu:u_ALU " "Elaborating entity \"alu\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|alu:u_ALU\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "u_ALU" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "be_logic_load riscvsingle:icpu\|datapath:i_datapath\|be_logic_load:u_be_load " "Elaborating entity \"be_logic_load\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|be_logic_load:u_be_load\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "u_be_load" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "be_logic_store riscvsingle:icpu\|datapath:i_datapath\|be_logic_store:u_be_store " "Elaborating entity \"be_logic_store\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|be_logic_store:u_be_store\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/datapath.sv" "u_be_store" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dualport_mem_synch_rw_dualclk dualport_mem_synch_rw_dualclk:imem " "Elaborating entity \"dualport_mem_synch_rw_dualclk\" for hierarchy \"dualport_mem_synch_rw_dualclk:imem\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" "imem" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300395805 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "MIF_HEX_PASS dualport_mem_synch_rw_dualclk.sv(44) " "Verilog HDL Display System Task info at dualport_mem_synch_rw_dualclk.sv(44): MIF_HEX_PASS" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/dualport_mem_synch_rw_dualclk.sv" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/dualport_mem_synch_rw_dualclk.sv" 44 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300395826 "|SMU_RV32I_System|dualport_mem_synch_rw_dualclk:imem"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "879 0 4095 dualport_mem_synch_rw_dualclk.sv(45) " "Verilog HDL warning at dualport_mem_synch_rw_dualclk.sv(45): number of words (879) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/dualport_mem_synch_rw_dualclk.sv" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/dualport_mem_synch_rw_dualclk.sv" 45 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1737300395828 "|SMU_RV32I_System|dualport_mem_synch_rw_dualclk:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mux data_mux:u_data_mux " "Elaborating entity \"data_mux\" for hierarchy \"data_mux:u_data_mux\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" "u_data_mux" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300396126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addr_Decoder Addr_Decoder:iDecoder " "Elaborating entity \"Addr_Decoder\" for hierarchy \"Addr_Decoder:iDecoder\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" "iDecoder" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300396127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerCounter TimerCounter:iTimer " "Elaborating entity \"TimerCounter\" for hierarchy \"TimerCounter:iTimer\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" "iTimer" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300396128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tbman_wrap tbman_wrap:u_tbman_wrap " "Elaborating entity \"tbman_wrap\" for hierarchy \"tbman_wrap:u_tbman_wrap\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" "u_tbman_wrap" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300396129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tbman_apbs tbman_wrap:u_tbman_wrap\|tbman_apbs:u_tbman_apbs " "Elaborating entity \"tbman_apbs\" for hierarchy \"tbman_wrap:u_tbman_wrap\|tbman_apbs:u_tbman_apbs\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_wrap.v" "u_tbman_apbs" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_wrap.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300396129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tbman_regs tbman_wrap:u_tbman_wrap\|tbman_apbs:u_tbman_apbs\|tbman_regs:inst_tbman_regs " "Elaborating entity \"tbman_regs\" for hierarchy \"tbman_wrap:u_tbman_wrap\|tbman_apbs:u_tbman_apbs\|tbman_regs:inst_tbman_regs\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_apbs.v" "inst_tbman_regs" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_apbs.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300396132 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__print_ren tbman_regs.v(59) " "Verilog HDL or VHDL warning at tbman_regs.v(59): object \"__print_ren\" assigned a value but never read" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737300396133 "|SMU_RV32I_System|tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__putint_ren tbman_regs.v(61) " "Verilog HDL or VHDL warning at tbman_regs.v(61): object \"__putint_ren\" assigned a value but never read" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737300396133 "|SMU_RV32I_System|tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__exit_ren tbman_regs.v(63) " "Verilog HDL or VHDL warning at tbman_regs.v(63): object \"__exit_ren\" assigned a value but never read" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737300396133 "|SMU_RV32I_System|tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__defines_wen tbman_regs.v(64) " "Verilog HDL or VHDL warning at tbman_regs.v(64): object \"__defines_wen\" assigned a value but never read" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737300396133 "|SMU_RV32I_System|tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__defines_ren tbman_regs.v(65) " "Verilog HDL or VHDL warning at tbman_regs.v(65): object \"__defines_ren\" assigned a value but never read" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737300396133 "|SMU_RV32I_System|tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__stub_wen tbman_regs.v(66) " "Verilog HDL or VHDL warning at tbman_regs.v(66): object \"__stub_wen\" assigned a value but never read" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737300396133 "|SMU_RV32I_System|tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__stub_ren tbman_regs.v(67) " "Verilog HDL or VHDL warning at tbman_regs.v(67): object \"__stub_ren\" assigned a value but never read" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737300396133 "|SMU_RV32I_System|tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__irq_force_ren tbman_regs.v(69) " "Verilog HDL or VHDL warning at tbman_regs.v(69): object \"__irq_force_ren\" assigned a value but never read" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737300396133 "|SMU_RV32I_System|tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "defines_sim_wdata tbman_regs.v(86) " "Verilog HDL or VHDL warning at tbman_regs.v(86): object \"defines_sim_wdata\" assigned a value but never read" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737300396133 "|SMU_RV32I_System|tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "defines_fpga_wdata tbman_regs.v(88) " "Verilog HDL or VHDL warning at tbman_regs.v(88): object \"defines_fpga_wdata\" assigned a value but never read" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737300396133 "|SMU_RV32I_System|tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stub_uart_wdata tbman_regs.v(94) " "Verilog HDL or VHDL warning at tbman_regs.v(94): object \"stub_uart_wdata\" assigned a value but never read" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737300396133 "|SMU_RV32I_System|tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stub_spi_wdata tbman_regs.v(96) " "Verilog HDL or VHDL warning at tbman_regs.v(96): object \"stub_spi_wdata\" assigned a value but never read" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737300396133 "|SMU_RV32I_System|tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stub_pwm_wdata tbman_regs.v(98) " "Verilog HDL or VHDL warning at tbman_regs.v(98): object \"stub_pwm_wdata\" assigned a value but never read" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737300396133 "|SMU_RV32I_System|tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO GPIO:U_GPIO " "Elaborating entity \"GPIO\" for hierarchy \"GPIO:U_GPIO\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" "U_GPIO" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300396133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT GPIO:U_GPIO\|SEG7_LUT:u0_SEG7_LUT " "Elaborating entity \"SEG7_LUT\" for hierarchy \"GPIO:U_GPIO\|SEG7_LUT:u0_SEG7_LUT\"" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" "u0_SEG7_LUT" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300396134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_gen GPIO:U_GPIO\|pulse_gen:button1 " "Elaborating entity \"pulse_gen\" for hierarchy \"GPIO:U_GPIO\|pulse_gen:button1\"" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" "button1" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300396135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_wrap uart_wrap:u_uart_wrap " "Elaborating entity \"uart_wrap\" for hierarchy \"uart_wrap:u_uart_wrap\"" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" "u_uart_wrap" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300396138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart_wrap:u_uart_wrap\|uart:u_uart " "Elaborating entity \"uart\" for hierarchy \"uart_wrap:u_uart_wrap\|uart:u_uart\"" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_wrap.v" "u_uart" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_wrap.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300396141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter uart_wrap:u_uart_wrap\|uart:u_uart\|uart_transmitter:uatransmit " "Elaborating entity \"uart_transmitter\" for hierarchy \"uart_wrap:u_uart_wrap\|uart:u_uart\|uart_transmitter:uatransmit\"" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart.v" "uatransmit" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300396141 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_transmitter.v(33) " "Verilog HDL assignment warning at uart_transmitter.v(33): truncated value with size 32 to match size of target (9)" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_transmitter.v" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_transmitter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737300396142 "|SMU_RV32I_System|uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_transmitter.v(42) " "Verilog HDL assignment warning at uart_transmitter.v(42): truncated value with size 32 to match size of target (4)" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_transmitter.v" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_transmitter.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737300396142 "|SMU_RV32I_System|uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart_wrap:u_uart_wrap\|uart:u_uart\|uart_receiver:uareceive " "Elaborating entity \"uart_receiver\" for hierarchy \"uart_wrap:u_uart_wrap\|uart:u_uart\|uart_receiver:uareceive\"" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart.v" "uareceive" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300396142 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_receiver.v(55) " "Verilog HDL assignment warning at uart_receiver.v(55): truncated value with size 32 to match size of target (9)" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_receiver.v" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_receiver.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737300396143 "|SMU_RV32I_System|uart_wrap:u_uart_wrap|uart:u_uart|uart_receiver:uareceive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_receiver.v(65) " "Verilog HDL assignment warning at uart_receiver.v(65): truncated value with size 32 to match size of target (4)" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_receiver.v" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_receiver.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737300396143 "|SMU_RV32I_System|uart_wrap:u_uart_wrap|uart:u_uart|uart_receiver:uareceive"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dualport_mem_synch_rw_dualclk:imem\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dualport_mem_synch_rw_dualclk:imem\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737300397985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737300397985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737300397985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737300397985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737300397985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737300397985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737300397985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_BYTEENA_A 4 " "Parameter WIDTH_BYTEENA_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737300397985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_BYTEENA_B 4 " "Parameter WIDTH_BYTEENA_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737300397985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737300397985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737300397985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737300397985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737300397985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737300397985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "BYTEENA_REG_B CLOCK0 " "Parameter BYTEENA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737300397985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737300397985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737300397985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737300397985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737300397985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737300397985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_B OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_B set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737300397985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SMU_RV32I_System.ram0_dualport_mem_synch_rw_dualclk_243bfe62.hdl.mif " "Parameter INIT_FILE set to db/SMU_RV32I_System.ram0_dualport_mem_synch_rw_dualclk_243bfe62.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737300397985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737300397985 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1737300397985 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1737300397985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dualport_mem_synch_rw_dualclk:imem\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"dualport_mem_synch_rw_dualclk:imem\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300398011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dualport_mem_synch_rw_dualclk:imem\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"dualport_mem_synch_rw_dualclk:imem\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737300398011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737300398011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737300398011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737300398011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737300398011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737300398011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737300398011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 4 " "Parameter \"WIDTH_BYTEENA_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737300398011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 4 " "Parameter \"WIDTH_BYTEENA_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737300398011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737300398011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737300398011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737300398011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737300398011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737300398011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B CLOCK0 " "Parameter \"BYTEENA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737300398011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737300398011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737300398011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737300398011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737300398011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737300398011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737300398011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SMU_RV32I_System.ram0_dualport_mem_synch_rw_dualclk_243bfe62.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SMU_RV32I_System.ram0_dualport_mem_synch_rw_dualclk_243bfe62.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737300398011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737300398011 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737300398011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mod2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mod2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mod2 " "Found entity 1: altsyncram_mod2" {  } { { "db/altsyncram_mod2.tdf" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/quartus/db/altsyncram_mod2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737300398037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300398037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "riscvsingle:icpu\|controller:u_controller\|aludec:adec\|ALUControl\[0\] " "Latch riscvsingle:icpu\|controller:u_controller\|aludec:adec\|ALUControl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA riscvsingle:icpu\|delay:u_FlushD_1d\|dout\[0\] " "Ports D and ENA on the latch are fed by the same signal riscvsingle:icpu\|delay:u_FlushD_1d\|dout\[0\]" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/delay.sv" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/delay.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737300398411 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE riscvsingle:icpu\|delay:u_FlushD_1d\|dout\[0\] " "Ports ENA and PRE on the latch are fed by the same signal riscvsingle:icpu\|delay:u_FlushD_1d\|dout\[0\]" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/delay.sv" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/delay.sv" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737300398411 ""}  } { { "../src/myCPU/pipeline_sync/rev06_sync/aludec.sv" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737300398411 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/D_E_DFF.sv" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/D_E_DFF.sv" 29 -1 0 } } { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/flopr.sv" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/flopr.sv" 19 -1 0 } } { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/delay.sv" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/delay.sv" 25 -1 0 } } { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/E_M_DFF.sv" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/E_M_DFF.sv" 25 -1 0 } } { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/F_D_DFF.sv" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/F_D_DFF.sv" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1737300398418 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1737300398418 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737300399645 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "60 " "60 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737300401906 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300402020 ""}
{ "Info" "ISTA_SDC_FOUND" "../src/SMU_RV32I_System.sdc " "Reading SDC File: '../src/SMU_RV32I_System.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1737300402441 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1737300402452 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "icpu\|u_controller\|adec\|ALUControl\[0\]\|combout " "Node \"icpu\|u_controller\|adec\|ALUControl\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737300402456 ""} { "Warning" "WSTA_SCC_NODE" "icpu\|u_controller\|adec\|ALUControl\[0\]~15\|datac " "Node \"icpu\|u_controller\|adec\|ALUControl\[0\]~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737300402456 ""} { "Warning" "WSTA_SCC_NODE" "icpu\|u_controller\|adec\|ALUControl\[0\]~15\|combout " "Node \"icpu\|u_controller\|adec\|ALUControl\[0\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737300402456 ""} { "Warning" "WSTA_SCC_NODE" "icpu\|u_controller\|adec\|ALUControl\[0\]\|datab " "Node \"icpu\|u_controller\|adec\|ALUControl\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737300402456 ""}  } { { "../src/myCPU/pipeline_sync/rev06_sync/aludec.sv" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv" 19 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Analysis & Synthesis" 0 -1 1737300402456 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Analysis & Synthesis" 0 -1 1737300402470 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1737300402471 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737300402471 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737300402471 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737300402471 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300402471 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300402552 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 356 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 356 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1737300403672 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300403675 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 832 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 832 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1737300405011 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300405015 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737300405291 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737300405291 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5180 " "Implemented 5180 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737300405508 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737300405508 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5094 " "Implemented 5094 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737300405508 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1737300405508 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737300405508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1016 " "Peak virtual memory: 1016 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737300405525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 00:26:45 2025 " "Processing ended: Mon Jan 20 00:26:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737300405525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737300405525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737300405525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737300405525 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1737300406026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737300406026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 00:26:45 2025 " "Processing started: Mon Jan 20 00:26:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737300406026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1737300406026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SMU_RV32I_System -c SMU_RV32I_System " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SMU_RV32I_System -c SMU_RV32I_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1737300406026 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1737300406052 ""}
{ "Info" "0" "" "Project  = SMU_RV32I_System" {  } {  } 0 0 "Project  = SMU_RV32I_System" 0 0 "Fitter" 0 0 1737300406052 ""}
{ "Info" "0" "" "Revision = SMU_RV32I_System" {  } {  } 0 0 "Revision = SMU_RV32I_System" 0 0 "Fitter" 0 0 1737300406052 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1737300406108 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1737300406119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 64 " "Parallel compilation is enabled and will use 16 of the 64 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1737300406119 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SMU_RV32I_System EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SMU_RV32I_System\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1737300406132 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1737300406157 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1737300406157 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1737300406424 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1737300406427 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737300406492 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737300406492 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737300406492 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737300406492 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737300406492 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737300406492 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737300406492 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737300406492 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737300406492 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1737300406492 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/tools/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/student08/2025cpu/altera/RISCV5stage/quartus/" { { 0 { 0 ""} 0 8933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737300406498 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/tools/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/student08/2025cpu/altera/RISCV5stage/quartus/" { { 0 { 0 ""} 0 8935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737300406498 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/tools/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/student08/2025cpu/altera/RISCV5stage/quartus/" { { 0 { 0 ""} 0 8937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737300406498 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/tools/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/student08/2025cpu/altera/RISCV5stage/quartus/" { { 0 { 0 ""} 0 8939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737300406498 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/tools/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/student08/2025cpu/altera/RISCV5stage/quartus/" { { 0 { 0 ""} 0 8941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737300406498 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1737300406498 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1737300406499 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1737300407014 ""}
{ "Info" "ISTA_SDC_FOUND" "../src/SMU_RV32I_System.sdc " "Reading SDC File: '../src/SMU_RV32I_System.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1737300407753 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1737300407768 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "icpu\|u_controller\|adec\|ALUControl\[0\]\|combout " "Node \"icpu\|u_controller\|adec\|ALUControl\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737300407771 ""} { "Warning" "WSTA_SCC_NODE" "icpu\|u_controller\|adec\|ALUControl\[0\]~15\|datac " "Node \"icpu\|u_controller\|adec\|ALUControl\[0\]~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737300407771 ""} { "Warning" "WSTA_SCC_NODE" "icpu\|u_controller\|adec\|ALUControl\[0\]~15\|combout " "Node \"icpu\|u_controller\|adec\|ALUControl\[0\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737300407771 ""} { "Warning" "WSTA_SCC_NODE" "icpu\|u_controller\|adec\|ALUControl\[0\]\|datab " "Node \"icpu\|u_controller\|adec\|ALUControl\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737300407771 ""}  } { { "../src/myCPU/pipeline_sync/rev06_sync/aludec.sv" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv" 19 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1737300407771 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1737300407788 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1737300407789 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737300407789 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737300407789 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737300407789 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1737300407789 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1737300408050 ""}  } { { "../src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/student08/2025cpu/altera/RISCV5stage/quartus/" { { 0 { 0 ""} 0 8916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737300408050 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_ff  " "Automatically promoted node reset_ff " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1737300408050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_wrap:u_uart_wrap\|uart:u_uart\|serial_out_reg " "Destination node uart_wrap:u_uart_wrap\|uart:u_uart\|serial_out_reg" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart.v" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student08/2025cpu/altera/RISCV5stage/quartus/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737300408050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_wrap:u_uart_wrap\|uart:u_uart\|uart_transmitter:uatransmit\|tx_shift\[1\] " "Destination node uart_wrap:u_uart_wrap\|uart:u_uart\|uart_transmitter:uatransmit\|tx_shift\[1\]" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_transmitter.v" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_transmitter.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student08/2025cpu/altera/RISCV5stage/quartus/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737300408050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TimerCounter:iTimer\|StatusR\[0\] " "Destination node TimerCounter:iTimer\|StatusR\[0\]" {  } { { "../src/myCPU/pipeline_sync/rev06_sync/TimerCounter.v" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/TimerCounter.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student08/2025cpu/altera/RISCV5stage/quartus/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737300408050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO:U_GPIO\|SW_StatusR\[0\] " "Destination node GPIO:U_GPIO\|SW_StatusR\[0\]" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student08/2025cpu/altera/RISCV5stage/quartus/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737300408050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO:U_GPIO\|SW_StatusR\[8\] " "Destination node GPIO:U_GPIO\|SW_StatusR\[8\]" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student08/2025cpu/altera/RISCV5stage/quartus/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737300408050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO:U_GPIO\|SW_StatusR\[7\] " "Destination node GPIO:U_GPIO\|SW_StatusR\[7\]" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student08/2025cpu/altera/RISCV5stage/quartus/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737300408050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO:U_GPIO\|SW_StatusR\[9\] " "Destination node GPIO:U_GPIO\|SW_StatusR\[9\]" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student08/2025cpu/altera/RISCV5stage/quartus/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737300408050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO:U_GPIO\|SW_StatusR\[6\] " "Destination node GPIO:U_GPIO\|SW_StatusR\[6\]" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student08/2025cpu/altera/RISCV5stage/quartus/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737300408050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO:U_GPIO\|SW_StatusR\[5\] " "Destination node GPIO:U_GPIO\|SW_StatusR\[5\]" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student08/2025cpu/altera/RISCV5stage/quartus/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737300408050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO:U_GPIO\|SW_StatusR\[4\] " "Destination node GPIO:U_GPIO\|SW_StatusR\[4\]" {  } { { "../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" "" { Text "/home/student08/2025cpu/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student08/2025cpu/altera/RISCV5stage/quartus/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737300408050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1737300408050 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1737300408050 ""}  } { { "../src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/student08/2025cpu/altera/RISCV5stage/quartus/" { { 0 { 0 ""} 0 2051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737300408050 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1737300408397 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1737300408402 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1737300408402 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737300408409 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737300408418 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1737300408428 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1737300408428 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1737300408433 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1737300408555 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1737300408561 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1737300408561 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1737300409128 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1737300409746 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737300409784 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1737300409790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1737300411197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737300411666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1737300411713 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1737300423874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737300423874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1737300424365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X69_Y24 X80_Y36 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36" {  } { { "loc" "" { Generic "/home/student08/2025cpu/altera/RISCV5stage/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36"} { { 12 { 0 ""} 69 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1737300428579 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1737300428579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:17 " "Fitter routing operations ending: elapsed time is 00:00:17" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737300443356 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.20 " "Total time spent on timing analysis during the Fitter is 2.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1737300443502 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737300443528 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737300443843 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737300443845 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737300444145 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737300444779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2576 " "Peak virtual memory: 2576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737300446135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 00:27:26 2025 " "Processing ended: Mon Jan 20 00:27:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737300446135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737300446135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:42 " "Total CPU time (on all processors): 00:01:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737300446135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1737300446135 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1737300446634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737300446635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 00:27:26 2025 " "Processing started: Mon Jan 20 00:27:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737300446635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1737300446635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SMU_RV32I_System -c SMU_RV32I_System " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SMU_RV32I_System -c SMU_RV32I_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1737300446635 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1737300446786 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1737300448440 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1737300448499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "621 " "Peak virtual memory: 621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737300449524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 00:27:29 2025 " "Processing ended: Mon Jan 20 00:27:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737300449524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737300449524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737300449524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1737300449524 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1737300449615 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1737300450001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737300450002 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 00:27:29 2025 " "Processing started: Mon Jan 20 00:27:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737300450002 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1737300450002 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SMU_RV32I_System -c SMU_RV32I_System " "Command: quartus_sta SMU_RV32I_System -c SMU_RV32I_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1737300450002 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1737300450030 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1737300450136 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 64 " "Parallel compilation is enabled and will use 16 of the 64 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1737300450136 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737300450160 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737300450160 ""}
{ "Info" "ISTA_SDC_FOUND" "../src/SMU_RV32I_System.sdc " "Reading SDC File: '../src/SMU_RV32I_System.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1737300450602 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1737300450616 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "icpu\|u_controller\|adec\|ALUControl\[0\]\|combout " "Node \"icpu\|u_controller\|adec\|ALUControl\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737300450620 ""} { "Warning" "WSTA_SCC_NODE" "icpu\|u_controller\|adec\|ALUControl\[0\]~15\|datad " "Node \"icpu\|u_controller\|adec\|ALUControl\[0\]~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737300450620 ""} { "Warning" "WSTA_SCC_NODE" "icpu\|u_controller\|adec\|ALUControl\[0\]~15\|combout " "Node \"icpu\|u_controller\|adec\|ALUControl\[0\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737300450620 ""} { "Warning" "WSTA_SCC_NODE" "icpu\|u_controller\|adec\|ALUControl\[0\]\|datab " "Node \"icpu\|u_controller\|adec\|ALUControl\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737300450620 ""}  } { { "../src/myCPU/pipeline_sync/rev06_sync/aludec.sv" "" { Text "/home/student08/2025cpu/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv" 19 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1737300450620 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737300450630 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1737300450631 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1737300450637 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1737300450793 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1737300450793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.493 " "Worst-case setup slack is -4.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300450793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300450793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.493            -494.811 CLOCK_50  " "   -4.493            -494.811 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300450793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737300450793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300450807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300450807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 CLOCK_50  " "    0.305               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300450807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737300450807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.167 " "Worst-case recovery slack is 16.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300450811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300450811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.167               0.000 CLOCK_50  " "   16.167               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300450811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737300450811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.730 " "Worst-case removal slack is 2.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300450813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300450813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.730               0.000 CLOCK_50  " "    2.730               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300450813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737300450813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.621 " "Worst-case minimum pulse width slack is 9.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300450815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300450815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.621               0.000 CLOCK_50  " "    9.621               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300450815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737300450815 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1737300450900 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1737300450919 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1737300451250 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737300451375 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1737300451414 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1737300451414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.668 " "Worst-case setup slack is -2.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300451414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300451414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.668            -250.826 CLOCK_50  " "   -2.668            -250.826 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300451414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737300451414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.319 " "Worst-case hold slack is 0.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300451428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300451428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 CLOCK_50  " "    0.319               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300451428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737300451428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.573 " "Worst-case recovery slack is 16.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300451431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300451431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.573               0.000 CLOCK_50  " "   16.573               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300451431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737300451431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.445 " "Worst-case removal slack is 2.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300451434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300451434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.445               0.000 CLOCK_50  " "    2.445               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300451434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737300451434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.644 " "Worst-case minimum pulse width slack is 9.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300451436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300451436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.644               0.000 CLOCK_50  " "    9.644               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300451436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737300451436 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1737300451514 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737300451624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.179 " "Worst-case setup slack is 8.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300451640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300451640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.179               0.000 CLOCK_50  " "    8.179               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300451640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737300451640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.115 " "Worst-case hold slack is 0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300451654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300451654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 CLOCK_50  " "    0.115               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300451654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737300451654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.922 " "Worst-case recovery slack is 17.922" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300451657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300451657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.922               0.000 CLOCK_50  " "   17.922               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300451657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737300451657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.451 " "Worst-case removal slack is 1.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300451661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300451661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.451               0.000 CLOCK_50  " "    1.451               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300451661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737300451661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.371 " "Worst-case minimum pulse width slack is 9.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300451664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300451664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.371               0.000 CLOCK_50  " "    9.371               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737300451664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737300451664 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1737300451964 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1737300451964 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1003 " "Peak virtual memory: 1003 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737300452010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 00:27:32 2025 " "Processing ended: Mon Jan 20 00:27:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737300452010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737300452010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737300452010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1737300452010 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1737300452537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737300452538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 00:27:32 2025 " "Processing started: Mon Jan 20 00:27:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737300452538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1737300452538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SMU_RV32I_System -c SMU_RV32I_System " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SMU_RV32I_System -c SMU_RV32I_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1737300452538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1737300452718 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SMU_RV32I_System.vo /home/student08/2025cpu/altera/RISCV5stage/quartus/simulation/modelsim/ simulation " "Generated file SMU_RV32I_System.vo in folder \"/home/student08/2025cpu/altera/RISCV5stage/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1737300453197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "877 " "Peak virtual memory: 877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737300453236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 00:27:33 2025 " "Processing ended: Mon Jan 20 00:27:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737300453236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737300453236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737300453236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1737300453236 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus Prime Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1737300453343 ""}
