###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_read_row_hits              =       111078   # Number of read row buffer hits
num_write_buf_hits             =            0   # Number of write buffer hits
num_reads_done                 =       143941   # Number of read requests issued
num_writes_done                =        11686   # Number of read requests issued
num_cycles                     =      6365314   # Number of DRAM cycles
num_srefx_cmds                 =            0   # Number of SREFX commands
epoch_num                      =            4   # Number of epochs
num_read_cmds                  =       143940   # Number of READ/READP commands
num_act_cmds                   =        41313   # Number of ACT commands
num_write_row_hits             =         3316   # Number of write row buffer hits
num_pre_cmds                   =        41312   # Number of PRE commands
num_write_cmds                 =        11680   # Number of WRITE/WRITEP commands
num_ondemand_pres              =        35986   # Number of ondemend PRE commands
num_ref_cmds                   =         1224   # Number of REF commands
num_refb_cmds                  =            0   # Number of REFb commands
num_srefe_cmds                 =            0   # Number of SREFE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
all_bank_idle_cycles.0         =      2011821   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1909540   # Cyles of all bank idle in rank rank.1
rank_active_cycles.0           =      4353493   # Cyles of rank active rank.0
rank_active_cycles.1           =      4455774   # Cyles of rank active rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        61959   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        21904   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        22917   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        13483   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        12759   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         9977   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4627   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3711   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1389   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          783   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         2118   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       109743   # Read request latency (cycles)
read_latency[40-59]            =         4176   # Read request latency (cycles)
read_latency[60-79]            =        23394   # Read request latency (cycles)
read_latency[80-99]            =         1385   # Read request latency (cycles)
read_latency[100-119]          =          789   # Read request latency (cycles)
read_latency[120-139]          =          547   # Read request latency (cycles)
read_latency[140-159]          =          358   # Read request latency (cycles)
read_latency[160-179]          =          284   # Read request latency (cycles)
read_latency[180-199]          =          313   # Read request latency (cycles)
read_latency[200-]             =         2951   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =          354   # Write cmd latency (cycles)
write_latency[80-99]           =          372   # Write cmd latency (cycles)
write_latency[100-119]         =          177   # Write cmd latency (cycles)
write_latency[120-139]         =          219   # Write cmd latency (cycles)
write_latency[140-159]         =          647   # Write cmd latency (cycles)
write_latency[160-179]         =          393   # Write cmd latency (cycles)
write_latency[180-199]         =          325   # Write cmd latency (cycles)
write_latency[200-]            =         9191   # Write cmd latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
ref_energy                     =  2.29375e+09   # Refresh energy
write_energy                   =  6.36887e+07   # Write energy
act_energy                     =  3.36321e+08   # Activation energy
read_energy                    =  8.84367e+08   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
act_stb_energy.0               =  3.42707e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.50759e+09   # Active standby energy rank.1
pre_stb_energy.0               =  1.35194e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.28321e+09   # Precharge standby energy rank.1
average_interarrival           =      40.8995   # Average request interarrival latency (cycles)
average_read_latency           =      41.4699   # Average read request latency (cycles)
average_power                  =      2065.56   # Average power (mW)
average_bandwidth              =      2.08633   # Average bandwidth
total_energy                   =  1.31479e+10   # Total energy (pJ)
