# Reading pref.tcl
# do cnt100_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Universidade-de-Aveiro---LECI/UA/FPGA/MiniProjecto/CntUp100.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:31:05 on May 13,2022
# vcom -reportprogress 300 -93 -work work D:/Universidade-de-Aveiro---LECI/UA/FPGA/MiniProjecto/CntUp100.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CntUp100
# -- Compiling architecture Behavioral of CntUp100
# End time: 10:31:05 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work D:/Universidade-de-Aveiro---LECI/UA/FPGA/MiniProjecto/CntUp100.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:31:11 on May 13,2022
# vcom -reportprogress 300 -work work D:/Universidade-de-Aveiro---LECI/UA/FPGA/MiniProjecto/CntUp100.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CntUp100
# -- Compiling architecture Behavioral of CntUp100
# End time: 10:31:11 on May 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Universidade-de-Aveiro---LECI/UA/FPGA/MiniProjecto/CntUpTest100.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:31:13 on May 13,2022
# vcom -reportprogress 300 -work work D:/Universidade-de-Aveiro---LECI/UA/FPGA/MiniProjecto/CntUpTest100.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CntUpTest100
# -- Compiling architecture Stimulus of CntUpTest100
# -- Loading package NUMERIC_STD
# -- Loading entity CntUp100
# End time: 10:31:14 on May 13,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.cntuptest100(stimulus)
# vsim work.cntuptest100(stimulus) 
# Start time: 10:31:24 on May 13,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.cntuptest100(stimulus)
# Loading work.cntup100(behavioral)
add wave -position end  sim:/cntuptest100/s_clk
add wave -position end  sim:/cntuptest100/s_reset
add wave -position end  sim:/cntuptest100/s_enable
add wave -position end  sim:/cntuptest100/s_count
run
# End time: 10:32:21 on May 13,2022, Elapsed time: 0:00:57
# Errors: 0, Warnings: 0
