{COMPONENT C:\USERS\JEFF\SRC\ROSCOE\PLDS\BUSCTRL\BUSCTRL.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Fri Apr 19 17:58:05 2024 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P CPU_CLK {Pt "INPUT"}{Lq 0}{Ploc 100 840}}
   {P NDEV_WAI {Pt "INPUT"}{Lq 0}{Ploc 100 820}}
   {P DRAMUN0 {Pt "INPUT"}{Lq 0}{Ploc 100 780}}
   {P DRAMUN1 {Pt "INPUT"}{Lq 0}{Ploc 100 760}}
   {P DRAMUN2 {Pt "INPUT"}{Lq 0}{Ploc 100 740}}
   {P DRAMUN3 {Pt "INPUT"}{Lq 0}{Ploc 100 720}}
   {P DRAMUN4 {Pt "INPUT"}{Lq 0}{Ploc 100 700}}
   {P DRAMUN5 {Pt "INPUT"}{Lq 0}{Ploc 100 680}}
   {P DRAMUN6 {Pt "INPUT"}{Lq 0}{Ploc 100 660}}
   {P DRAMUN7 {Pt "INPUT"}{Lq 0}{Ploc 100 640}}
   {P NCPU_AS {Pt "INPUT"}{Lq 0}{Ploc 100 620}}
   {P CPU_CL16 {Pt "INPUT"}{Lq 0}{Ploc 100 600}}
   {P NSYS_RES {Pt "INPUT"}{Lq 0}{Ploc 100 580}}
   {P CPU_A31 {Pt "INPUT"}{Lq 0}{Ploc 100 560}}
   {P CPU_A30 {Pt "INPUT"}{Lq 0}{Ploc 100 540}}
   {P CPU_A29 {Pt "INPUT"}{Lq 0}{Ploc 100 520}}
   {P CPU_A28 {Pt "INPUT"}{Lq 0}{Ploc 100 500}}
   {P CPU_A27 {Pt "INPUT"}{Lq 0}{Ploc 100 480}}
   {P CPU_A26 {Pt "INPUT"}{Lq 0}{Ploc 100 460}}
   {P CPU_A25 {Pt "INPUT"}{Lq 0}{Ploc 100 440}}
   {P CPU_A24 {Pt "INPUT"}{Lq 0}{Ploc 100 420}}
   {P CPU_A23 {Pt "INPUT"}{Lq 0}{Ploc 100 400}}
   {P CPU_A22 {Pt "INPUT"}{Lq 0}{Ploc 100 380}}
   {P CPU_A21 {Pt "INPUT"}{Lq 0}{Ploc 100 360}}
   {P CPU_A20 {Pt "INPUT"}{Lq 0}{Ploc 100 340}}
   {P CPU_A19 {Pt "INPUT"}{Lq 0}{Ploc 100 320}}
   {P CPU_A18 {Pt "INPUT"}{Lq 0}{Ploc 100 300}}
   {P CPU_A17 {Pt "INPUT"}{Lq 0}{Ploc 100 280}}
   {P CPU_A16 {Pt "INPUT"}{Lq 0}{Ploc 100 260}}
   {P CPU_AA1 {Pt "INPUT"}{Lq 0}{Ploc 100 240}}
   {P CPU_AA0 {Pt "INPUT"}{Lq 0}{Ploc 100 220}}
   {P CPU_FC0 {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P CPU_FC1 {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P CPU_FC2 {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P CPU_SIZ0 {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P CPU_SIZ1 {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P RESET_CO {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P CPU_RW {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P NSYS_RES {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P NSRAM_BA {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P NSRAM_BA {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P NDEV8BIT {Pt "I/O"}{Lq 0}{Ploc 360 20}}
   {P NDEV16BI {Pt "I/O"}{Lq 0}{Ploc 360 40}}
   {P NDEV32BI {Pt "I/O"}{Lq 0}{Ploc 360 60}}
   {P NINT_ACK {Pt "I/O"}{Lq 0}{Ploc 360 80}}
   {P NBIGFLAS {Pt "I/O"}{Lq 0}{Ploc 360 100}}
   {P NCPU_RD {Pt "I/O"}{Lq 0}{Ploc 360 120}}
   {P NDRAM_WE {Pt "I/O"}{Lq 0}{Ploc 360 140}}
   {P NDRAM_DA {Pt "I/O"}{Lq 0}{Ploc 360 160}}
   {P DRAM_MUX {Pt "I/O"}{Lq 0}{Ploc 360 180}}
   {P NDRAM_3 {Pt "I/O"}{Lq 0}{Ploc 360 200}}
   {P NDRAM_2 {Pt "I/O"}{Lq 0}{Ploc 360 220}}
   {P NDRAM_1 {Pt "I/O"}{Lq 0}{Ploc 360 240}}
   {P NDRAM_0 {Pt "I/O"}{Lq 0}{Ploc 360 260}}
   {P NDRAM_S1 {Pt "I/O"}{Lq 0}{Ploc 360 280}}
   {P NDRAM_S2 {Pt "I/O"}{Lq 0}{Ploc 360 300}}
   {P NDRAM_S3 {Pt "I/O"}{Lq 0}{Ploc 360 320}}
   {P NDRAM_S4 {Pt "I/O"}{Lq 0}{Ploc 360 340}}
   {P NDRAM_S1 {Pt "I/O"}{Lq 0}{Ploc 360 360}}
   {P NDRAM_S2 {Pt "I/O"}{Lq 0}{Ploc 360 380}}
   {P NDRAM_S3 {Pt "I/O"}{Lq 0}{Ploc 360 400}}
   {P NDRAM_S4 {Pt "I/O"}{Lq 0}{Ploc 360 420}}
   {P NBFLASH_ {Pt "I/O"}{Lq 0}{Ploc 360 440}}
   {P NBFLASH_ {Pt "I/O"}{Lq 0}{Ploc 360 460}}
   {P NCPU_HAL {Pt "I/O"}{Lq 0}{Ploc 360 480}}
   {P NCPU_CII {Pt "I/O"}{Lq 0}{Ploc 360 500}}
   {P NCPU_STE {Pt "I/O"}{Lq 0}{Ploc 360 520}}
   {P NCPU_BER {Pt "I/O"}{Lq 0}{Ploc 360 540}}
   {P NCPU_D1 {Pt "I/O"}{Lq 0}{Ploc 360 560}}
   {P NCPU_D0 {Pt "I/O"}{Lq 0}{Ploc 360 580}}
   {P N3V_DATA {Pt "I/O"}{Lq 0}{Ploc 360 600}}
   {P UNUSED1 {Pt "I/O"}{Lq 0}{Ploc 360 620}}
   {P NSRAM_BA {Pt "I/O"}{Lq 0}{Ploc 360 640}}
   {P NSRAM_BA {Pt "I/O"}{Lq 0}{Ploc 360 660}}
   {P NSRAM_LL {Pt "I/O"}{Lq 0}{Ploc 360 680}}
   {P NSRAM_LH {Pt "I/O"}{Lq 0}{Ploc 360 700}}
   {P NSRAM_UL {Pt "I/O"}{Lq 0}{Ploc 360 720}}
   {P NSRAM_UH {Pt "I/O"}{Lq 0}{Ploc 360 740}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 230 870}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 850}
   {Pnl 120 830}
   [Ts 15][Tj "RC"]
   {Pnl 120 790}
   {Pnl 120 770}
   {Pnl 120 750}
   {Pnl 120 730}
   {Pnl 120 710}
   {Pnl 120 690}
   {Pnl 120 670}
   {Pnl 120 650}
   {Pnl 120 630}
   {Pnl 120 610}
   {Pnl 120 590}
   {Pnl 120 570}
   {Pnl 120 550}
   {Pnl 120 530}
   {Pnl 120 510}
   {Pnl 120 490}
   {Pnl 120 470}
   {Pnl 120 450}
   {Pnl 120 430}
   {Pnl 120 410}
   {Pnl 120 390}
   {Pnl 120 370}
   {Pnl 120 350}
   {Pnl 120 330}
   {Pnl 120 310}
   {Pnl 120 290}
   {Pnl 120 270}
   {Pnl 120 250}
   {Pnl 120 230}
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 340 30}
   {Pnl 340 50}
   {Pnl 340 70}
   {Pnl 340 90}
   {Pnl 340 110}
   {Pnl 340 130}
   {Pnl 340 150}
   {Pnl 340 170}
   {Pnl 340 190}
   {Pnl 340 210}
   {Pnl 340 230}
   {Pnl 340 250}
   {Pnl 340 270}
   {Pnl 340 290}
   {Pnl 340 310}
   {Pnl 340 330}
   {Pnl 340 350}
   {Pnl 340 370}
   {Pnl 340 390}
   {Pnl 340 410}
   {Pnl 340 430}
   {Pnl 340 450}
   {Pnl 340 470}
   {Pnl 340 490}
   {Pnl 340 510}
   {Pnl 340 530}
   {Pnl 340 550}
   {Pnl 340 570}
   {Pnl 340 590}
   {Pnl 340 610}
   {Pnl 340 630}
   {Pnl 340 650}
   {Pnl 340 670}
   {Pnl 340 690}
   {Pnl 340 710}
   {Pnl 340 730}
   {Pnl 340 750}

   {Sd A 87 90 28 29 30 31 32 33 35 36 41 47 49 52 53 54 55 56 57 58 60 61 63 64 65 67 68 69 70 71 72 76 77 78 79 80 83 88 89 92 93 1 2 5 6 7 8 9 10 12 13 14 16 17 19 20 21 22 23 24 25 27 37 40 42 44 45 46 48 50 75 81 94 96 97 98 99 100}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 860 330 0}
   {L 130 840 100 840}
   {L 130 850 140 840 130 830}
   {L 130 820 100 820}
   {L 130 830 140 820 130 810}
   {L 130 780 100 780}
   {L 130 760 100 760}
   {L 130 740 100 740}
   {L 130 720 100 720}
   {L 130 700 100 700}
   {L 130 680 100 680}
   {L 130 660 100 660}
   {L 130 640 100 640}
   {L 130 620 100 620}
   {L 130 600 100 600}
   {L 130 580 100 580}
   {L 130 560 100 560}
   {L 130 540 100 540}
   {L 130 520 100 520}
   {L 130 500 100 500}
   {L 130 480 100 480}
   {L 130 460 100 460}
   {L 130 440 100 440}
   {L 130 420 100 420}
   {L 130 400 100 400}
   {L 130 380 100 380}
   {L 130 360 100 360}
   {L 130 340 100 340}
   {L 130 320 100 320}
   {L 130 300 100 300}
   {L 130 280 100 280}
   {L 130 260 100 260}
   {L 130 240 100 240}
   {L 130 220 100 220}
   {L 130 200 100 200}
   {L 130 180 100 180}
   {L 130 160 100 160}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 130 80 100 80}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 130 20 100 20}
   {L 330 20 360 20}
   {L 330 40 360 40}
   {L 330 60 360 60}
   {L 330 80 360 80}
   {L 330 100 360 100}
   {L 330 120 360 120}
   {L 330 140 360 140}
   {L 330 160 360 160}
   {L 330 180 360 180}
   {L 330 200 360 200}
   {L 330 220 360 220}
   {L 330 240 360 240}
   {L 330 260 360 260}
   {L 330 280 360 280}
   {L 330 300 360 300}
   {L 330 320 360 320}
   {L 330 340 360 340}
   {L 330 360 360 360}
   {L 330 380 360 380}
   {L 330 400 360 400}
   {L 330 420 360 420}
   {L 330 440 360 440}
   {L 330 460 360 460}
   {L 330 480 360 480}
   {L 330 500 360 500}
   {L 330 520 360 520}
   {L 330 540 360 540}
   {L 330 560 360 560}
   {L 330 580 360 580}
   {L 330 600 360 600}
   {L 330 620 360 620}
   {L 330 640 360 640}
   {L 330 660 360 660}
   {L 330 680 360 680}
   {L 330 700 360 700}
   {L 330 720 360 720}
   {L 330 740 360 740}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "CPU_CLK" 140 840}
   {T "NDEV_WAI" 140 820}
   {T "DRAMUN0" 140 780}
   {T "DRAMUN1" 140 760}
   {T "DRAMUN2" 140 740}
   {T "DRAMUN3" 140 720}
   {T "DRAMUN4" 140 700}
   {T "DRAMUN5" 140 680}
   {T "DRAMUN6" 140 660}
   {T "DRAMUN7" 140 640}
   {T "NCPU_AS" 140 620}
   {T "CPU_CL16" 140 600}
   {T "NSYS_RES" 140 580}
   {T "CPU_A31" 140 560}
   {T "CPU_A30" 140 540}
   {T "CPU_A29" 140 520}
   {T "CPU_A28" 140 500}
   {T "CPU_A27" 140 480}
   {T "CPU_A26" 140 460}
   {T "CPU_A25" 140 440}
   {T "CPU_A24" 140 420}
   {T "CPU_A23" 140 400}
   {T "CPU_A22" 140 380}
   {T "CPU_A21" 140 360}
   {T "CPU_A20" 140 340}
   {T "CPU_A19" 140 320}
   {T "CPU_A18" 140 300}
   {T "CPU_A17" 140 280}
   {T "CPU_A16" 140 260}
   {T "CPU_AA1" 140 240}
   {T "CPU_AA0" 140 220}
   {T "CPU_FC0" 140 200}
   {T "CPU_FC1" 140 180}
   {T "CPU_FC2" 140 160}
   {T "CPU_SIZ0" 140 140}
   {T "CPU_SIZ1" 140 120}
   {T "RESET_CO" 140 100}
   {T "CPU_RW" 140 80}
   {T "NSYS_RES" 140 60}
   {T "NSRAM_BA" 140 40}
   {T "NSRAM_BA" 140 20}
   [Tj "RC"]
   {T "NDEV8BIT" 320 20}
   {T "NDEV16BI" 320 40}
   {T "NDEV32BI" 320 60}
   {T "NINT_ACK" 320 80}
   {T "NBIGFLAS" 320 100}
   {T "NCPU_RD" 320 120}
   {T "NDRAM_WE" 320 140}
   {T "NDRAM_DA" 320 160}
   {T "DRAM_MUX" 320 180}
   {T "NDRAM_3" 320 200}
   {T "NDRAM_2" 320 220}
   {T "NDRAM_1" 320 240}
   {T "NDRAM_0" 320 260}
   {T "NDRAM_S1" 320 280}
   {T "NDRAM_S2" 320 300}
   {T "NDRAM_S3" 320 320}
   {T "NDRAM_S4" 320 340}
   {T "NDRAM_S1" 320 360}
   {T "NDRAM_S2" 320 380}
   {T "NDRAM_S3" 320 400}
   {T "NDRAM_S4" 320 420}
   {T "NBFLASH_" 320 440}
   {T "NBFLASH_" 320 460}
   {T "NCPU_HAL" 320 480}
   {T "NCPU_CII" 320 500}
   {T "NCPU_STE" 320 520}
   {T "NCPU_BER" 320 540}
   {T "NCPU_D1" 320 560}
   {T "NCPU_D0" 320 580}
   {T "N3V_DATA" 320 600}
   {T "UNUSED1" 320 620}
   {T "NSRAM_BA" 320 640}
   {T "NSRAM_BA" 320 660}
   {T "NSRAM_LL" 320 680}
   {T "NSRAM_LH" 320 700}
   {T "NSRAM_UL" 320 720}
   {T "NSRAM_UH" 320 740}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "F1508ISPTQFP100" 230 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD C:\USERS\JEFF\SRC\ROSCOE\PLDS\BUSCTRL\BUSCTRL 230 860}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N CPU_CLK
   }
   {N NDEV_WAI
   }
   {N DRAMUN0
   }
   {N DRAMUN1
   }
   {N DRAMUN2
   }
   {N DRAMUN3
   }
   {N DRAMUN4
   }
   {N DRAMUN5
   }
   {N DRAMUN6
   }
   {N DRAMUN7
   }
   {N NCPU_AS
   }
   {N CPU_CL16
   }
   {N NSYS_RES
   }
   {N CPU_A31
   }
   {N CPU_A30
   }
   {N CPU_A29
   }
   {N CPU_A28
   }
   {N CPU_A27
   }
   {N CPU_A26
   }
   {N CPU_A25
   }
   {N CPU_A24
   }
   {N CPU_A23
   }
   {N CPU_A22
   }
   {N CPU_A21
   }
   {N CPU_A20
   }
   {N CPU_A19
   }
   {N CPU_A18
   }
   {N CPU_A17
   }
   {N CPU_A16
   }
   {N CPU_AA1
   }
   {N CPU_AA0
   }
   {N CPU_FC0
   }
   {N CPU_FC1
   }
   {N CPU_FC2
   }
   {N CPU_SIZ0
   }
   {N CPU_SIZ1
   }
   {N RESET_CO
   }
   {N CPU_RW
   }
   {N NSYS_RES
   }
   {N NSRAM_BA
   }
   {N NSRAM_BA
   }
   {N NDEV8BIT
   }
   {N NDEV16BI
   }
   {N NDEV32BI
   }
   {N NINT_ACK
   }
   {N NBIGFLAS
   }
   {N NCPU_RD
   }
   {N NDRAM_WE
   }
   {N NDRAM_DA
   }
   {N DRAM_MUX
   }
   {N NDRAM_3
   }
   {N NDRAM_2
   }
   {N NDRAM_1
   }
   {N NDRAM_0
   }
   {N NDRAM_S1
   }
   {N NDRAM_S2
   }
   {N NDRAM_S3
   }
   {N NDRAM_S4
   }
   {N NDRAM_S1
   }
   {N NDRAM_S2
   }
   {N NDRAM_S3
   }
   {N NDRAM_S4
   }
   {N NBFLASH_
   }
   {N NBFLASH_
   }
   {N NCPU_HAL
   }
   {N NCPU_CII
   }
   {N NCPU_STE
   }
   {N NCPU_BER
   }
   {N NCPU_D1
   }
   {N NCPU_D0
   }
   {N N3V_DATA
   }
   {N UNUSED1
   }
   {N NSRAM_BA
   }
   {N NSRAM_BA
   }
   {N NSRAM_LL
   }
   {N NSRAM_LH
   }
   {N NSRAM_UL
   }
   {N NSRAM_UH
   }
  }

  {SUBCOMP
  }
 }
}
