{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558303549182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558303549183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 19:05:48 2019 " "Processing started: Sun May 19 19:05:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558303549183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558303549183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta contador_final -c contador_final " "Command: quartus_sta contador_final -c contador_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558303549184 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1558303549333 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1558303549604 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1558303549654 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1558303549654 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "contador_final.sdc " "Synopsys Design Constraints File file not found: 'contador_final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1558303549905 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1558303549918 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_FPGA CLOCK_FPGA " "create_clock -period 1.000 -name CLOCK_FPGA CLOCK_FPGA" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558303549919 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_hfj:auto_generated\|counter_reg_bit\[25\] lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_hfj:auto_generated\|counter_reg_bit\[25\] " "create_clock -period 1.000 -name lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_hfj:auto_generated\|counter_reg_bit\[25\] lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_hfj:auto_generated\|counter_reg_bit\[25\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558303549919 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558303549919 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1558303550011 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1558303550012 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1558303550013 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1558303550039 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1558303550069 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1558303550069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.815 " "Worst-case setup slack is -4.815" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303550072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303550072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.815      -121.264 CLOCK_FPGA  " "   -4.815      -121.264 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303550072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.792        -2.188 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_hfj:auto_generated\|counter_reg_bit\[25\]  " "   -0.792        -2.188 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_hfj:auto_generated\|counter_reg_bit\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303550072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558303550072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.058 " "Worst-case hold slack is -2.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303550076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303550076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.058        -2.922 CLOCK_FPGA  " "   -2.058        -2.922 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303550076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_hfj:auto_generated\|counter_reg_bit\[25\]  " "    0.453         0.000 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_hfj:auto_generated\|counter_reg_bit\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303550076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558303550076 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558303550080 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558303550084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303550087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303550087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -41.662 CLOCK_FPGA  " "   -3.000       -41.662 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303550087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_hfj:auto_generated\|counter_reg_bit\[25\]  " "   -1.487        -5.948 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_hfj:auto_generated\|counter_reg_bit\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303550087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558303550087 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1558303550211 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1558303550255 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1558303550953 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1558303551027 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1558303551033 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1558303551033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.190 " "Worst-case setup slack is -4.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303551036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303551036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.190      -105.391 CLOCK_FPGA  " "   -4.190      -105.391 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303551036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.621        -1.693 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_hfj:auto_generated\|counter_reg_bit\[25\]  " "   -0.621        -1.693 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_hfj:auto_generated\|counter_reg_bit\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303551036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558303551036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.887 " "Worst-case hold slack is -1.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303551042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303551042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.887        -2.115 CLOCK_FPGA  " "   -1.887        -2.115 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303551042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_hfj:auto_generated\|counter_reg_bit\[25\]  " "    0.401         0.000 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_hfj:auto_generated\|counter_reg_bit\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303551042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558303551042 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558303551046 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558303551051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303551055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303551055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -41.662 CLOCK_FPGA  " "   -3.000       -41.662 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303551055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_hfj:auto_generated\|counter_reg_bit\[25\]  " "   -1.487        -5.948 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_hfj:auto_generated\|counter_reg_bit\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303551055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558303551055 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1558303551122 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1558303551293 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1558303551294 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1558303551294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.578 " "Worst-case setup slack is -1.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303551320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303551320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.578       -39.052 CLOCK_FPGA  " "   -1.578       -39.052 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303551320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217         0.000 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_hfj:auto_generated\|counter_reg_bit\[25\]  " "    0.217         0.000 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_hfj:auto_generated\|counter_reg_bit\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303551320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558303551320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.978 " "Worst-case hold slack is -0.978" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303551376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303551376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.978        -3.902 CLOCK_FPGA  " "   -0.978        -3.902 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303551376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_hfj:auto_generated\|counter_reg_bit\[25\]  " "    0.186         0.000 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_hfj:auto_generated\|counter_reg_bit\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303551376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558303551376 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558303551454 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558303551471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303551478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303551478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -30.677 CLOCK_FPGA  " "   -3.000       -30.677 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303551478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_hfj:auto_generated\|counter_reg_bit\[25\]  " "   -1.000        -4.000 lpm_counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_hfj:auto_generated\|counter_reg_bit\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558303551478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558303551478 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1558303552171 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1558303552171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558303552333 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 19:05:52 2019 " "Processing ended: Sun May 19 19:05:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558303552333 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558303552333 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558303552333 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558303552333 ""}
