$date
  Tue Oct 17 11:56:46 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module elaborator_tb $end
$var reg 8 ! inputsignal[7:0] $end
$var reg 4 " outputsignal[3:0] $end
$scope module uut $end
$var reg 8 # datainput[7:0] $end
$var reg 4 $ dataoutput[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
bUUUUUUUU !
bUUUU "
bUUUUUUUU #
bUUUU $
#100000000
b01101100 !
b0110 "
b01101100 #
b0110 $
#110000000
b00011111 !
b0001 "
b00011111 #
b0001 $
#120000000
b10100101 !
b1010 "
b10100101 #
b1010 $
#130000000
