Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date             : Sun Nov 12 05:34:28 2017
| Host             : Shana-Laptop running 64-bit major release  (build 9200)
| Command          : report_power -file Main_power_routed.rpt -pb Main_power_summary_routed.pb -rpx Main_power_routed.rpx
| Design           : Main
| Device           : xc7k325tffg676-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 20.402       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 19.930       |
| Device Static (W)        | 0.473        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 61.5         |
| Junction Temperature (C) | 63.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     5.652 |     4559 |       --- |             --- |
|   LUT as Logic           |     5.162 |     2074 |    203800 |            1.02 |
|   Register               |     0.218 |     1764 |    407600 |            0.43 |
|   CARRY4                 |     0.139 |       58 |     50950 |            0.11 |
|   BUFG                   |     0.093 |        5 |        32 |           15.63 |
|   F7/F8 Muxes            |     0.022 |      424 |    203800 |            0.21 |
|   LUT as Distributed RAM |     0.018 |       22 |     64000 |            0.03 |
|   Others                 |     0.000 |       51 |       --- |             --- |
| Signals                  |     7.533 |     3493 |       --- |             --- |
| Block RAM                |     0.517 |      1.5 |       445 |            0.34 |
| I/O                      |     6.228 |       46 |       400 |           11.50 |
| Static Power             |     0.473 |          |           |                 |
| Total                    |    20.402 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    14.098 |      13.752 |      0.346 |
| Vccaux    |       1.800 |     0.268 |       0.225 |      0.043 |
| Vcco33    |       3.300 |     1.726 |       1.725 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.008 |       0.007 |      0.001 |
| Vcco15    |       1.500 |     0.020 |       0.019 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.047 |       0.040 |      0.007 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| Main                                             |    19.930 |
|   M2                                             |     0.227 |
|   M4                                             |     0.003 |
|   SCPU                                           |    11.640 |
|     Control_Stall                                |     0.202 |
|     EXE                                          |     0.561 |
|       ALU                                        |     0.155 |
|     ID                                           |     3.840 |
|       Regs                                       |     1.989 |
|     IF                                           |     4.725 |
|       IM                                         |     0.620 |
|         U0                                       |     0.620 |
|           synth_options.dist_mem_inst            |     0.620 |
|             gen_rom.rom_inst                     |     0.620 |
|       PC_Reg                                     |     1.739 |
|     MEM                                          |     1.534 |
|       DM                                         |     0.666 |
|         U0                                       |     0.666 |
|           inst_blk_mem_gen                       |     0.666 |
|             gnbram.gnativebmg.native_blk_mem_gen |     0.666 |
|               valid.cstr                         |     0.666 |
|                 ramloop[0].ram.r                 |     0.666 |
|                   prim_init.ram                  |     0.666 |
|     WB                                           |     0.779 |
|   VGA                                            |     0.389 |
|   VGA_DEBUG                                      |     0.843 |
|     Mram_data_buf1                               |     0.006 |
|     Mram_data_buf2                               |     0.005 |
|     Mram_data_buf3                               |     0.005 |
|     Mram_data_buf4                               |     0.005 |
|     Mram_data_buf5                               |     0.004 |
|     Mram_data_buf61                              |     0.001 |
|     Mram_data_buf62                              |     0.001 |
|   clk_div                                        |     0.181 |
+--------------------------------------------------+-----------+


