# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2012 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
# Date created = 17:44:48  June 06, 2015
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Dunna_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C20F484C7
set_global_assignment -name TOP_LEVEL_ENTITY palaplaca
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "12.1 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "17:44:48  JUNE 06, 2015"
set_global_assignment -name LAST_QUARTUS_VERSION "12.1 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_L1 -to clk
set_location_assignment PIN_E2 -to display1[6]
set_location_assignment PIN_F1 -to display1[5]
set_location_assignment PIN_F2 -to display1[4]
set_location_assignment PIN_H1 -to display1[3]
set_location_assignment PIN_H2 -to display1[2]
set_location_assignment PIN_J1 -to display1[1]
set_location_assignment PIN_J2 -to display1[0]
set_location_assignment PIN_D1 -to display2[6]
set_location_assignment PIN_D2 -to display2[5]
set_location_assignment PIN_G3 -to display2[4]
set_location_assignment PIN_H4 -to display2[3]
set_location_assignment PIN_H5 -to display2[2]
set_location_assignment PIN_H6 -to display2[1]
set_location_assignment PIN_E1 -to display2[0]
set_location_assignment PIN_D3 -to display3[6]
set_location_assignment PIN_E4 -to display3[5]
set_location_assignment PIN_E3 -to display3[4]
set_location_assignment PIN_C1 -to display3[3]
set_location_assignment PIN_C2 -to display3[2]
set_location_assignment PIN_G6 -to display3[1]
set_location_assignment PIN_G5 -to display3[0]
set_location_assignment PIN_D4 -to display4[6]
set_location_assignment PIN_F3 -to display4[5]
set_location_assignment PIN_L8 -to display4[4]
set_location_assignment PIN_J4 -to display4[3]
set_location_assignment PIN_D6 -to display4[2]
set_location_assignment PIN_D5 -to display4[1]
set_location_assignment PIN_F4 -to display4[0]
set_location_assignment PIN_L2 -to morse[9]
set_location_assignment PIN_M1 -to morse[8]
set_location_assignment PIN_M2 -to morse[7]
set_location_assignment PIN_U11 -to morse[6]
set_location_assignment PIN_U12 -to morse[5]
set_location_assignment PIN_W12 -to morse[4]
set_location_assignment PIN_V12 -to morse[3]
set_location_assignment PIN_M22 -to morse[2]
set_location_assignment PIN_L21 -to morse[1]
set_location_assignment PIN_L22 -to morse[0]
set_location_assignment PIN_T22 -to op[2]
set_location_assignment PIN_R21 -to op[1]
set_location_assignment PIN_R22 -to op[0]
set_location_assignment PIN_T21 -to reset
set_location_assignment PIN_Y21 -to pc_out[7]
set_location_assignment PIN_Y22 -to pc_out[6]
set_location_assignment PIN_W21 -to pc_out[5]
set_location_assignment PIN_W22 -to pc_out[4]
set_location_assignment PIN_V21 -to pc_out[3]
set_location_assignment PIN_V22 -to pc_out[2]
set_location_assignment PIN_U21 -to pc_out[1]
set_location_assignment PIN_U22 -to pc_out[0]
set_location_assignment PIN_U18 -to s0[7]
set_location_assignment PIN_Y18 -to s0[6]
set_location_assignment PIN_V19 -to s0[5]
set_location_assignment PIN_T18 -to s0[4]
set_location_assignment PIN_Y19 -to s0[3]
set_location_assignment PIN_U19 -to s0[2]
set_location_assignment PIN_R19 -to s0[1]
set_location_assignment PIN_R20 -to s0[0]
set_location_assignment PIN_A4 -to AUD_BCLK
set_location_assignment PIN_B5 -to AUD_DACDAT
set_location_assignment PIN_A5 -to AUD_DACLRCK
set_location_assignment PIN_B4 -to AUD_XCK
set_location_assignment PIN_E12 -to CLOCK_27[1]
set_location_assignment PIN_D12 -to CLOCK_27[0]
set_location_assignment PIN_A3 -to I2C_SCLK
set_location_assignment PIN_B3 -to I2C_SDAT
set_global_assignment -name VERILOG_FILE ../Codigos/VGA_Audio_PLL.v
set_global_assignment -name VERILOG_FILE ../Codigos/uc.v
set_global_assignment -name VERILOG_FILE ../Codigos/palaplaca.v
set_global_assignment -name VERILOG_FILE ../Codigos/monociclo.v
set_global_assignment -name VERILOG_FILE ../Codigos/ModuloSonido.v
set_global_assignment -name VERILOG_FILE ../Codigos/microc.v
set_global_assignment -name VERILOG_FILE ../Codigos/memprog.v
set_global_assignment -name VERILOG_FILE ../Codigos/I2C_Controller.v
set_global_assignment -name VERILOG_FILE ../Codigos/I2C_AV_Config.v
set_global_assignment -name VERILOG_FILE ../Codigos/componentes.v
set_global_assignment -name VERILOG_FILE ../Codigos/alu.v
set_global_assignment -name VERILOG_FILE ../Codigos/adio_codec.v
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top