============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sat Oct 29 15:14:58 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'finger_img', assumed default net type 'wire' in ../../RTL/image_process.v(226)
HDL-7007 CRITICAL-WARNING: 'finger_img' is already implicitly declared on line 226 in ../../RTL/image_process.v(243)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6227 instances
RUN-0007 : 2457 luts, 2187 seqs, 954 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7373 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4921 nets have 2 pins
RUN-1001 : 1526 nets have [3 - 5] pins
RUN-1001 : 761 nets have [6 - 10] pins
RUN-1001 : 88 nets have [11 - 20] pins
RUN-1001 : 68 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1395     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     583     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  36   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 195
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6225 instances, 2457 luts, 2187 seqs, 1411 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1803 pins
PHY-0007 : Cell area utilization is 26%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29441, tnet num: 7371, tinst num: 6225, tnode num: 36620, tedge num: 48611.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.233854s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (100.0%)

RUN-1004 : used memory is 270 MB, reserved memory is 249 MB, peak memory is 270 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7371 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.386593s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (100.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.85542e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6225.
PHY-3001 : End clustering;  0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.23859e+06, overlap = 47.25
PHY-3002 : Step(2): len = 1.05938e+06, overlap = 55.2812
PHY-3002 : Step(3): len = 616559, overlap = 93.5312
PHY-3002 : Step(4): len = 541148, overlap = 89.9375
PHY-3002 : Step(5): len = 436345, overlap = 86.2188
PHY-3002 : Step(6): len = 392257, overlap = 109.938
PHY-3002 : Step(7): len = 345712, overlap = 137.969
PHY-3002 : Step(8): len = 316848, overlap = 147.688
PHY-3002 : Step(9): len = 276354, overlap = 187.531
PHY-3002 : Step(10): len = 249743, overlap = 224.219
PHY-3002 : Step(11): len = 231313, overlap = 245.844
PHY-3002 : Step(12): len = 218441, overlap = 274.031
PHY-3002 : Step(13): len = 206606, overlap = 293
PHY-3002 : Step(14): len = 188528, overlap = 317.438
PHY-3002 : Step(15): len = 178820, overlap = 336.844
PHY-3002 : Step(16): len = 169567, overlap = 337.375
PHY-3002 : Step(17): len = 163708, overlap = 337.906
PHY-3002 : Step(18): len = 159754, overlap = 351.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.93398e-06
PHY-3002 : Step(19): len = 169333, overlap = 314.906
PHY-3002 : Step(20): len = 178149, overlap = 295.031
PHY-3002 : Step(21): len = 185055, overlap = 220.969
PHY-3002 : Step(22): len = 200137, overlap = 190.219
PHY-3002 : Step(23): len = 199909, overlap = 158.344
PHY-3002 : Step(24): len = 203431, overlap = 126.562
PHY-3002 : Step(25): len = 204039, overlap = 98.5625
PHY-3002 : Step(26): len = 196462, overlap = 91.6875
PHY-3002 : Step(27): len = 193813, overlap = 86.3125
PHY-3002 : Step(28): len = 191215, overlap = 87.875
PHY-3002 : Step(29): len = 185160, overlap = 82.5938
PHY-3002 : Step(30): len = 182578, overlap = 87.5
PHY-3002 : Step(31): len = 174356, overlap = 93.625
PHY-3002 : Step(32): len = 172987, overlap = 92.9375
PHY-3002 : Step(33): len = 171951, overlap = 83.625
PHY-3002 : Step(34): len = 170909, overlap = 75.2188
PHY-3002 : Step(35): len = 165059, overlap = 74.4062
PHY-3002 : Step(36): len = 163200, overlap = 80.6875
PHY-3002 : Step(37): len = 163237, overlap = 80.25
PHY-3002 : Step(38): len = 161047, overlap = 79.7812
PHY-3002 : Step(39): len = 160160, overlap = 78.4062
PHY-3002 : Step(40): len = 158937, overlap = 77.9688
PHY-3002 : Step(41): len = 158002, overlap = 77.5938
PHY-3002 : Step(42): len = 158401, overlap = 77.6562
PHY-3002 : Step(43): len = 155828, overlap = 79.7812
PHY-3002 : Step(44): len = 155652, overlap = 80
PHY-3002 : Step(45): len = 155629, overlap = 77.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.7868e-05
PHY-3002 : Step(46): len = 154475, overlap = 77.4062
PHY-3002 : Step(47): len = 154542, overlap = 76.375
PHY-3002 : Step(48): len = 155134, overlap = 72.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.57359e-05
PHY-3002 : Step(49): len = 157895, overlap = 68.3125
PHY-3002 : Step(50): len = 157952, overlap = 67.9688
PHY-3002 : Step(51): len = 157089, overlap = 67.5
PHY-3002 : Step(52): len = 157048, overlap = 67.2812
PHY-3002 : Step(53): len = 158402, overlap = 63.8438
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023223s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (201.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7373.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 207448, over cnt = 806(2%), over = 4199, worst = 41
PHY-1001 : End global iterations;  0.407130s wall, 0.531250s user + 0.062500s system = 0.593750s CPU (145.8%)

PHY-1001 : Congestion index: top1 = 60.67, top5 = 44.26, top10 = 34.55, top15 = 29.04.
PHY-3001 : End congestion estimation;  0.524560s wall, 0.640625s user + 0.078125s system = 0.718750s CPU (137.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7371 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.174878s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.77447e-06
PHY-3002 : Step(54): len = 173991, overlap = 95.2188
PHY-3002 : Step(55): len = 173721, overlap = 92.5
PHY-3002 : Step(56): len = 164074, overlap = 100.281
PHY-3002 : Step(57): len = 164497, overlap = 101.875
PHY-3002 : Step(58): len = 158699, overlap = 101.438
PHY-3002 : Step(59): len = 158266, overlap = 100.656
PHY-3002 : Step(60): len = 155302, overlap = 101.438
PHY-3002 : Step(61): len = 154655, overlap = 99.125
PHY-3002 : Step(62): len = 154403, overlap = 101.688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.54894e-06
PHY-3002 : Step(63): len = 151593, overlap = 100.031
PHY-3002 : Step(64): len = 151523, overlap = 99.9375
PHY-3002 : Step(65): len = 151479, overlap = 102.469
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.10979e-05
PHY-3002 : Step(66): len = 153493, overlap = 97.375
PHY-3002 : Step(67): len = 153725, overlap = 95.0625
PHY-3002 : Step(68): len = 165736, overlap = 81.75
PHY-3002 : Step(69): len = 165551, overlap = 77.7188
PHY-3002 : Step(70): len = 165362, overlap = 84.9375
PHY-3002 : Step(71): len = 164997, overlap = 84
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.21958e-05
PHY-3002 : Step(72): len = 165491, overlap = 82.6875
PHY-3002 : Step(73): len = 165716, overlap = 82.4062
PHY-3002 : Step(74): len = 171067, overlap = 77.0312
PHY-3002 : Step(75): len = 176526, overlap = 71.9688
PHY-3002 : Step(76): len = 174771, overlap = 65.125
PHY-3002 : Step(77): len = 174325, overlap = 71.8125
PHY-3002 : Step(78): len = 173338, overlap = 65.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.43915e-05
PHY-3002 : Step(79): len = 175612, overlap = 59.9062
PHY-3002 : Step(80): len = 176459, overlap = 59.5938
PHY-3002 : Step(81): len = 188894, overlap = 51.2188
PHY-3002 : Step(82): len = 200800, overlap = 46.9062
PHY-3002 : Step(83): len = 193400, overlap = 52.3438
PHY-3002 : Step(84): len = 192476, overlap = 55.3125
PHY-3002 : Step(85): len = 187406, overlap = 51.3125
PHY-3002 : Step(86): len = 186620, overlap = 51
PHY-3002 : Step(87): len = 183600, overlap = 49.375
PHY-3002 : Step(88): len = 183363, overlap = 44.0312
PHY-3002 : Step(89): len = 183230, overlap = 38.875
PHY-3002 : Step(90): len = 184321, overlap = 35.5312
PHY-3002 : Step(91): len = 186197, overlap = 34.3438
PHY-3002 : Step(92): len = 184170, overlap = 34.2188
PHY-3002 : Step(93): len = 183811, overlap = 34.9375
PHY-3002 : Step(94): len = 182704, overlap = 33.2812
PHY-3002 : Step(95): len = 184184, overlap = 35.0625
PHY-3002 : Step(96): len = 182103, overlap = 35.9062
PHY-3002 : Step(97): len = 181981, overlap = 36.625
PHY-3002 : Step(98): len = 181981, overlap = 36.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.8783e-05
PHY-3002 : Step(99): len = 184458, overlap = 41.5312
PHY-3002 : Step(100): len = 184458, overlap = 41.5312
PHY-3002 : Step(101): len = 184945, overlap = 39.5312
PHY-3002 : Step(102): len = 185067, overlap = 40.4688
PHY-3002 : Step(103): len = 186006, overlap = 42.0938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000177566
PHY-3002 : Step(104): len = 193037, overlap = 36.5625
PHY-3002 : Step(105): len = 195252, overlap = 36.1562
PHY-3002 : Step(106): len = 208133, overlap = 28.4688
PHY-3002 : Step(107): len = 208734, overlap = 23.4688
PHY-3002 : Step(108): len = 208712, overlap = 22.1875
PHY-3002 : Step(109): len = 208803, overlap = 20.1875
PHY-3002 : Step(110): len = 207287, overlap = 18.75
PHY-3002 : Step(111): len = 206970, overlap = 18.25
PHY-3002 : Step(112): len = 207091, overlap = 15.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000355132
PHY-3002 : Step(113): len = 208613, overlap = 15.5625
PHY-3002 : Step(114): len = 211760, overlap = 15
PHY-3002 : Step(115): len = 212808, overlap = 13.75
PHY-3002 : Step(116): len = 215860, overlap = 13.5938
PHY-3002 : Step(117): len = 219141, overlap = 11.375
PHY-3002 : Step(118): len = 220124, overlap = 11.5625
PHY-3002 : Step(119): len = 220617, overlap = 11.4062
PHY-3002 : Step(120): len = 220442, overlap = 11
PHY-3002 : Step(121): len = 220442, overlap = 12.1562
PHY-3002 : Step(122): len = 220013, overlap = 8.625
PHY-3002 : Step(123): len = 218632, overlap = 2.46875
PHY-3002 : Step(124): len = 217931, overlap = 1.5
PHY-3002 : Step(125): len = 217756, overlap = 1.5
PHY-3002 : Step(126): len = 216782, overlap = 1
PHY-3002 : Step(127): len = 216486, overlap = 1
PHY-3002 : Step(128): len = 216235, overlap = 1
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000710264
PHY-3002 : Step(129): len = 218163, overlap = 2.5
PHY-3002 : Step(130): len = 221707, overlap = 1.75
PHY-3002 : Step(131): len = 224434, overlap = 3.5
PHY-3002 : Step(132): len = 227698, overlap = 4
PHY-3002 : Step(133): len = 229479, overlap = 4.25
PHY-3002 : Step(134): len = 229862, overlap = 4
PHY-3002 : Step(135): len = 230137, overlap = 4.5
PHY-3002 : Step(136): len = 230412, overlap = 4
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00142053
PHY-3002 : Step(137): len = 231716, overlap = 5.1875
PHY-3002 : Step(138): len = 232891, overlap = 5.6875
PHY-3002 : Step(139): len = 234147, overlap = 5.6875
PHY-3002 : Step(140): len = 235194, overlap = 5.6875
PHY-3002 : Step(141): len = 235716, overlap = 5.6875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3/7373.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 272552, over cnt = 999(2%), over = 4181, worst = 26
PHY-1001 : End global iterations;  0.427500s wall, 0.765625s user + 0.031250s system = 0.796875s CPU (186.4%)

PHY-1001 : Congestion index: top1 = 50.56, top5 = 37.64, top10 = 31.70, top15 = 28.06.
PHY-3001 : End congestion estimation;  0.555434s wall, 0.906250s user + 0.031250s system = 0.937500s CPU (168.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7371 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.179696s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (95.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000112263
PHY-3002 : Step(142): len = 236875, overlap = 76.5625
PHY-3002 : Step(143): len = 238222, overlap = 70.9688
PHY-3002 : Step(144): len = 230595, overlap = 55.5312
PHY-3002 : Step(145): len = 229219, overlap = 51.9688
PHY-3002 : Step(146): len = 225674, overlap = 43.625
PHY-3002 : Step(147): len = 224535, overlap = 40.375
PHY-3002 : Step(148): len = 223531, overlap = 43.0625
PHY-3002 : Step(149): len = 221111, overlap = 40.375
PHY-3002 : Step(150): len = 220835, overlap = 41.3125
PHY-3002 : Step(151): len = 220189, overlap = 40.75
PHY-3002 : Step(152): len = 218369, overlap = 43.6562
PHY-3002 : Step(153): len = 218099, overlap = 44.4375
PHY-3002 : Step(154): len = 217612, overlap = 48.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000224526
PHY-3002 : Step(155): len = 220709, overlap = 41.2188
PHY-3002 : Step(156): len = 222621, overlap = 39
PHY-3002 : Step(157): len = 225576, overlap = 37.5938
PHY-3002 : Step(158): len = 227197, overlap = 35.0938
PHY-3002 : Step(159): len = 227351, overlap = 31.4062
PHY-3002 : Step(160): len = 226805, overlap = 31.1562
PHY-3002 : Step(161): len = 226478, overlap = 30
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000449052
PHY-3002 : Step(162): len = 228974, overlap = 31.4375
PHY-3002 : Step(163): len = 230677, overlap = 31.625
PHY-3002 : Step(164): len = 232905, overlap = 31.5938
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29441, tnet num: 7371, tinst num: 6225, tnode num: 36620, tedge num: 48611.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.240675s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (99.5%)

RUN-1004 : used memory is 310 MB, reserved memory is 292 MB, peak memory is 323 MB
OPT-1001 : Total overflow 240.81 peak overflow 1.97
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 333/7373.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 287608, over cnt = 1002(2%), over = 3034, worst = 19
PHY-1001 : End global iterations;  0.409152s wall, 0.796875s user + 0.125000s system = 0.921875s CPU (225.3%)

PHY-1001 : Congestion index: top1 = 39.89, top5 = 32.07, top10 = 27.92, top15 = 25.32.
PHY-1001 : End incremental global routing;  0.531690s wall, 0.906250s user + 0.125000s system = 1.031250s CPU (194.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7371 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.187863s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.845665s wall, 1.218750s user + 0.125000s system = 1.343750s CPU (158.9%)

OPT-1001 : Current memory(MB): used = 317, reserve = 299, peak = 323.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5836/7373.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 287608, over cnt = 1002(2%), over = 3034, worst = 19
PHY-1002 : len = 297952, over cnt = 576(1%), over = 1380, worst = 17
PHY-1002 : len = 306016, over cnt = 213(0%), over = 490, worst = 13
PHY-1002 : len = 309408, over cnt = 35(0%), over = 75, worst = 7
PHY-1002 : len = 309904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.439455s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (138.7%)

PHY-1001 : Congestion index: top1 = 34.07, top5 = 28.84, top10 = 25.60, top15 = 23.58.
OPT-1001 : End congestion update;  0.558601s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (131.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7371 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.143886s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (97.7%)

OPT-0007 : Start: WNS 4420 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.702617s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (124.5%)

OPT-1001 : Current memory(MB): used = 320, reserve = 302, peak = 323.
OPT-1001 : End physical optimization;  2.851150s wall, 3.390625s user + 0.125000s system = 3.515625s CPU (123.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2457 LUT to BLE ...
SYN-4008 : Packed 2457 LUT and 1134 SEQ to BLE.
SYN-4003 : Packing 1053 remaining SEQ's ...
SYN-4005 : Packed 521 SEQ with LUT/SLICE
SYN-4006 : 965 single LUT's are left
SYN-4006 : 532 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2989/5590 primitive instances ...
PHY-3001 : End packing;  0.294152s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (100.9%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3285 instances
RUN-1001 : 1557 mslices, 1556 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6311 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3829 nets have 2 pins
RUN-1001 : 1542 nets have [3 - 5] pins
RUN-1001 : 777 nets have [6 - 10] pins
RUN-1001 : 89 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 3283 instances, 3113 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1044 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 234575, Over = 57.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3125/6311.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 299896, over cnt = 385(1%), over = 579, worst = 8
PHY-1002 : len = 301648, over cnt = 238(0%), over = 312, worst = 6
PHY-1002 : len = 304088, over cnt = 60(0%), over = 74, worst = 3
PHY-1002 : len = 304768, over cnt = 13(0%), over = 18, worst = 3
PHY-1002 : len = 304976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.534258s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (160.9%)

PHY-1001 : Congestion index: top1 = 34.57, top5 = 28.32, top10 = 24.97, top15 = 22.91.
PHY-3001 : End congestion estimation;  0.677839s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (145.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25627, tnet num: 6309, tinst num: 3283, tnode num: 30832, tedge num: 44134.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.320966s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (100.5%)

RUN-1004 : used memory is 327 MB, reserved memory is 309 MB, peak memory is 327 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6309 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.497454s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.05625e-05
PHY-3002 : Step(165): len = 225346, overlap = 55.75
PHY-3002 : Step(166): len = 221852, overlap = 57.25
PHY-3002 : Step(167): len = 211905, overlap = 66
PHY-3002 : Step(168): len = 208442, overlap = 69.5
PHY-3002 : Step(169): len = 207857, overlap = 68.25
PHY-3002 : Step(170): len = 206642, overlap = 67.75
PHY-3002 : Step(171): len = 206094, overlap = 67
PHY-3002 : Step(172): len = 205736, overlap = 66
PHY-3002 : Step(173): len = 204622, overlap = 66.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.1125e-05
PHY-3002 : Step(174): len = 209241, overlap = 59.25
PHY-3002 : Step(175): len = 211279, overlap = 56.5
PHY-3002 : Step(176): len = 216132, overlap = 50
PHY-3002 : Step(177): len = 217346, overlap = 50.25
PHY-3002 : Step(178): len = 217556, overlap = 50.75
PHY-3002 : Step(179): len = 217657, overlap = 49.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00012225
PHY-3002 : Step(180): len = 223951, overlap = 50.25
PHY-3002 : Step(181): len = 226396, overlap = 46
PHY-3002 : Step(182): len = 230392, overlap = 44
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.897696s wall, 0.640625s user + 1.593750s system = 2.234375s CPU (248.9%)

PHY-3001 : Trial Legalized: Len = 251103
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 305/6311.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 309032, over cnt = 576(1%), over = 957, worst = 7
PHY-1002 : len = 313312, over cnt = 279(0%), over = 394, worst = 6
PHY-1002 : len = 317048, over cnt = 44(0%), over = 60, worst = 6
PHY-1002 : len = 317656, over cnt = 12(0%), over = 15, worst = 3
PHY-1002 : len = 317848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.837723s wall, 1.359375s user + 0.078125s system = 1.437500s CPU (171.6%)

PHY-1001 : Congestion index: top1 = 34.14, top5 = 28.30, top10 = 25.28, top15 = 23.36.
PHY-3001 : End congestion estimation;  0.993446s wall, 1.515625s user + 0.078125s system = 1.593750s CPU (160.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6309 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.170753s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.07128e-05
PHY-3002 : Step(183): len = 239049, overlap = 2.25
PHY-3002 : Step(184): len = 233600, overlap = 8.75
PHY-3002 : Step(185): len = 231351, overlap = 11
PHY-3002 : Step(186): len = 231033, overlap = 10
PHY-3002 : Step(187): len = 230491, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009198s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (169.9%)

PHY-3001 : Legalized: Len = 238242, Over = 0
PHY-3001 : Spreading special nets. 28 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.023768s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (131.5%)

PHY-3001 : 30 instances has been re-located, deltaX = 4, deltaY = 19, maxDist = 1.
PHY-3001 : Final: Len = 238602, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25627, tnet num: 6309, tinst num: 3283, tnode num: 30832, tedge num: 44134.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.367706s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (99.4%)

RUN-1004 : used memory is 329 MB, reserved memory is 314 MB, peak memory is 336 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2682/6311.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 304096, over cnt = 445(1%), over = 665, worst = 5
PHY-1002 : len = 306416, over cnt = 225(0%), over = 303, worst = 4
PHY-1002 : len = 308256, over cnt = 86(0%), over = 116, worst = 4
PHY-1002 : len = 309200, over cnt = 28(0%), over = 32, worst = 2
PHY-1002 : len = 309528, over cnt = 5(0%), over = 6, worst = 2
PHY-1001 : End global iterations;  0.621954s wall, 0.828125s user + 0.031250s system = 0.859375s CPU (138.2%)

PHY-1001 : Congestion index: top1 = 33.04, top5 = 27.54, top10 = 24.69, top15 = 22.92.
PHY-1001 : End incremental global routing;  0.766766s wall, 0.968750s user + 0.031250s system = 1.000000s CPU (130.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6309 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.182488s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (102.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.082018s wall, 1.296875s user + 0.031250s system = 1.328125s CPU (122.7%)

OPT-1001 : Current memory(MB): used = 331, reserve = 314, peak = 336.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5371/6311.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 309528, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 309528, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 309528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.139970s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.5%)

PHY-1001 : Congestion index: top1 = 33.04, top5 = 27.53, top10 = 24.68, top15 = 22.91.
OPT-1001 : End congestion update;  0.277205s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (95.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6309 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.127890s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (110.0%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.405232s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (100.3%)

OPT-1001 : Current memory(MB): used = 331, reserve = 314, peak = 336.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6309 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.126456s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5371/6311.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 309528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043471s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.8%)

PHY-1001 : Congestion index: top1 = 33.04, top5 = 27.53, top10 = 24.68, top15 = 22.91.
PHY-1001 : End incremental global routing;  0.180505s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (95.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6309 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.165276s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (104.0%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5371/6311.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 309528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043703s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.3%)

PHY-1001 : Congestion index: top1 = 33.04, top5 = 27.53, top10 = 24.68, top15 = 22.91.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6309 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.122281s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.655172
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.673933s wall, 3.859375s user + 0.046875s system = 3.906250s CPU (106.3%)

RUN-1003 : finish command "place" in  21.455925s wall, 36.640625s user + 9.609375s system = 46.250000s CPU (215.6%)

RUN-1004 : used memory is 305 MB, reserved memory is 286 MB, peak memory is 336 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3285 instances
RUN-1001 : 1557 mslices, 1556 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6311 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3829 nets have 2 pins
RUN-1001 : 1542 nets have [3 - 5] pins
RUN-1001 : 777 nets have [6 - 10] pins
RUN-1001 : 89 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25627, tnet num: 6309, tinst num: 3283, tnode num: 30832, tedge num: 44134.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.303429s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (100.7%)

RUN-1004 : used memory is 321 MB, reserved memory is 304 MB, peak memory is 357 MB
PHY-1001 : 1557 mslices, 1556 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6309 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 291744, over cnt = 599(1%), over = 1006, worst = 8
PHY-1002 : len = 295640, over cnt = 373(1%), over = 556, worst = 8
PHY-1002 : len = 299880, over cnt = 131(0%), over = 181, worst = 4
PHY-1002 : len = 302144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.795507s wall, 1.281250s user + 0.046875s system = 1.328125s CPU (167.0%)

PHY-1001 : Congestion index: top1 = 33.17, top5 = 27.28, top10 = 24.46, top15 = 22.60.
PHY-1001 : End global routing;  0.939487s wall, 1.421875s user + 0.046875s system = 1.468750s CPU (156.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 354, reserve = 337, peak = 357.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 610, reserve = 596, peak = 610.
PHY-1001 : End build detailed router design. 4.072740s wall, 3.968750s user + 0.109375s system = 4.078125s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 85144, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.533478s wall, 4.515625s user + 0.015625s system = 4.531250s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 643, reserve = 630, peak = 643.
PHY-1001 : End phase 1; 4.540717s wall, 4.531250s user + 0.015625s system = 4.546875s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Patch 2360 net; 3.469930s wall, 3.437500s user + 0.000000s system = 3.437500s CPU (99.1%)

PHY-1022 : len = 780472, over cnt = 156(0%), over = 156, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 648, reserve = 634, peak = 648.
PHY-1001 : End initial routed; 11.163743s wall, 19.046875s user + 0.140625s system = 19.187500s CPU (171.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5095(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.656592s wall, 1.656250s user + 0.000000s system = 1.656250s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 653, reserve = 639, peak = 653.
PHY-1001 : End phase 2; 12.820405s wall, 20.703125s user + 0.140625s system = 20.843750s CPU (162.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 780472, over cnt = 156(0%), over = 156, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.027139s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (115.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 779088, over cnt = 42(0%), over = 42, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.204445s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (137.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 779064, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.129778s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (132.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 778936, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.056275s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (111.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5095(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.650999s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (99.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 40 feed throughs used by 36 nets
PHY-1001 : End commit to database; 0.752355s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (101.8%)

PHY-1001 : Current memory(MB): used = 687, reserve = 675, peak = 687.
PHY-1001 : End phase 3; 2.984567s wall, 3.109375s user + 0.000000s system = 3.109375s CPU (104.2%)

PHY-1003 : Routed, final wirelength = 778936
PHY-1001 : Current memory(MB): used = 689, reserve = 677, peak = 689.
PHY-1001 : End export database. 0.022515s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.4%)

PHY-1001 : End detail routing;  24.731064s wall, 32.593750s user + 0.296875s system = 32.890625s CPU (133.0%)

RUN-1003 : finish command "route" in  27.242283s wall, 35.578125s user + 0.343750s system = 35.921875s CPU (131.9%)

RUN-1004 : used memory is 651 MB, reserved memory is 639 MB, peak memory is 689 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5368   out of  19600   27.39%
#reg                     2190   out of  19600   11.17%
#le                      5899
  #lut only              3709   out of   5899   62.88%
  #reg only               531   out of   5899    9.00%
  #lut&reg               1659   out of   5899   28.12%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                           Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                977
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                             188
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                             43
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                             35
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                                     22
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q0                                     18
#7        u_image_process/wrreq                                      GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_24.f0                        10
#8        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_Median_Gray_2/u_three_martix/reg8_syn_54.f1    10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                 6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                             0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                             0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5899   |3957    |1411    |2190    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |758    |495     |161     |393     |2       |0       |
|    command1                          |command                                    |58     |58      |0       |48      |0       |0       |
|    control1                          |control_interface                          |87     |55      |24      |42      |0       |0       |
|    data_path1                        |sdr_data_path                              |6      |6       |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |131    |79      |18      |103     |1       |0       |
|      dcfifo_component                |softfifo                                   |131    |79      |18      |103     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |21      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |40     |35      |0       |40      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |129    |64      |18      |101     |1       |0       |
|      dcfifo_component                |softfifo                                   |129    |64      |18      |101     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |40     |17      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |32     |25      |0       |32      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |10     |10      |0       |8       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |112    |68      |44      |31      |0       |0       |
|  u_camera_init                       |camera_init                                |583    |564     |9       |83      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |174    |173     |0       |45      |0       |0       |
|  u_camera_reader                     |camera_reader                              |94     |43      |17      |58      |0       |0       |
|  u_image_process                     |image_process                              |4107   |2566    |1170    |1557    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |174    |119     |45      |82      |2       |0       |
|      u_three_martix_4                |three_martix                               |163    |109     |45      |71      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |180    |118     |45      |91      |2       |0       |
|      u_three_martix_3                |three_martix                               |171    |109     |45      |82      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |925    |644     |249     |251     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |743    |435     |235     |270     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |509    |306     |190     |136     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |33      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |87     |57      |30      |24      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |47     |27      |20      |12      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |71     |41      |30      |9       |0       |0       |
|      u_three_martix                  |three_martix                               |234    |129     |45      |134     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |743    |464     |235     |266     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |510    |320     |190     |130     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |87     |57      |30      |30      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |87     |57      |30      |25      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |93     |63      |30      |34      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |52     |32      |20      |13      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |72     |42      |30      |10      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |49     |29      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |10      |0       |0       |
|      u_three_martix                  |three_martix                               |233    |144     |45      |136     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |728    |429     |235     |267     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |502    |312     |190     |129     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |88     |58      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |89     |59      |30      |32      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |35      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |71     |41      |30      |9       |0       |0       |
|      u_three_martix                  |three_martix                               |226    |117     |45      |138     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |79     |23      |14      |53      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |353    |210     |92      |156     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |147    |100     |47      |45      |0       |0       |
|      u_three_martix_2                |three_martix                               |206    |110     |45      |111     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|  u_image_select                      |image_select                               |47     |47      |0       |29      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |167    |143     |10      |29      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3748  
    #2          2       668   
    #3          3       556   
    #4          4       270   
    #5        5-10      787   
    #6        11-50     127   
    #7       51-100      11   
    #8       101-500     1    
    #9        >500       1    
  Average     2.89            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.025110s wall, 1.593750s user + 0.031250s system = 1.625000s CPU (158.5%)

RUN-1004 : used memory is 652 MB, reserved memory is 640 MB, peak memory is 704 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3283
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6311, pip num: 58521
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 40
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3042 valid insts, and 181092 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.576785s wall, 69.078125s user + 0.593750s system = 69.671875s CPU (1249.3%)

RUN-1004 : used memory is 652 MB, reserved memory is 647 MB, peak memory is 834 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221029_151458.log"
