Day3:
Combinational and sequential optimizations.

Introduction to optimizations.
23-SKY130RTL D3SK1 L1 Introduction to optimisations part1
[![Day3_constant_propagation_example](../week1_assets/Day3_constant_propagation_example.png)](../week1_assets/Day3_constant_propagation_example.png)

24-SKY130RTL D3SK1 L2 Introduction to optimisations part2
sequential logic optimizations.

25-SKY130RTL D3SK1 L3 Introduction to optimisations part3
more explination about logic optimization.

Combinational logic optimizations.
26-SKY130RTL D3SK2 L1 Lab06 Combinational Logic Optimisations part1
[![Day3_opt_check_synth](../week1_assets/Day3_opt_check_synth.png)](../week1_assets/Day3_opt_check_synth.png)

[![Day3_opt_check2_synth](../week1_assets/Day3_opt_check2_synth.png)](../week1_assets/Day3_opt_check2_synth.png)

27-SKY130RTL D3SK2 L2 Lab06 Combinational Logic Optimisations part2
[![Day3_opt_check3_synth](../week1_assets/Day3_opt_check3_synth.png)](../week1_assets/Day3_opt_check3_synth.png)


Sequential logic optimizations.
28-SKY130RTL D3SK3 L1 Lab07 Sequential Logic Optimisations part1
[![Day3_dff_const1_const2](../week1_assets/Day3_dff_const1_const2.png)](../week1_assets/Day3_dff_const1_const2.png)

[![Day3_simulation_dff_const1](../week1_assets/Day3_simulation_dff_const1.png)](../week1_assets/Day3_simulation_dff_const1.png)

[![Day3_simulation_dff_const2](../week1_assets/Day3_simulation_dff_const2.png)](../week1_assets/Day3_simulation_dff_const2.png)

[![Day3_dff_const1_synth](../week1_assets/Day3_dff_const1_synth.png)](../week1_assets/Day3_dff_const1_synth.png)

[![Day3_dff_const1_const2_verilog_view](../week1_assets/Day3_dff_const1_const2_verilog_view.png)](../week1_assets/Day3_dff_const1_const2_verilog_view.png)

29-SKY130RTL D3SK3 L2 Lab07 Sequential Logic Optimisations part2

[![Day3_synth_opt_dff_const2](../week1_assets/Day3_synth_opt_dff_const2.png)](../week1_assets/Day3_synth_opt_dff_const2.png)

30-SKY130RTL D3SK3 L3 Lab07 Sequential Logic Optimisations part3

[![Day3_simulation_dff_const3](../week1_assets/Day3_simulation_dff_const3.png)](../week1_assets/Day3_simulation_dff_const3.png)

[![Day3_synth_dff_const3](../week1_assets/Day3_synth_dff_const3.png)](../week1_assets/Day3_synth_dff_const3.png)

Sequential logic optimization for unused outputs.

31-SKY130RTL D3SK4 L1 Seq optimisation unused outputs part1
[![Day3_counter_opt_verilog_analysis](../week1_assets/Day3_counter_opt_verilog_analysis.png)](../week1_assets/Day3_counter_opt_verilog_analysis.png)

[![Day3_synth_counter_opt_dff_single](../week1_assets/Day3_synth_counter_opt_dff_single.png)](../week1_assets/Day3_synth_counter_opt_dff_single.png)

[![Day3_synth_counter_opt_result](../week1_assets/Day3_synth_counter_opt_result.png)](../week1_assets/Day3_synth_counter_opt_result.png)


32-SKY130RTL D3SK4 L2 Seq optimisation unused outputs part2