<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-e</Part>
        <TopModelName>layernorm</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>137</BRAM_18K>
            <DSP>134</DSP>
            <FF>24456</FF>
            <LUT>48708</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_ln_addr_AWVALID</name>
            <Object>ln_addr</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ln_addr_AWREADY</name>
            <Object>ln_addr</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ln_addr_AWADDR</name>
            <Object>ln_addr</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ln_addr_WVALID</name>
            <Object>ln_addr</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ln_addr_WREADY</name>
            <Object>ln_addr</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ln_addr_WDATA</name>
            <Object>ln_addr</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ln_addr_WSTRB</name>
            <Object>ln_addr</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ln_addr_ARVALID</name>
            <Object>ln_addr</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ln_addr_ARREADY</name>
            <Object>ln_addr</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ln_addr_ARADDR</name>
            <Object>ln_addr</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ln_addr_RVALID</name>
            <Object>ln_addr</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ln_addr_RREADY</name>
            <Object>ln_addr</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ln_addr_RDATA</name>
            <Object>ln_addr</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ln_addr_RRESP</name>
            <Object>ln_addr</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ln_addr_BVALID</name>
            <Object>ln_addr</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ln_addr_BREADY</name>
            <Object>ln_addr</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ln_addr_BRESP</name>
            <Object>ln_addr</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>layernorm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>layernorm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>layernorm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_AWVALID</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_AWREADY</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_AWADDR</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_AWID</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_AWLEN</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_AWSIZE</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_AWBURST</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_AWLOCK</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_AWCACHE</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_AWPROT</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_AWQOS</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_AWREGION</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_AWUSER</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_WVALID</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_WREADY</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_WDATA</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_WSTRB</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_WLAST</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_WID</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_WUSER</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_ARVALID</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_ARREADY</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_ARADDR</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_ARID</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_ARLEN</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_ARSIZE</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_ARBURST</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_ARLOCK</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_ARCACHE</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_ARPROT</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_ARQOS</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_ARREGION</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_ARUSER</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_RVALID</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_RREADY</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_RDATA</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_RLAST</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_RID</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_RUSER</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_RRESP</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_BVALID</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_BREADY</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_BRESP</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_BID</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_data_BUSER</name>
            <Object>ln_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_AWVALID</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_AWREADY</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_AWADDR</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_AWID</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_AWLEN</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_AWSIZE</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_AWBURST</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_AWLOCK</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_AWCACHE</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_AWPROT</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_AWQOS</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_AWREGION</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_AWUSER</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_WVALID</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_WREADY</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_WDATA</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_WSTRB</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_WLAST</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_WID</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_WUSER</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_ARVALID</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_ARREADY</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_ARADDR</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_ARID</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_ARLEN</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_ARSIZE</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_ARBURST</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_ARLOCK</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_ARCACHE</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_ARPROT</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_ARQOS</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_ARREGION</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_ARUSER</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_RVALID</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_RREADY</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_RDATA</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_RLAST</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_RID</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_RUSER</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_RRESP</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_BVALID</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_BREADY</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_BRESP</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_BID</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_ln_paras_BUSER</name>
            <Object>ln_paras</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>layernorm</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc_U0</InstName>
                    <ModuleName>entry_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>302</ID>
                </Instance>
                <Instance>
                    <InstName>p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_U0</InstName>
                    <ModuleName>p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>312</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162</InstName>
                            <ModuleName>p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>162</ID>
                            <BindInstances>stream_a_addr_2_fu_236_p2 stream_b_addr_2_fu_299_p2 stream_c_addr_2_fu_320_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174</InstName>
                            <ModuleName>p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174</ID>
                            <BindInstances>add_ln35_fu_133_p2 add_ln38_1_fu_153_p2 add_ln38_fu_158_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>ram_V_U j_4_fu_265_p2 add_ln35_fu_278_p2 add_ln35_1_fu_295_p2 add_ln35_2_fu_310_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_U0</InstName>
                    <ModuleName>p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>331</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1_fu_210</InstName>
                            <ModuleName>p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>210</ID>
                            <BindInstances>empty_fu_114_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2_fu_219</InstName>
                            <ModuleName>p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>219</ID>
                            <BindInstances>empty_fu_228_p2 tmp_fu_172_p2 empty_248_fu_182_p2 tmp1_fu_233_p2 empty_249_fu_237_p2 empty_254_fu_198_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3_fu_232</InstName>
                            <ModuleName>p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>empty_fu_114_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4_fu_241</InstName>
                            <ModuleName>p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>241</ID>
                            <BindInstances>empty_fu_228_p2 tmp2_fu_172_p2 empty_239_fu_182_p2 tmp3_fu_233_p2 empty_240_fu_237_p2 empty_245_fu_198_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>gamma_ram_U beta_ram_U add_ln96_fu_286_p2 sub_ln96_fu_322_p2 add_ln97_fu_382_p2 i_fu_416_p2 add_ln102_fu_433_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>p_anonymous_namespace_Mean_ap_int_8_5u_U0</InstName>
                    <ModuleName>p_anonymous_namespace_Mean_ap_int_8_5u_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>349</ID>
                    <BindInstances>k_fu_311_p2 add_ln134_fu_759_p2 add_ln134_1_fu_769_p2 add_ln134_2_fu_779_p2 add_ln134_3_fu_789_p2 add_ln134_4_fu_799_p2 add_ln134_5_fu_809_p2 add_ln134_6_fu_819_p2 add_ln134_7_fu_829_p2 add_ln134_8_fu_839_p2 add_ln134_9_fu_849_p2 add_ln134_10_fu_859_p2 add_ln134_11_fu_869_p2 add_ln134_12_fu_879_p2 add_ln134_13_fu_889_p2 add_ln134_14_fu_899_p2 add_ln134_15_fu_909_p2 add_ln134_16_fu_919_p2 add_ln134_17_fu_929_p2 add_ln134_18_fu_939_p2 add_ln134_19_fu_949_p2 add_ln134_20_fu_959_p2 add_ln134_21_fu_969_p2 add_ln134_22_fu_979_p2 add_ln134_23_fu_989_p2 add_ln134_24_fu_999_p2 add_ln134_25_fu_1009_p2 add_ln134_26_fu_1019_p2 add_ln134_27_fu_1029_p2 add_ln134_28_fu_1039_p2 add_ln134_29_fu_1049_p2 add_ln134_30_fu_1059_p2 sum_fu_1069_p2 j_fu_1075_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>p_anonymous_namespace_StdDev_ap_int_8_float_5u_U0</InstName>
                    <ModuleName>p_anonymous_namespace_StdDev_ap_int_8_float_5u_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>360</ID>
                    <BindInstances>k_fu_340_p2 am_submul_8s_8s_18_4_1_U73 am_submul_8s_8s_18_4_1_U73 ama_submuladd_8s_8s_18s_18_4_1_U89 ama_submuladd_8s_8s_18s_18_4_1_U89 am_submul_8s_8s_18_4_1_U74 am_submul_8s_8s_18_4_1_U74 ama_submuladd_8s_8s_18s_18_4_1_U90 ama_submuladd_8s_8s_18s_18_4_1_U90 am_submul_8s_8s_18_4_1_U75 am_submul_8s_8s_18_4_1_U75 ama_submuladd_8s_8s_18s_18_4_1_U91 ama_submuladd_8s_8s_18s_18_4_1_U91 am_submul_8s_8s_18_4_1_U76 am_submul_8s_8s_18_4_1_U76 ama_submuladd_8s_8s_18s_18_4_1_U92 ama_submuladd_8s_8s_18s_18_4_1_U92 am_submul_8s_8s_18_4_1_U77 am_submul_8s_8s_18_4_1_U77 ama_submuladd_8s_8s_18s_18_4_1_U93 ama_submuladd_8s_8s_18s_18_4_1_U93 am_submul_8s_8s_18_4_1_U78 am_submul_8s_8s_18_4_1_U78 ama_submuladd_8s_8s_18s_18_4_1_U94 ama_submuladd_8s_8s_18s_18_4_1_U94 am_submul_8s_8s_18_4_1_U79 am_submul_8s_8s_18_4_1_U79 ama_submuladd_8s_8s_18s_18_4_1_U95 ama_submuladd_8s_8s_18s_18_4_1_U95 am_submul_8s_8s_18_4_1_U80 am_submul_8s_8s_18_4_1_U80 ama_submuladd_8s_8s_18s_18_4_1_U96 ama_submuladd_8s_8s_18s_18_4_1_U96 am_submul_8s_8s_18_4_1_U81 am_submul_8s_8s_18_4_1_U81 ama_submuladd_8s_8s_18s_18_4_1_U97 ama_submuladd_8s_8s_18s_18_4_1_U97 am_submul_8s_8s_18_4_1_U82 am_submul_8s_8s_18_4_1_U82 ama_submuladd_8s_8s_18s_18_4_1_U98 ama_submuladd_8s_8s_18s_18_4_1_U98 am_submul_8s_8s_18_4_1_U83 am_submul_8s_8s_18_4_1_U83 ama_submuladd_8s_8s_18s_18_4_1_U99 ama_submuladd_8s_8s_18s_18_4_1_U99 am_submul_8s_8s_18_4_1_U84 am_submul_8s_8s_18_4_1_U84 ama_submuladd_8s_8s_18s_18_4_1_U100 ama_submuladd_8s_8s_18s_18_4_1_U100 am_submul_8s_8s_18_4_1_U85 am_submul_8s_8s_18_4_1_U85 ama_submuladd_8s_8s_18s_18_4_1_U101 ama_submuladd_8s_8s_18s_18_4_1_U101 am_submul_8s_8s_18_4_1_U86 am_submul_8s_8s_18_4_1_U86 ama_submuladd_8s_8s_18s_18_4_1_U102 ama_submuladd_8s_8s_18s_18_4_1_U102 am_submul_8s_8s_18_4_1_U87 am_submul_8s_8s_18_4_1_U87 ama_submuladd_8s_8s_18s_18_4_1_U103 ama_submuladd_8s_8s_18s_18_4_1_U103 am_submul_8s_8s_18_4_1_U88 am_submul_8s_8s_18_4_1_U88 ama_submuladd_8s_8s_18s_18_4_1_U104 ama_submuladd_8s_8s_18s_18_4_1_U104 ama_submuladd_8s_8s_18s_18_4_1_U89 ama_submuladd_8s_8s_18s_18_4_1_U90 add_ln173_2_fu_792_p2 ama_submuladd_8s_8s_18s_18_4_1_U91 ama_submuladd_8s_8s_18s_18_4_1_U92 add_ln173_5_fu_808_p2 add_ln173_6_fu_818_p2 ama_submuladd_8s_8s_18s_18_4_1_U93 ama_submuladd_8s_8s_18s_18_4_1_U94 add_ln173_9_fu_834_p2 ama_submuladd_8s_8s_18s_18_4_1_U95 ama_submuladd_8s_8s_18s_18_4_1_U96 add_ln173_12_fu_850_p2 add_ln173_13_fu_860_p2 add_ln173_14_fu_870_p2 ama_submuladd_8s_8s_18s_18_4_1_U97 ama_submuladd_8s_8s_18s_18_4_1_U98 add_ln173_17_fu_886_p2 ama_submuladd_8s_8s_18s_18_4_1_U99 ama_submuladd_8s_8s_18s_18_4_1_U100 add_ln173_20_fu_902_p2 add_ln173_21_fu_912_p2 ama_submuladd_8s_8s_18s_18_4_1_U101 ama_submuladd_8s_8s_18s_18_4_1_U102 add_ln173_24_fu_928_p2 ama_submuladd_8s_8s_18s_18_4_1_U103 ama_submuladd_8s_8s_18s_18_4_1_U104 add_ln173_27_fu_944_p2 add_ln173_28_fu_954_p2 add_ln173_29_fu_964_p2 add_ln173_30_fu_974_p2 diff_sum_fu_984_p2 j_fu_727_p2 ddiv_64ns_64ns_64_22_no_dsp_1_U69 dadd_64ns_64ns_64_5_full_dsp_1_U68 dsqrt_64ns_64ns_64_21_no_dsp_1_U72</BindInstances>
                </Instance>
                <Instance>
                    <InstName>p_anonymous_namespace_Norm_ap_int_8_float_5u_U0</InstName>
                    <ModuleName>p_anonymous_namespace_Norm_ap_int_8_float_5u_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>371</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>i_op_assign_1_p_hls_fptosi_float_i32_fu_305</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>305</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_3_p_hls_fptosi_float_i32_fu_310</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>310</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_5_p_hls_fptosi_float_i32_fu_315</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>315</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_7_p_hls_fptosi_float_i32_fu_320</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>320</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_9_p_hls_fptosi_float_i32_fu_325</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>325</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_10_p_hls_fptosi_float_i32_fu_330</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>330</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_12_p_hls_fptosi_float_i32_fu_335</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>335</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_14_p_hls_fptosi_float_i32_fu_340</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>340</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_16_p_hls_fptosi_float_i32_fu_345</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>345</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_18_p_hls_fptosi_float_i32_fu_350</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>350</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_20_p_hls_fptosi_float_i32_fu_355</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>355</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_22_p_hls_fptosi_float_i32_fu_360</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>360</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_24_p_hls_fptosi_float_i32_fu_365</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>365</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_26_p_hls_fptosi_float_i32_fu_370</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>370</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_28_p_hls_fptosi_float_i32_fu_375</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>375</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_30_p_hls_fptosi_float_i32_fu_380</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>380</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_32_p_hls_fptosi_float_i32_fu_385</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>385</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_34_p_hls_fptosi_float_i32_fu_390</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>390</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_36_p_hls_fptosi_float_i32_fu_395</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>395</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_38_p_hls_fptosi_float_i32_fu_400</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_40_p_hls_fptosi_float_i32_fu_405</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>405</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_42_p_hls_fptosi_float_i32_fu_410</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>410</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_44_p_hls_fptosi_float_i32_fu_415</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>415</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_46_p_hls_fptosi_float_i32_fu_420</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>420</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_48_p_hls_fptosi_float_i32_fu_425</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>425</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_50_p_hls_fptosi_float_i32_fu_430</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>430</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_52_p_hls_fptosi_float_i32_fu_435</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>435</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_54_p_hls_fptosi_float_i32_fu_440</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>440</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_56_p_hls_fptosi_float_i32_fu_445</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>445</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_58_p_hls_fptosi_float_i32_fu_450</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>450</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_60_p_hls_fptosi_float_i32_fu_455</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>455</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>i_op_assign_62_p_hls_fptosi_float_i32_fu_460</InstName>
                            <ModuleName>p_hls_fptosi_float_i32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>460</ID>
                            <BindInstances>add_ln346_fu_88_p2 sub_ln1512_fu_102_p2 result_V_2_fu_170_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>k_fu_944_p2 ret_V_fu_1909_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U153 fmul_32ns_32ns_32_3_max_dsp_1_U121 add_ln231_fu_2489_p2 norm_val_m_Val_V_fu_2519_p2 ret_V_32_fu_1923_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U154 fmul_32ns_32ns_32_3_max_dsp_1_U122 add_ln231_1_fu_2553_p2 norm_val_m_Val_V_2_fu_2583_p2 ret_V_33_fu_1937_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U155 fmul_32ns_32ns_32_3_max_dsp_1_U123 add_ln231_2_fu_2617_p2 norm_val_m_Val_V_4_fu_2647_p2 ret_V_34_fu_1951_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U156 fmul_32ns_32ns_32_3_max_dsp_1_U124 add_ln231_3_fu_2681_p2 norm_val_m_Val_V_6_fu_2711_p2 ret_V_35_fu_1965_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U157 fmul_32ns_32ns_32_3_max_dsp_1_U125 add_ln231_4_fu_2745_p2 norm_val_m_Val_V_8_fu_2775_p2 ret_V_36_fu_1979_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U158 fmul_32ns_32ns_32_3_max_dsp_1_U126 add_ln231_5_fu_2809_p2 norm_val_m_Val_V_10_fu_2839_p2 ret_V_37_fu_1993_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U159 fmul_32ns_32ns_32_3_max_dsp_1_U127 add_ln231_6_fu_2873_p2 norm_val_m_Val_V_12_fu_2903_p2 ret_V_38_fu_2007_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U160 fmul_32ns_32ns_32_3_max_dsp_1_U128 add_ln231_7_fu_2937_p2 norm_val_m_Val_V_14_fu_2967_p2 ret_V_39_fu_2021_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U161 fmul_32ns_32ns_32_3_max_dsp_1_U129 add_ln231_8_fu_3001_p2 norm_val_m_Val_V_16_fu_3031_p2 ret_V_40_fu_2035_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U162 fmul_32ns_32ns_32_3_max_dsp_1_U130 add_ln231_9_fu_3065_p2 norm_val_m_Val_V_18_fu_3095_p2 ret_V_41_fu_2049_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U163 fmul_32ns_32ns_32_3_max_dsp_1_U131 add_ln231_10_fu_3129_p2 norm_val_m_Val_V_20_fu_3159_p2 ret_V_42_fu_2063_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U164 fmul_32ns_32ns_32_3_max_dsp_1_U132 add_ln231_11_fu_3193_p2 norm_val_m_Val_V_22_fu_3223_p2 ret_V_43_fu_2077_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U165 fmul_32ns_32ns_32_3_max_dsp_1_U133 add_ln231_12_fu_3257_p2 norm_val_m_Val_V_24_fu_3287_p2 ret_V_44_fu_2091_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U166 fmul_32ns_32ns_32_3_max_dsp_1_U134 add_ln231_13_fu_3321_p2 norm_val_m_Val_V_26_fu_3351_p2 ret_V_45_fu_2105_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U167 fmul_32ns_32ns_32_3_max_dsp_1_U135 add_ln231_14_fu_3385_p2 norm_val_m_Val_V_28_fu_3415_p2 ret_V_46_fu_2119_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U168 fmul_32ns_32ns_32_3_max_dsp_1_U136 add_ln231_15_fu_3449_p2 norm_val_m_Val_V_30_fu_3479_p2 ret_V_47_fu_2133_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U169 fmul_32ns_32ns_32_3_max_dsp_1_U137 add_ln231_16_fu_3513_p2 norm_val_m_Val_V_32_fu_3543_p2 ret_V_48_fu_2147_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U170 fmul_32ns_32ns_32_3_max_dsp_1_U138 add_ln231_17_fu_3577_p2 norm_val_m_Val_V_34_fu_3607_p2 ret_V_49_fu_2161_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U171 fmul_32ns_32ns_32_3_max_dsp_1_U139 add_ln231_18_fu_3641_p2 norm_val_m_Val_V_36_fu_3671_p2 ret_V_50_fu_2175_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U172 fmul_32ns_32ns_32_3_max_dsp_1_U140 add_ln231_19_fu_3705_p2 norm_val_m_Val_V_38_fu_3735_p2 ret_V_51_fu_2189_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U173 fmul_32ns_32ns_32_3_max_dsp_1_U141 add_ln231_20_fu_3769_p2 norm_val_m_Val_V_40_fu_3799_p2 ret_V_52_fu_2203_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U174 fmul_32ns_32ns_32_3_max_dsp_1_U142 add_ln231_21_fu_3833_p2 norm_val_m_Val_V_42_fu_3863_p2 ret_V_53_fu_2217_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U175 fmul_32ns_32ns_32_3_max_dsp_1_U143 add_ln231_22_fu_3897_p2 norm_val_m_Val_V_44_fu_3927_p2 ret_V_54_fu_2231_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U176 fmul_32ns_32ns_32_3_max_dsp_1_U144 add_ln231_23_fu_3961_p2 norm_val_m_Val_V_46_fu_3991_p2 ret_V_55_fu_2245_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U177 fmul_32ns_32ns_32_3_max_dsp_1_U145 add_ln231_24_fu_4025_p2 norm_val_m_Val_V_48_fu_4055_p2 ret_V_56_fu_2259_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U178 fmul_32ns_32ns_32_3_max_dsp_1_U146 add_ln231_25_fu_4089_p2 norm_val_m_Val_V_50_fu_4119_p2 ret_V_57_fu_2273_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U179 fmul_32ns_32ns_32_3_max_dsp_1_U147 add_ln231_26_fu_4153_p2 norm_val_m_Val_V_52_fu_4183_p2 ret_V_58_fu_2287_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U180 fmul_32ns_32ns_32_3_max_dsp_1_U148 add_ln231_27_fu_4217_p2 norm_val_m_Val_V_54_fu_4247_p2 ret_V_59_fu_2301_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U181 fmul_32ns_32ns_32_3_max_dsp_1_U149 add_ln231_28_fu_4281_p2 norm_val_m_Val_V_56_fu_4311_p2 ret_V_60_fu_2315_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U182 fmul_32ns_32ns_32_3_max_dsp_1_U150 add_ln231_29_fu_4345_p2 norm_val_m_Val_V_58_fu_4375_p2 ret_V_61_fu_2329_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U183 fmul_32ns_32ns_32_3_max_dsp_1_U151 add_ln231_30_fu_4409_p2 norm_val_m_Val_V_60_fu_4439_p2 ret_V_62_fu_2343_p2 fdiv_32ns_32ns_32_9_no_dsp_1_U184 fmul_32ns_32ns_32_3_max_dsp_1_U152 add_ln231_31_fu_4473_p2 norm_val_m_Val_V_62_fu_4503_p2 j_fu_1892_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_U0</InstName>
                    <ModuleName>p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>385</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3_fu_157</InstName>
                            <ModuleName>p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>add_ln275_fu_77_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>ram_V_U mul_32ns_27ns_59_1_1_U264 mac_muladd_9s_9s_9ns_9_4_1_U265 mac_muladd_9s_9s_9ns_9_4_1_U265 i_fu_219_p2 add_ln265_fu_225_p2 j_fu_253_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_U0</InstName>
                    <ModuleName>p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>393</ID>
                    <BindInstances>add_ln293_fu_232_p2 j_fu_198_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>outputs_c_U cols_log_c22_U cols_log_c21_U cols_log_c20_U cols_log_c_U rows_c19_U rows_c18_U rows_c17_U rows_c_U output_data_addr_c_U data_copy_a_U data_copy_b_U data_copy_c_U gamma_U beta_U mean_a_U mean_b_U stddev_U norm_U store_temp_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.908</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>38</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2</Name>
            <Loops>
                <VITIS_LOOP_35_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_35_2>
                        <Name>VITIS_LOOP_35_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_35_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>303</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>151</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_133_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_1_fu_153_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:38" URAM="0" VARIABLE="add_ln38_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_158_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:38" URAM="0" VARIABLE="add_ln38"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3</Name>
            <Loops>
                <VITIS_LOOP_45_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.857</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_45_3>
                        <Name>VITIS_LOOP_45_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_45_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>169</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>392</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_3" OPTYPE="add" PRAGMA="" RTLNAME="stream_a_addr_2_fu_236_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:50" URAM="0" VARIABLE="stream_a_addr_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_3" OPTYPE="add" PRAGMA="" RTLNAME="stream_b_addr_2_fu_299_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:60" URAM="0" VARIABLE="stream_b_addr_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_3" OPTYPE="add" PRAGMA="" RTLNAME="stream_c_addr_2_fu_320_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:70" URAM="0" VARIABLE="stream_c_addr_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s</Name>
            <Loops>
                <VITIS_LOOP_33_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_1>
                        <Name>VITIS_LOOP_33_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174</Instance>
                        </InstanceList>
                    </VITIS_LOOP_33_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <FF>764</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1420</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="ram_V_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:31" URAM="0" VARIABLE="ram_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="j_4_fu_265_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:33" URAM="0" VARIABLE="j_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_278_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_1_fu_295_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35" URAM="0" VARIABLE="add_ln35_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_2_fu_310_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35" URAM="0" VARIABLE="add_ln35_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>2 ~ ?</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>314</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>109</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_114_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>43</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>73</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.730 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>43 ~ 73</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>31</max>
                            </range>
                        </TripCount>
                        <Latency>41 ~ 71</Latency>
                        <AbsoluteTimeLatency>0.410 us ~ 0.710 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>41</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>471</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2273</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_228_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_172_p2" SOURCE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_248_fu_182_p2" SOURCE="" URAM="0" VARIABLE="empty_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_233_p2" SOURCE="" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_249_fu_237_p2" SOURCE="" URAM="0" VARIABLE="empty_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_254_fu_198_p2" SOURCE="" URAM="0" VARIABLE="empty_254"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>2 ~ ?</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>314</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>109</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_114_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>43</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>73</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.730 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>43 ~ 73</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>31</max>
                            </range>
                        </TripCount>
                        <Latency>41 ~ 71</Latency>
                        <AbsoluteTimeLatency>0.410 us ~ 0.710 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>41</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>471</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2273</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_228_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_fu_172_p2" SOURCE="" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_239_fu_182_p2" SOURCE="" URAM="0" VARIABLE="empty_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="tmp3_fu_233_p2" SOURCE="" URAM="0" VARIABLE="tmp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_240_fu_237_p2" SOURCE="" URAM="0" VARIABLE="empty_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_245_fu_198_p2" SOURCE="" URAM="0" VARIABLE="empty_245"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s</Name>
            <Loops>
                <VITIS_LOOP_99_1>
                    <VITIS_LOOP_102_2/>
                </VITIS_LOOP_99_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_102_2>
                            <Name>VITIS_LOOP_102_2</Name>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_102_2>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>2183</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6230</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="gamma_ram_U" SOURCE="" URAM="0" VARIABLE="gamma_ram"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="beta_ram_U" SOURCE="" URAM="0" VARIABLE="beta_ram"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_286_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96" URAM="0" VARIABLE="add_ln96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln96_fu_322_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:96" URAM="0" VARIABLE="sub_ln96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_382_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:97" URAM="0" VARIABLE="add_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_416_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:99" URAM="0" VARIABLE="i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_433_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:102" URAM="0" VARIABLE="add_ln102"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>p_anonymous_namespace_Mean_ap_int_8_5u_s</Name>
            <Loops>
                <VITIS_LOOP_124_1>
                    <Sum/>
                </VITIS_LOOP_124_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.571</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_124_1>
                        <Name>VITIS_LOOP_124_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>1 ~ ?</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ ?</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>-1</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ ?</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <Sum>
                            <Name>Sum</Name>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>0 ~ ?</Latency>
                            <AbsoluteTimeLatency>0 ns ~ ?</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>1</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </Sum>
                    </VITIS_LOOP_124_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>285</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1047</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_124_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_311_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:124" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_fu_759_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_1_fu_769_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_2_fu_779_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_3_fu_789_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_4_fu_799_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_5_fu_809_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_6_fu_819_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_7_fu_829_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_8_fu_839_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_9_fu_849_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_10_fu_859_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_11_fu_869_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_12_fu_879_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_13_fu_889_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_14_fu_899_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_15_fu_909_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_16_fu_919_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_17_fu_929_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_18_fu_939_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_19_fu_949_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_20_fu_959_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_21_fu_969_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_22_fu_979_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_23_fu_989_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_24_fu_999_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_25_fu_1009_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_26_fu_1019_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_27_fu_1029_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_28_fu_1039_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_29_fu_1049_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_30_fu_1059_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="add_ln134_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="sum_fu_1069_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134" URAM="0" VARIABLE="sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Sum" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_1075_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:128" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>p_anonymous_namespace_StdDev_ap_int_8_float_5u_s</Name>
            <Loops>
                <VITIS_LOOP_160_1>
                    <StdDev/>
                </VITIS_LOOP_160_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.009</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_160_1>
                        <Name>VITIS_LOOP_160_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>54 ~ ?</Latency>
                        <AbsoluteTimeLatency>0.540 us ~ ?</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>55</min>
                                <max>-1</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>55 ~ ?</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <StdDev>
                            <Name>StdDev</Name>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>4 ~ ?</Latency>
                            <AbsoluteTimeLatency>40.000 ns ~ ?</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>5</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </StdDev>
                    </VITIS_LOOP_160_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>35</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>1350</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1906</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_160_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_340_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:160" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U73" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U73" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U89" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U89" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U74" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U74" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U90" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U90" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U75" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U75" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U91" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U91" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U76" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U76" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U92" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U92" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U77" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U77" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U93" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U93" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U78" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U78" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U94" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U94" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U79" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U79" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U95" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U95" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U80" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U80" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U96" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U96" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U81" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U81" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U97" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U97" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U82" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U82" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U98" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U98" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U83" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U83" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U99" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U99" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U84" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U84" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U100" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U100" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U85" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U85" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U101" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U101" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U86" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U86" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U102" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U102" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U87" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U87" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U103" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U103" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U88" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="am_submul_8s_8s_18_4_1_U88" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="sub" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U104" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="mul" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U104" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="mul_ln173_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U89" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U90" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_2_fu_792_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U91" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U92" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_5_fu_808_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_6_fu_818_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U93" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U94" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_9_fu_834_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U95" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U96" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_12_fu_850_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_13_fu_860_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_14_fu_870_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U97" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U98" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_17_fu_886_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U99" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U100" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_20_fu_902_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_21_fu_912_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U101" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U102" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_24_fu_928_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U103" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="ama_submuladd_8s_8s_18s_18_4_1_U104" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_27_fu_944_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_28_fu_954_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_29_fu_964_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_30_fu_974_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="add_ln173_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="diff_sum_fu_984_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:173" URAM="0" VARIABLE="diff_sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="StdDev" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_727_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:165" URAM="0" VARIABLE="j"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="VITIS_LOOP_160_1" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U69" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:176" URAM="0" VARIABLE="div"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_160_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U68" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:176" URAM="0" VARIABLE="temp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="20" LOOP="VITIS_LOOP_160_1" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_21_no_dsp_1_U72" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8" URAM="0" VARIABLE="tmp"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>p_hls_fptosi_float_i32</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>623</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln346_fu_88_p2" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346" URAM="0" VARIABLE="add_ln346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1512_fu_102_p2" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512" URAM="0" VARIABLE="sub_ln1512"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_V_2_fu_170_p2" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813" URAM="0" VARIABLE="result_V_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>p_anonymous_namespace_Norm_ap_int_8_float_5u_s</Name>
            <Loops>
                <VITIS_LOOP_208_1>
                    <norm/>
                </VITIS_LOOP_208_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_208_1>
                        <Name>VITIS_LOOP_208_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>1 ~ ?</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ ?</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>-1</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ ?</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <norm>
                            <Name>norm</Name>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>18 ~ ?</Latency>
                            <AbsoluteTimeLatency>0.180 us ~ ?</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>19</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList>
                                <Instance>i_op_assign_1_p_hls_fptosi_float_i32_fu_305</Instance>
                                <Instance>i_op_assign_3_p_hls_fptosi_float_i32_fu_310</Instance>
                                <Instance>i_op_assign_5_p_hls_fptosi_float_i32_fu_315</Instance>
                                <Instance>i_op_assign_7_p_hls_fptosi_float_i32_fu_320</Instance>
                                <Instance>i_op_assign_9_p_hls_fptosi_float_i32_fu_325</Instance>
                                <Instance>i_op_assign_10_p_hls_fptosi_float_i32_fu_330</Instance>
                                <Instance>i_op_assign_12_p_hls_fptosi_float_i32_fu_335</Instance>
                                <Instance>i_op_assign_14_p_hls_fptosi_float_i32_fu_340</Instance>
                                <Instance>i_op_assign_16_p_hls_fptosi_float_i32_fu_345</Instance>
                                <Instance>i_op_assign_18_p_hls_fptosi_float_i32_fu_350</Instance>
                                <Instance>i_op_assign_20_p_hls_fptosi_float_i32_fu_355</Instance>
                                <Instance>i_op_assign_22_p_hls_fptosi_float_i32_fu_360</Instance>
                                <Instance>i_op_assign_24_p_hls_fptosi_float_i32_fu_365</Instance>
                                <Instance>i_op_assign_26_p_hls_fptosi_float_i32_fu_370</Instance>
                                <Instance>i_op_assign_28_p_hls_fptosi_float_i32_fu_375</Instance>
                                <Instance>i_op_assign_30_p_hls_fptosi_float_i32_fu_380</Instance>
                                <Instance>i_op_assign_32_p_hls_fptosi_float_i32_fu_385</Instance>
                                <Instance>i_op_assign_34_p_hls_fptosi_float_i32_fu_390</Instance>
                                <Instance>i_op_assign_36_p_hls_fptosi_float_i32_fu_395</Instance>
                                <Instance>i_op_assign_38_p_hls_fptosi_float_i32_fu_400</Instance>
                                <Instance>i_op_assign_40_p_hls_fptosi_float_i32_fu_405</Instance>
                                <Instance>i_op_assign_42_p_hls_fptosi_float_i32_fu_410</Instance>
                                <Instance>i_op_assign_44_p_hls_fptosi_float_i32_fu_415</Instance>
                                <Instance>i_op_assign_46_p_hls_fptosi_float_i32_fu_420</Instance>
                                <Instance>i_op_assign_48_p_hls_fptosi_float_i32_fu_425</Instance>
                                <Instance>i_op_assign_50_p_hls_fptosi_float_i32_fu_430</Instance>
                                <Instance>i_op_assign_52_p_hls_fptosi_float_i32_fu_435</Instance>
                                <Instance>i_op_assign_54_p_hls_fptosi_float_i32_fu_440</Instance>
                                <Instance>i_op_assign_56_p_hls_fptosi_float_i32_fu_445</Instance>
                                <Instance>i_op_assign_58_p_hls_fptosi_float_i32_fu_450</Instance>
                                <Instance>i_op_assign_60_p_hls_fptosi_float_i32_fu_455</Instance>
                                <Instance>i_op_assign_62_p_hls_fptosi_float_i32_fu_460</Instance>
                            </InstanceList>
                        </norm>
                    </VITIS_LOOP_208_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>96</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>13556</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>30023</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>13</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_208_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_944_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:208" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_fu_1909_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U153" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U121" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_fu_2489_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_fu_2519_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_32_fu_1923_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U154" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U122" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_1_fu_2553_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_2_fu_2583_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_33_fu_1937_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U155" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U123" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_2_fu_2617_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_4_fu_2647_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_34_fu_1951_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U156" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U124" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_3_fu_2681_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_6_fu_2711_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_35_fu_1965_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U157" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U125" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_4_fu_2745_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_8_fu_2775_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_36_fu_1979_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U158" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U126" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_5_fu_2809_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_10_fu_2839_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_37_fu_1993_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U159" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U127" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_6_fu_2873_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_12_fu_2903_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_38_fu_2007_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U160" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U128" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_7_fu_2937_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_14_fu_2967_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_39_fu_2021_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U161" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U129" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_8_fu_3001_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_16_fu_3031_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_40_fu_2035_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U162" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U130" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_9_fu_3065_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_18_fu_3095_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_41_fu_2049_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U163" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U131" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_10_fu_3129_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_20_fu_3159_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_42_fu_2063_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U164" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U132" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_11_fu_3193_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_22_fu_3223_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_43_fu_2077_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U165" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U133" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_12_fu_3257_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_24_fu_3287_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_44_fu_2091_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U166" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U134" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_13_fu_3321_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_26_fu_3351_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_45_fu_2105_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U167" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U135" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_14_fu_3385_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_28_fu_3415_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_46_fu_2119_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U168" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U136" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_15_fu_3449_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_30_fu_3479_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_47_fu_2133_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U169" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U137" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_16_fu_3513_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_32_fu_3543_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_48_fu_2147_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U170" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U138" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_17_fu_3577_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_34_fu_3607_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_49_fu_2161_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U171" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U139" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_18_fu_3641_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_36_fu_3671_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_50_fu_2175_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U172" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U140" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_19_fu_3705_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_38_fu_3735_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_51_fu_2189_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U173" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U141" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_20_fu_3769_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_40_fu_3799_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_52_fu_2203_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U174" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U142" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_21_fu_3833_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_42_fu_3863_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_53_fu_2217_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U175" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U143" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_22_fu_3897_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_44_fu_3927_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_54_fu_2231_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U176" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U144" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_23_fu_3961_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_46_fu_3991_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_55_fu_2245_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U177" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U145" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_24_fu_4025_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_48_fu_4055_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_56_fu_2259_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U178" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U146" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_25_fu_4089_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_50_fu_4119_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_57_fu_2273_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U179" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U147" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_26_fu_4153_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_52_fu_4183_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_58_fu_2287_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U180" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U148" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_27_fu_4217_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_54_fu_4247_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_59_fu_2301_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U181" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U149" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_28_fu_4281_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_56_fu_4311_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_60_fu_2315_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U182" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U150" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_29_fu_4345_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_58_fu_4375_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_61_fu_2329_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U183" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U151" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_30_fu_4409_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_60_fu_4439_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_62_fu_2343_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="norm" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U184" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228" URAM="0" VARIABLE="i_op_assign_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="norm" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U152" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1570" URAM="0" VARIABLE="mul_i_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_31_fu_4473_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231" URAM="0" VARIABLE="add_ln231_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="norm_val_m_Val_V_62_fu_4503_p2" SOURCE="/home/ytq/source/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:214" URAM="0" VARIABLE="norm_val_m_Val_V_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="norm" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_1892_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:213" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3</Name>
            <Loops>
                <VITIS_LOOP_275_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.857</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>514</Best-caseLatency>
                    <Average-caseLatency>514</Average-caseLatency>
                    <Worst-caseLatency>514</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>514</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_275_3>
                        <Name>VITIS_LOOP_275_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>512</TripCount>
                        <Latency>512</Latency>
                        <AbsoluteTimeLatency>5.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_275_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>77</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_275_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln275_fu_77_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:275" URAM="0" VARIABLE="add_ln275"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s</Name>
            <Loops>
                <VITIS_LOOP_265_1_VITIS_LOOP_267_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.556</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>517</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>517 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_265_1_VITIS_LOOP_267_2>
                        <Name>VITIS_LOOP_265_1_VITIS_LOOP_267_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>3 ~ ?</Latency>
                        <AbsoluteTimeLatency>30.000 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_265_1_VITIS_LOOP_267_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>519</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>720</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="ram_V_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:262" URAM="0" VARIABLE="ram_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_27ns_59_1_1_U264" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:262" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_1_VITIS_LOOP_267_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_9ns_9_4_1_U265" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:271" URAM="0" VARIABLE="mul_ln271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_1_VITIS_LOOP_267_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_9ns_9_4_1_U265" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:271" URAM="0" VARIABLE="add_ln271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_265_1_VITIS_LOOP_267_2" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_219_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:267" URAM="0" VARIABLE="i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_265_1_VITIS_LOOP_267_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_fu_225_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265" URAM="0" VARIABLE="add_ln265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_265_1_VITIS_LOOP_267_2" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_253_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s</Name>
            <Loops>
                <VITIS_LOOP_293_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>550</Best-caseLatency>
                    <Average-caseLatency>550</Average-caseLatency>
                    <Worst-caseLatency>551</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.510 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>512</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_293_1>
                        <Name>VITIS_LOOP_293_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>512</TripCount>
                        <Latency>550</Latency>
                        <AbsoluteTimeLatency>5.500 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>40</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_293_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>703</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>330</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_293_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln293_fu_232_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:293" URAM="0" VARIABLE="add_ln293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_293_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_198_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:293" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>layernorm</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>137</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>21</UTIL_BRAM>
                    <DSP>134</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>24456</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>48708</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>21</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="outputs_c_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:52" URAM="0" VARIABLE="outputs_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_log_c22_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:52" URAM="0" VARIABLE="cols_log_c22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_log_c21_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:52" URAM="0" VARIABLE="cols_log_c21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_log_c20_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:52" URAM="0" VARIABLE="cols_log_c20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_log_c_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:52" URAM="0" VARIABLE="cols_log_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_c19_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:52" URAM="0" VARIABLE="rows_c19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_c18_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:52" URAM="0" VARIABLE="rows_c18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_c17_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:52" URAM="0" VARIABLE="rows_c17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_c_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:52" URAM="0" VARIABLE="rows_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="output_data_addr_c_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:52" URAM="0" VARIABLE="output_data_addr_c"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="data_copy_a_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:32" URAM="0" VARIABLE="data_copy_a"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="data_copy_b_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:34" URAM="0" VARIABLE="data_copy_b"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="data_copy_c_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:36" URAM="0" VARIABLE="data_copy_c"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="gamma_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:38" URAM="0" VARIABLE="gamma"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="beta_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:40" URAM="0" VARIABLE="beta"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mean_a_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:42" URAM="0" VARIABLE="mean_a"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mean_b_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:44" URAM="0" VARIABLE="mean_b"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="stddev_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:46" URAM="0" VARIABLE="stddev"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="norm_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:48" URAM="0" VARIABLE="norm"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="store_temp_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:50" URAM="0" VARIABLE="store_temp"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>data_copy_a_U</Name>
            <ParentInst/>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>data_copy_b_U</Name>
            <ParentInst/>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>data_copy_c_U</Name>
            <ParentInst/>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>gamma_U</Name>
            <ParentInst/>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>beta_U</Name>
            <ParentInst/>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>mean_a_U</Name>
            <ParentInst/>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>mean_b_U</Name>
            <ParentInst/>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>stddev_U</Name>
            <ParentInst/>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>norm_U</Name>
            <ParentInst/>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>store_temp_U</Name>
            <ParentInst/>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_data_addr" index="0" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ln_addr" name="input_data_addr" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="gama_addr" index="1" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ln_addr" name="gama_addr" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="beta_addr" index="2" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ln_addr" name="beta_addr" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_data_addr" index="3" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ln_addr" name="output_data_addr" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rows" index="4" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ln_addr" name="rows" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cols_log" index="5" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ln_addr" name="cols_log" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="q_value" index="6" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ln_addr" name="q_value" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="shift_value" index="7" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ln_addr" name="shift_value" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="done" index="8" direction="out" srcType="unsigned int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ln_addr" name="done" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_ln_addr" name="done_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="inputs" index="9" direction="inout" srcType="ap_uint&lt;256&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_ln_data" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_ln_addr" name="inputs_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ln_addr" name="inputs_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="outputs" index="10" direction="inout" srcType="ap_uint&lt;256&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_ln_data" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_ln_addr" name="outputs_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ln_addr" name="outputs_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="paras" index="11" direction="in" srcType="ap_uint&lt;256&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_ln_paras" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ln_addr" name="paras_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ln_addr" name="paras_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_ln_addr" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_ln_addr_" paramPrefix="C_S_AXI_LN_ADDR_">
            <ports>
                <port>s_axi_ln_addr_ARADDR</port>
                <port>s_axi_ln_addr_ARREADY</port>
                <port>s_axi_ln_addr_ARVALID</port>
                <port>s_axi_ln_addr_AWADDR</port>
                <port>s_axi_ln_addr_AWREADY</port>
                <port>s_axi_ln_addr_AWVALID</port>
                <port>s_axi_ln_addr_BREADY</port>
                <port>s_axi_ln_addr_BRESP</port>
                <port>s_axi_ln_addr_BVALID</port>
                <port>s_axi_ln_addr_RDATA</port>
                <port>s_axi_ln_addr_RREADY</port>
                <port>s_axi_ln_addr_RRESP</port>
                <port>s_axi_ln_addr_RVALID</port>
                <port>s_axi_ln_addr_WDATA</port>
                <port>s_axi_ln_addr_WREADY</port>
                <port>s_axi_ln_addr_WSTRB</port>
                <port>s_axi_ln_addr_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="input_data_addr" access="W" description="Data signal of input_data_addr" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_data_addr" access="W" description="Bit 31 to 0 of input_data_addr"/>
                    </fields>
                </register>
                <register offset="0x18" name="gama_addr" access="W" description="Data signal of gama_addr" range="32">
                    <fields>
                        <field offset="0" width="32" name="gama_addr" access="W" description="Bit 31 to 0 of gama_addr"/>
                    </fields>
                </register>
                <register offset="0x20" name="beta_addr" access="W" description="Data signal of beta_addr" range="32">
                    <fields>
                        <field offset="0" width="32" name="beta_addr" access="W" description="Bit 31 to 0 of beta_addr"/>
                    </fields>
                </register>
                <register offset="0x28" name="output_data_addr" access="W" description="Data signal of output_data_addr" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_data_addr" access="W" description="Bit 31 to 0 of output_data_addr"/>
                    </fields>
                </register>
                <register offset="0x30" name="rows" access="W" description="Data signal of rows" range="32">
                    <fields>
                        <field offset="0" width="32" name="rows" access="W" description="Bit 31 to 0 of rows"/>
                    </fields>
                </register>
                <register offset="0x38" name="cols_log" access="W" description="Data signal of cols_log" range="32">
                    <fields>
                        <field offset="0" width="32" name="cols_log" access="W" description="Bit 31 to 0 of cols_log"/>
                    </fields>
                </register>
                <register offset="0x40" name="q_value" access="W" description="Data signal of q_value" range="32">
                    <fields>
                        <field offset="0" width="32" name="q_value" access="W" description="Bit 31 to 0 of q_value"/>
                    </fields>
                </register>
                <register offset="0x48" name="shift_value" access="W" description="Data signal of shift_value" range="32">
                    <fields>
                        <field offset="0" width="32" name="shift_value" access="W" description="Bit 31 to 0 of shift_value"/>
                    </fields>
                </register>
                <register offset="0x50" name="done" access="R" description="Data signal of done" range="32">
                    <fields>
                        <field offset="0" width="32" name="done" access="R" description="Bit 31 to 0 of done"/>
                    </fields>
                </register>
                <register offset="0x54" name="done_ctrl" access="R" description="Control signal of done" range="32">
                    <fields>
                        <field offset="0" width="1" name="done_ap_vld" access="R" description="Control signal done_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x60" name="inputs_1" access="W" description="Data signal of inputs" range="32">
                    <fields>
                        <field offset="0" width="32" name="inputs" access="W" description="Bit 31 to 0 of inputs"/>
                    </fields>
                </register>
                <register offset="0x64" name="inputs_2" access="W" description="Data signal of inputs" range="32">
                    <fields>
                        <field offset="0" width="32" name="inputs" access="W" description="Bit 63 to 32 of inputs"/>
                    </fields>
                </register>
                <register offset="0x6c" name="outputs_1" access="W" description="Data signal of outputs" range="32">
                    <fields>
                        <field offset="0" width="32" name="outputs" access="W" description="Bit 31 to 0 of outputs"/>
                    </fields>
                </register>
                <register offset="0x70" name="outputs_2" access="W" description="Data signal of outputs" range="32">
                    <fields>
                        <field offset="0" width="32" name="outputs" access="W" description="Bit 63 to 32 of outputs"/>
                    </fields>
                </register>
                <register offset="0x78" name="paras_1" access="W" description="Data signal of paras" range="32">
                    <fields>
                        <field offset="0" width="32" name="paras" access="W" description="Bit 31 to 0 of paras"/>
                    </fields>
                </register>
                <register offset="0x7c" name="paras_2" access="W" description="Data signal of paras" range="32">
                    <fields>
                        <field offset="0" width="32" name="paras" access="W" description="Bit 63 to 32 of paras"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input_data_addr"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="gama_addr"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="beta_addr"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="output_data_addr"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="rows"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="cols_log"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="q_value"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72" argName="shift_value"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="done"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="96" argName="inputs"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="108" argName="outputs"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="120" argName="paras"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_ln_addr:m_axi_ln_data:m_axi_ln_paras</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_ln_data" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_ln_data_" paramPrefix="C_M_AXI_LN_DATA_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">64</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">1</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">64</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">64</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_ln_data_ARADDR</port>
                <port>m_axi_ln_data_ARBURST</port>
                <port>m_axi_ln_data_ARCACHE</port>
                <port>m_axi_ln_data_ARID</port>
                <port>m_axi_ln_data_ARLEN</port>
                <port>m_axi_ln_data_ARLOCK</port>
                <port>m_axi_ln_data_ARPROT</port>
                <port>m_axi_ln_data_ARQOS</port>
                <port>m_axi_ln_data_ARREADY</port>
                <port>m_axi_ln_data_ARREGION</port>
                <port>m_axi_ln_data_ARSIZE</port>
                <port>m_axi_ln_data_ARUSER</port>
                <port>m_axi_ln_data_ARVALID</port>
                <port>m_axi_ln_data_AWADDR</port>
                <port>m_axi_ln_data_AWBURST</port>
                <port>m_axi_ln_data_AWCACHE</port>
                <port>m_axi_ln_data_AWID</port>
                <port>m_axi_ln_data_AWLEN</port>
                <port>m_axi_ln_data_AWLOCK</port>
                <port>m_axi_ln_data_AWPROT</port>
                <port>m_axi_ln_data_AWQOS</port>
                <port>m_axi_ln_data_AWREADY</port>
                <port>m_axi_ln_data_AWREGION</port>
                <port>m_axi_ln_data_AWSIZE</port>
                <port>m_axi_ln_data_AWUSER</port>
                <port>m_axi_ln_data_AWVALID</port>
                <port>m_axi_ln_data_BID</port>
                <port>m_axi_ln_data_BREADY</port>
                <port>m_axi_ln_data_BRESP</port>
                <port>m_axi_ln_data_BUSER</port>
                <port>m_axi_ln_data_BVALID</port>
                <port>m_axi_ln_data_RDATA</port>
                <port>m_axi_ln_data_RID</port>
                <port>m_axi_ln_data_RLAST</port>
                <port>m_axi_ln_data_RREADY</port>
                <port>m_axi_ln_data_RRESP</port>
                <port>m_axi_ln_data_RUSER</port>
                <port>m_axi_ln_data_RVALID</port>
                <port>m_axi_ln_data_WDATA</port>
                <port>m_axi_ln_data_WID</port>
                <port>m_axi_ln_data_WLAST</port>
                <port>m_axi_ln_data_WREADY</port>
                <port>m_axi_ln_data_WSTRB</port>
                <port>m_axi_ln_data_WUSER</port>
                <port>m_axi_ln_data_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="32" num_read_outstanding="64" num_write_outstanding="1" max_read_burst_length="64" max_write_burst_length="64" max_widen_bitwidth="0" argName="inputs"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="256" final_bitwidth="256" argName="inputs"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="32" num_read_outstanding="64" num_write_outstanding="1" max_read_burst_length="64" max_write_burst_length="64" max_widen_bitwidth="0" argName="outputs"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="256" final_bitwidth="256" argName="outputs"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_ln_paras" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_ln_paras_" paramPrefix="C_M_AXI_LN_PARAS_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">64</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">1</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">64</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">64</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_ln_paras_ARADDR</port>
                <port>m_axi_ln_paras_ARBURST</port>
                <port>m_axi_ln_paras_ARCACHE</port>
                <port>m_axi_ln_paras_ARID</port>
                <port>m_axi_ln_paras_ARLEN</port>
                <port>m_axi_ln_paras_ARLOCK</port>
                <port>m_axi_ln_paras_ARPROT</port>
                <port>m_axi_ln_paras_ARQOS</port>
                <port>m_axi_ln_paras_ARREADY</port>
                <port>m_axi_ln_paras_ARREGION</port>
                <port>m_axi_ln_paras_ARSIZE</port>
                <port>m_axi_ln_paras_ARUSER</port>
                <port>m_axi_ln_paras_ARVALID</port>
                <port>m_axi_ln_paras_AWADDR</port>
                <port>m_axi_ln_paras_AWBURST</port>
                <port>m_axi_ln_paras_AWCACHE</port>
                <port>m_axi_ln_paras_AWID</port>
                <port>m_axi_ln_paras_AWLEN</port>
                <port>m_axi_ln_paras_AWLOCK</port>
                <port>m_axi_ln_paras_AWPROT</port>
                <port>m_axi_ln_paras_AWQOS</port>
                <port>m_axi_ln_paras_AWREADY</port>
                <port>m_axi_ln_paras_AWREGION</port>
                <port>m_axi_ln_paras_AWSIZE</port>
                <port>m_axi_ln_paras_AWUSER</port>
                <port>m_axi_ln_paras_AWVALID</port>
                <port>m_axi_ln_paras_BID</port>
                <port>m_axi_ln_paras_BREADY</port>
                <port>m_axi_ln_paras_BRESP</port>
                <port>m_axi_ln_paras_BUSER</port>
                <port>m_axi_ln_paras_BVALID</port>
                <port>m_axi_ln_paras_RDATA</port>
                <port>m_axi_ln_paras_RID</port>
                <port>m_axi_ln_paras_RLAST</port>
                <port>m_axi_ln_paras_RREADY</port>
                <port>m_axi_ln_paras_RRESP</port>
                <port>m_axi_ln_paras_RUSER</port>
                <port>m_axi_ln_paras_RVALID</port>
                <port>m_axi_ln_paras_WDATA</port>
                <port>m_axi_ln_paras_WID</port>
                <port>m_axi_ln_paras_WLAST</port>
                <port>m_axi_ln_paras_WREADY</port>
                <port>m_axi_ln_paras_WSTRB</port>
                <port>m_axi_ln_paras_WUSER</port>
                <port>m_axi_ln_paras_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="32" num_read_outstanding="64" num_write_outstanding="1" max_read_burst_length="64" max_write_burst_length="64" max_widen_bitwidth="0" argName="paras"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="256" final_bitwidth="256" argName="paras"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_ln_data">256 -&gt; 256, 64, 32, slave, 0, 0, 64, 64, 64, 1, , , , </column>
                    <column name="m_axi_ln_paras">256 -&gt; 256, 64, 32, slave, 0, 0, 64, 64, 64, 1, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_ln_addr">32, 8, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_ln_addr">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_ln_addr">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_ln_addr">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_ln_addr">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_ln_addr">input_data_addr, 0x10, 32, W, Data signal of input_data_addr, </column>
                    <column name="s_axi_ln_addr">gama_addr, 0x18, 32, W, Data signal of gama_addr, </column>
                    <column name="s_axi_ln_addr">beta_addr, 0x20, 32, W, Data signal of beta_addr, </column>
                    <column name="s_axi_ln_addr">output_data_addr, 0x28, 32, W, Data signal of output_data_addr, </column>
                    <column name="s_axi_ln_addr">rows, 0x30, 32, W, Data signal of rows, </column>
                    <column name="s_axi_ln_addr">cols_log, 0x38, 32, W, Data signal of cols_log, </column>
                    <column name="s_axi_ln_addr">q_value, 0x40, 32, W, Data signal of q_value, </column>
                    <column name="s_axi_ln_addr">shift_value, 0x48, 32, W, Data signal of shift_value, </column>
                    <column name="s_axi_ln_addr">done, 0x50, 32, R, Data signal of done, </column>
                    <column name="s_axi_ln_addr">done_ctrl, 0x54, 32, R, Control signal of done, 0=done_ap_vld</column>
                    <column name="s_axi_ln_addr">inputs_1, 0x60, 32, W, Data signal of inputs, </column>
                    <column name="s_axi_ln_addr">inputs_2, 0x64, 32, W, Data signal of inputs, </column>
                    <column name="s_axi_ln_addr">outputs_1, 0x6c, 32, W, Data signal of outputs, </column>
                    <column name="s_axi_ln_addr">outputs_2, 0x70, 32, W, Data signal of outputs, </column>
                    <column name="s_axi_ln_addr">paras_1, 0x78, 32, W, Data signal of paras, </column>
                    <column name="s_axi_ln_addr">paras_2, 0x7c, 32, W, Data signal of paras, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_data_addr">in, unsigned int</column>
                    <column name="gama_addr">in, unsigned int</column>
                    <column name="beta_addr">in, unsigned int</column>
                    <column name="output_data_addr">in, unsigned int</column>
                    <column name="rows">in, unsigned int</column>
                    <column name="cols_log">in, unsigned int</column>
                    <column name="q_value">in, unsigned int</column>
                    <column name="shift_value">in, unsigned int</column>
                    <column name="done">out, unsigned int&amp;</column>
                    <column name="inputs">inout, ap_uint&lt;256&gt;*</column>
                    <column name="outputs">inout, ap_uint&lt;256&gt;*</column>
                    <column name="paras">in, ap_uint&lt;256&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input_data_addr">s_axi_ln_addr, register, , name=input_data_addr offset=0x10 range=32</column>
                    <column name="gama_addr">s_axi_ln_addr, register, , name=gama_addr offset=0x18 range=32</column>
                    <column name="beta_addr">s_axi_ln_addr, register, , name=beta_addr offset=0x20 range=32</column>
                    <column name="output_data_addr">s_axi_ln_addr, register, , name=output_data_addr offset=0x28 range=32</column>
                    <column name="rows">s_axi_ln_addr, register, , name=rows offset=0x30 range=32</column>
                    <column name="cols_log">s_axi_ln_addr, register, , name=cols_log offset=0x38 range=32</column>
                    <column name="q_value">s_axi_ln_addr, register, , name=q_value offset=0x40 range=32</column>
                    <column name="shift_value">s_axi_ln_addr, register, , name=shift_value offset=0x48 range=32</column>
                    <column name="done">s_axi_ln_addr, register, , name=done offset=0x50 range=32</column>
                    <column name="done">s_axi_ln_addr, register, , name=done_ctrl offset=0x54 range=32</column>
                    <column name="inputs">m_axi_ln_data, interface, , </column>
                    <column name="inputs">s_axi_ln_addr, register, offset, name=inputs_1 offset=0x60 range=32</column>
                    <column name="inputs">s_axi_ln_addr, register, offset, name=inputs_2 offset=0x64 range=32</column>
                    <column name="outputs">m_axi_ln_data, interface, , </column>
                    <column name="outputs">s_axi_ln_addr, register, offset, name=outputs_1 offset=0x6c range=32</column>
                    <column name="outputs">s_axi_ln_addr, register, offset, name=outputs_2 offset=0x70 range=32</column>
                    <column name="paras">m_axi_ln_paras, interface, , </column>
                    <column name="paras">s_axi_ln_addr, register, offset, name=paras_1 offset=0x78 range=32</column>
                    <column name="paras">s_axi_ln_addr, register, offset, name=paras_2 offset=0x7c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_ln_data">VITIS_LOOP_35_2, read, variable, 256, /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35:38</column>
                    <column name="m_axi_ln_data">VITIS_LOOP_293_1, write, 512, 256, /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:293:35</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_ln_data">inputs, VITIS_LOOP_33_1, Stride is incompatible, 214-230, /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:33:19</column>
                    <column name="m_axi_ln_data">inputs, VITIS_LOOP_35_2, Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35:38</column>
                    <column name="m_axi_ln_data">outputs, VITIS_LOOP_293_1, Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:293:35</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="bind_storage" location="include/helpers.hpp:32" status="valid" parentFunction="datamover_a" variable="" isDirective="0" options="variable = ram type = RAM_1P impl = bram"/>
        <Pragma type="pipeline" location="include/helpers.hpp:37" status="valid" parentFunction="datamover_a" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="bind_storage" location="include/helpers.hpp:93" status="valid" parentFunction="datamover_b" variable="" isDirective="0" options="variable = gamma_ram type = RAM_1P impl = bram"/>
        <Pragma type="bind_storage" location="include/helpers.hpp:94" status="valid" parentFunction="datamover_b" variable="" isDirective="0" options="variable = beta_ram type = RAM_1P impl = bram"/>
        <Pragma type="pipeline" location="include/helpers.hpp:101" status="valid" parentFunction="datamover_b" variable="" isDirective="0" options="II = 1 rewind"/>
        <Pragma type="unroll" location="include/helpers.hpp:104" status="valid" parentFunction="datamover_b" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="include/helpers.hpp:130" status="valid" parentFunction="mean" variable="" isDirective="0" options="II = 1 rewind"/>
        <Pragma type="pipeline" location="include/helpers.hpp:167" status="valid" parentFunction="stddev" variable="" isDirective="0" options="II = 1 rewind"/>
        <Pragma type="unroll" location="include/helpers.hpp:171" status="valid" parentFunction="stddev" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="include/helpers.hpp:215" status="valid" parentFunction="norm" variable="" isDirective="0" options="II = 1 rewind"/>
        <Pragma type="unroll" location="include/helpers.hpp:222" status="valid" parentFunction="norm" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="include/helpers.hpp:225" status="valid" parentFunction="norm" variable="" isDirective="0" options="variable = temp1 op = fsub impl = fulldsp"/>
        <Pragma type="bind_op" location="include/helpers.hpp:229" status="valid" parentFunction="norm" variable="" isDirective="0" options="variable = norm_val_temp op = fdiv impl = fulldsp"/>
        <Pragma type="pipeline" location="include/helpers.hpp:269" status="valid" parentFunction="store_temp" variable="" isDirective="0" options="II = 1 rewind"/>
        <Pragma type="pipeline" location="include/helpers.hpp:295" status="valid" parentFunction="store" variable="" isDirective="0" options="II = 1 rewind"/>
        <Pragma type="inline" location="include/types.hpp:57" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:64" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:71" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:78" status="valid" parentFunction="getvaladdr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:83" status="valid" parentFunction="widetype&lt;t, t_width, t_datawidth, enable&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/types.hpp:84" status="valid" parentFunction="widetype&lt;t, t_width, t_datawidth, enable&gt;" variable="" isDirective="0" options="variable = m_Val complete dim = 1"/>
        <Pragma type="inline" location="include/types.hpp:88" status="valid" parentFunction="widetype&lt;t, t_width, t_datawidth, enable&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/types.hpp:89" status="valid" parentFunction="widetype&lt;t, t_width, t_datawidth, enable&gt;" variable="" isDirective="0" options="variable = m_Val complete dim = 1"/>
        <Pragma type="inline" location="include/types.hpp:94" status="valid" parentFunction="constructor" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:96" status="valid" parentFunction="constructor" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:101" status="valid" parentFunction="widetype&lt;t, t_width, t_datawidth, enable&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/types.hpp:102" status="valid" parentFunction="widetype&lt;t, t_width, t_datawidth, enable&gt;" variable="" isDirective="0" options="variable = m_Val complete dim = 1"/>
        <Pragma type="inline" location="include/types.hpp:106" status="valid" parentFunction="constructor" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:108" status="valid" parentFunction="constructor" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:115" status="valid" parentFunction="widetype&lt;t, t_width, t_datawidth, enable&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/types.hpp:116" status="valid" parentFunction="widetype&lt;t, t_width, t_datawidth, enable&gt;" variable="" isDirective="0" options="variable = m_Val complete dim = 1"/>
        <Pragma type="inline" location="include/types.hpp:120" status="valid" parentFunction="constructor" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:122" status="valid" parentFunction="constructor" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:130" status="valid" parentFunction="operator const ap_uint&lt;t_typewidth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:147" status="valid" parentFunction="shift" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:151" status="valid" parentFunction="shift" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:160" status="valid" parentFunction="shift" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:163" status="valid" parentFunction="shift" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:171" status="valid" parentFunction="unshift" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:174" status="valid" parentFunction="unshift" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:182" status="valid" parentFunction="unshift" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:185" status="valid" parentFunction="unshift" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:196" status="valid" parentFunction="zero" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:231" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:239" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:247" status="valid" parentFunction="getvaladdr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:300" status="valid" parentFunction="hlsreg" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="include/types.hpp:301" status="valid" parentFunction="hlsreg" variable="" isDirective="0" options="ap_none port = return register"/>
        <Pragma type="inline" location="include/types.hpp:321" status="valid" parentFunction="boolarr&lt;w&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/types.hpp:322" status="valid" parentFunction="boolarr&lt;w&gt;" variable="" isDirective="0" options="variable = m_Val COMPLETE"/>
        <Pragma type="inline" location="include/types.hpp:325" status="valid" parentFunction="boolarr&lt;w&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:327" status="valid" parentFunction="boolarr&lt;w&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:332" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:336" status="valid" parentFunction="and" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:339" status="valid" parentFunction="and" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:345" status="valid" parentFunction="or" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:348" status="valid" parentFunction="or" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:354" status="valid" parentFunction="reset" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:356" status="valid" parentFunction="reset" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:364" status="valid" parentFunction="streamsareempty" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:368" status="valid" parentFunction="streamsareempty" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:429" status="valid" parentFunction="convwideval2bits" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:437" status="valid" parentFunction="convwideval2bits" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:448" status="valid" parentFunction="convbits2widetype" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:456" status="valid" parentFunction="convbits2widetype" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:526" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:530" status="valid" parentFunction="getflush" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:534" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:540" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:579" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:583" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:590" status="valid" parentFunction="getvectoftaggedvalues" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:618" status="valid" parentFunction="triangsrl&lt;t, t_width&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/types.hpp:619" status="valid" parentFunction="triangsrl&lt;t, t_width&gt;" variable="" isDirective="0" options="variable = m_Sreg dim = 1 complete"/>
        <Pragma type="inline" location="include/types.hpp:622" status="valid" parentFunction="shift" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:626" status="valid" parentFunction="shift" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:632" status="valid" parentFunction="clear" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="include/types.hpp:635" status="valid" parentFunction="clear" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:667" status="valid" parentFunction="windowrm&lt;t, t_rows, t_cols&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:670" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:674" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:680" status="valid" parentFunction="clear" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:683" status="valid" parentFunction="clear" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:690" status="valid" parentFunction="shift" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:695" status="valid" parentFunction="shift" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:700" status="valid" parentFunction="unshift" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="src/layernorm.cpp:18" status="valid" parentFunction="layernorm" variable="" isDirective="0" options="mode = m_axi port = inputs bundle = ln_data latency = 32 num_write_outstanding = 1 num_read_outstanding = 64 max_write_burst_length = 64 max_read_burst_length = 64 depth = 8"/>
        <Pragma type="interface" location="src/layernorm.cpp:19" status="valid" parentFunction="layernorm" variable="" isDirective="0" options="mode = m_axi port = outputs bundle = ln_data latency = 32 num_write_outstanding = 1 num_read_outstanding = 64 max_write_burst_length = 64 max_read_burst_length = 64 depth = 8"/>
        <Pragma type="interface" location="src/layernorm.cpp:20" status="valid" parentFunction="layernorm" variable="" isDirective="0" options="mode = m_axi port = paras bundle = ln_paras latency = 32 num_write_outstanding = 1 num_read_outstanding = 64 max_write_burst_length = 64 max_read_burst_length = 64 depth = 8"/>
        <Pragma type="interface" location="src/layernorm.cpp:21" status="valid" parentFunction="layernorm" variable="" isDirective="0" options="s_axilite port = input_data_addr bundle = ln_addr"/>
        <Pragma type="interface" location="src/layernorm.cpp:22" status="valid" parentFunction="layernorm" variable="" isDirective="0" options="s_axilite port = gama_addr bundle = ln_addr"/>
        <Pragma type="interface" location="src/layernorm.cpp:23" status="valid" parentFunction="layernorm" variable="" isDirective="0" options="s_axilite port = beta_addr bundle = ln_addr"/>
        <Pragma type="interface" location="src/layernorm.cpp:24" status="valid" parentFunction="layernorm" variable="" isDirective="0" options="s_axilite port = output_data_addr bundle = ln_addr"/>
        <Pragma type="interface" location="src/layernorm.cpp:25" status="valid" parentFunction="layernorm" variable="" isDirective="0" options="s_axilite port = rows bundle = ln_addr"/>
        <Pragma type="interface" location="src/layernorm.cpp:26" status="valid" parentFunction="layernorm" variable="" isDirective="0" options="s_axilite port = cols_log bundle = ln_addr"/>
        <Pragma type="interface" location="src/layernorm.cpp:27" status="valid" parentFunction="layernorm" variable="" isDirective="0" options="s_axilite port = q_value bundle = ln_addr"/>
        <Pragma type="interface" location="src/layernorm.cpp:28" status="valid" parentFunction="layernorm" variable="" isDirective="0" options="s_axilite port = shift_value bundle = ln_addr"/>
        <Pragma type="interface" location="src/layernorm.cpp:29" status="valid" parentFunction="layernorm" variable="" isDirective="0" options="s_axilite port = done bundle = ln_addr"/>
        <Pragma type="interface" location="src/layernorm.cpp:30" status="valid" parentFunction="layernorm" variable="" isDirective="0" options="s_axilite port = return bundle = ln_addr"/>
        <Pragma type="stream" location="src/layernorm.cpp:33" status="valid" parentFunction="layernorm" variable="" isDirective="0" options="variable = data_copy_a depth = 16"/>
        <Pragma type="stream" location="src/layernorm.cpp:35" status="valid" parentFunction="layernorm" variable="" isDirective="0" options="variable = data_copy_b depth = 16"/>
        <Pragma type="stream" location="src/layernorm.cpp:37" status="valid" parentFunction="layernorm" variable="" isDirective="0" options="variable = data_copy_c depth = 16"/>
        <Pragma type="stream" location="src/layernorm.cpp:39" status="valid" parentFunction="layernorm" variable="" isDirective="0" options="variable = gamma depth = 16"/>
        <Pragma type="stream" location="src/layernorm.cpp:41" status="valid" parentFunction="layernorm" variable="" isDirective="0" options="variable = beta depth = 16"/>
        <Pragma type="stream" location="src/layernorm.cpp:43" status="valid" parentFunction="layernorm" variable="" isDirective="0" options="variable = mean_a depth = 32"/>
        <Pragma type="stream" location="src/layernorm.cpp:45" status="valid" parentFunction="layernorm" variable="" isDirective="0" options="variable = mean_b depth = 32"/>
        <Pragma type="stream" location="src/layernorm.cpp:47" status="valid" parentFunction="layernorm" variable="" isDirective="0" options="variable = stddev depth = 32"/>
        <Pragma type="stream" location="src/layernorm.cpp:49" status="valid" parentFunction="layernorm" variable="" isDirective="0" options="variable = norm depth = 16"/>
        <Pragma type="stream" location="src/layernorm.cpp:51" status="valid" parentFunction="layernorm" variable="" isDirective="0" options="variable = store_temp depth = 16"/>
        <Pragma type="dataflow" location="src/layernorm.cpp:52" status="valid" parentFunction="layernorm" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

