[
  {
    "figure_id": "10.1.1",
    "figure_num": 1,
    "caption": "What the automotive SoC aims to achieve for SDVs.",
    "image_path": "images/10.1/fig_1.png"
  },
  {
    "figure_id": "10.1.2",
    "figure_num": 2,
    "caption": "SoC block diagram showing the highly integrated high-performance cores on a single chip.",
    "image_path": "images/10.1/fig_2.png"
  },
  {
    "figure_id": "10.1.3",
    "figure_num": 3,
    "caption": "ASIL D capable FFI architecture with RegionID for chiplet.",
    "image_path": "images/10.1/fig_3.png"
  },
  {
    "figure_id": "10.1.4",
    "figure_num": 4,
    "caption": "Clock distribution for the advanced large-scale and high-performance chip enabled by the layer tuning method.",
    "image_path": "images/10.1/fig_4.png"
  },
  {
    "figure_id": "10.1.5",
    "figure_num": 5,
    "caption": "Automotive power scenarios enabled by multiple power-saving operation modes.",
    "image_path": "images/10.1/fig_5.png"
  },
  {
    "figure_id": "10.1.6",
    "figure_num": 6,
    "caption": "Hybrid power gating for compensating voltage-drop in a high-power consumption chip with ASIL D capability.",
    "image_path": "images/10.1/fig_6.png"
  },
  {
    "figure_id": "10.1.7",
    "figure_num": 7,
    "caption": "Die micrograph and speciÔ¨Åcation overview with the Shmoo plot result.",
    "image_path": "images/10.1/fig_7.png"
  }
]