verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../MicroBlaze.gen/sources_1/bd/MB/ipshared/3242" --include "../../../../MicroBlaze.gen/sources_1/bd/MB/ipshared/f0b6/hdl/verilog" --include "../../../../MicroBlaze.gen/sources_1/bd/MB/ipshared/c783/hdl/verilog" --include "../../../../MicroBlaze.gen/sources_1/bd/MB/ipshared/ec67/hdl" \
"../../../bd/MB/ip/MB_clk_wiz_0_0/MB_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/MB/ip/MB_clk_wiz_0_0/MB_clk_wiz_0_0.v" \
"../../../bd/MB/ip/MB_axi_bram_ctrl_0_bram_1/sim/MB_axi_bram_ctrl_0_bram_1.v" \
"../../../bd/MB/ip/MB_lmb_bram_7/sim/MB_lmb_bram_7.v" \
"../../../bd/MB/ip/MB_axi_smc_2/bd_0/sim/bd_0186.v" \
"../../../bd/MB/ip/MB_axi_smc_2/bd_0/ip/ip_0/sim/bd_0186_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../MicroBlaze.gen/sources_1/bd/MB/ipshared/3242" --include "../../../../MicroBlaze.gen/sources_1/bd/MB/ipshared/f0b6/hdl/verilog" --include "../../../../MicroBlaze.gen/sources_1/bd/MB/ipshared/c783/hdl/verilog" --include "../../../../MicroBlaze.gen/sources_1/bd/MB/ipshared/ec67/hdl" \
"../../../bd/MB/ip/MB_axi_smc_2/bd_0/ip/ip_2/sim/bd_0186_arsw_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_2/bd_0/ip/ip_3/sim/bd_0186_rsw_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_2/bd_0/ip/ip_4/sim/bd_0186_awsw_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_2/bd_0/ip/ip_5/sim/bd_0186_wsw_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_2/bd_0/ip/ip_6/sim/bd_0186_bsw_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_2/bd_0/ip/ip_7/sim/bd_0186_s00mmu_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_2/bd_0/ip/ip_8/sim/bd_0186_s00tr_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_2/bd_0/ip/ip_9/sim/bd_0186_s00sic_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_2/bd_0/ip/ip_10/sim/bd_0186_s00a2s_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_2/bd_0/ip/ip_11/sim/bd_0186_sarn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_2/bd_0/ip/ip_12/sim/bd_0186_srn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_2/bd_0/ip/ip_13/sim/bd_0186_sawn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_2/bd_0/ip/ip_14/sim/bd_0186_swn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_2/bd_0/ip/ip_15/sim/bd_0186_sbn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_2/bd_0/ip/ip_16/sim/bd_0186_m00s2a_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_2/bd_0/ip/ip_17/sim/bd_0186_m00arn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_2/bd_0/ip/ip_18/sim/bd_0186_m00rn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_2/bd_0/ip/ip_19/sim/bd_0186_m00awn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_2/bd_0/ip/ip_20/sim/bd_0186_m00wn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_2/bd_0/ip/ip_21/sim/bd_0186_m00bn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_2/bd_0/ip/ip_22/sim/bd_0186_m00e_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_2/bd_0/ip/ip_23/sim/bd_0186_m01s2a_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_2/bd_0/ip/ip_24/sim/bd_0186_m01arn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_2/bd_0/ip/ip_25/sim/bd_0186_m01rn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_2/bd_0/ip/ip_26/sim/bd_0186_m01awn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_2/bd_0/ip/ip_27/sim/bd_0186_m01wn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_2/bd_0/ip/ip_28/sim/bd_0186_m01bn_0.sv" \
"../../../bd/MB/ip/MB_axi_smc_2/bd_0/ip/ip_29/sim/bd_0186_m01e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../MicroBlaze.gen/sources_1/bd/MB/ipshared/3242" --include "../../../../MicroBlaze.gen/sources_1/bd/MB/ipshared/f0b6/hdl/verilog" --include "../../../../MicroBlaze.gen/sources_1/bd/MB/ipshared/c783/hdl/verilog" --include "../../../../MicroBlaze.gen/sources_1/bd/MB/ipshared/ec67/hdl" \
"../../../bd/MB/ip/MB_axi_smc_2/sim/MB_axi_smc_2.v" \
"../../../bd/MB/ip/MB_hello_world_writer_0_4/sim/MB_hello_world_writer_0_4.v" \
"../../../bd/MB/sim/MB.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
