#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Jul 10 17:44:01 2024
# Process ID: 19068
# Current directory: C:/Users/barry/Documents/Solving-SAT-in-FPGA-UCSB/Module_Dev/Module_Dev.runs/validation_example_Module_Validation_Pl_0_0_synth_1
# Command line: vivado.exe -log validation_example_Module_Validation_Pl_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source validation_example_Module_Validation_Pl_0_0.tcl
# Log file: C:/Users/barry/Documents/Solving-SAT-in-FPGA-UCSB/Module_Dev/Module_Dev.runs/validation_example_Module_Validation_Pl_0_0_synth_1/validation_example_Module_Validation_Pl_0_0.vds
# Journal file: C:/Users/barry/Documents/Solving-SAT-in-FPGA-UCSB/Module_Dev/Module_Dev.runs/validation_example_Module_Validation_Pl_0_0_synth_1\vivado.jou
# Running On        :Barry-Home-PC
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) i9-10900K CPU @ 3.70GHz
# CPU Frequency     :3696 MHz
# CPU Physical cores:10
# CPU Logical cores :20
# Host memory       :34218 MB
# Swap memory       :2147 MB
# Total Virtual     :36365 MB
# Available Virtual :10926 MB
#-----------------------------------------------------------
source validation_example_Module_Validation_Pl_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 631.262 ; gain = 202.367
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/barry/Documents/Solving-SAT-in-FPGA-UCSB/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: validation_example_Module_Validation_Pl_0_0
Command: synth_design -top validation_example_Module_Validation_Pl_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 51412
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1520.387 ; gain = 446.406
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'config_wren', assumed default net type 'wire' [c:/Users/barry/Documents/Solving-SAT-in-FPGA-UCSB/Module_Dev/Module_Dev.gen/sources_1/bd/validation_example/ipshared/3265/hdl/Module_Validation_Platform_v1_0_S00_AXI.v:428]
INFO: [Synth 8-11241] undeclared symbol 'data_wren', assumed default net type 'wire' [c:/Users/barry/Documents/Solving-SAT-in-FPGA-UCSB/Module_Dev/Module_Dev.gen/sources_1/bd/validation_example/ipshared/3265/hdl/Module_Validation_Platform_v1_0_S00_AXI.v:431]
INFO: [Synth 8-11241] undeclared symbol 'capture', assumed default net type 'wire' [c:/Users/barry/Documents/Solving-SAT-in-FPGA-UCSB/Module_Dev/Module_Dev.gen/sources_1/bd/validation_example/ipshared/3265/hdl/Module_Validation_Platform_v1_0_S00_AXI.v:434]
INFO: [Synth 8-11241] undeclared symbol 'output_buffer_wren_i', assumed default net type 'wire' [c:/Users/barry/Documents/Solving-SAT-in-FPGA-UCSB/Module_Dev/Module_Dev.gen/sources_1/bd/validation_example/ipshared/3265/hdl/Module_Validation_Platform_v1_0_S00_AXI.v:435]
INFO: [Synth 8-6157] synthesizing module 'validation_example_Module_Validation_Pl_0_0' [c:/Users/barry/Documents/Solving-SAT-in-FPGA-UCSB/Module_Dev/Module_Dev.gen/sources_1/bd/validation_example/ip/validation_example_Module_Validation_Pl_0_0/synth/validation_example_Module_Validation_Pl_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Module_Validation_Platform_v1_0' [c:/Users/barry/Documents/Solving-SAT-in-FPGA-UCSB/Module_Dev/Module_Dev.gen/sources_1/bd/validation_example/ipshared/3265/hdl/Module_Validation_Platform_v1_0.v:3]
INFO: [Synth 8-6157] synthesizing module 'Module_Validation_Platform_v1_0_S00_AXI' [c:/Users/barry/Documents/Solving-SAT-in-FPGA-UCSB/Module_Dev/Module_Dev.gen/sources_1/bd/validation_example/ipshared/3265/hdl/Module_Validation_Platform_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'Platform_IO' [c:/Users/barry/Documents/Solving-SAT-in-FPGA-UCSB/Module_Dev/Module_Dev.gen/sources_1/bd/validation_example/ipshared/3265/src/Platform_IO.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Platform_IO' (0#1) [c:/Users/barry/Documents/Solving-SAT-in-FPGA-UCSB/Module_Dev/Module_Dev.gen/sources_1/bd/validation_example/ipshared/3265/src/Platform_IO.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Module_Validation_Platform_v1_0_S00_AXI' (0#1) [c:/Users/barry/Documents/Solving-SAT-in-FPGA-UCSB/Module_Dev/Module_Dev.gen/sources_1/bd/validation_example/ipshared/3265/hdl/Module_Validation_Platform_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [c:/Users/barry/Documents/Solving-SAT-in-FPGA-UCSB/Module_Dev/Module_Dev.gen/sources_1/bd/validation_example/ipshared/3265/hdl/Module_Validation_Platform_v1_0.v:70]
INFO: [Synth 8-6155] done synthesizing module 'Module_Validation_Platform_v1_0' (0#1) [c:/Users/barry/Documents/Solving-SAT-in-FPGA-UCSB/Module_Dev/Module_Dev.gen/sources_1/bd/validation_example/ipshared/3265/hdl/Module_Validation_Platform_v1_0.v:3]
INFO: [Synth 8-6155] done synthesizing module 'validation_example_Module_Validation_Pl_0_0' (0#1) [c:/Users/barry/Documents/Solving-SAT-in-FPGA-UCSB/Module_Dev/Module_Dev.gen/sources_1/bd/validation_example/ip/validation_example_Module_Validation_Pl_0_0/synth/validation_example_Module_Validation_Pl_0_0.v:53]
WARNING: [Synth 8-7129] Port axi_addr_i[31] in module Platform_IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_addr_i[30] in module Platform_IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_addr_i[29] in module Platform_IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_addr_i[28] in module Platform_IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_addr_i[27] in module Platform_IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_addr_i[26] in module Platform_IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_addr_i[25] in module Platform_IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_addr_i[24] in module Platform_IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_addr_i[23] in module Platform_IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_addr_i[22] in module Platform_IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_addr_i[21] in module Platform_IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_addr_i[20] in module Platform_IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_addr_i[19] in module Platform_IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_addr_i[18] in module Platform_IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_addr_i[17] in module Platform_IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_addr_i[16] in module Platform_IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_addr_i[15] in module Platform_IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_addr_i[14] in module Platform_IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_addr_i[13] in module Platform_IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_addr_i[12] in module Platform_IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_addr_i[11] in module Platform_IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_addr_i[10] in module Platform_IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_addr_i[9] in module Platform_IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_addr_i[8] in module Platform_IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_addr_i[7] in module Platform_IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_addr_i[6] in module Platform_IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_addr_i[5] in module Platform_IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_addr_i[4] in module Platform_IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_addr_i[3] in module Platform_IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_addr_i[2] in module Platform_IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module Module_Validation_Platform_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module Module_Validation_Platform_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module Module_Validation_Platform_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module Module_Validation_Platform_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module Module_Validation_Platform_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module Module_Validation_Platform_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1639.254 ; gain = 565.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1639.254 ; gain = 565.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1639.254 ; gain = 565.273
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1639.254 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1746.836 ; gain = 0.332
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1746.836 ; gain = 672.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1746.836 ; gain = 672.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1746.836 ; gain = 672.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1746.836 ; gain = 672.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 8     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 9     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 8     
	   4 Input    8 Bit        Muxes := 12    
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module validation_example_Module_Validation_Pl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module validation_example_Module_Validation_Pl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module validation_example_Module_Validation_Pl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module validation_example_Module_Validation_Pl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module validation_example_Module_Validation_Pl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module validation_example_Module_Validation_Pl_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1746.836 ; gain = 672.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1746.836 ; gain = 672.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1746.836 ; gain = 672.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1746.836 ; gain = 672.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1746.836 ; gain = 672.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1746.836 ; gain = 672.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1746.836 ; gain = 672.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1746.836 ; gain = 672.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1746.836 ; gain = 672.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1746.836 ; gain = 672.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     5|
|3     |LUT3 |     8|
|4     |LUT4 |    38|
|5     |LUT5 |    19|
|6     |LUT6 |   196|
|7     |FDRE |   171|
|8     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1746.836 ; gain = 672.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1746.836 ; gain = 565.273
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1746.836 ; gain = 672.855
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1746.836 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 8c6f3fcc
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 1746.836 ; gain = 1098.027
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1746.836 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/barry/Documents/Solving-SAT-in-FPGA-UCSB/Module_Dev/Module_Dev.runs/validation_example_Module_Validation_Pl_0_0_synth_1/validation_example_Module_Validation_Pl_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP validation_example_Module_Validation_Pl_0_0, cache-ID = 3cc3e22a51e6f001
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1746.836 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/barry/Documents/Solving-SAT-in-FPGA-UCSB/Module_Dev/Module_Dev.runs/validation_example_Module_Validation_Pl_0_0_synth_1/validation_example_Module_Validation_Pl_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file validation_example_Module_Validation_Pl_0_0_utilization_synth.rpt -pb validation_example_Module_Validation_Pl_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 10 17:44:55 2024...
