#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Mar 11 10:29:21 2023
# Process ID: 17888
# Current directory: C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15192 C:\Users\bfcoc\Desktop\Shyama\ECE_315_winter_2023\Lab_4_Winter_2023\TA_solutions\lab_4_v0\lab_4_v0.xpr
# Log file: C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/vivado.log
# Journal file: C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0'
INFO: [Project 1-313] Project file moved from 'C:/Users/bfcoc/zynq_practice/ECE_315_WINTER_2021_LABS/lab_4_v0' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 852.812 ; gain = 211.750
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Mar 11 10:30:43 2023] Launched synth_1...
Run output will be captured here: C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.runs/synth_1/runme.log
[Sat Mar 11 10:30:43 2023] Launched impl_1...
Run output will be captured here: C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.runs/impl_1/runme.log
file mkdir C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.sdk
file copy -force C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.runs/impl_1/design_1_wrapper.sysdef C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.sdk -hwspec C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.sdk -hwspec C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - pmod_motor
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - pmod_rgb
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - pmod_white_leds
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - pmod_buttons
Successfully read diagram <design_1> from BD file <C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1311.316 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {3}] [get_bd_cells pmod_rgb]
endgroup
save_bd_design
Wrote  : <C:\Users\bfcoc\Desktop\Shyama\ECE_315_winter_2023\Lab_4_Winter_2023\TA_solutions\lab_4_v0\lab_4_v0.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_axi_gpio_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
Wrote  : <C:\Users\bfcoc\Desktop\Shyama\ECE_315_winter_2023\Lab_4_Winter_2023\TA_solutions\lab_4_v0\lab_4_v0.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pmod_motor .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pmod_rgb .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pmod_white_leds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pmod_buttons .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 6bded8d354181f7f; cache size = 4.510 MB.
[Mon Mar 13 12:58:26 2023] Launched design_1_axi_gpio_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_axi_gpio_0_1_synth_1: C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.runs/design_1_axi_gpio_0_1_synth_1/runme.log
synth_1: C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.runs/synth_1/runme.log
[Mon Mar 13 12:58:27 2023] Launched impl_1...
Run output will be captured here: C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1311.316 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Mar 13 13:04:16 2023] Launched synth_1...
Run output will be captured here: C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.runs/synth_1/runme.log
[Mon Mar 13 13:04:17 2023] Launched impl_1...
Run output will be captured here: C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.runs/impl_1/runme.log
file copy -force C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.runs/impl_1/design_1_wrapper.sysdef C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.sdk -hwspec C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.sdk -hwspec C:/Users/bfcoc/Desktop/Shyama/ECE_315_winter_2023/Lab_4_Winter_2023/TA_solutions/lab_4_v0/lab_4_v0.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
