Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr 25 05:36:37 2022
| Host         : DESKTOP-J3LHNSM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nrs_values_generator_timing_summary_routed.rpt -pb nrs_values_generator_timing_summary_routed.pb -rpx nrs_values_generator_timing_summary_routed.rpx -warn_on_violation
| Design       : nrs_values_generator
| Device       : 7s100-fgga676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 113 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    116.284        0.000                      0                  248        0.068        0.000                      0                  248       64.500        0.000                       0                   126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 65.000}       130.000         7.692           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               116.284        0.000                      0                  124        0.068        0.000                      0                  124       64.500        0.000                       0                   126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                    125.725        0.000                      0                  124        0.609        0.000                      0                  124  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      116.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       64.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.284ns  (required time - arrival time)
  Source:                 NRSGEN/r_c2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            NRSGEN/r_x2_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (clk rise@130.000ns - clk rise@0.000ns)
  Data Path Delay:        13.830ns  (logic 5.542ns (40.071%)  route 8.288ns (59.929%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 133.985 - 130.000 ) 
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.706     2.651    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.732 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.436     4.169    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X2Y146         FDCE                                         r  NRSGEN/r_c2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y146         FDCE (Prop_fdce_C_Q)         0.433     4.602 r  NRSGEN/r_c2_reg[1]/Q
                         net (fo=8, routed)           3.805     8.407    NRSGEN/p_1_in0
    SLICE_X0Y59          LUT2 (Prop_lut2_I1_O)        0.105     8.512 r  NRSGEN/w_cinit_carry_i_4/O
                         net (fo=1, routed)           0.000     8.512    NRSGEN/w_cinit_carry_i_4_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.952 r  NRSGEN/w_cinit_carry/CO[3]
                         net (fo=1, routed)           0.000     8.952    NRSGEN/w_cinit_carry_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.217 r  NRSGEN/w_cinit_carry__0/O[1]
                         net (fo=1, routed)           3.665    12.881    NRSGEN/B[5]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[5]_P[0])
                                                      3.221    16.102 r  NRSGEN/w_x2init0/P[0]
                         net (fo=1, routed)           0.818    16.920    NRSGEN/p_0_in_0[10]
    SLICE_X6Y149         LUT3 (Prop_lut3_I2_O)        0.105    17.025 r  NRSGEN/r_x2[11]_i_5/O
                         net (fo=1, routed)           0.000    17.025    NRSGEN/r_x2[11]_i_5_n_0
    SLICE_X6Y149         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    17.341 r  NRSGEN/r_x2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.342    NRSGEN/r_x2_reg[11]_i_1_n_0
    SLICE_X6Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.442 r  NRSGEN/r_x2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.442    NRSGEN/r_x2_reg[15]_i_1_n_0
    SLICE_X6Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.542 r  NRSGEN/r_x2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.542    NRSGEN/r_x2_reg[19]_i_1_n_0
    SLICE_X6Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.642 r  NRSGEN/r_x2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.642    NRSGEN/r_x2_reg[23]_i_1_n_0
    SLICE_X6Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.742 r  NRSGEN/r_x2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.742    NRSGEN/r_x2_reg[27]_i_1_n_0
    SLICE_X6Y154         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    17.999 r  NRSGEN/r_x2_reg[30]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.999    NRSGEN/r_x2_reg[30]_i_1_n_6
    SLICE_X6Y154         FDCE                                         r  NRSGEN/r_x2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      130.000   130.000 r  
    E25                                               0.000   130.000 r  i_clk (IN)
                         net (fo=0)                   0.000   130.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.814   130.814 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.615   132.429    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   132.506 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.479   133.985    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X6Y154         FDCE                                         r  NRSGEN/r_x2_reg[29]/C
                         clock pessimism              0.232   134.217    
                         clock uncertainty           -0.035   134.182    
    SLICE_X6Y154         FDCE (Setup_fdce_C_D)        0.101   134.283    NRSGEN/r_x2_reg[29]
  -------------------------------------------------------------------
                         required time                        134.283    
                         arrival time                         -17.999    
  -------------------------------------------------------------------
                         slack                                116.284    

Slack (MET) :             116.342ns  (required time - arrival time)
  Source:                 NRSGEN/r_c2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            NRSGEN/r_x2_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (clk rise@130.000ns - clk rise@0.000ns)
  Data Path Delay:        13.773ns  (logic 5.484ns (39.818%)  route 8.288ns (60.182%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 133.985 - 130.000 ) 
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.706     2.651    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.732 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.436     4.169    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X2Y146         FDCE                                         r  NRSGEN/r_c2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y146         FDCE (Prop_fdce_C_Q)         0.433     4.602 r  NRSGEN/r_c2_reg[1]/Q
                         net (fo=8, routed)           3.805     8.407    NRSGEN/p_1_in0
    SLICE_X0Y59          LUT2 (Prop_lut2_I1_O)        0.105     8.512 r  NRSGEN/w_cinit_carry_i_4/O
                         net (fo=1, routed)           0.000     8.512    NRSGEN/w_cinit_carry_i_4_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.952 r  NRSGEN/w_cinit_carry/CO[3]
                         net (fo=1, routed)           0.000     8.952    NRSGEN/w_cinit_carry_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.217 r  NRSGEN/w_cinit_carry__0/O[1]
                         net (fo=1, routed)           3.665    12.881    NRSGEN/B[5]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[5]_P[0])
                                                      3.221    16.102 r  NRSGEN/w_x2init0/P[0]
                         net (fo=1, routed)           0.818    16.920    NRSGEN/p_0_in_0[10]
    SLICE_X6Y149         LUT3 (Prop_lut3_I2_O)        0.105    17.025 r  NRSGEN/r_x2[11]_i_5/O
                         net (fo=1, routed)           0.000    17.025    NRSGEN/r_x2[11]_i_5_n_0
    SLICE_X6Y149         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    17.341 r  NRSGEN/r_x2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.342    NRSGEN/r_x2_reg[11]_i_1_n_0
    SLICE_X6Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.442 r  NRSGEN/r_x2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.442    NRSGEN/r_x2_reg[15]_i_1_n_0
    SLICE_X6Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.542 r  NRSGEN/r_x2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.542    NRSGEN/r_x2_reg[19]_i_1_n_0
    SLICE_X6Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.642 r  NRSGEN/r_x2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.642    NRSGEN/r_x2_reg[23]_i_1_n_0
    SLICE_X6Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.742 r  NRSGEN/r_x2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.742    NRSGEN/r_x2_reg[27]_i_1_n_0
    SLICE_X6Y154         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    17.941 r  NRSGEN/r_x2_reg[30]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.941    NRSGEN/r_x2_reg[30]_i_1_n_5
    SLICE_X6Y154         FDCE                                         r  NRSGEN/r_x2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      130.000   130.000 r  
    E25                                               0.000   130.000 r  i_clk (IN)
                         net (fo=0)                   0.000   130.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.814   130.814 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.615   132.429    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   132.506 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.479   133.985    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X6Y154         FDCE                                         r  NRSGEN/r_x2_reg[30]/C
                         clock pessimism              0.232   134.217    
                         clock uncertainty           -0.035   134.182    
    SLICE_X6Y154         FDCE (Setup_fdce_C_D)        0.101   134.283    NRSGEN/r_x2_reg[30]
  -------------------------------------------------------------------
                         required time                        134.283    
                         arrival time                         -17.941    
  -------------------------------------------------------------------
                         slack                                116.342    

Slack (MET) :             116.363ns  (required time - arrival time)
  Source:                 NRSGEN/r_c2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            NRSGEN/r_x2_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (clk rise@130.000ns - clk rise@0.000ns)
  Data Path Delay:        13.751ns  (logic 5.463ns (39.727%)  route 8.288ns (60.273%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 133.985 - 130.000 ) 
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.706     2.651    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.732 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.436     4.169    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X2Y146         FDCE                                         r  NRSGEN/r_c2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y146         FDCE (Prop_fdce_C_Q)         0.433     4.602 r  NRSGEN/r_c2_reg[1]/Q
                         net (fo=8, routed)           3.805     8.407    NRSGEN/p_1_in0
    SLICE_X0Y59          LUT2 (Prop_lut2_I1_O)        0.105     8.512 r  NRSGEN/w_cinit_carry_i_4/O
                         net (fo=1, routed)           0.000     8.512    NRSGEN/w_cinit_carry_i_4_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.952 r  NRSGEN/w_cinit_carry/CO[3]
                         net (fo=1, routed)           0.000     8.952    NRSGEN/w_cinit_carry_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.217 r  NRSGEN/w_cinit_carry__0/O[1]
                         net (fo=1, routed)           3.665    12.881    NRSGEN/B[5]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[5]_P[0])
                                                      3.221    16.102 r  NRSGEN/w_x2init0/P[0]
                         net (fo=1, routed)           0.818    16.920    NRSGEN/p_0_in_0[10]
    SLICE_X6Y149         LUT3 (Prop_lut3_I2_O)        0.105    17.025 r  NRSGEN/r_x2[11]_i_5/O
                         net (fo=1, routed)           0.000    17.025    NRSGEN/r_x2[11]_i_5_n_0
    SLICE_X6Y149         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    17.341 r  NRSGEN/r_x2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.342    NRSGEN/r_x2_reg[11]_i_1_n_0
    SLICE_X6Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.442 r  NRSGEN/r_x2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.442    NRSGEN/r_x2_reg[15]_i_1_n_0
    SLICE_X6Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.542 r  NRSGEN/r_x2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.542    NRSGEN/r_x2_reg[19]_i_1_n_0
    SLICE_X6Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.642 r  NRSGEN/r_x2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.642    NRSGEN/r_x2_reg[23]_i_1_n_0
    SLICE_X6Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.742 r  NRSGEN/r_x2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.742    NRSGEN/r_x2_reg[27]_i_1_n_0
    SLICE_X6Y154         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.920 r  NRSGEN/r_x2_reg[30]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.920    NRSGEN/r_x2_reg[30]_i_1_n_7
    SLICE_X6Y154         FDCE                                         r  NRSGEN/r_x2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      130.000   130.000 r  
    E25                                               0.000   130.000 r  i_clk (IN)
                         net (fo=0)                   0.000   130.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.814   130.814 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.615   132.429    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   132.506 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.479   133.985    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X6Y154         FDCE                                         r  NRSGEN/r_x2_reg[28]/C
                         clock pessimism              0.232   134.217    
                         clock uncertainty           -0.035   134.182    
    SLICE_X6Y154         FDCE (Setup_fdce_C_D)        0.101   134.283    NRSGEN/r_x2_reg[28]
  -------------------------------------------------------------------
                         required time                        134.283    
                         arrival time                         -17.920    
  -------------------------------------------------------------------
                         slack                                116.363    

Slack (MET) :             116.379ns  (required time - arrival time)
  Source:                 NRSGEN/r_c2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            NRSGEN/r_x2_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (clk rise@130.000ns - clk rise@0.000ns)
  Data Path Delay:        13.735ns  (logic 5.447ns (39.656%)  route 8.288ns (60.344%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 133.985 - 130.000 ) 
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.706     2.651    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.732 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.436     4.169    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X2Y146         FDCE                                         r  NRSGEN/r_c2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y146         FDCE (Prop_fdce_C_Q)         0.433     4.602 r  NRSGEN/r_c2_reg[1]/Q
                         net (fo=8, routed)           3.805     8.407    NRSGEN/p_1_in0
    SLICE_X0Y59          LUT2 (Prop_lut2_I1_O)        0.105     8.512 r  NRSGEN/w_cinit_carry_i_4/O
                         net (fo=1, routed)           0.000     8.512    NRSGEN/w_cinit_carry_i_4_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.952 r  NRSGEN/w_cinit_carry/CO[3]
                         net (fo=1, routed)           0.000     8.952    NRSGEN/w_cinit_carry_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.217 r  NRSGEN/w_cinit_carry__0/O[1]
                         net (fo=1, routed)           3.665    12.881    NRSGEN/B[5]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[5]_P[0])
                                                      3.221    16.102 r  NRSGEN/w_x2init0/P[0]
                         net (fo=1, routed)           0.818    16.920    NRSGEN/p_0_in_0[10]
    SLICE_X6Y149         LUT3 (Prop_lut3_I2_O)        0.105    17.025 r  NRSGEN/r_x2[11]_i_5/O
                         net (fo=1, routed)           0.000    17.025    NRSGEN/r_x2[11]_i_5_n_0
    SLICE_X6Y149         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    17.341 r  NRSGEN/r_x2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.342    NRSGEN/r_x2_reg[11]_i_1_n_0
    SLICE_X6Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.442 r  NRSGEN/r_x2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.442    NRSGEN/r_x2_reg[15]_i_1_n_0
    SLICE_X6Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.542 r  NRSGEN/r_x2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.542    NRSGEN/r_x2_reg[19]_i_1_n_0
    SLICE_X6Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.642 r  NRSGEN/r_x2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.642    NRSGEN/r_x2_reg[23]_i_1_n_0
    SLICE_X6Y153         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    17.904 r  NRSGEN/r_x2_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.904    NRSGEN/r_x2_reg[27]_i_1_n_4
    SLICE_X6Y153         FDCE                                         r  NRSGEN/r_x2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      130.000   130.000 r  
    E25                                               0.000   130.000 r  i_clk (IN)
                         net (fo=0)                   0.000   130.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.814   130.814 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.615   132.429    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   132.506 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.479   133.985    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X6Y153         FDCE                                         r  NRSGEN/r_x2_reg[27]/C
                         clock pessimism              0.232   134.217    
                         clock uncertainty           -0.035   134.182    
    SLICE_X6Y153         FDCE (Setup_fdce_C_D)        0.101   134.283    NRSGEN/r_x2_reg[27]
  -------------------------------------------------------------------
                         required time                        134.283    
                         arrival time                         -17.904    
  -------------------------------------------------------------------
                         slack                                116.379    

Slack (MET) :             116.384ns  (required time - arrival time)
  Source:                 NRSGEN/r_c2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            NRSGEN/r_x2_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (clk rise@130.000ns - clk rise@0.000ns)
  Data Path Delay:        13.730ns  (logic 5.442ns (39.634%)  route 8.288ns (60.366%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 133.985 - 130.000 ) 
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.706     2.651    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.732 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.436     4.169    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X2Y146         FDCE                                         r  NRSGEN/r_c2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y146         FDCE (Prop_fdce_C_Q)         0.433     4.602 r  NRSGEN/r_c2_reg[1]/Q
                         net (fo=8, routed)           3.805     8.407    NRSGEN/p_1_in0
    SLICE_X0Y59          LUT2 (Prop_lut2_I1_O)        0.105     8.512 r  NRSGEN/w_cinit_carry_i_4/O
                         net (fo=1, routed)           0.000     8.512    NRSGEN/w_cinit_carry_i_4_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.952 r  NRSGEN/w_cinit_carry/CO[3]
                         net (fo=1, routed)           0.000     8.952    NRSGEN/w_cinit_carry_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.217 r  NRSGEN/w_cinit_carry__0/O[1]
                         net (fo=1, routed)           3.665    12.881    NRSGEN/B[5]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[5]_P[0])
                                                      3.221    16.102 r  NRSGEN/w_x2init0/P[0]
                         net (fo=1, routed)           0.818    16.920    NRSGEN/p_0_in_0[10]
    SLICE_X6Y149         LUT3 (Prop_lut3_I2_O)        0.105    17.025 r  NRSGEN/r_x2[11]_i_5/O
                         net (fo=1, routed)           0.000    17.025    NRSGEN/r_x2[11]_i_5_n_0
    SLICE_X6Y149         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    17.341 r  NRSGEN/r_x2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.342    NRSGEN/r_x2_reg[11]_i_1_n_0
    SLICE_X6Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.442 r  NRSGEN/r_x2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.442    NRSGEN/r_x2_reg[15]_i_1_n_0
    SLICE_X6Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.542 r  NRSGEN/r_x2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.542    NRSGEN/r_x2_reg[19]_i_1_n_0
    SLICE_X6Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.642 r  NRSGEN/r_x2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.642    NRSGEN/r_x2_reg[23]_i_1_n_0
    SLICE_X6Y153         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    17.899 r  NRSGEN/r_x2_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.899    NRSGEN/r_x2_reg[27]_i_1_n_6
    SLICE_X6Y153         FDCE                                         r  NRSGEN/r_x2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      130.000   130.000 r  
    E25                                               0.000   130.000 r  i_clk (IN)
                         net (fo=0)                   0.000   130.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.814   130.814 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.615   132.429    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   132.506 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.479   133.985    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X6Y153         FDCE                                         r  NRSGEN/r_x2_reg[25]/C
                         clock pessimism              0.232   134.217    
                         clock uncertainty           -0.035   134.182    
    SLICE_X6Y153         FDCE (Setup_fdce_C_D)        0.101   134.283    NRSGEN/r_x2_reg[25]
  -------------------------------------------------------------------
                         required time                        134.283    
                         arrival time                         -17.899    
  -------------------------------------------------------------------
                         slack                                116.384    

Slack (MET) :             116.442ns  (required time - arrival time)
  Source:                 NRSGEN/r_c2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            NRSGEN/r_x2_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (clk rise@130.000ns - clk rise@0.000ns)
  Data Path Delay:        13.672ns  (logic 5.384ns (39.378%)  route 8.288ns (60.622%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 133.985 - 130.000 ) 
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.706     2.651    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.732 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.436     4.169    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X2Y146         FDCE                                         r  NRSGEN/r_c2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y146         FDCE (Prop_fdce_C_Q)         0.433     4.602 r  NRSGEN/r_c2_reg[1]/Q
                         net (fo=8, routed)           3.805     8.407    NRSGEN/p_1_in0
    SLICE_X0Y59          LUT2 (Prop_lut2_I1_O)        0.105     8.512 r  NRSGEN/w_cinit_carry_i_4/O
                         net (fo=1, routed)           0.000     8.512    NRSGEN/w_cinit_carry_i_4_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.952 r  NRSGEN/w_cinit_carry/CO[3]
                         net (fo=1, routed)           0.000     8.952    NRSGEN/w_cinit_carry_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.217 r  NRSGEN/w_cinit_carry__0/O[1]
                         net (fo=1, routed)           3.665    12.881    NRSGEN/B[5]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[5]_P[0])
                                                      3.221    16.102 r  NRSGEN/w_x2init0/P[0]
                         net (fo=1, routed)           0.818    16.920    NRSGEN/p_0_in_0[10]
    SLICE_X6Y149         LUT3 (Prop_lut3_I2_O)        0.105    17.025 r  NRSGEN/r_x2[11]_i_5/O
                         net (fo=1, routed)           0.000    17.025    NRSGEN/r_x2[11]_i_5_n_0
    SLICE_X6Y149         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    17.341 r  NRSGEN/r_x2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.342    NRSGEN/r_x2_reg[11]_i_1_n_0
    SLICE_X6Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.442 r  NRSGEN/r_x2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.442    NRSGEN/r_x2_reg[15]_i_1_n_0
    SLICE_X6Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.542 r  NRSGEN/r_x2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.542    NRSGEN/r_x2_reg[19]_i_1_n_0
    SLICE_X6Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.642 r  NRSGEN/r_x2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.642    NRSGEN/r_x2_reg[23]_i_1_n_0
    SLICE_X6Y153         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    17.841 r  NRSGEN/r_x2_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.841    NRSGEN/r_x2_reg[27]_i_1_n_5
    SLICE_X6Y153         FDCE                                         r  NRSGEN/r_x2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      130.000   130.000 r  
    E25                                               0.000   130.000 r  i_clk (IN)
                         net (fo=0)                   0.000   130.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.814   130.814 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.615   132.429    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   132.506 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.479   133.985    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X6Y153         FDCE                                         r  NRSGEN/r_x2_reg[26]/C
                         clock pessimism              0.232   134.217    
                         clock uncertainty           -0.035   134.182    
    SLICE_X6Y153         FDCE (Setup_fdce_C_D)        0.101   134.283    NRSGEN/r_x2_reg[26]
  -------------------------------------------------------------------
                         required time                        134.283    
                         arrival time                         -17.841    
  -------------------------------------------------------------------
                         slack                                116.442    

Slack (MET) :             116.463ns  (required time - arrival time)
  Source:                 NRSGEN/r_c2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            NRSGEN/r_x2_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (clk rise@130.000ns - clk rise@0.000ns)
  Data Path Delay:        13.651ns  (logic 5.363ns (39.285%)  route 8.288ns (60.715%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 133.985 - 130.000 ) 
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.706     2.651    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.732 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.436     4.169    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X2Y146         FDCE                                         r  NRSGEN/r_c2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y146         FDCE (Prop_fdce_C_Q)         0.433     4.602 r  NRSGEN/r_c2_reg[1]/Q
                         net (fo=8, routed)           3.805     8.407    NRSGEN/p_1_in0
    SLICE_X0Y59          LUT2 (Prop_lut2_I1_O)        0.105     8.512 r  NRSGEN/w_cinit_carry_i_4/O
                         net (fo=1, routed)           0.000     8.512    NRSGEN/w_cinit_carry_i_4_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.952 r  NRSGEN/w_cinit_carry/CO[3]
                         net (fo=1, routed)           0.000     8.952    NRSGEN/w_cinit_carry_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.217 r  NRSGEN/w_cinit_carry__0/O[1]
                         net (fo=1, routed)           3.665    12.881    NRSGEN/B[5]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[5]_P[0])
                                                      3.221    16.102 r  NRSGEN/w_x2init0/P[0]
                         net (fo=1, routed)           0.818    16.920    NRSGEN/p_0_in_0[10]
    SLICE_X6Y149         LUT3 (Prop_lut3_I2_O)        0.105    17.025 r  NRSGEN/r_x2[11]_i_5/O
                         net (fo=1, routed)           0.000    17.025    NRSGEN/r_x2[11]_i_5_n_0
    SLICE_X6Y149         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    17.341 r  NRSGEN/r_x2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.342    NRSGEN/r_x2_reg[11]_i_1_n_0
    SLICE_X6Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.442 r  NRSGEN/r_x2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.442    NRSGEN/r_x2_reg[15]_i_1_n_0
    SLICE_X6Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.542 r  NRSGEN/r_x2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.542    NRSGEN/r_x2_reg[19]_i_1_n_0
    SLICE_X6Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.642 r  NRSGEN/r_x2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.642    NRSGEN/r_x2_reg[23]_i_1_n_0
    SLICE_X6Y153         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.820 r  NRSGEN/r_x2_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.820    NRSGEN/r_x2_reg[27]_i_1_n_7
    SLICE_X6Y153         FDCE                                         r  NRSGEN/r_x2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      130.000   130.000 r  
    E25                                               0.000   130.000 r  i_clk (IN)
                         net (fo=0)                   0.000   130.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.814   130.814 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.615   132.429    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   132.506 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.479   133.985    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X6Y153         FDCE                                         r  NRSGEN/r_x2_reg[24]/C
                         clock pessimism              0.232   134.217    
                         clock uncertainty           -0.035   134.182    
    SLICE_X6Y153         FDCE (Setup_fdce_C_D)        0.101   134.283    NRSGEN/r_x2_reg[24]
  -------------------------------------------------------------------
                         required time                        134.283    
                         arrival time                         -17.820    
  -------------------------------------------------------------------
                         slack                                116.463    

Slack (MET) :             116.479ns  (required time - arrival time)
  Source:                 NRSGEN/r_c2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            NRSGEN/r_x2_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (clk rise@130.000ns - clk rise@0.000ns)
  Data Path Delay:        13.635ns  (logic 5.347ns (39.214%)  route 8.288ns (60.786%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 133.985 - 130.000 ) 
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.706     2.651    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.732 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.436     4.169    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X2Y146         FDCE                                         r  NRSGEN/r_c2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y146         FDCE (Prop_fdce_C_Q)         0.433     4.602 r  NRSGEN/r_c2_reg[1]/Q
                         net (fo=8, routed)           3.805     8.407    NRSGEN/p_1_in0
    SLICE_X0Y59          LUT2 (Prop_lut2_I1_O)        0.105     8.512 r  NRSGEN/w_cinit_carry_i_4/O
                         net (fo=1, routed)           0.000     8.512    NRSGEN/w_cinit_carry_i_4_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.952 r  NRSGEN/w_cinit_carry/CO[3]
                         net (fo=1, routed)           0.000     8.952    NRSGEN/w_cinit_carry_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.217 r  NRSGEN/w_cinit_carry__0/O[1]
                         net (fo=1, routed)           3.665    12.881    NRSGEN/B[5]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[5]_P[0])
                                                      3.221    16.102 r  NRSGEN/w_x2init0/P[0]
                         net (fo=1, routed)           0.818    16.920    NRSGEN/p_0_in_0[10]
    SLICE_X6Y149         LUT3 (Prop_lut3_I2_O)        0.105    17.025 r  NRSGEN/r_x2[11]_i_5/O
                         net (fo=1, routed)           0.000    17.025    NRSGEN/r_x2[11]_i_5_n_0
    SLICE_X6Y149         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    17.341 r  NRSGEN/r_x2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.342    NRSGEN/r_x2_reg[11]_i_1_n_0
    SLICE_X6Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.442 r  NRSGEN/r_x2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.442    NRSGEN/r_x2_reg[15]_i_1_n_0
    SLICE_X6Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.542 r  NRSGEN/r_x2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.542    NRSGEN/r_x2_reg[19]_i_1_n_0
    SLICE_X6Y152         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    17.804 r  NRSGEN/r_x2_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.804    NRSGEN/r_x2_reg[23]_i_1_n_4
    SLICE_X6Y152         FDCE                                         r  NRSGEN/r_x2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      130.000   130.000 r  
    E25                                               0.000   130.000 r  i_clk (IN)
                         net (fo=0)                   0.000   130.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.814   130.814 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.615   132.429    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   132.506 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.479   133.985    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X6Y152         FDCE                                         r  NRSGEN/r_x2_reg[23]/C
                         clock pessimism              0.232   134.217    
                         clock uncertainty           -0.035   134.182    
    SLICE_X6Y152         FDCE (Setup_fdce_C_D)        0.101   134.283    NRSGEN/r_x2_reg[23]
  -------------------------------------------------------------------
                         required time                        134.283    
                         arrival time                         -17.804    
  -------------------------------------------------------------------
                         slack                                116.479    

Slack (MET) :             116.484ns  (required time - arrival time)
  Source:                 NRSGEN/r_c2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            NRSGEN/r_x2_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (clk rise@130.000ns - clk rise@0.000ns)
  Data Path Delay:        13.630ns  (logic 5.342ns (39.192%)  route 8.288ns (60.808%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 133.985 - 130.000 ) 
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.706     2.651    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.732 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.436     4.169    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X2Y146         FDCE                                         r  NRSGEN/r_c2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y146         FDCE (Prop_fdce_C_Q)         0.433     4.602 r  NRSGEN/r_c2_reg[1]/Q
                         net (fo=8, routed)           3.805     8.407    NRSGEN/p_1_in0
    SLICE_X0Y59          LUT2 (Prop_lut2_I1_O)        0.105     8.512 r  NRSGEN/w_cinit_carry_i_4/O
                         net (fo=1, routed)           0.000     8.512    NRSGEN/w_cinit_carry_i_4_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.952 r  NRSGEN/w_cinit_carry/CO[3]
                         net (fo=1, routed)           0.000     8.952    NRSGEN/w_cinit_carry_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.217 r  NRSGEN/w_cinit_carry__0/O[1]
                         net (fo=1, routed)           3.665    12.881    NRSGEN/B[5]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[5]_P[0])
                                                      3.221    16.102 r  NRSGEN/w_x2init0/P[0]
                         net (fo=1, routed)           0.818    16.920    NRSGEN/p_0_in_0[10]
    SLICE_X6Y149         LUT3 (Prop_lut3_I2_O)        0.105    17.025 r  NRSGEN/r_x2[11]_i_5/O
                         net (fo=1, routed)           0.000    17.025    NRSGEN/r_x2[11]_i_5_n_0
    SLICE_X6Y149         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    17.341 r  NRSGEN/r_x2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.342    NRSGEN/r_x2_reg[11]_i_1_n_0
    SLICE_X6Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.442 r  NRSGEN/r_x2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.442    NRSGEN/r_x2_reg[15]_i_1_n_0
    SLICE_X6Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.542 r  NRSGEN/r_x2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.542    NRSGEN/r_x2_reg[19]_i_1_n_0
    SLICE_X6Y152         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    17.799 r  NRSGEN/r_x2_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.799    NRSGEN/r_x2_reg[23]_i_1_n_6
    SLICE_X6Y152         FDCE                                         r  NRSGEN/r_x2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      130.000   130.000 r  
    E25                                               0.000   130.000 r  i_clk (IN)
                         net (fo=0)                   0.000   130.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.814   130.814 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.615   132.429    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   132.506 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.479   133.985    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X6Y152         FDCE                                         r  NRSGEN/r_x2_reg[21]/C
                         clock pessimism              0.232   134.217    
                         clock uncertainty           -0.035   134.182    
    SLICE_X6Y152         FDCE (Setup_fdce_C_D)        0.101   134.283    NRSGEN/r_x2_reg[21]
  -------------------------------------------------------------------
                         required time                        134.283    
                         arrival time                         -17.799    
  -------------------------------------------------------------------
                         slack                                116.484    

Slack (MET) :             116.542ns  (required time - arrival time)
  Source:                 NRSGEN/r_c2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            NRSGEN/r_x2_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.000ns  (clk rise@130.000ns - clk rise@0.000ns)
  Data Path Delay:        13.572ns  (logic 5.284ns (38.932%)  route 8.288ns (61.068%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 133.985 - 130.000 ) 
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.706     2.651    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.732 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.436     4.169    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X2Y146         FDCE                                         r  NRSGEN/r_c2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y146         FDCE (Prop_fdce_C_Q)         0.433     4.602 r  NRSGEN/r_c2_reg[1]/Q
                         net (fo=8, routed)           3.805     8.407    NRSGEN/p_1_in0
    SLICE_X0Y59          LUT2 (Prop_lut2_I1_O)        0.105     8.512 r  NRSGEN/w_cinit_carry_i_4/O
                         net (fo=1, routed)           0.000     8.512    NRSGEN/w_cinit_carry_i_4_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.952 r  NRSGEN/w_cinit_carry/CO[3]
                         net (fo=1, routed)           0.000     8.952    NRSGEN/w_cinit_carry_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.217 r  NRSGEN/w_cinit_carry__0/O[1]
                         net (fo=1, routed)           3.665    12.881    NRSGEN/B[5]
    DSP48_X0Y60          DSP48E1 (Prop_dsp48e1_B[5]_P[0])
                                                      3.221    16.102 r  NRSGEN/w_x2init0/P[0]
                         net (fo=1, routed)           0.818    16.920    NRSGEN/p_0_in_0[10]
    SLICE_X6Y149         LUT3 (Prop_lut3_I2_O)        0.105    17.025 r  NRSGEN/r_x2[11]_i_5/O
                         net (fo=1, routed)           0.000    17.025    NRSGEN/r_x2[11]_i_5_n_0
    SLICE_X6Y149         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    17.341 r  NRSGEN/r_x2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    17.342    NRSGEN/r_x2_reg[11]_i_1_n_0
    SLICE_X6Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.442 r  NRSGEN/r_x2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.442    NRSGEN/r_x2_reg[15]_i_1_n_0
    SLICE_X6Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.542 r  NRSGEN/r_x2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.542    NRSGEN/r_x2_reg[19]_i_1_n_0
    SLICE_X6Y152         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    17.741 r  NRSGEN/r_x2_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.741    NRSGEN/r_x2_reg[23]_i_1_n_5
    SLICE_X6Y152         FDCE                                         r  NRSGEN/r_x2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      130.000   130.000 r  
    E25                                               0.000   130.000 r  i_clk (IN)
                         net (fo=0)                   0.000   130.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.814   130.814 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.615   132.429    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   132.506 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.479   133.985    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X6Y152         FDCE                                         r  NRSGEN/r_x2_reg[22]/C
                         clock pessimism              0.232   134.217    
                         clock uncertainty           -0.035   134.182    
    SLICE_X6Y152         FDCE (Setup_fdce_C_D)        0.101   134.283    NRSGEN/r_x2_reg[22]
  -------------------------------------------------------------------
                         required time                        134.283    
                         arrival time                         -17.741    
  -------------------------------------------------------------------
                         slack                                116.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 NRSGEN/r_x1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            NRSGEN/r_x1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.961%)  route 0.159ns (46.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.881    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.678     1.585    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X4Y150         FDCE                                         r  NRSGEN/r_x1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y150         FDCE (Prop_fdce_C_Q)         0.141     1.726 r  NRSGEN/r_x1_reg[7]/Q
                         net (fo=1, routed)           0.159     1.885    NRSGEN/r_x1_reg_n_0_[7]
    SLICE_X4Y149         LUT6 (Prop_lut6_I5_O)        0.045     1.930 r  NRSGEN/r_x1[6]_i_1/O
                         net (fo=1, routed)           0.000     1.930    NRSGEN/r_x1[6]_i_1_n_0
    SLICE_X4Y149         FDCE                                         r  NRSGEN/r_x1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.125    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.154 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.868     2.021    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X4Y149         FDCE                                         r  NRSGEN/r_x1_reg[6]/C
                         clock pessimism             -0.252     1.769    
    SLICE_X4Y149         FDCE (Hold_fdce_C_D)         0.092     1.861    NRSGEN/r_x1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 NRSGEN/r_x2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            NRSGEN/r_x2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.451ns (80.787%)  route 0.107ns (19.213%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.881    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.596     1.503    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  NRSGEN/r_x2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  NRSGEN/r_x2_reg[4]/Q
                         net (fo=1, routed)           0.107     1.773    NRSGEN/r_x2_reg_n_0_[4]
    SLICE_X6Y147         LUT3 (Prop_lut3_I1_O)        0.045     1.818 r  NRSGEN/r_x2[3]_i_6/O
                         net (fo=1, routed)           0.000     1.818    NRSGEN/r_x2[3]_i_6_n_0
    SLICE_X6Y147         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.927 r  NRSGEN/r_x2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.927    NRSGEN/r_x2_reg[3]_i_1_n_0
    SLICE_X6Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.967 r  NRSGEN/r_x2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.967    NRSGEN/r_x2_reg[7]_i_1_n_0
    SLICE_X6Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.007 r  NRSGEN/r_x2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.008    NRSGEN/r_x2_reg[11]_i_1_n_0
    SLICE_X6Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.061 r  NRSGEN/r_x2_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.061    NRSGEN/r_x2_reg[15]_i_1_n_7
    SLICE_X6Y150         FDCE                                         r  NRSGEN/r_x2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.125    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.154 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.954     2.108    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X6Y150         FDCE                                         r  NRSGEN/r_x2_reg[12]/C
                         clock pessimism             -0.252     1.856    
    SLICE_X6Y150         FDCE (Hold_fdce_C_D)         0.134     1.990    NRSGEN/r_x2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 NRSGEN/r_x2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            NRSGEN/r_x2_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.464ns (81.224%)  route 0.107ns (18.776%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.881    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.596     1.503    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  NRSGEN/r_x2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  NRSGEN/r_x2_reg[4]/Q
                         net (fo=1, routed)           0.107     1.773    NRSGEN/r_x2_reg_n_0_[4]
    SLICE_X6Y147         LUT3 (Prop_lut3_I1_O)        0.045     1.818 r  NRSGEN/r_x2[3]_i_6/O
                         net (fo=1, routed)           0.000     1.818    NRSGEN/r_x2[3]_i_6_n_0
    SLICE_X6Y147         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.927 r  NRSGEN/r_x2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.927    NRSGEN/r_x2_reg[3]_i_1_n_0
    SLICE_X6Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.967 r  NRSGEN/r_x2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.967    NRSGEN/r_x2_reg[7]_i_1_n_0
    SLICE_X6Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.007 r  NRSGEN/r_x2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.008    NRSGEN/r_x2_reg[11]_i_1_n_0
    SLICE_X6Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.074 r  NRSGEN/r_x2_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.074    NRSGEN/r_x2_reg[15]_i_1_n_5
    SLICE_X6Y150         FDCE                                         r  NRSGEN/r_x2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.125    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.154 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.954     2.108    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X6Y150         FDCE                                         r  NRSGEN/r_x2_reg[14]/C
                         clock pessimism             -0.252     1.856    
    SLICE_X6Y150         FDCE (Hold_fdce_C_D)         0.134     1.990    NRSGEN/r_x2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 NRSGEN/r_x2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            NRSGEN/r_x2_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.487ns (81.951%)  route 0.107ns (18.049%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.881    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.596     1.503    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  NRSGEN/r_x2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  NRSGEN/r_x2_reg[4]/Q
                         net (fo=1, routed)           0.107     1.773    NRSGEN/r_x2_reg_n_0_[4]
    SLICE_X6Y147         LUT3 (Prop_lut3_I1_O)        0.045     1.818 r  NRSGEN/r_x2[3]_i_6/O
                         net (fo=1, routed)           0.000     1.818    NRSGEN/r_x2[3]_i_6_n_0
    SLICE_X6Y147         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.927 r  NRSGEN/r_x2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.927    NRSGEN/r_x2_reg[3]_i_1_n_0
    SLICE_X6Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.967 r  NRSGEN/r_x2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.967    NRSGEN/r_x2_reg[7]_i_1_n_0
    SLICE_X6Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.007 r  NRSGEN/r_x2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.008    NRSGEN/r_x2_reg[11]_i_1_n_0
    SLICE_X6Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.097 r  NRSGEN/r_x2_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.097    NRSGEN/r_x2_reg[15]_i_1_n_6
    SLICE_X6Y150         FDCE                                         r  NRSGEN/r_x2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.125    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.154 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.954     2.108    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X6Y150         FDCE                                         r  NRSGEN/r_x2_reg[13]/C
                         clock pessimism             -0.252     1.856    
    SLICE_X6Y150         FDCE (Hold_fdce_C_D)         0.134     1.990    NRSGEN/r_x2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 NRSGEN/r_x2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            NRSGEN/r_x2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.489ns (82.011%)  route 0.107ns (17.989%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.881    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.596     1.503    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  NRSGEN/r_x2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  NRSGEN/r_x2_reg[4]/Q
                         net (fo=1, routed)           0.107     1.773    NRSGEN/r_x2_reg_n_0_[4]
    SLICE_X6Y147         LUT3 (Prop_lut3_I1_O)        0.045     1.818 r  NRSGEN/r_x2[3]_i_6/O
                         net (fo=1, routed)           0.000     1.818    NRSGEN/r_x2[3]_i_6_n_0
    SLICE_X6Y147         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.927 r  NRSGEN/r_x2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.927    NRSGEN/r_x2_reg[3]_i_1_n_0
    SLICE_X6Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.967 r  NRSGEN/r_x2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.967    NRSGEN/r_x2_reg[7]_i_1_n_0
    SLICE_X6Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.007 r  NRSGEN/r_x2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.008    NRSGEN/r_x2_reg[11]_i_1_n_0
    SLICE_X6Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.099 r  NRSGEN/r_x2_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.099    NRSGEN/r_x2_reg[15]_i_1_n_4
    SLICE_X6Y150         FDCE                                         r  NRSGEN/r_x2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.125    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.154 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.954     2.108    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X6Y150         FDCE                                         r  NRSGEN/r_x2_reg[15]/C
                         clock pessimism             -0.252     1.856    
    SLICE_X6Y150         FDCE (Hold_fdce_C_D)         0.134     1.990    NRSGEN/r_x2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 NRSGEN/r_x2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            NRSGEN/r_x2_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.491ns (82.071%)  route 0.107ns (17.929%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.881    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.596     1.503    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  NRSGEN/r_x2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  NRSGEN/r_x2_reg[4]/Q
                         net (fo=1, routed)           0.107     1.773    NRSGEN/r_x2_reg_n_0_[4]
    SLICE_X6Y147         LUT3 (Prop_lut3_I1_O)        0.045     1.818 r  NRSGEN/r_x2[3]_i_6/O
                         net (fo=1, routed)           0.000     1.818    NRSGEN/r_x2[3]_i_6_n_0
    SLICE_X6Y147         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.927 r  NRSGEN/r_x2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.927    NRSGEN/r_x2_reg[3]_i_1_n_0
    SLICE_X6Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.967 r  NRSGEN/r_x2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.967    NRSGEN/r_x2_reg[7]_i_1_n_0
    SLICE_X6Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.007 r  NRSGEN/r_x2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.008    NRSGEN/r_x2_reg[11]_i_1_n_0
    SLICE_X6Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.048 r  NRSGEN/r_x2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.048    NRSGEN/r_x2_reg[15]_i_1_n_0
    SLICE_X6Y151         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.101 r  NRSGEN/r_x2_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.101    NRSGEN/r_x2_reg[19]_i_1_n_7
    SLICE_X6Y151         FDCE                                         r  NRSGEN/r_x2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.125    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.154 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.954     2.108    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X6Y151         FDCE                                         r  NRSGEN/r_x2_reg[16]/C
                         clock pessimism             -0.252     1.856    
    SLICE_X6Y151         FDCE (Hold_fdce_C_D)         0.134     1.990    NRSGEN/r_x2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 NRSGEN/r_x2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            NRSGEN/r_x2_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.504ns (82.453%)  route 0.107ns (17.547%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.881    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.596     1.503    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  NRSGEN/r_x2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  NRSGEN/r_x2_reg[4]/Q
                         net (fo=1, routed)           0.107     1.773    NRSGEN/r_x2_reg_n_0_[4]
    SLICE_X6Y147         LUT3 (Prop_lut3_I1_O)        0.045     1.818 r  NRSGEN/r_x2[3]_i_6/O
                         net (fo=1, routed)           0.000     1.818    NRSGEN/r_x2[3]_i_6_n_0
    SLICE_X6Y147         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.927 r  NRSGEN/r_x2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.927    NRSGEN/r_x2_reg[3]_i_1_n_0
    SLICE_X6Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.967 r  NRSGEN/r_x2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.967    NRSGEN/r_x2_reg[7]_i_1_n_0
    SLICE_X6Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.007 r  NRSGEN/r_x2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.008    NRSGEN/r_x2_reg[11]_i_1_n_0
    SLICE_X6Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.048 r  NRSGEN/r_x2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.048    NRSGEN/r_x2_reg[15]_i_1_n_0
    SLICE_X6Y151         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.114 r  NRSGEN/r_x2_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.114    NRSGEN/r_x2_reg[19]_i_1_n_5
    SLICE_X6Y151         FDCE                                         r  NRSGEN/r_x2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.125    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.154 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.954     2.108    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X6Y151         FDCE                                         r  NRSGEN/r_x2_reg[18]/C
                         clock pessimism             -0.252     1.856    
    SLICE_X6Y151         FDCE (Hold_fdce_C_D)         0.134     1.990    NRSGEN/r_x2_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 NRSGEN/r_x2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            NRSGEN/r_x2_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.527ns (83.089%)  route 0.107ns (16.911%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.881    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.596     1.503    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  NRSGEN/r_x2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  NRSGEN/r_x2_reg[4]/Q
                         net (fo=1, routed)           0.107     1.773    NRSGEN/r_x2_reg_n_0_[4]
    SLICE_X6Y147         LUT3 (Prop_lut3_I1_O)        0.045     1.818 r  NRSGEN/r_x2[3]_i_6/O
                         net (fo=1, routed)           0.000     1.818    NRSGEN/r_x2[3]_i_6_n_0
    SLICE_X6Y147         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.927 r  NRSGEN/r_x2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.927    NRSGEN/r_x2_reg[3]_i_1_n_0
    SLICE_X6Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.967 r  NRSGEN/r_x2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.967    NRSGEN/r_x2_reg[7]_i_1_n_0
    SLICE_X6Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.007 r  NRSGEN/r_x2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.008    NRSGEN/r_x2_reg[11]_i_1_n_0
    SLICE_X6Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.048 r  NRSGEN/r_x2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.048    NRSGEN/r_x2_reg[15]_i_1_n_0
    SLICE_X6Y151         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.137 r  NRSGEN/r_x2_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.137    NRSGEN/r_x2_reg[19]_i_1_n_6
    SLICE_X6Y151         FDCE                                         r  NRSGEN/r_x2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.125    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.154 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.954     2.108    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X6Y151         FDCE                                         r  NRSGEN/r_x2_reg[17]/C
                         clock pessimism             -0.252     1.856    
    SLICE_X6Y151         FDCE (Hold_fdce_C_D)         0.134     1.990    NRSGEN/r_x2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 NRSGEN/r_x2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            NRSGEN/r_x2_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.529ns (83.142%)  route 0.107ns (16.858%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.881    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.596     1.503    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  NRSGEN/r_x2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  NRSGEN/r_x2_reg[4]/Q
                         net (fo=1, routed)           0.107     1.773    NRSGEN/r_x2_reg_n_0_[4]
    SLICE_X6Y147         LUT3 (Prop_lut3_I1_O)        0.045     1.818 r  NRSGEN/r_x2[3]_i_6/O
                         net (fo=1, routed)           0.000     1.818    NRSGEN/r_x2[3]_i_6_n_0
    SLICE_X6Y147         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.927 r  NRSGEN/r_x2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.927    NRSGEN/r_x2_reg[3]_i_1_n_0
    SLICE_X6Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.967 r  NRSGEN/r_x2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.967    NRSGEN/r_x2_reg[7]_i_1_n_0
    SLICE_X6Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.007 r  NRSGEN/r_x2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.008    NRSGEN/r_x2_reg[11]_i_1_n_0
    SLICE_X6Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.048 r  NRSGEN/r_x2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.048    NRSGEN/r_x2_reg[15]_i_1_n_0
    SLICE_X6Y151         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.139 r  NRSGEN/r_x2_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.139    NRSGEN/r_x2_reg[19]_i_1_n_4
    SLICE_X6Y151         FDCE                                         r  NRSGEN/r_x2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.125    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.154 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.954     2.108    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X6Y151         FDCE                                         r  NRSGEN/r_x2_reg[19]/C
                         clock pessimism             -0.252     1.856    
    SLICE_X6Y151         FDCE (Hold_fdce_C_D)         0.134     1.990    NRSGEN/r_x2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 NRSGEN/r_x2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            NRSGEN/r_x2_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.531ns (83.195%)  route 0.107ns (16.805%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.881    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.596     1.503    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  NRSGEN/r_x2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y148         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  NRSGEN/r_x2_reg[4]/Q
                         net (fo=1, routed)           0.107     1.773    NRSGEN/r_x2_reg_n_0_[4]
    SLICE_X6Y147         LUT3 (Prop_lut3_I1_O)        0.045     1.818 r  NRSGEN/r_x2[3]_i_6/O
                         net (fo=1, routed)           0.000     1.818    NRSGEN/r_x2[3]_i_6_n_0
    SLICE_X6Y147         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.927 r  NRSGEN/r_x2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.927    NRSGEN/r_x2_reg[3]_i_1_n_0
    SLICE_X6Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.967 r  NRSGEN/r_x2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.967    NRSGEN/r_x2_reg[7]_i_1_n_0
    SLICE_X6Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.007 r  NRSGEN/r_x2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.008    NRSGEN/r_x2_reg[11]_i_1_n_0
    SLICE_X6Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.048 r  NRSGEN/r_x2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.048    NRSGEN/r_x2_reg[15]_i_1_n_0
    SLICE_X6Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.088 r  NRSGEN/r_x2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.088    NRSGEN/r_x2_reg[19]_i_1_n_0
    SLICE_X6Y152         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.141 r  NRSGEN/r_x2_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.141    NRSGEN/r_x2_reg[23]_i_1_n_7
    SLICE_X6Y152         FDCE                                         r  NRSGEN/r_x2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.125    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.154 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.954     2.108    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X6Y152         FDCE                                         r  NRSGEN/r_x2_reg[20]/C
                         clock pessimism             -0.252     1.856    
    SLICE_X6Y152         FDCE (Hold_fdce_C_D)         0.134     1.990    NRSGEN/r_x2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 65.000 }
Period(ns):         130.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         130.000     128.408    BUFGCTRL_X0Y16  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         130.000     129.000    SLICE_X4Y131    Memory/imagPilots_reg[0][15]/C
Min Period        n/a     FDCE/C   n/a            1.000         130.000     129.000    SLICE_X1Y134    Memory/imagPilots_reg[0][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         130.000     129.000    SLICE_X4Y139    Memory/imagPilots_reg[0][9]/C
Min Period        n/a     FDCE/C   n/a            1.000         130.000     129.000    SLICE_X1Y132    Memory/imagPilots_reg[1][15]/C
Min Period        n/a     FDCE/C   n/a            1.000         130.000     129.000    SLICE_X1Y135    Memory/imagPilots_reg[1][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         130.000     129.000    SLICE_X4Y139    Memory/imagPilots_reg[1][9]/C
Min Period        n/a     FDCE/C   n/a            1.000         130.000     129.000    SLICE_X4Y131    Memory/imagPilots_reg[2][15]/C
Min Period        n/a     FDCE/C   n/a            1.000         130.000     129.000    SLICE_X1Y135    Memory/imagPilots_reg[2][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         130.000     129.000    SLICE_X4Y139    Memory/imagPilots_reg[2][9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         65.000      64.500     SLICE_X4Y131    Memory/imagPilots_reg[0][15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         65.000      64.500     SLICE_X4Y139    Memory/imagPilots_reg[0][9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         65.000      64.500     SLICE_X1Y135    Memory/imagPilots_reg[1][2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         65.000      64.500     SLICE_X4Y139    Memory/imagPilots_reg[1][9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         65.000      64.500     SLICE_X4Y131    Memory/imagPilots_reg[2][15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         65.000      64.500     SLICE_X1Y135    Memory/imagPilots_reg[2][2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         65.000      64.500     SLICE_X4Y139    Memory/imagPilots_reg[2][9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         65.000      64.500     SLICE_X2Y131    Memory/imagPilots_reg[3][15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         65.000      64.500     SLICE_X1Y135    Memory/imagPilots_reg[3][2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         65.000      64.500     SLICE_X4Y139    Memory/imagPilots_reg[3][9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         65.000      64.500     SLICE_X4Y131    Memory/imagPilots_reg[0][15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         65.000      64.500     SLICE_X4Y131    Memory/imagPilots_reg[0][15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         65.000      64.500     SLICE_X1Y134    Memory/imagPilots_reg[0][2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         65.000      64.500     SLICE_X1Y134    Memory/imagPilots_reg[0][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         65.000      64.500     SLICE_X4Y139    Memory/imagPilots_reg[0][9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         65.000      64.500     SLICE_X1Y132    Memory/imagPilots_reg[1][15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         65.000      64.500     SLICE_X1Y132    Memory/imagPilots_reg[1][15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         65.000      64.500     SLICE_X1Y135    Memory/imagPilots_reg[1][2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         65.000      64.500     SLICE_X1Y135    Memory/imagPilots_reg[1][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         65.000      64.500     SLICE_X4Y139    Memory/imagPilots_reg[1][9]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      125.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.609ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             125.725ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            NRSGEN/r_x1_reg[22]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            130.000ns  (clk rise@130.000ns - clk rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.484ns (12.402%)  route 3.419ns (87.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 133.918 - 130.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.706     2.651    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.732 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.424     4.157    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.379     4.536 r  reset_reg/Q
                         net (fo=1, routed)           0.406     4.942    NRSGEN/r_x1_reg[0]_1
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.105     5.047 f  NRSGEN/r_x2[30]_i_2/O
                         net (fo=124, routed)         3.013     8.059    NRSGEN/reset_reg
    SLICE_X9Y150         FDCE                                         f  NRSGEN/r_x1_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      130.000   130.000 r  
    E25                                               0.000   130.000 r  i_clk (IN)
                         net (fo=0)                   0.000   130.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.814   130.814 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.615   132.429    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   132.506 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.412   133.918    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X9Y150         FDCE                                         r  NRSGEN/r_x1_reg[22]/C
                         clock pessimism              0.232   134.150    
                         clock uncertainty           -0.035   134.115    
    SLICE_X9Y150         FDCE (Recov_fdce_C_CLR)     -0.331   133.784    NRSGEN/r_x1_reg[22]
  -------------------------------------------------------------------
                         required time                        133.784    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                125.725    

Slack (MET) :             125.725ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            NRSGEN/r_x1_reg[23]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            130.000ns  (clk rise@130.000ns - clk rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.484ns (12.402%)  route 3.419ns (87.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 133.918 - 130.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.706     2.651    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.732 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.424     4.157    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.379     4.536 r  reset_reg/Q
                         net (fo=1, routed)           0.406     4.942    NRSGEN/r_x1_reg[0]_1
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.105     5.047 f  NRSGEN/r_x2[30]_i_2/O
                         net (fo=124, routed)         3.013     8.059    NRSGEN/reset_reg
    SLICE_X9Y150         FDCE                                         f  NRSGEN/r_x1_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      130.000   130.000 r  
    E25                                               0.000   130.000 r  i_clk (IN)
                         net (fo=0)                   0.000   130.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.814   130.814 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.615   132.429    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   132.506 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.412   133.918    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X9Y150         FDCE                                         r  NRSGEN/r_x1_reg[23]/C
                         clock pessimism              0.232   134.150    
                         clock uncertainty           -0.035   134.115    
    SLICE_X9Y150         FDCE (Recov_fdce_C_CLR)     -0.331   133.784    NRSGEN/r_x1_reg[23]
  -------------------------------------------------------------------
                         required time                        133.784    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                125.725    

Slack (MET) :             125.798ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            NRSGEN/r_x1_reg[18]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            130.000ns  (clk rise@130.000ns - clk rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.484ns (12.402%)  route 3.419ns (87.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 133.918 - 130.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.706     2.651    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.732 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.424     4.157    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.379     4.536 r  reset_reg/Q
                         net (fo=1, routed)           0.406     4.942    NRSGEN/r_x1_reg[0]_1
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.105     5.047 f  NRSGEN/r_x2[30]_i_2/O
                         net (fo=124, routed)         3.013     8.059    NRSGEN/reset_reg
    SLICE_X8Y150         FDCE                                         f  NRSGEN/r_x1_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      130.000   130.000 r  
    E25                                               0.000   130.000 r  i_clk (IN)
                         net (fo=0)                   0.000   130.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.814   130.814 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.615   132.429    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   132.506 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.412   133.918    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X8Y150         FDCE                                         r  NRSGEN/r_x1_reg[18]/C
                         clock pessimism              0.232   134.150    
                         clock uncertainty           -0.035   134.115    
    SLICE_X8Y150         FDCE (Recov_fdce_C_CLR)     -0.258   133.857    NRSGEN/r_x1_reg[18]
  -------------------------------------------------------------------
                         required time                        133.857    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                125.798    

Slack (MET) :             125.798ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            NRSGEN/r_x1_reg[19]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            130.000ns  (clk rise@130.000ns - clk rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.484ns (12.402%)  route 3.419ns (87.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 133.918 - 130.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.706     2.651    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.732 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.424     4.157    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.379     4.536 r  reset_reg/Q
                         net (fo=1, routed)           0.406     4.942    NRSGEN/r_x1_reg[0]_1
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.105     5.047 f  NRSGEN/r_x2[30]_i_2/O
                         net (fo=124, routed)         3.013     8.059    NRSGEN/reset_reg
    SLICE_X8Y150         FDCE                                         f  NRSGEN/r_x1_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      130.000   130.000 r  
    E25                                               0.000   130.000 r  i_clk (IN)
                         net (fo=0)                   0.000   130.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.814   130.814 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.615   132.429    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   132.506 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.412   133.918    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X8Y150         FDCE                                         r  NRSGEN/r_x1_reg[19]/C
                         clock pessimism              0.232   134.150    
                         clock uncertainty           -0.035   134.115    
    SLICE_X8Y150         FDCE (Recov_fdce_C_CLR)     -0.258   133.857    NRSGEN/r_x1_reg[19]
  -------------------------------------------------------------------
                         required time                        133.857    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                125.798    

Slack (MET) :             125.798ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            NRSGEN/r_x1_reg[20]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            130.000ns  (clk rise@130.000ns - clk rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.484ns (12.402%)  route 3.419ns (87.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 133.918 - 130.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.706     2.651    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.732 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.424     4.157    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.379     4.536 r  reset_reg/Q
                         net (fo=1, routed)           0.406     4.942    NRSGEN/r_x1_reg[0]_1
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.105     5.047 f  NRSGEN/r_x2[30]_i_2/O
                         net (fo=124, routed)         3.013     8.059    NRSGEN/reset_reg
    SLICE_X8Y150         FDCE                                         f  NRSGEN/r_x1_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      130.000   130.000 r  
    E25                                               0.000   130.000 r  i_clk (IN)
                         net (fo=0)                   0.000   130.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.814   130.814 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.615   132.429    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   132.506 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.412   133.918    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X8Y150         FDCE                                         r  NRSGEN/r_x1_reg[20]/C
                         clock pessimism              0.232   134.150    
                         clock uncertainty           -0.035   134.115    
    SLICE_X8Y150         FDCE (Recov_fdce_C_CLR)     -0.258   133.857    NRSGEN/r_x1_reg[20]
  -------------------------------------------------------------------
                         required time                        133.857    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                125.798    

Slack (MET) :             125.798ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            NRSGEN/r_x1_reg[21]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            130.000ns  (clk rise@130.000ns - clk rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.484ns (12.402%)  route 3.419ns (87.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 133.918 - 130.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.706     2.651    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.732 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.424     4.157    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.379     4.536 r  reset_reg/Q
                         net (fo=1, routed)           0.406     4.942    NRSGEN/r_x1_reg[0]_1
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.105     5.047 f  NRSGEN/r_x2[30]_i_2/O
                         net (fo=124, routed)         3.013     8.059    NRSGEN/reset_reg
    SLICE_X8Y150         FDCE                                         f  NRSGEN/r_x1_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      130.000   130.000 r  
    E25                                               0.000   130.000 r  i_clk (IN)
                         net (fo=0)                   0.000   130.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.814   130.814 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.615   132.429    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   132.506 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.412   133.918    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X8Y150         FDCE                                         r  NRSGEN/r_x1_reg[21]/C
                         clock pessimism              0.232   134.150    
                         clock uncertainty           -0.035   134.115    
    SLICE_X8Y150         FDCE (Recov_fdce_C_CLR)     -0.258   133.857    NRSGEN/r_x1_reg[21]
  -------------------------------------------------------------------
                         required time                        133.857    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                125.798    

Slack (MET) :             125.833ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            NRSGEN/r_x1_reg[14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            130.000ns  (clk rise@130.000ns - clk rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.484ns (12.757%)  route 3.310ns (87.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 133.918 - 130.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.706     2.651    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.732 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.424     4.157    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.379     4.536 r  reset_reg/Q
                         net (fo=1, routed)           0.406     4.942    NRSGEN/r_x1_reg[0]_1
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.105     5.047 f  NRSGEN/r_x2[30]_i_2/O
                         net (fo=124, routed)         2.904     7.950    NRSGEN/reset_reg
    SLICE_X9Y151         FDCE                                         f  NRSGEN/r_x1_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      130.000   130.000 r  
    E25                                               0.000   130.000 r  i_clk (IN)
                         net (fo=0)                   0.000   130.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.814   130.814 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.615   132.429    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   132.506 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.412   133.918    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X9Y151         FDCE                                         r  NRSGEN/r_x1_reg[14]/C
                         clock pessimism              0.232   134.150    
                         clock uncertainty           -0.035   134.115    
    SLICE_X9Y151         FDCE (Recov_fdce_C_CLR)     -0.331   133.784    NRSGEN/r_x1_reg[14]
  -------------------------------------------------------------------
                         required time                        133.784    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                125.833    

Slack (MET) :             125.833ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            NRSGEN/r_x1_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            130.000ns  (clk rise@130.000ns - clk rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.484ns (12.757%)  route 3.310ns (87.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 133.918 - 130.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.706     2.651    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.732 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.424     4.157    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.379     4.536 r  reset_reg/Q
                         net (fo=1, routed)           0.406     4.942    NRSGEN/r_x1_reg[0]_1
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.105     5.047 f  NRSGEN/r_x2[30]_i_2/O
                         net (fo=124, routed)         2.904     7.950    NRSGEN/reset_reg
    SLICE_X9Y151         FDCE                                         f  NRSGEN/r_x1_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      130.000   130.000 r  
    E25                                               0.000   130.000 r  i_clk (IN)
                         net (fo=0)                   0.000   130.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.814   130.814 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.615   132.429    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   132.506 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.412   133.918    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X9Y151         FDCE                                         r  NRSGEN/r_x1_reg[15]/C
                         clock pessimism              0.232   134.150    
                         clock uncertainty           -0.035   134.115    
    SLICE_X9Y151         FDCE (Recov_fdce_C_CLR)     -0.331   133.784    NRSGEN/r_x1_reg[15]
  -------------------------------------------------------------------
                         required time                        133.784    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                125.833    

Slack (MET) :             125.833ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            NRSGEN/r_x1_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            130.000ns  (clk rise@130.000ns - clk rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.484ns (12.757%)  route 3.310ns (87.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 133.918 - 130.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.706     2.651    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.732 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.424     4.157    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.379     4.536 r  reset_reg/Q
                         net (fo=1, routed)           0.406     4.942    NRSGEN/r_x1_reg[0]_1
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.105     5.047 f  NRSGEN/r_x2[30]_i_2/O
                         net (fo=124, routed)         2.904     7.950    NRSGEN/reset_reg
    SLICE_X9Y151         FDCE                                         f  NRSGEN/r_x1_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      130.000   130.000 r  
    E25                                               0.000   130.000 r  i_clk (IN)
                         net (fo=0)                   0.000   130.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.814   130.814 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.615   132.429    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   132.506 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.412   133.918    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X9Y151         FDCE                                         r  NRSGEN/r_x1_reg[16]/C
                         clock pessimism              0.232   134.150    
                         clock uncertainty           -0.035   134.115    
    SLICE_X9Y151         FDCE (Recov_fdce_C_CLR)     -0.331   133.784    NRSGEN/r_x1_reg[16]
  -------------------------------------------------------------------
                         required time                        133.784    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                125.833    

Slack (MET) :             125.833ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            NRSGEN/r_x1_reg[17]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            130.000ns  (clk rise@130.000ns - clk rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.484ns (12.757%)  route 3.310ns (87.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 133.918 - 130.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.706     2.651    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.732 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.424     4.157    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.379     4.536 r  reset_reg/Q
                         net (fo=1, routed)           0.406     4.942    NRSGEN/r_x1_reg[0]_1
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.105     5.047 f  NRSGEN/r_x2[30]_i_2/O
                         net (fo=124, routed)         2.904     7.950    NRSGEN/reset_reg
    SLICE_X9Y151         FDCE                                         f  NRSGEN/r_x1_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      130.000   130.000 r  
    E25                                               0.000   130.000 r  i_clk (IN)
                         net (fo=0)                   0.000   130.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.814   130.814 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.615   132.429    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   132.506 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.412   133.918    NRSGEN/i_clk_IBUF_BUFG
    SLICE_X9Y151         FDCE                                         r  NRSGEN/r_x1_reg[17]/C
                         clock pessimism              0.232   134.150    
                         clock uncertainty           -0.035   134.115    
    SLICE_X9Y151         FDCE (Recov_fdce_C_CLR)     -0.331   133.784    NRSGEN/r_x1_reg[17]
  -------------------------------------------------------------------
                         required time                        133.784    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                125.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            Memory/imagPilots_reg[4][2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.109%)  route 0.344ns (64.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.881    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.588     1.495    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  reset_reg/Q
                         net (fo=1, routed)           0.166     1.802    NRSGEN/r_x1_reg[0]_1
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.045     1.847 f  NRSGEN/r_x2[30]_i_2/O
                         net (fo=124, routed)         0.178     2.024    Memory/realPilots_reg[0][15]_3
    SLICE_X1Y130         FDCE                                         f  Memory/imagPilots_reg[4][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.125    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.154 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.857     2.011    Memory/i_clk_IBUF_BUFG
    SLICE_X1Y130         FDCE                                         r  Memory/imagPilots_reg[4][2]/C
                         clock pessimism             -0.504     1.508    
    SLICE_X1Y130         FDCE (Remov_fdce_C_CLR)     -0.092     1.416    Memory/imagPilots_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            Memory/imagPilots_reg[5][2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.109%)  route 0.344ns (64.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.881    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.588     1.495    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  reset_reg/Q
                         net (fo=1, routed)           0.166     1.802    NRSGEN/r_x1_reg[0]_1
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.045     1.847 f  NRSGEN/r_x2[30]_i_2/O
                         net (fo=124, routed)         0.178     2.024    Memory/realPilots_reg[0][15]_3
    SLICE_X1Y130         FDCE                                         f  Memory/imagPilots_reg[5][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.125    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.154 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.857     2.011    Memory/i_clk_IBUF_BUFG
    SLICE_X1Y130         FDCE                                         r  Memory/imagPilots_reg[5][2]/C
                         clock pessimism             -0.504     1.508    
    SLICE_X1Y130         FDCE (Remov_fdce_C_CLR)     -0.092     1.416    Memory/imagPilots_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            Memory/imagPilots_reg[3][15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.826%)  route 0.398ns (68.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.881    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.588     1.495    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  reset_reg/Q
                         net (fo=1, routed)           0.166     1.802    NRSGEN/r_x1_reg[0]_1
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.045     1.847 f  NRSGEN/r_x2[30]_i_2/O
                         net (fo=124, routed)         0.232     2.079    Memory/realPilots_reg[0][15]_3
    SLICE_X2Y131         FDCE                                         f  Memory/imagPilots_reg[3][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.125    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.154 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.859     2.012    Memory/i_clk_IBUF_BUFG
    SLICE_X2Y131         FDCE                                         r  Memory/imagPilots_reg[3][15]/C
                         clock pessimism             -0.503     1.510    
    SLICE_X2Y131         FDCE (Remov_fdce_C_CLR)     -0.067     1.443    Memory/imagPilots_reg[3][15]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            Memory/imagPilots_reg[5][15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.826%)  route 0.398ns (68.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.881    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.588     1.495    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  reset_reg/Q
                         net (fo=1, routed)           0.166     1.802    NRSGEN/r_x1_reg[0]_1
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.045     1.847 f  NRSGEN/r_x2[30]_i_2/O
                         net (fo=124, routed)         0.232     2.079    Memory/realPilots_reg[0][15]_3
    SLICE_X2Y131         FDCE                                         f  Memory/imagPilots_reg[5][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.125    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.154 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.859     2.012    Memory/i_clk_IBUF_BUFG
    SLICE_X2Y131         FDCE                                         r  Memory/imagPilots_reg[5][15]/C
                         clock pessimism             -0.503     1.510    
    SLICE_X2Y131         FDCE (Remov_fdce_C_CLR)     -0.067     1.443    Memory/imagPilots_reg[5][15]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            Memory/imagPilots_reg[6][15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.186ns (32.301%)  route 0.390ns (67.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.881    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.588     1.495    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  reset_reg/Q
                         net (fo=1, routed)           0.166     1.802    NRSGEN/r_x1_reg[0]_1
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.045     1.847 f  NRSGEN/r_x2[30]_i_2/O
                         net (fo=124, routed)         0.224     2.070    Memory/realPilots_reg[0][15]_3
    SLICE_X0Y131         FDCE                                         f  Memory/imagPilots_reg[6][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.125    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.154 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.859     2.012    Memory/i_clk_IBUF_BUFG
    SLICE_X0Y131         FDCE                                         r  Memory/imagPilots_reg[6][15]/C
                         clock pessimism             -0.503     1.510    
    SLICE_X0Y131         FDCE (Remov_fdce_C_CLR)     -0.092     1.418    Memory/imagPilots_reg[6][15]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            Memory/imagPilots_reg[6][2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.186ns (32.301%)  route 0.390ns (67.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.881    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.588     1.495    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  reset_reg/Q
                         net (fo=1, routed)           0.166     1.802    NRSGEN/r_x1_reg[0]_1
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.045     1.847 f  NRSGEN/r_x2[30]_i_2/O
                         net (fo=124, routed)         0.224     2.070    Memory/realPilots_reg[0][15]_3
    SLICE_X0Y131         FDCE                                         f  Memory/imagPilots_reg[6][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.125    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.154 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.859     2.012    Memory/i_clk_IBUF_BUFG
    SLICE_X0Y131         FDCE                                         r  Memory/imagPilots_reg[6][2]/C
                         clock pessimism             -0.503     1.510    
    SLICE_X0Y131         FDCE (Remov_fdce_C_CLR)     -0.092     1.418    Memory/imagPilots_reg[6][2]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            Memory/imagPilots_reg[7][2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.186ns (32.301%)  route 0.390ns (67.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.881    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.588     1.495    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  reset_reg/Q
                         net (fo=1, routed)           0.166     1.802    NRSGEN/r_x1_reg[0]_1
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.045     1.847 f  NRSGEN/r_x2[30]_i_2/O
                         net (fo=124, routed)         0.224     2.070    Memory/realPilots_reg[0][15]_3
    SLICE_X0Y131         FDCE                                         f  Memory/imagPilots_reg[7][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.125    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.154 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.859     2.012    Memory/i_clk_IBUF_BUFG
    SLICE_X0Y131         FDCE                                         r  Memory/imagPilots_reg[7][2]/C
                         clock pessimism             -0.503     1.510    
    SLICE_X0Y131         FDCE (Remov_fdce_C_CLR)     -0.092     1.418    Memory/imagPilots_reg[7][2]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            Memory/realPilots_reg[0][9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.826%)  route 0.398ns (68.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.881    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.588     1.495    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  reset_reg/Q
                         net (fo=1, routed)           0.166     1.802    NRSGEN/r_x1_reg[0]_1
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.045     1.847 f  NRSGEN/r_x2[30]_i_2/O
                         net (fo=124, routed)         0.232     2.079    Memory/realPilots_reg[0][15]_3
    SLICE_X3Y131         FDCE                                         f  Memory/realPilots_reg[0][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.125    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.154 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.859     2.012    Memory/i_clk_IBUF_BUFG
    SLICE_X3Y131         FDCE                                         r  Memory/realPilots_reg[0][9]/C
                         clock pessimism             -0.503     1.510    
    SLICE_X3Y131         FDCE (Remov_fdce_C_CLR)     -0.092     1.418    Memory/realPilots_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            Memory/realPilots_reg[1][9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.826%)  route 0.398ns (68.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.881    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.588     1.495    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  reset_reg/Q
                         net (fo=1, routed)           0.166     1.802    NRSGEN/r_x1_reg[0]_1
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.045     1.847 f  NRSGEN/r_x2[30]_i_2/O
                         net (fo=124, routed)         0.232     2.079    Memory/realPilots_reg[0][15]_3
    SLICE_X3Y131         FDCE                                         f  Memory/realPilots_reg[1][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.125    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.154 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.859     2.012    Memory/i_clk_IBUF_BUFG
    SLICE_X3Y131         FDCE                                         r  Memory/realPilots_reg[1][9]/C
                         clock pessimism             -0.503     1.510    
    SLICE_X3Y131         FDCE (Remov_fdce_C_CLR)     -0.092     1.418    Memory/realPilots_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Destination:            Memory/imagPilots_reg[0][15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@65.000ns period=130.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.186ns (29.709%)  route 0.440ns (70.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.881    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.588     1.495    i_clk_IBUF_BUFG
    SLICE_X0Y130         FDCE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  reset_reg/Q
                         net (fo=1, routed)           0.166     1.802    NRSGEN/r_x1_reg[0]_1
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.045     1.847 f  NRSGEN/r_x2[30]_i_2/O
                         net (fo=124, routed)         0.274     2.121    Memory/realPilots_reg[0][15]_3
    SLICE_X4Y131         FDCE                                         f  Memory/imagPilots_reg[0][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E25                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.125    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.154 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.858     2.011    Memory/i_clk_IBUF_BUFG
    SLICE_X4Y131         FDCE                                         r  Memory/imagPilots_reg[0][15]/C
                         clock pessimism             -0.481     1.531    
    SLICE_X4Y131         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    Memory/imagPilots_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.682    





