<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/media/juliano/A2586A51586A246F/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf
-ucf main.ucf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>2450</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>71</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPathRptBanner iPaths="136" iCriticalPaths="0" sType="EndPoint">Paths for end point scg/counter_1 (SLICE_X18Y8.SR), 136 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.504</twSlack><twSrc BELType="FF">scg/counter_8</twSrc><twDest BELType="FF">scg/counter_1</twDest><twTotPathDel>4.110</twTotPathDel><twClkSkew dest = "0.100" src = "0.451">0.351</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>scg/counter_8</twSrc><twDest BELType='FF'>scg/counter_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">global_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y10.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>scg/counter&lt;11&gt;</twComp><twBEL>scg/counter_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y10.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>scg/counter&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y10.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>scg/Madd_counter[15]_GND_73_o_add_1_OUT_cy&lt;11&gt;</twComp><twBEL>scg/counter&lt;8&gt;_rt.1</twBEL><twBEL>scg/Madd_counter[15]_GND_73_o_add_1_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y10.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>scg/counter[15]_GND_73_o_add_1_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>btn_clock</twComp><twBEL>scg/n0001_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y10.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>scg/n0001_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>btn_clock</twComp><twBEL>scg/n0001_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>scg/n0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y8.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>scg/counter&lt;3&gt;</twComp><twBEL>scg/counter_1</twBEL></twPathDel><twLogDel>1.957</twLogDel><twRouteDel>2.153</twRouteDel><twTotDel>4.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">global_clk</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.520</twSlack><twSrc BELType="FF">scg/counter_9</twSrc><twDest BELType="FF">scg/counter_1</twDest><twTotPathDel>4.094</twTotPathDel><twClkSkew dest = "0.100" src = "0.451">0.351</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>scg/counter_9</twSrc><twDest BELType='FF'>scg/counter_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">global_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y10.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>scg/counter&lt;11&gt;</twComp><twBEL>scg/counter_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y10.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>scg/counter&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y10.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>scg/Madd_counter[15]_GND_73_o_add_1_OUT_cy&lt;11&gt;</twComp><twBEL>scg/counter&lt;9&gt;_rt.1</twBEL><twBEL>scg/Madd_counter[15]_GND_73_o_add_1_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y10.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>scg/counter[15]_GND_73_o_add_1_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>btn_clock</twComp><twBEL>scg/n0001_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y10.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>scg/n0001_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>btn_clock</twComp><twBEL>scg/n0001_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>scg/n0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y8.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>scg/counter&lt;3&gt;</twComp><twBEL>scg/counter_1</twBEL></twPathDel><twLogDel>1.944</twLogDel><twRouteDel>2.150</twRouteDel><twTotDel>4.094</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">global_clk</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.552</twSlack><twSrc BELType="FF">scg/counter_4</twSrc><twDest BELType="FF">scg/counter_1</twDest><twTotPathDel>4.230</twTotPathDel><twClkSkew dest = "0.100" src = "0.283">0.183</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>scg/counter_4</twSrc><twDest BELType='FF'>scg/counter_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X18Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">global_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y9.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>scg/counter&lt;7&gt;</twComp><twBEL>scg/counter_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y9.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>scg/counter&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y9.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>scg/Madd_counter[15]_GND_73_o_add_1_OUT_cy&lt;7&gt;</twComp><twBEL>scg/counter&lt;4&gt;_rt.1</twBEL><twBEL>scg/Madd_counter[15]_GND_73_o_add_1_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>scg/Madd_counter[15]_GND_73_o_add_1_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y10.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>scg/Madd_counter[15]_GND_73_o_add_1_OUT_cy&lt;11&gt;</twComp><twBEL>scg/Madd_counter[15]_GND_73_o_add_1_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y10.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>scg/counter[15]_GND_73_o_add_1_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>btn_clock</twComp><twBEL>scg/n0001_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y10.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>scg/n0001_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>btn_clock</twComp><twBEL>scg/n0001_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>scg/n0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y8.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>scg/counter&lt;3&gt;</twComp><twBEL>scg/counter_1</twBEL></twPathDel><twLogDel>2.074</twLogDel><twRouteDel>2.156</twRouteDel><twTotDel>4.230</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">global_clk</twDestClk><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="136" iCriticalPaths="0" sType="EndPoint">Paths for end point scg/counter_3 (SLICE_X18Y8.SR), 136 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.507</twSlack><twSrc BELType="FF">scg/counter_8</twSrc><twDest BELType="FF">scg/counter_3</twDest><twTotPathDel>4.107</twTotPathDel><twClkSkew dest = "0.100" src = "0.451">0.351</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>scg/counter_8</twSrc><twDest BELType='FF'>scg/counter_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">global_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y10.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>scg/counter&lt;11&gt;</twComp><twBEL>scg/counter_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y10.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>scg/counter&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y10.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>scg/Madd_counter[15]_GND_73_o_add_1_OUT_cy&lt;11&gt;</twComp><twBEL>scg/counter&lt;8&gt;_rt.1</twBEL><twBEL>scg/Madd_counter[15]_GND_73_o_add_1_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y10.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>scg/counter[15]_GND_73_o_add_1_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>btn_clock</twComp><twBEL>scg/n0001_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y10.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>scg/n0001_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>btn_clock</twComp><twBEL>scg/n0001_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>scg/n0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y8.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>scg/counter&lt;3&gt;</twComp><twBEL>scg/counter_3</twBEL></twPathDel><twLogDel>1.954</twLogDel><twRouteDel>2.153</twRouteDel><twTotDel>4.107</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">global_clk</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.523</twSlack><twSrc BELType="FF">scg/counter_9</twSrc><twDest BELType="FF">scg/counter_3</twDest><twTotPathDel>4.091</twTotPathDel><twClkSkew dest = "0.100" src = "0.451">0.351</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>scg/counter_9</twSrc><twDest BELType='FF'>scg/counter_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">global_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y10.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>scg/counter&lt;11&gt;</twComp><twBEL>scg/counter_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y10.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>scg/counter&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y10.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>scg/Madd_counter[15]_GND_73_o_add_1_OUT_cy&lt;11&gt;</twComp><twBEL>scg/counter&lt;9&gt;_rt.1</twBEL><twBEL>scg/Madd_counter[15]_GND_73_o_add_1_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y10.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>scg/counter[15]_GND_73_o_add_1_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>btn_clock</twComp><twBEL>scg/n0001_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y10.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>scg/n0001_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>btn_clock</twComp><twBEL>scg/n0001_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>scg/n0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y8.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>scg/counter&lt;3&gt;</twComp><twBEL>scg/counter_3</twBEL></twPathDel><twLogDel>1.941</twLogDel><twRouteDel>2.150</twRouteDel><twTotDel>4.091</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">global_clk</twDestClk><twPctLog>47.4</twPctLog><twPctRoute>52.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.555</twSlack><twSrc BELType="FF">scg/counter_4</twSrc><twDest BELType="FF">scg/counter_3</twDest><twTotPathDel>4.227</twTotPathDel><twClkSkew dest = "0.100" src = "0.283">0.183</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>scg/counter_4</twSrc><twDest BELType='FF'>scg/counter_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X18Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">global_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y9.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>scg/counter&lt;7&gt;</twComp><twBEL>scg/counter_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y9.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>scg/counter&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y9.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>scg/Madd_counter[15]_GND_73_o_add_1_OUT_cy&lt;7&gt;</twComp><twBEL>scg/counter&lt;4&gt;_rt.1</twBEL><twBEL>scg/Madd_counter[15]_GND_73_o_add_1_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>scg/Madd_counter[15]_GND_73_o_add_1_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y10.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>scg/Madd_counter[15]_GND_73_o_add_1_OUT_cy&lt;11&gt;</twComp><twBEL>scg/Madd_counter[15]_GND_73_o_add_1_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y10.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>scg/counter[15]_GND_73_o_add_1_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>btn_clock</twComp><twBEL>scg/n0001_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y10.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>scg/n0001_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>btn_clock</twComp><twBEL>scg/n0001_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>scg/n0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y8.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>scg/counter&lt;3&gt;</twComp><twBEL>scg/counter_3</twBEL></twPathDel><twLogDel>2.071</twLogDel><twRouteDel>2.156</twRouteDel><twTotDel>4.227</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">global_clk</twDestClk><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="136" iCriticalPaths="0" sType="EndPoint">Paths for end point scg/counter_2 (SLICE_X18Y8.SR), 136 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.515</twSlack><twSrc BELType="FF">scg/counter_8</twSrc><twDest BELType="FF">scg/counter_2</twDest><twTotPathDel>4.099</twTotPathDel><twClkSkew dest = "0.100" src = "0.451">0.351</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>scg/counter_8</twSrc><twDest BELType='FF'>scg/counter_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">global_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y10.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>scg/counter&lt;11&gt;</twComp><twBEL>scg/counter_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y10.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>scg/counter&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y10.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>scg/Madd_counter[15]_GND_73_o_add_1_OUT_cy&lt;11&gt;</twComp><twBEL>scg/counter&lt;8&gt;_rt.1</twBEL><twBEL>scg/Madd_counter[15]_GND_73_o_add_1_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y10.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>scg/counter[15]_GND_73_o_add_1_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>btn_clock</twComp><twBEL>scg/n0001_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y10.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>scg/n0001_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>btn_clock</twComp><twBEL>scg/n0001_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>scg/n0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y8.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>scg/counter&lt;3&gt;</twComp><twBEL>scg/counter_2</twBEL></twPathDel><twLogDel>1.946</twLogDel><twRouteDel>2.153</twRouteDel><twTotDel>4.099</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">global_clk</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.531</twSlack><twSrc BELType="FF">scg/counter_9</twSrc><twDest BELType="FF">scg/counter_2</twDest><twTotPathDel>4.083</twTotPathDel><twClkSkew dest = "0.100" src = "0.451">0.351</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>scg/counter_9</twSrc><twDest BELType='FF'>scg/counter_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">global_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y10.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>scg/counter&lt;11&gt;</twComp><twBEL>scg/counter_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y10.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>scg/counter&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y10.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>scg/Madd_counter[15]_GND_73_o_add_1_OUT_cy&lt;11&gt;</twComp><twBEL>scg/counter&lt;9&gt;_rt.1</twBEL><twBEL>scg/Madd_counter[15]_GND_73_o_add_1_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y10.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>scg/counter[15]_GND_73_o_add_1_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>btn_clock</twComp><twBEL>scg/n0001_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y10.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>scg/n0001_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>btn_clock</twComp><twBEL>scg/n0001_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>scg/n0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y8.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>scg/counter&lt;3&gt;</twComp><twBEL>scg/counter_2</twBEL></twPathDel><twLogDel>1.933</twLogDel><twRouteDel>2.150</twRouteDel><twTotDel>4.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">global_clk</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.563</twSlack><twSrc BELType="FF">scg/counter_4</twSrc><twDest BELType="FF">scg/counter_2</twDest><twTotPathDel>4.219</twTotPathDel><twClkSkew dest = "0.100" src = "0.283">0.183</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>scg/counter_4</twSrc><twDest BELType='FF'>scg/counter_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X18Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">global_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y9.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>scg/counter&lt;7&gt;</twComp><twBEL>scg/counter_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y9.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>scg/counter&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y9.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>scg/Madd_counter[15]_GND_73_o_add_1_OUT_cy&lt;7&gt;</twComp><twBEL>scg/counter&lt;4&gt;_rt.1</twBEL><twBEL>scg/Madd_counter[15]_GND_73_o_add_1_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>scg/Madd_counter[15]_GND_73_o_add_1_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y10.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>scg/Madd_counter[15]_GND_73_o_add_1_OUT_cy&lt;11&gt;</twComp><twBEL>scg/Madd_counter[15]_GND_73_o_add_1_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y10.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>scg/counter[15]_GND_73_o_add_1_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>btn_clock</twComp><twBEL>scg/n0001_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y10.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>scg/n0001_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y10.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>btn_clock</twComp><twBEL>scg/n0001_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>scg/n0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y8.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>scg/counter&lt;3&gt;</twComp><twBEL>scg/counter_2</twBEL></twPathDel><twLogDel>2.063</twLogDel><twRouteDel>2.156</twRouteDel><twTotDel>4.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">global_clk</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point scg/counter_12 (SLICE_X18Y11.CIN), 12 paths
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.352</twSlack><twSrc BELType="FF">scg/counter_2</twSrc><twDest BELType="FF">scg/counter_12</twDest><twTotPathDel>0.687</twTotPathDel><twClkSkew dest = "0.335" src = "0.000">-0.335</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>scg/counter_2</twSrc><twDest BELType='FF'>scg/counter_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X18Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">global_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y8.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>scg/counter&lt;3&gt;</twComp><twBEL>scg/counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y8.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.064</twDelInfo><twComp>scg/counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y8.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>scg/counter&lt;3&gt;</twComp><twBEL>scg/counter&lt;2&gt;_rt</twBEL><twBEL>scg/Mcount_counter_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>scg/Mcount_counter_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>scg/counter&lt;7&gt;</twComp><twBEL>scg/Mcount_counter_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>scg/Mcount_counter_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>scg/counter&lt;11&gt;</twComp><twBEL>scg/Mcount_counter_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>scg/Mcount_counter_cy&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y11.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.119</twDelInfo><twComp>scg/counter&lt;15&gt;</twComp><twBEL>scg/Mcount_counter_xor&lt;15&gt;</twBEL><twBEL>scg/counter_12</twBEL></twPathDel><twLogDel>0.620</twLogDel><twRouteDel>0.067</twRouteDel><twTotDel>0.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">global_clk</twDestClk><twPctLog>90.2</twPctLog><twPctRoute>9.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">scg/counter_1</twSrc><twDest BELType="FF">scg/counter_12</twDest><twTotPathDel>0.748</twTotPathDel><twClkSkew dest = "0.335" src = "0.000">-0.335</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>scg/counter_1</twSrc><twDest BELType='FF'>scg/counter_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X18Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">global_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y8.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>scg/counter&lt;3&gt;</twComp><twBEL>scg/counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y8.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.064</twDelInfo><twComp>scg/counter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y8.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>scg/counter&lt;3&gt;</twComp><twBEL>scg/counter&lt;1&gt;_rt</twBEL><twBEL>scg/Mcount_counter_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>scg/Mcount_counter_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>scg/counter&lt;7&gt;</twComp><twBEL>scg/Mcount_counter_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>scg/Mcount_counter_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>scg/counter&lt;11&gt;</twComp><twBEL>scg/Mcount_counter_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>scg/Mcount_counter_cy&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y11.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.119</twDelInfo><twComp>scg/counter&lt;15&gt;</twComp><twBEL>scg/Mcount_counter_xor&lt;15&gt;</twBEL><twBEL>scg/counter_12</twBEL></twPathDel><twLogDel>0.681</twLogDel><twRouteDel>0.067</twRouteDel><twTotDel>0.748</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">global_clk</twDestClk><twPctLog>91.0</twPctLog><twPctRoute>9.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.438</twSlack><twSrc BELType="FF">scg/counter_6</twSrc><twDest BELType="FF">scg/counter_12</twDest><twTotPathDel>0.654</twTotPathDel><twClkSkew dest = "0.216" src = "0.000">-0.216</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>scg/counter_6</twSrc><twDest BELType='FF'>scg/counter_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">global_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y9.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>scg/counter&lt;7&gt;</twComp><twBEL>scg/counter_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.064</twDelInfo><twComp>scg/counter&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y9.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>scg/counter&lt;7&gt;</twComp><twBEL>scg/counter&lt;6&gt;_rt</twBEL><twBEL>scg/Mcount_counter_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>scg/Mcount_counter_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>scg/counter&lt;11&gt;</twComp><twBEL>scg/Mcount_counter_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>scg/Mcount_counter_cy&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y11.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.119</twDelInfo><twComp>scg/counter&lt;15&gt;</twComp><twBEL>scg/Mcount_counter_xor&lt;15&gt;</twBEL><twBEL>scg/counter_12</twBEL></twPathDel><twLogDel>0.588</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.654</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">global_clk</twDestClk><twPctLog>89.9</twPctLog><twPctRoute>10.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point scg/counter_14 (SLICE_X18Y11.CIN), 12 paths
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.375</twSlack><twSrc BELType="FF">scg/counter_2</twSrc><twDest BELType="FF">scg/counter_14</twDest><twTotPathDel>0.710</twTotPathDel><twClkSkew dest = "0.335" src = "0.000">-0.335</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>scg/counter_2</twSrc><twDest BELType='FF'>scg/counter_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X18Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">global_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y8.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>scg/counter&lt;3&gt;</twComp><twBEL>scg/counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y8.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.064</twDelInfo><twComp>scg/counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y8.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>scg/counter&lt;3&gt;</twComp><twBEL>scg/counter&lt;2&gt;_rt</twBEL><twBEL>scg/Mcount_counter_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>scg/Mcount_counter_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>scg/counter&lt;7&gt;</twComp><twBEL>scg/Mcount_counter_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>scg/Mcount_counter_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>scg/counter&lt;11&gt;</twComp><twBEL>scg/Mcount_counter_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>scg/Mcount_counter_cy&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y11.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>scg/counter&lt;15&gt;</twComp><twBEL>scg/Mcount_counter_xor&lt;15&gt;</twBEL><twBEL>scg/counter_14</twBEL></twPathDel><twLogDel>0.643</twLogDel><twRouteDel>0.067</twRouteDel><twTotDel>0.710</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">global_clk</twDestClk><twPctLog>90.6</twPctLog><twPctRoute>9.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.436</twSlack><twSrc BELType="FF">scg/counter_1</twSrc><twDest BELType="FF">scg/counter_14</twDest><twTotPathDel>0.771</twTotPathDel><twClkSkew dest = "0.335" src = "0.000">-0.335</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>scg/counter_1</twSrc><twDest BELType='FF'>scg/counter_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X18Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">global_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y8.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>scg/counter&lt;3&gt;</twComp><twBEL>scg/counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y8.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.064</twDelInfo><twComp>scg/counter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y8.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>scg/counter&lt;3&gt;</twComp><twBEL>scg/counter&lt;1&gt;_rt</twBEL><twBEL>scg/Mcount_counter_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>scg/Mcount_counter_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>scg/counter&lt;7&gt;</twComp><twBEL>scg/Mcount_counter_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>scg/Mcount_counter_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>scg/counter&lt;11&gt;</twComp><twBEL>scg/Mcount_counter_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>scg/Mcount_counter_cy&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y11.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>scg/counter&lt;15&gt;</twComp><twBEL>scg/Mcount_counter_xor&lt;15&gt;</twBEL><twBEL>scg/counter_14</twBEL></twPathDel><twLogDel>0.704</twLogDel><twRouteDel>0.067</twRouteDel><twTotDel>0.771</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">global_clk</twDestClk><twPctLog>91.3</twPctLog><twPctRoute>8.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.461</twSlack><twSrc BELType="FF">scg/counter_6</twSrc><twDest BELType="FF">scg/counter_14</twDest><twTotPathDel>0.677</twTotPathDel><twClkSkew dest = "0.216" src = "0.000">-0.216</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>scg/counter_6</twSrc><twDest BELType='FF'>scg/counter_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">global_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y9.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>scg/counter&lt;7&gt;</twComp><twBEL>scg/counter_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.064</twDelInfo><twComp>scg/counter&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y9.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>scg/counter&lt;7&gt;</twComp><twBEL>scg/counter&lt;6&gt;_rt</twBEL><twBEL>scg/Mcount_counter_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>scg/Mcount_counter_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>scg/counter&lt;11&gt;</twComp><twBEL>scg/Mcount_counter_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>scg/Mcount_counter_cy&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y11.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>scg/counter&lt;15&gt;</twComp><twBEL>scg/Mcount_counter_xor&lt;15&gt;</twBEL><twBEL>scg/counter_14</twBEL></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.677</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">global_clk</twDestClk><twPctLog>90.3</twPctLog><twPctRoute>9.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point scg/counter_13 (SLICE_X18Y11.CIN), 12 paths
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.379</twSlack><twSrc BELType="FF">scg/counter_2</twSrc><twDest BELType="FF">scg/counter_13</twDest><twTotPathDel>0.714</twTotPathDel><twClkSkew dest = "0.335" src = "0.000">-0.335</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>scg/counter_2</twSrc><twDest BELType='FF'>scg/counter_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X18Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">global_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y8.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>scg/counter&lt;3&gt;</twComp><twBEL>scg/counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y8.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.064</twDelInfo><twComp>scg/counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y8.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>scg/counter&lt;3&gt;</twComp><twBEL>scg/counter&lt;2&gt;_rt</twBEL><twBEL>scg/Mcount_counter_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>scg/Mcount_counter_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>scg/counter&lt;7&gt;</twComp><twBEL>scg/Mcount_counter_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>scg/Mcount_counter_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>scg/counter&lt;11&gt;</twComp><twBEL>scg/Mcount_counter_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>scg/Mcount_counter_cy&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y11.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>scg/counter&lt;15&gt;</twComp><twBEL>scg/Mcount_counter_xor&lt;15&gt;</twBEL><twBEL>scg/counter_13</twBEL></twPathDel><twLogDel>0.647</twLogDel><twRouteDel>0.067</twRouteDel><twTotDel>0.714</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">global_clk</twDestClk><twPctLog>90.6</twPctLog><twPctRoute>9.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.440</twSlack><twSrc BELType="FF">scg/counter_1</twSrc><twDest BELType="FF">scg/counter_13</twDest><twTotPathDel>0.775</twTotPathDel><twClkSkew dest = "0.335" src = "0.000">-0.335</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>scg/counter_1</twSrc><twDest BELType='FF'>scg/counter_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X18Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">global_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y8.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>scg/counter&lt;3&gt;</twComp><twBEL>scg/counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y8.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.064</twDelInfo><twComp>scg/counter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y8.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>scg/counter&lt;3&gt;</twComp><twBEL>scg/counter&lt;1&gt;_rt</twBEL><twBEL>scg/Mcount_counter_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>scg/Mcount_counter_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>scg/counter&lt;7&gt;</twComp><twBEL>scg/Mcount_counter_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>scg/Mcount_counter_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>scg/counter&lt;11&gt;</twComp><twBEL>scg/Mcount_counter_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>scg/Mcount_counter_cy&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y11.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>scg/counter&lt;15&gt;</twComp><twBEL>scg/Mcount_counter_xor&lt;15&gt;</twBEL><twBEL>scg/counter_13</twBEL></twPathDel><twLogDel>0.708</twLogDel><twRouteDel>0.067</twRouteDel><twTotDel>0.775</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">global_clk</twDestClk><twPctLog>91.4</twPctLog><twPctRoute>8.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">scg/counter_6</twSrc><twDest BELType="FF">scg/counter_13</twDest><twTotPathDel>0.681</twTotPathDel><twClkSkew dest = "0.216" src = "0.000">-0.216</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>scg/counter_6</twSrc><twDest BELType='FF'>scg/counter_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">global_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y9.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>scg/counter&lt;7&gt;</twComp><twBEL>scg/counter_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.064</twDelInfo><twComp>scg/counter&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y9.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>scg/counter&lt;7&gt;</twComp><twBEL>scg/counter&lt;6&gt;_rt</twBEL><twBEL>scg/Mcount_counter_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>scg/Mcount_counter_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>scg/counter&lt;11&gt;</twComp><twBEL>scg/Mcount_counter_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>scg/Mcount_counter_cy&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y11.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>scg/counter&lt;15&gt;</twComp><twBEL>scg/Mcount_counter_xor&lt;15&gt;</twBEL><twBEL>scg/counter_13</twBEL></twPathDel><twLogDel>0.615</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.681</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">global_clk</twDestClk><twPctLog>90.3</twPctLog><twPctRoute>9.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="42"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="43" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="3.075" period="4.000" constraintValue="4.000" deviceLimit="0.925" freqLimit="1081.081" physResource="VLSI_HDMI_MEM_CURSO/HDMI_AND_MEMORY_CLOCK_MANAGER/PLL_OSERDES/PLL_ADV/CLKOUT0" logResource="VLSI_HDMI_MEM_CURSO/HDMI_AND_MEMORY_CLOCK_MANAGER/PLL_OSERDES/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="VLSI_HDMI_MEM_CURSO/HDMI_AND_MEMORY_CLOCK_MANAGER/pllclk0"/><twPinLimit anchorID="44" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="VLSI_HDMI_MEM_CURSO/HDMI_AND_MEMORY_CLOCK_MANAGER/dcm_clkgen_inst/CLKIN" logResource="VLSI_HDMI_MEM_CURSO/HDMI_AND_MEMORY_CLOCK_MANAGER/dcm_clkgen_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="global_clk"/><twPinLimit anchorID="45" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="VLSI_HDMI_MEM_CURSO/HDMI_AND_MEMORY_CLOCK_MANAGER/dcm_clkgen_inst/CLKIN" logResource="VLSI_HDMI_MEM_CURSO/HDMI_AND_MEMORY_CLOCK_MANAGER/dcm_clkgen_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="global_clk"/></twPinLimitRpt></twConst><twConst anchorID="46" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_clkfx = PERIOD TIMEGRP         &quot;VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_clkfx&quot;         TS_sys_clk_pin * 0.8 HIGH 50%;</twConstName><twItemCnt>2656</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>960</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.362</twMinPer></twConstHead><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point VLSI_HDMI_MEM_CURSO/mem_video_reader/external_ram_read_address_18 (SLICE_X29Y36.A5), 23 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.541</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/hv/v_count_req_2</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/mem_video_reader/external_ram_read_address_18</twDest><twTotPathDel>2.784</twTotPathDel><twClkSkew dest = "4.457" src = "3.252">-1.205</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.250" fPhaseErr="0.219" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.380</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/hv/v_count_req_2</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/mem_video_reader/external_ram_read_address_18</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X22Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="160.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_25MHz</twSrcClk><twPathDel><twSite>SLICE_X22Y33.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/vertical_pixel_pointer&lt;3&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/hv/v_count_req_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/vertical_pixel_pointer&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y33.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmult_PWR_52_o_v_line[8]_MuLt_2_OUT_Madd_cy&lt;7&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmult_PWR_52_o_v_line[8]_MuLt_2_OUT_Madd_lut&lt;6&gt;</twBEL><twBEL>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmult_PWR_52_o_v_line[8]_MuLt_2_OUT_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmult_PWR_52_o_v_line[8]_MuLt_2_OUT_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmult_PWR_52_o_v_line[8]_MuLt_2_OUT_Madd_cy&lt;11&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmult_PWR_52_o_v_line[8]_MuLt_2_OUT_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmult_PWR_52_o_v_line[8]_MuLt_2_OUT_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y35.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmult_PWR_52_o_v_line[8]_MuLt_2_OUT_Madd_cy&lt;12&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmult_PWR_52_o_v_line[8]_MuLt_2_OUT_Madd_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmult_PWR_52_o_v_line[8]_MuLt_2_OUT_Madd_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/external_ram_read_address&lt;22&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmux_external_ram_read_address[22]_external_ram_read_address[22]_mux_14_OUT102</twBEL><twBEL>VLSI_HDMI_MEM_CURSO/mem_video_reader/external_ram_read_address_18</twBEL></twPathDel><twLogDel>1.305</twLogDel><twRouteDel>1.479</twRouteDel><twTotDel>2.784</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="162.500">VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK</twDestClk><twPctLog>46.9</twPctLog><twPctRoute>53.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.629</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/hv/v_count_req_3</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/mem_video_reader/external_ram_read_address_18</twDest><twTotPathDel>2.696</twTotPathDel><twClkSkew dest = "4.457" src = "3.252">-1.205</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.250" fPhaseErr="0.219" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.380</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/hv/v_count_req_3</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/mem_video_reader/external_ram_read_address_18</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X22Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="160.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_25MHz</twSrcClk><twPathDel><twSite>SLICE_X22Y33.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/vertical_pixel_pointer&lt;3&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/hv/v_count_req_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y33.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/vertical_pixel_pointer&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y33.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmult_PWR_52_o_v_line[8]_MuLt_2_OUT_Madd_cy&lt;7&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmult_PWR_52_o_v_line[8]_MuLt_2_OUT_Madd_lut&lt;5&gt;</twBEL><twBEL>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmult_PWR_52_o_v_line[8]_MuLt_2_OUT_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmult_PWR_52_o_v_line[8]_MuLt_2_OUT_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmult_PWR_52_o_v_line[8]_MuLt_2_OUT_Madd_cy&lt;11&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmult_PWR_52_o_v_line[8]_MuLt_2_OUT_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmult_PWR_52_o_v_line[8]_MuLt_2_OUT_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y35.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmult_PWR_52_o_v_line[8]_MuLt_2_OUT_Madd_cy&lt;12&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmult_PWR_52_o_v_line[8]_MuLt_2_OUT_Madd_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmult_PWR_52_o_v_line[8]_MuLt_2_OUT_Madd_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/external_ram_read_address&lt;22&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmux_external_ram_read_address[22]_external_ram_read_address[22]_mux_14_OUT102</twBEL><twBEL>VLSI_HDMI_MEM_CURSO/mem_video_reader/external_ram_read_address_18</twBEL></twPathDel><twLogDel>1.385</twLogDel><twRouteDel>1.311</twRouteDel><twTotDel>2.696</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="162.500">VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK</twDestClk><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.637</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/hv/v_count_req_4</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/mem_video_reader/external_ram_read_address_18</twDest><twTotPathDel>2.689</twTotPathDel><twClkSkew dest = "4.457" src = "3.251">-1.206</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.250" fPhaseErr="0.219" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.380</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/hv/v_count_req_4</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/mem_video_reader/external_ram_read_address_18</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X22Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="160.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_25MHz</twSrcClk><twPathDel><twSite>SLICE_X22Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/vertical_pixel_pointer&lt;7&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/hv/v_count_req_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y33.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/vertical_pixel_pointer&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y33.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmult_PWR_52_o_v_line[8]_MuLt_2_OUT_Madd_cy&lt;7&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmult_PWR_52_o_v_line[8]_MuLt_2_OUT_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmult_PWR_52_o_v_line[8]_MuLt_2_OUT_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmult_PWR_52_o_v_line[8]_MuLt_2_OUT_Madd_cy&lt;11&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmult_PWR_52_o_v_line[8]_MuLt_2_OUT_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmult_PWR_52_o_v_line[8]_MuLt_2_OUT_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y35.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmult_PWR_52_o_v_line[8]_MuLt_2_OUT_Madd_cy&lt;12&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmult_PWR_52_o_v_line[8]_MuLt_2_OUT_Madd_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmult_PWR_52_o_v_line[8]_MuLt_2_OUT_Madd_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/external_ram_read_address&lt;22&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/mem_video_reader/Mmux_external_ram_read_address[22]_external_ram_read_address[22]_mux_14_OUT102</twBEL><twBEL>VLSI_HDMI_MEM_CURSO/mem_video_reader/external_ram_read_address_18</twBEL></twPathDel><twLogDel>1.117</twLogDel><twRouteDel>1.572</twRouteDel><twTotDel>2.689</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="162.500">VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point VLSI_HDMI_MEM_CURSO/PSDRAM/DataToBus_14 (SLICE_X32Y19.C2), 6 paths
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.569</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/PSDRAM/_WAIT</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/PSDRAM/DataToBus_14</twDest><twTotPathDel>5.506</twTotPathDel><twClkSkew dest = "0.375" src = "0.390">0.015</twClkSkew><twDelConst>6.250</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.250" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/PSDRAM/_WAIT</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/PSDRAM/DataToBus_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X5Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK</twSrcClk><twPathDel><twSite>SLICE_X5Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/PSDRAM/_WAIT</twComp><twBEL>VLSI_HDMI_MEM_CURSO/PSDRAM/_WAIT</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.111</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/PSDRAM/_WAIT</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MemAdr_ext_8_OBUF</twComp><twBEL>VLSI_HDMI_MEM_CURSO/PSDRAM/Mmux_Estados1[4]_DataCounter[7]_wide_mux_42_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y19.C2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.404</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/PSDRAM/Mmux_Estados1[4]_DataCounter[7]_wide_mux_42_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/PSDRAM/DataToBus&lt;15&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/PSDRAM/Mmux_Estados1[4]_DataToBus[15]_wide_mux_46_OUT61</twBEL><twBEL>VLSI_HDMI_MEM_CURSO/PSDRAM/DataToBus_14</twBEL></twPathDel><twLogDel>0.991</twLogDel><twRouteDel>4.515</twRouteDel><twTotDel>5.506</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.250">VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.102</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/PSDRAM/Estados1_FSM_FFd4</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/PSDRAM/DataToBus_14</twDest><twTotPathDel>3.241</twTotPathDel><twClkSkew dest = "0.285" src = "0.282">-0.003</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.250" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/PSDRAM/Estados1_FSM_FFd4</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/PSDRAM/DataToBus_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.250">VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK</twSrcClk><twPathDel><twSite>SLICE_X28Y20.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/PSDRAM/Estados1_FSM_FFd4</twComp><twBEL>VLSI_HDMI_MEM_CURSO/PSDRAM/Estados1_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.C2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/PSDRAM/Estados1_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MemAdr_ext_8_OBUF</twComp><twBEL>VLSI_HDMI_MEM_CURSO/PSDRAM/Mmux_Estados1[4]_DataCounter[7]_wide_mux_42_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y19.C2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.404</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/PSDRAM/Mmux_Estados1[4]_DataCounter[7]_wide_mux_42_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/PSDRAM/DataToBus&lt;15&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/PSDRAM/Mmux_Estados1[4]_DataToBus[15]_wide_mux_46_OUT61</twBEL><twBEL>VLSI_HDMI_MEM_CURSO/PSDRAM/DataToBus_14</twBEL></twPathDel><twLogDel>1.008</twLogDel><twRouteDel>2.233</twRouteDel><twTotDel>3.241</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="18.750">VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.226</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/PSDRAM/Estados1_FSM_FFd5</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/PSDRAM/DataToBus_14</twDest><twTotPathDel>3.124</twTotPathDel><twClkSkew dest = "0.285" src = "0.275">-0.010</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.250" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/PSDRAM/Estados1_FSM_FFd5</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/PSDRAM/DataToBus_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.250">VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y20.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/PSDRAM/Estados1_FSM_FFd5</twComp><twBEL>VLSI_HDMI_MEM_CURSO/PSDRAM/Estados1_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.C5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/PSDRAM/Estados1_FSM_FFd5</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MemAdr_ext_8_OBUF</twComp><twBEL>VLSI_HDMI_MEM_CURSO/PSDRAM/Mmux_Estados1[4]_DataCounter[7]_wide_mux_42_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y19.C2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.404</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/PSDRAM/Mmux_Estados1[4]_DataCounter[7]_wide_mux_42_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/PSDRAM/DataToBus&lt;15&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/PSDRAM/Mmux_Estados1[4]_DataToBus[15]_wide_mux_46_OUT61</twBEL><twBEL>VLSI_HDMI_MEM_CURSO/PSDRAM/DataToBus_14</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>2.077</twRouteDel><twTotDel>3.124</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="18.750">VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point VLSI_HDMI_MEM_CURSO/PSDRAM/DataToBus_12 (SLICE_X32Y19.A2), 6 paths
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.577</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/PSDRAM/_WAIT</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/PSDRAM/DataToBus_12</twDest><twTotPathDel>5.498</twTotPathDel><twClkSkew dest = "0.375" src = "0.390">0.015</twClkSkew><twDelConst>6.250</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.250" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/PSDRAM/_WAIT</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/PSDRAM/DataToBus_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X5Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK</twSrcClk><twPathDel><twSite>SLICE_X5Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/PSDRAM/_WAIT</twComp><twBEL>VLSI_HDMI_MEM_CURSO/PSDRAM/_WAIT</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.111</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/PSDRAM/_WAIT</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MemAdr_ext_8_OBUF</twComp><twBEL>VLSI_HDMI_MEM_CURSO/PSDRAM/Mmux_Estados1[4]_DataCounter[7]_wide_mux_42_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/PSDRAM/Mmux_Estados1[4]_DataCounter[7]_wide_mux_42_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/PSDRAM/DataToBus&lt;15&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/PSDRAM/Mmux_Estados1[4]_DataToBus[15]_wide_mux_46_OUT41</twBEL><twBEL>VLSI_HDMI_MEM_CURSO/PSDRAM/DataToBus_12</twBEL></twPathDel><twLogDel>0.991</twLogDel><twRouteDel>4.507</twRouteDel><twTotDel>5.498</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.250">VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.110</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/PSDRAM/Estados1_FSM_FFd4</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/PSDRAM/DataToBus_12</twDest><twTotPathDel>3.233</twTotPathDel><twClkSkew dest = "0.285" src = "0.282">-0.003</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.250" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/PSDRAM/Estados1_FSM_FFd4</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/PSDRAM/DataToBus_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.250">VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK</twSrcClk><twPathDel><twSite>SLICE_X28Y20.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/PSDRAM/Estados1_FSM_FFd4</twComp><twBEL>VLSI_HDMI_MEM_CURSO/PSDRAM/Estados1_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.C2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/PSDRAM/Estados1_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MemAdr_ext_8_OBUF</twComp><twBEL>VLSI_HDMI_MEM_CURSO/PSDRAM/Mmux_Estados1[4]_DataCounter[7]_wide_mux_42_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/PSDRAM/Mmux_Estados1[4]_DataCounter[7]_wide_mux_42_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/PSDRAM/DataToBus&lt;15&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/PSDRAM/Mmux_Estados1[4]_DataToBus[15]_wide_mux_46_OUT41</twBEL><twBEL>VLSI_HDMI_MEM_CURSO/PSDRAM/DataToBus_12</twBEL></twPathDel><twLogDel>1.008</twLogDel><twRouteDel>2.225</twRouteDel><twTotDel>3.233</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="18.750">VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.234</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/PSDRAM/Estados1_FSM_FFd5</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/PSDRAM/DataToBus_12</twDest><twTotPathDel>3.116</twTotPathDel><twClkSkew dest = "0.285" src = "0.275">-0.010</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.250" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/PSDRAM/Estados1_FSM_FFd5</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/PSDRAM/DataToBus_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y20.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="6.250">VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y20.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/PSDRAM/Estados1_FSM_FFd5</twComp><twBEL>VLSI_HDMI_MEM_CURSO/PSDRAM/Estados1_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.C5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/PSDRAM/Estados1_FSM_FFd5</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>MemAdr_ext_8_OBUF</twComp><twBEL>VLSI_HDMI_MEM_CURSO/PSDRAM/Mmux_Estados1[4]_DataCounter[7]_wide_mux_42_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/PSDRAM/Mmux_Estados1[4]_DataCounter[7]_wide_mux_42_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/PSDRAM/DataToBus&lt;15&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/PSDRAM/Mmux_Estados1[4]_DataToBus[15]_wide_mux_46_OUT41</twBEL><twBEL>VLSI_HDMI_MEM_CURSO/PSDRAM/DataToBus_12</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>2.069</twRouteDel><twTotDel>3.116</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="18.750">VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_clkfx = PERIOD TIMEGRP
        &quot;VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_clkfx&quot;
        TS_sys_clk_pin * 0.8 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_0 (SLICE_X31Y60.SR), 7 paths
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.414</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_1</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_0</twDest><twTotPathDel>0.414</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_1</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK</twSrcClk><twPathDel><twSite>SLICE_X31Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter&lt;2&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/ctrl_to_I2Cbus&lt;12&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/_n01501</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.163</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/_n0150</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y60.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.132</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter&lt;2&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_0</twBEL></twPathDel><twLogDel>0.222</twLogDel><twRouteDel>0.192</twRouteDel><twTotDel>0.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK</twDestClk><twPctLog>53.6</twPctLog><twPctRoute>46.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.678</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_0</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_0</twDest><twTotPathDel>0.678</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_0</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK</twSrcClk><twPathDel><twSite>SLICE_X31Y60.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter&lt;2&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y60.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/ctrl_to_I2Cbus&lt;12&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/_n01501</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.163</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/_n0150</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y60.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.132</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter&lt;2&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_0</twBEL></twPathDel><twLogDel>0.268</twLogDel><twRouteDel>0.410</twRouteDel><twTotDel>0.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.724</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/scl_pin_reg_1</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_0</twDest><twTotPathDel>0.723</twTotPathDel><twClkSkew dest = "0.116" src = "0.117">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/scl_pin_reg_1</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK</twSrcClk><twPathDel><twSite>SLICE_X33Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/scl_pin_reg&lt;1&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/scl_pin_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y60.B3</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/scl_pin_reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/ctrl_to_I2Cbus&lt;12&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/_n01501</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.163</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/_n0150</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y60.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.132</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter&lt;2&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_0</twBEL></twPathDel><twLogDel>0.222</twLogDel><twRouteDel>0.501</twRouteDel><twTotDel>0.723</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/state_FSM_FFd1 (SLICE_X24Y60.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/state_FSM_FFd1</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/state_FSM_FFd1</twDest><twTotPathDel>0.415</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/state_FSM_FFd1</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK</twSrcClk><twPathDel><twSite>SLICE_X24Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/state_FSM_FFd1</twComp><twBEL>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y60.D6</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/state_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y60.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/state_FSM_FFd1</twComp><twBEL>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/state_FSM_FFd1-In1</twBEL><twBEL>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK</twDestClk><twPctLog>94.0</twPctLog><twPctRoute>6.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_1 (SLICE_X31Y60.SR), 7 paths
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_1</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_1</twDest><twTotPathDel>0.415</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_1</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK</twSrcClk><twPathDel><twSite>SLICE_X31Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter&lt;2&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/ctrl_to_I2Cbus&lt;12&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/_n01501</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.163</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/_n0150</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y60.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter&lt;2&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_1</twBEL></twPathDel><twLogDel>0.223</twLogDel><twRouteDel>0.192</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK</twDestClk><twPctLog>53.7</twPctLog><twPctRoute>46.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.679</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_0</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_1</twDest><twTotPathDel>0.679</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_0</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK</twSrcClk><twPathDel><twSite>SLICE_X31Y60.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter&lt;2&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y60.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/ctrl_to_I2Cbus&lt;12&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/_n01501</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.163</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/_n0150</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y60.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter&lt;2&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_1</twBEL></twPathDel><twLogDel>0.269</twLogDel><twRouteDel>0.410</twRouteDel><twTotDel>0.679</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.725</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/scl_pin_reg_1</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_1</twDest><twTotPathDel>0.724</twTotPathDel><twClkSkew dest = "0.116" src = "0.117">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/scl_pin_reg_1</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK</twSrcClk><twPathDel><twSite>SLICE_X33Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/scl_pin_reg&lt;1&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/scl_pin_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y60.B3</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/scl_pin_reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/ctrl_to_I2Cbus&lt;12&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/_n01501</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y60.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.163</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/_n0150</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y60.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter&lt;2&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/I2C_BYTE_TX_RX__1/bit_counter_1</twBEL></twPathDel><twLogDel>0.223</twLogDel><twRouteDel>0.501</twRouteDel><twTotDel>0.724</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="79"><twPinLimitBanner>Component Switching Limit Checks: TS_VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_clkfx = PERIOD TIMEGRP
        &quot;VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_clkfx&quot;
        TS_sys_clk_pin * 0.8 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="9.376" period="12.500" constraintValue="12.500" deviceLimit="3.124" freqLimit="320.102" physResource="VLSI_HDMI_MEM_CURSO/mem_video/Mram_line_buffer/CLKB" logResource="VLSI_HDMI_MEM_CURSO/mem_video/Mram_line_buffer/CLKB" locationPin="RAMB16_X1Y14.CLKB" clockNet="VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="9.376" period="12.500" constraintValue="12.500" deviceLimit="3.124" freqLimit="320.102" physResource="VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/ROM_8x256__1/Mram_EDID_ROM/CLKAWRCLK" logResource="VLSI_HDMI_MEM_CURSO/IDENTIFICADOR_MONITOR_VLSI/ROM_8x256__1/Mram_EDID_ROM/CLKAWRCLK" locationPin="RAMB8_X1Y29.CLKAWRCLK" clockNet="VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK"/><twPinLimit anchorID="82" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="9.376" period="12.500" constraintValue="12.500" deviceLimit="3.124" freqLimit="320.102" physResource="VLSI_HDMI_MEM_CURSO/Mram_LineBuffer/CLKA" logResource="VLSI_HDMI_MEM_CURSO/Mram_LineBuffer/CLKA" locationPin="RAMB16_X1Y10.CLKA" clockNet="VLSI_HDMI_MEM_CURSO/EXTERNAL_RAM_INTERNAL_CLK"/></twPinLimitRpt></twConst><twConst anchorID="83" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_pllclk1 = PERIOD TIMEGRP         &quot;VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_pllclk1&quot;         TS_sys_clk_pin * 0.25 HIGH 50%;</twConstName><twItemCnt>3756</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>923</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.131</twMinPer></twConstHead><twPathRptBanner iPaths="68" iCriticalPaths="0" sType="EndPoint">Paths for end point VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m_2 (SLICE_X4Y29.B2), 68 paths
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.869</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q_2</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m_2</twDest><twTotPathDel>6.034</twTotPathDel><twClkSkew dest = "0.371" src = "0.347">-0.024</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q_2</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X20Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_25MHz</twSrcClk><twPathDel><twSite>SLICE_X20Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q&lt;5&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.005</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/q_m_reg&lt;4&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Mmux_q_m&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/q_m&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/q_m_reg&lt;4&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Mmux_q_m&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/q_m&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;1</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd9_lut&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd9_lut&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y29.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;1</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y29.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m&lt;3&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;14</twBEL><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m_2</twBEL></twPathDel><twLogDel>1.785</twLogDel><twRouteDel>4.249</twRouteDel><twTotDel>6.034</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_25MHz</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.961</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q_2</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m_2</twDest><twTotPathDel>5.942</twTotPathDel><twClkSkew dest = "0.371" src = "0.347">-0.024</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q_2</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X20Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_25MHz</twSrcClk><twPathDel><twSite>SLICE_X20Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q&lt;5&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.005</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/q_m_reg&lt;4&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Mmux_q_m&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/q_m&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/q_m_reg&lt;4&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Mmux_q_m&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/q_m&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;1</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y29.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;1</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y29.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m&lt;3&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;14</twBEL><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m_2</twBEL></twPathDel><twLogDel>1.785</twLogDel><twRouteDel>4.157</twRouteDel><twTotDel>5.942</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_25MHz</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.137</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q_2</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m_2</twDest><twTotPathDel>5.766</twTotPathDel><twClkSkew dest = "0.371" src = "0.347">-0.024</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q_2</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X20Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_25MHz</twSrcClk><twPathDel><twSite>SLICE_X20Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q&lt;5&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.005</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/q_m_reg&lt;4&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Mmux_q_m&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/q_m&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/q_m_reg&lt;4&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Mmux_q_m&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/q_m&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n1q_m&lt;2&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd91</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd9</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y29.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;1</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y29.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m&lt;3&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;14</twBEL><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m_2</twBEL></twPathDel><twLogDel>1.785</twLogDel><twRouteDel>3.981</twRouteDel><twTotDel>5.766</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_25MHz</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="50" iCriticalPaths="0" sType="EndPoint">Paths for end point VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m_2 (SLICE_X4Y29.B3), 50 paths
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.146</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q_2</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m_2</twDest><twTotPathDel>5.757</twTotPathDel><twClkSkew dest = "0.371" src = "0.347">-0.024</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q_2</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X20Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_25MHz</twSrcClk><twPathDel><twSite>SLICE_X20Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q&lt;5&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.005</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/q_m_reg&lt;4&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Mmux_q_m&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/q_m&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/q_m_reg&lt;4&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Mmux_q_m&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/q_m&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;1</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd9_lut&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd9_lut&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;1</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;161</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;16</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m&lt;3&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;14</twBEL><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m_2</twBEL></twPathDel><twLogDel>1.731</twLogDel><twRouteDel>4.026</twRouteDel><twTotDel>5.757</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_25MHz</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.414</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q_2</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m_2</twDest><twTotPathDel>5.489</twTotPathDel><twClkSkew dest = "0.371" src = "0.347">-0.024</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q_2</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X20Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_25MHz</twSrcClk><twPathDel><twSite>SLICE_X20Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q&lt;5&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.005</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/q_m_reg&lt;4&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Mmux_q_m&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/q_m&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/q_m_reg&lt;4&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Mmux_q_m&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y30.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/q_m&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n1q_m&lt;2&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd91</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd9</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;1</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;161</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;16</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m&lt;3&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;14</twBEL><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m_2</twBEL></twPathDel><twLogDel>1.731</twLogDel><twRouteDel>3.758</twRouteDel><twTotDel>5.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_25MHz</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.444</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q_2</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m_2</twDest><twTotPathDel>5.459</twTotPathDel><twClkSkew dest = "0.371" src = "0.347">-0.024</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q_2</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X20Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_25MHz</twSrcClk><twPathDel><twSite>SLICE_X20Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q&lt;5&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.297</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/q_m_reg&lt;3&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Mmux_q_m&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/q_m&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;1</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd9_lut&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd9_lut&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;1</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;161</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;16</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m&lt;3&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;14</twBEL><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m_2</twBEL></twPathDel><twLogDel>1.526</twLogDel><twRouteDel>3.933</twRouteDel><twTotDel>5.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_25MHz</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="66" iCriticalPaths="0" sType="EndPoint">Paths for end point VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m_3 (SLICE_X4Y29.C1), 66 paths
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.219</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q_2</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m_3</twDest><twTotPathDel>5.684</twTotPathDel><twClkSkew dest = "0.371" src = "0.347">-0.024</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q_2</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X20Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_25MHz</twSrcClk><twPathDel><twSite>SLICE_X20Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q&lt;5&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.005</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/q_m_reg&lt;4&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Mmux_q_m&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/q_m&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/q_m_reg&lt;4&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Mmux_q_m&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/q_m&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;1</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd9_lut&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd9_lut&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m&lt;3&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;1411</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd9_cy&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m&lt;3&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;3&gt;1</twBEL><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m_3</twBEL></twPathDel><twLogDel>1.677</twLogDel><twRouteDel>4.007</twRouteDel><twTotDel>5.684</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_25MHz</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.517</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q_2</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m_3</twDest><twTotPathDel>5.386</twTotPathDel><twClkSkew dest = "0.371" src = "0.347">-0.024</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q_2</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X20Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_25MHz</twSrcClk><twPathDel><twSite>SLICE_X20Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q&lt;5&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.297</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/q_m_reg&lt;3&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Mmux_q_m&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y29.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/q_m&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;1</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd9_lut&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd9_lut&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m&lt;3&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;1411</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd9_cy&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m&lt;3&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;3&gt;1</twBEL><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m_3</twBEL></twPathDel><twLogDel>1.472</twLogDel><twRouteDel>3.914</twRouteDel><twTotDel>5.386</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_25MHz</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.558</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q_2</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m_3</twDest><twTotPathDel>5.345</twTotPathDel><twClkSkew dest = "0.371" src = "0.347">-0.024</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q_2</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X20Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_25MHz</twSrcClk><twPathDel><twSite>SLICE_X20Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q&lt;5&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y29.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.089</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/din_q&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y29.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/q_m_reg&lt;4&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Mmux_q_m&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/q_m&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/N4</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;3&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m&lt;3&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;2&gt;1411</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y29.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/ADDERTREE_INTERNAL_Madd9_cy&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m&lt;3&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/Msub_PWR_21_o_BUS_0017_sub_29_OUT_xor&lt;3&gt;1</twBEL><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/n0q_m_3</twBEL></twPathDel><twLogDel>1.474</twLogDel><twRouteDel>3.871</twRouteDel><twTotDel>5.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_25MHz</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_pllclk1 = PERIOD TIMEGRP
        &quot;VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_pllclk1&quot;
        TS_sys_clk_pin * 0.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP (SLICE_X10Y38.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.214</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encr/dout_0</twSrc><twDest BELType="RAM">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.216</twTotPathDel><twClkSkew dest = "0.033" src = "0.031">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encr/dout_0</twSrc><twDest BELType='RAM'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_25MHz</twSrcClk><twPathDel><twSite>SLICE_X11Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/red&lt;6&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encr/dout_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y38.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.022</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/red&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y38.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.004</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/dataint&lt;8&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.194</twLogDel><twRouteDel>0.022</twRouteDel><twTotDel>0.216</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_25MHz</twDestClk><twPctLog>89.8</twPctLog><twPctRoute>10.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP (SLICE_X10Y38.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.265</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encr/dout_1</twSrc><twDest BELType="RAM">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP</twDest><twTotPathDel>0.267</twTotPathDel><twClkSkew dest = "0.033" src = "0.031">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encr/dout_1</twSrc><twDest BELType='RAM'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_25MHz</twSrcClk><twPathDel><twSite>SLICE_X11Y38.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/red&lt;6&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encr/dout_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y38.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/red&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y38.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.098</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/dataint&lt;8&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/SP</twBEL></twPathDel><twLogDel>0.146</twLogDel><twRouteDel>0.121</twRouteDel><twTotDel>0.267</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_25MHz</twDestClk><twPctLog>54.7</twPctLog><twPctRoute>45.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP (SLICE_X6Y36.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.313</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/dout_8</twSrc><twDest BELType="RAM">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.311</twTotPathDel><twClkSkew dest = "0.039" src = "0.041">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/dout_8</twSrc><twDest BELType='RAM'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_25MHz</twSrcClk><twPathDel><twSite>SLICE_X7Y34.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/green&lt;9&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/encg/dout_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y36.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.233</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/green&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y36.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.120</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/dataint&lt;20&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.233</twRouteDel><twTotDel>0.311</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_25MHz</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="108"><twPinLimitBanner>Component Switching Limit Checks: TS_VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_pllclk1 = PERIOD TIMEGRP
        &quot;VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_pllclk1&quot;
        TS_sys_clk_pin * 0.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="109" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.876" period="40.000" constraintValue="40.000" deviceLimit="3.124" freqLimit="320.102" physResource="VLSI_HDMI_MEM_CURSO/Mram_LineBuffer/CLKB" logResource="VLSI_HDMI_MEM_CURSO/Mram_LineBuffer/CLKB" locationPin="RAMB16_X1Y10.CLKB" clockNet="VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_25MHz"/><twPinLimit anchorID="110" type="MINPERIOD" name="Tbcper_I" slack="38.270" period="40.000" constraintValue="40.000" deviceLimit="1.730" freqLimit="578.035" physResource="VLSI_HDMI_MEM_CURSO/HDMI_AND_MEMORY_CLOCK_MANAGER/pclkbufg1x/I0" logResource="VLSI_HDMI_MEM_CURSO/HDMI_AND_MEMORY_CLOCK_MANAGER/pclkbufg1x/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="VLSI_HDMI_MEM_CURSO/HDMI_AND_MEMORY_CLOCK_MANAGER/pllclk1"/><twPinLimit anchorID="111" type="MINPERIOD" name="Tcp" slack="38.962" period="40.000" constraintValue="40.000" deviceLimit="1.038" freqLimit="963.391" physResource="VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/dataint&lt;0&gt;/CLK" logResource="VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP/CLK" locationPin="SLICE_X6Y32.CLK" clockNet="VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_25MHz"/></twPinLimitRpt></twConst><twConst anchorID="112" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_pllclk0 = PERIOD TIMEGRP         &quot;VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_pllclk0&quot;         TS_sys_clk_pin * 2.5 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="113"><twPinLimitBanner>Component Switching Limit Checks: TS_VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_pllclk0 = PERIOD TIMEGRP
        &quot;VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_pllclk0&quot;
        TS_sys_clk_pin * 2.5 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="114" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_pllclk2 = PERIOD TIMEGRP         &quot;VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_pllclk2&quot;         TS_sys_clk_pin * 0.5 HIGH 50%;</twConstName><twItemCnt>269</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>149</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.594</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fd_db17 (SLICE_X8Y38.BX), 5 paths
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.406</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fdc_ra0</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fd_db17</twDest><twTotPathDel>3.462</twTotPathDel><twClkSkew dest = "0.256" src = "0.281">0.025</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.202" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fdc_ra0</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fd_db17</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_50MHz</twSrcClk><twPathDel><twSite>SLICE_X6Y39.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fdc_ra0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y32.B2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.601</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/ra&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y32.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/dataint&lt;16&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y38.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/dataint&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y38.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/db&lt;19&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fd_db17</twBEL></twPathDel><twLogDel>0.844</twLogDel><twRouteDel>2.618</twRouteDel><twTotDel>3.462</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_50MHz</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.420</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fd_db17</twDest><twTotPathDel>3.448</twTotPathDel><twClkSkew dest = "0.256" src = "0.281">0.025</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.202" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fd_db17</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_50MHz</twSrcClk><twPathDel><twSite>SLICE_X6Y39.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y32.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y32.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/dataint&lt;16&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y38.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/dataint&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y38.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/db&lt;19&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fd_db17</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>2.563</twRouteDel><twTotDel>3.448</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_50MHz</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.546</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fd_db17</twDest><twTotPathDel>3.322</twTotPathDel><twClkSkew dest = "0.256" src = "0.281">0.025</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.202" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fd_db17</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_50MHz</twSrcClk><twPathDel><twSite>SLICE_X6Y39.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fdc_ra1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y32.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.461</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/ra&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y32.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/dataint&lt;16&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y38.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/dataint&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y38.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/db&lt;19&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fd_db17</twBEL></twPathDel><twLogDel>0.844</twLogDel><twRouteDel>2.478</twRouteDel><twTotDel>3.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_50MHz</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/clkout/oserdes_s (OLOGIC_X9Y62.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.469</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/tmdsclkint_0</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/clkout/oserdes_s</twDest><twTotPathDel>3.421</twTotPathDel><twClkSkew dest = "0.168" src = "0.171">0.003</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.202" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/tmdsclkint_0</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/clkout/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_50MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y61.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/toggle</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/tmdsclkint_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X9Y62.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.993</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/tmdsclkint&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X9Y62.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.033</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/clkout/oserdes_s</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/clkout/oserdes_s</twBEL></twPathDel><twLogDel>0.428</twLogDel><twRouteDel>2.993</twRouteDel><twTotDel>3.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_50MHz</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/clkout/oserdes_m (OLOGIC_X9Y63.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.548</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/tmdsclkint_0</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/clkout/oserdes_m</twDest><twTotPathDel>3.342</twTotPathDel><twClkSkew dest = "0.168" src = "0.171">0.003</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.202" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.107</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/tmdsclkint_0</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/clkout/oserdes_m</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_50MHz</twSrcClk><twPathDel><twSite>SLICE_X19Y61.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/toggle</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/tmdsclkint_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X9Y63.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.905</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/tmdsclkint&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X9Y63.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.024</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/clkout/oserdes_m</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/clkout/oserdes_m</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>2.905</twRouteDel><twTotDel>3.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_50MHz</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_pllclk2 = PERIOD TIMEGRP
        &quot;VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_pllclk2&quot;
        TS_sys_clk_pin * 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fd_db3 (SLICE_X6Y38.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.228</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/sync_gen</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fd_db3</twDest><twTotPathDel>0.232</twTotPathDel><twClkSkew dest = "0.033" src = "0.029">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/sync_gen</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fd_db3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_50MHz</twSrcClk><twPathDel><twSite>SLICE_X7Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/sync</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/sync_gen</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y38.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/db&lt;3&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fd_db3</twBEL></twPathDel><twLogDel>0.090</twLogDel><twRouteDel>0.142</twRouteDel><twTotDel>0.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_50MHz</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fd_db2 (SLICE_X6Y38.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.232</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/sync_gen</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fd_db2</twDest><twTotPathDel>0.236</twTotPathDel><twClkSkew dest = "0.033" src = "0.029">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/sync_gen</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fd_db2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_50MHz</twSrcClk><twPathDel><twSite>SLICE_X7Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/sync</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/sync_gen</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y38.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/db&lt;3&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fd_db2</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.142</twRouteDel><twTotDel>0.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_50MHz</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fd_db1 (SLICE_X6Y38.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.234</twSlack><twSrc BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/sync_gen</twSrc><twDest BELType="FF">VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fd_db1</twDest><twTotPathDel>0.238</twTotPathDel><twClkSkew dest = "0.033" src = "0.029">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/sync_gen</twSrc><twDest BELType='FF'>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fd_db1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_50MHz</twSrcClk><twPathDel><twSite>SLICE_X7Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/sync</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/sync_gen</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y38.CE</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y38.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/db&lt;3&gt;</twComp><twBEL>VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fd_db1</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.142</twRouteDel><twTotDel>0.238</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_50MHz</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="131"><twPinLimitBanner>Component Switching Limit Checks: TS_VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_pllclk2 = PERIOD TIMEGRP
        &quot;VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_pllclk2&quot;
        TS_sys_clk_pin * 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="132" type="MINPERIOD" name="Tbcper_I" slack="18.270" period="20.000" constraintValue="20.000" deviceLimit="1.730" freqLimit="578.035" physResource="VLSI_HDMI_MEM_CURSO/HDMI_AND_MEMORY_CLOCK_MANAGER/pclkbufg2x/I0" logResource="VLSI_HDMI_MEM_CURSO/HDMI_AND_MEMORY_CLOCK_MANAGER/pclkbufg2x/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="VLSI_HDMI_MEM_CURSO/HDMI_AND_MEMORY_CLOCK_MANAGER/pllclk2"/><twPinLimit anchorID="133" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/db&lt;19&gt;/CLK" logResource="VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fd_db16/CK" locationPin="SLICE_X8Y38.CLK" clockNet="VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_50MHz"/><twPinLimit anchorID="134" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/db&lt;19&gt;/CLK" logResource="VLSI_HDMI_MEM_CURSO/dvi_main_tx_0/dvi_tx0/pixel2x/fd_db17/CK" locationPin="SLICE_X8Y38.CLK" clockNet="VLSI_HDMI_MEM_CURSO/HDMI_Pixel_Clock_50MHz"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="135"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.340" actualRollup="9.090" errors="0" errorRollup="0" items="2450" itemsRollup="6681"/><twConstRollup name="TS_VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_clkfx" fullName="TS_VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_clkfx = PERIOD TIMEGRP         &quot;VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_clkfx&quot;         TS_sys_clk_pin * 0.8 HIGH 50%;" type="child" depth="1" requirement="12.500" prefType="period" actual="11.362" actualRollup="N/A" errors="0" errorRollup="0" items="2656" itemsRollup="0"/><twConstRollup name="TS_VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_pllclk1" fullName="TS_VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_pllclk1 = PERIOD TIMEGRP         &quot;VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_pllclk1&quot;         TS_sys_clk_pin * 0.25 HIGH 50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="6.131" actualRollup="N/A" errors="0" errorRollup="0" items="3756" itemsRollup="0"/><twConstRollup name="TS_VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_pllclk0" fullName="TS_VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_pllclk0 = PERIOD TIMEGRP         &quot;VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_pllclk0&quot;         TS_sys_clk_pin * 2.5 HIGH 50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_pllclk2" fullName="TS_VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_pllclk2 = PERIOD TIMEGRP         &quot;VLSI_HDMI_MEM_CURSO_HDMI_AND_MEMORY_CLOCK_MANAGER_pllclk2&quot;         TS_sys_clk_pin * 0.5 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="3.594" actualRollup="N/A" errors="0" errorRollup="0" items="269" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="136">0</twUnmetConstCnt><twDataSheet anchorID="137" twNameLen="15"><twClk2SUList anchorID="138" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>6.131</twRiseRise><twFallRise>2.556</twFallRise><twRiseFall>5.681</twRiseFall><twFallFall>4.106</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="139"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>9131</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>2643</twConnCnt></twConstCov><twStats anchorID="140"><twMinPer>11.362</twMinPer><twFootnote number="1" /><twMaxFreq>88.013</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Apr 28 15:24:41 2014 </twTimestamp></twFoot><twClientInfo anchorID="141"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 152 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
