#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Nov 16 11:25:15 2021
# Process ID: 20656
# Current directory: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19772 C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_CreepingLine\project_3_CreepingLine.xpr
# Log file: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/vivado.log
# Journal file: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.730 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Counter_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xelab -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Counter_tb_behav -key {Behavioral:sim_1:Functional:Counter_tb} -tclbatch {Counter_tb.tcl} -view {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}
source Counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1136.914 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
run: Time (s): cpu = 00:00:45 ; elapsed = 00:00:44 . Memory (MB): peak = 1136.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Counter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/sim_1/imports/new/Counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xelab -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.Bin_2_7_SegDecoder [bin_2_7_segdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.CounterDecoder [counterdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SecondStep [secondstep_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_tb
Built simulation snapshot Counter_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Counter_tb_behav -key {Behavioral:sim_1:Functional:Counter_tb} -tclbatch {Counter_tb.tcl} -view {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}
source Counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1136.914 ; gain = 0.000
remove_forces { {/Counter_tb/UUT3/CDecoder/counter} }
remove_forces { {/Counter_tb/UUT3/CDecoder/counter} }
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Counter_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xelab -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Counter_tb_behav -key {Behavioral:sim_1:Functional:Counter_tb} -tclbatch {Counter_tb.tcl} -view {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}
source Counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Counter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/sim_1/imports/new/Counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xelab -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.Bin_2_7_SegDecoder [bin_2_7_segdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.CounterDecoder [counterdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SecondStep [secondstep_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_tb
Built simulation snapshot Counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Counter_tb_behav -key {Behavioral:sim_1:Functional:Counter_tb} -tclbatch {Counter_tb.tcl} -view {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}
source Counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1136.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Counter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/sources_1/new/SecondStep.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SecondStep'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/sim_1/imports/new/Counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xelab -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.Bin_2_7_SegDecoder [bin_2_7_segdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.CounterDecoder [counterdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SecondStep [secondstep_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_tb
Built simulation snapshot Counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Counter_tb_behav -key {Behavioral:sim_1:Functional:Counter_tb} -tclbatch {Counter_tb.tcl} -view {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}
source Counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1136.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Counter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/sim_1/imports/new/Counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xelab -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_tb
Built simulation snapshot Counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Counter_tb_behav -key {Behavioral:sim_1:Functional:Counter_tb} -tclbatch {Counter_tb.tcl} -view {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}
WARNING: Simulation object /Counter_tb/UUT3/CDecoder/counter was not found in the design.
source Counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
save_wave_config {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1136.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Counter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/sim_1/imports/new/Counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xelab -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.Bin_2_7_SegDecoder [bin_2_7_segdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.CounterDecoder [counterdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SecondStep [secondstep_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_tb
Built simulation snapshot Counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Counter_tb_behav -key {Behavioral:sim_1:Functional:Counter_tb} -tclbatch {Counter_tb.tcl} -view {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}
WARNING: Simulation object /Counter_tb/UUT1/clock_100MHz was not found in the design.
WARNING: Simulation object /Counter_tb/UUT1/reset was not found in the design.
WARNING: Simulation object /Counter_tb/UUT1/pulse_output was not found in the design.
source Counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1136.914 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
run: Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1136.914 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Counter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/sources_1/new/SecondStep.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SecondStep'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/sim_1/imports/new/Counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xelab -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Bin_2_7_SegDecoder [bin_2_7_segdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SecondStep [secondstep_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_tb
Built simulation snapshot Counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Counter_tb_behav -key {Behavioral:sim_1:Functional:Counter_tb} -tclbatch {Counter_tb.tcl} -view {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}
WARNING: Simulation object /Counter_tb/UUT1/clock_100MHz was not found in the design.
WARNING: Simulation object /Counter_tb/UUT1/reset was not found in the design.
WARNING: Simulation object /Counter_tb/UUT1/pulse_output was not found in the design.
source Counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1136.914 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1136.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/sources_1/new/FirstStep.vhd} w ]
add_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/sources_1/new/FirstStep.vhd}}
update_compile_order -fileset sources_1
create_fileset -constrset constrs_2
add_files -fileset constrs_2 -norecurse {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/constrs_1/imports/Lab 2 Source files/Nexys4DDR_Master.xdc}}
import_files -fileset constrs_2 {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/constrs_1/imports/Lab 2 Source files/Nexys4DDR_Master.xdc}}
CRITICAL WARNING: [filemgmt 20-1445] Cannot import file 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/constrs_1/imports/Lab 2 Source files/Nexys4DDR_Master.xdc' on top of itself. Importing a file from the imported source directory can cause this problem.
CRITICAL WARNING: [filemgmt 20-1445] Cannot import file 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/constrs_1/imports/Lab 2 Source files/Nexys4DDR_Master.xdc' on top of itself. Importing a file from the imported source directory can cause this problem.
set_property constrset constrs_2 [get_runs synth_1]
set_property constrset constrs_2 [get_runs impl_1]
open_project {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_4_Counter/project_4_Counter.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_4_Counter/project_4_Counter.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
current_project project_3_CreepingLine
close [ open {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/sources_1/new/ThirdStep.vhd} w ]
add_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/sources_1/new/ThirdStep.vhd}}
update_compile_order -fileset sources_1
current_project project_4_Counter
current_project project_3_CreepingLine
create_fileset -constrset constrs_3
add_files -fileset constrs_3 -norecurse {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/constrs_1/imports/Lab 2 Source files/Nexys4DDR_Master.xdc}}
import_files -fileset constrs_3 {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/constrs_1/imports/Lab 2 Source files/Nexys4DDR_Master.xdc}}
CRITICAL WARNING: [filemgmt 20-1445] Cannot import file 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/constrs_1/imports/Lab 2 Source files/Nexys4DDR_Master.xdc' on top of itself. Importing a file from the imported source directory can cause this problem.
CRITICAL WARNING: [filemgmt 20-1445] Cannot import file 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/constrs_1/imports/Lab 2 Source files/Nexys4DDR_Master.xdc' on top of itself. Importing a file from the imported source directory can cause this problem.
set_property constrset constrs_3 [get_runs synth_1]
set_property constrset constrs_3 [get_runs impl_1]
set_property top ThirdStep [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Counter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/sources_1/new/FirstStep.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FirstStep'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/sources_1/new/SecondStep.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SecondStep'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/sources_1/new/ThirdStep.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ThirdStep'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/sim_1/imports/new/Counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xelab -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Bin_2_7_SegDecoder [bin_2_7_segdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.FirstStep [firststep_default]
Compiling architecture behavioral of entity xil_defaultlib.SecondStep [secondstep_default]
Compiling architecture behavioral of entity xil_defaultlib.ThirdStep [thirdstep_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_tb
Built simulation snapshot Counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Counter_tb_behav -key {Behavioral:sim_1:Functional:Counter_tb} -tclbatch {Counter_tb.tcl} -view {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}
WARNING: Simulation object /Counter_tb/UUT1/clock_100MHz was not found in the design.
WARNING: Simulation object /Counter_tb/UUT1/reset was not found in the design.
WARNING: Simulation object /Counter_tb/UUT1/pulse_output was not found in the design.
source Counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1149.945 ; gain = 9.098
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:55 ; elapsed = 00:01:14 . Memory (MB): peak = 1150.539 ; gain = 0.594
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Counter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/sim_1/imports/new/Counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xelab -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Bin_2_7_SegDecoder [bin_2_7_segdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.FirstStep [firststep_default]
Compiling architecture behavioral of entity xil_defaultlib.SecondStep [secondstep_default]
Compiling architecture behavioral of entity xil_defaultlib.ThirdStep [thirdstep_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_tb
Built simulation snapshot Counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1150.539 ; gain = 0.000
run 1 s
run: Time (s): cpu = 00:02:41 ; elapsed = 00:02:28 . Memory (MB): peak = 1153.887 ; gain = 3.348
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Counter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/sim_1/imports/new/Counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xelab -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Bin_2_7_SegDecoder [bin_2_7_segdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.FirstStep [firststep_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_tb
Built simulation snapshot Counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Counter_tb_behav -key {Behavioral:sim_1:Functional:Counter_tb} -tclbatch {Counter_tb.tcl} -view {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}
WARNING: Simulation object /Counter_tb/UUT1/clock_100MHz was not found in the design.
WARNING: Simulation object /Counter_tb/UUT1/reset was not found in the design.
WARNING: Simulation object /Counter_tb/UUT1/pulse_output was not found in the design.
source Counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1158.484 ; gain = 4.598
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 1158.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Counter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/sim_1/imports/new/Counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xelab -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Bin_2_7_SegDecoder [bin_2_7_segdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.FirstStep [firststep_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_tb
Built simulation snapshot Counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Counter_tb_behav -key {Behavioral:sim_1:Functional:Counter_tb} -tclbatch {Counter_tb.tcl} -view {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}
WARNING: Simulation object /Counter_tb/UUT1/clock_100MHz was not found in the design.
WARNING: Simulation object /Counter_tb/UUT1/reset was not found in the design.
WARNING: Simulation object /Counter_tb/UUT1/pulse_output was not found in the design.
source Counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1158.484 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
run: Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1164.867 ; gain = 6.383
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Counter_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xelab -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1164.941 ; gain = 0.070
run 1 s
run: Time (s): cpu = 00:00:45 ; elapsed = 00:00:42 . Memory (MB): peak = 1164.988 ; gain = 0.047
save_wave_config {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Counter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/sim_1/imports/new/Counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xelab -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Bin_2_7_SegDecoder [bin_2_7_segdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.FirstStep [firststep_default]
Compiling architecture behavioral of entity xil_defaultlib.SecondStep [secondstep_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_tb
Built simulation snapshot Counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Counter_tb_behav -key {Behavioral:sim_1:Functional:Counter_tb} -tclbatch {Counter_tb.tcl} -view {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}
source Counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1165.340 ; gain = 0.352
save_wave_config {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
run: Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 1168.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Counter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/sim_1/imports/new/Counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xelab -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Bin_2_7_SegDecoder [bin_2_7_segdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SecondStep [secondstep_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_tb
Built simulation snapshot Counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Counter_tb_behav -key {Behavioral:sim_1:Functional:Counter_tb} -tclbatch {Counter_tb.tcl} -view {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}
WARNING: Simulation object /Counter_tb/UUT1/sw_input was not found in the design.
WARNING: Simulation object /Counter_tb/UUT1/anode_out was not found in the design.
WARNING: Simulation object /Counter_tb/UUT1/seven_seg_out was not found in the design.
source Counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1175.211 ; gain = 6.430
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
run: Time (s): cpu = 00:01:23 ; elapsed = 00:01:18 . Memory (MB): peak = 1175.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Counter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/sim_1/imports/new/Counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
"xelab -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 9422365e990043e0bc07446d2e749dac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_tb_behav xil_defaultlib.Counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Bin_2_7_SegDecoder [bin_2_7_segdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.ThirdStep [thirdstep_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_tb
Built simulation snapshot Counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Counter_tb_behav -key {Behavioral:sim_1:Functional:Counter_tb} -tclbatch {Counter_tb.tcl} -view {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}
WARNING: Simulation object /Counter_tb/UUT1/sw_input was not found in the design.
WARNING: Simulation object /Counter_tb/UUT1/anode_out was not found in the design.
WARNING: Simulation object /Counter_tb/UUT1/seven_seg_out was not found in the design.
WARNING: Simulation object /Counter_tb/UUT2/input_1 was not found in the design.
WARNING: Simulation object /Counter_tb/UUT2/input_2 was not found in the design.
WARNING: Simulation object /Counter_tb/UUT2/input_3 was not found in the design.
WARNING: Simulation object /Counter_tb/UUT2/input_4 was not found in the design.
WARNING: Simulation object /Counter_tb/UUT2/anode_out was not found in the design.
WARNING: Simulation object /Counter_tb/UUT2/seven_seg_out was not found in the design.
WARNING: Simulation object /Counter_tb/UUT2/clock_100MHz was not found in the design.
WARNING: Simulation object /Counter_tb/UUT2/reset was not found in the design.
WARNING: Simulation object /Counter_tb/UUT2/temp_anode was not found in the design.
WARNING: Simulation object /Counter_tb/UUT2/clock_60Hz was not found in the design.
WARNING: Simulation object /Counter_tb/UUT2/temp was not found in the design.
WARNING: Simulation object /Counter_tb/UUT2/counter was not found in the design.
WARNING: Simulation object /Counter_tb/UUT2/output was not found in the design.
source Counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1176.793 ; gain = 1.582
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
run: Time (s): cpu = 00:02:07 ; elapsed = 00:01:53 . Memory (MB): peak = 1182.664 ; gain = 5.871
save_wave_config {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/Counter_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property constrset constrs_1 [get_runs synth_1]
set_property constrset constrs_1 [get_runs impl_1]
set_property top FirstStep [current_fileset]
update_compile_order -fileset sources_1
create_run synth_2 -constrset constrs_2 -flow {Vivado Synthesis 2021}
Run is defaulting to srcset: sources_1
Run is defaulting to part: xc7a100tcsg324-1
create_run impl_2 -parent_run synth_2 -flow {Vivado Implementation 2021}
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_2
Run is defaulting to parent run part: xc7a100tcsg324-1
launch_runs impl_2 -jobs 16
[Tue Nov 16 14:34:05 2021] Launched synth_2...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/synth_2/runme.log
[Tue Nov 16 14:34:05 2021] Launched impl_2...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_2/runme.log
create_run synth_3 -constrset constrs_3 -flow {Vivado Synthesis 2021}
Run is defaulting to srcset: sources_1
Run is defaulting to part: xc7a100tcsg324-1
create_run impl_3 -parent_run synth_3 -flow {Vivado Implementation 2021}
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_3
Run is defaulting to parent run part: xc7a100tcsg324-1
launch_runs impl_3 -jobs 16
[Tue Nov 16 14:34:35 2021] Launched synth_3...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/synth_3/runme.log
[Tue Nov 16 14:34:35 2021] Launched impl_3...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_3/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/synth_1

launch_runs synth_1 -jobs 16
[Tue Nov 16 14:36:33 2021] Launched synth_1...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Tue Nov 16 14:37:10 2021] Launched impl_1...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Nov 16 14:38:04 2021] Launched impl_1...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1721.148 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2398.605 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2398.605 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2398.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2578.695 ; gain = 1062.832
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property top SecondStep [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 16
[Tue Nov 16 14:39:56 2021] Launched synth_2...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/synth_2/runme.log
set_property top FirstStep [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/synth_1

launch_runs synth_1 -jobs 16
[Tue Nov 16 14:42:14 2021] Launched synth_1...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Tue Nov 16 14:42:47 2021] Launched impl_1...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Nov 16 14:44:54 2021] Launched impl_1...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_1/runme.log
current_run [get_runs synth_2]
set_property top SecondStep [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 16
[Tue Nov 16 14:46:21 2021] Launched synth_2...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/synth_2/runme.log
launch_runs impl_2 -jobs 16
[Tue Nov 16 14:46:56 2021] Launched impl_2...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 16
[Tue Nov 16 14:47:49 2021] Launched impl_2...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_2/runme.log
open_run impl_2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.234 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2688.836 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2688.836 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_run [get_runs synth_3]
set_property top ThirdStep [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_3
launch_runs synth_3 -jobs 16
[Tue Nov 16 14:52:13 2021] Launched synth_3...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/synth_3/runme.log
launch_runs impl_3 -jobs 16
[Tue Nov 16 14:52:52 2021] Launched impl_3...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_3/runme.log
launch_runs impl_3 -to_step write_bitstream -jobs 16
[Tue Nov 16 14:53:48 2021] Launched impl_3...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_3/runme.log
open_run impl_3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2788.316 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2958.719 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2958.719 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2958.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

write_schematic -format pdf -orientation portrait C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.srcs/constrs_1/imports/Lab 2 Source files/schematic.pdf
ERROR: [Common 17-165] Too many positional options when parsing 'files/schematic.pdf', please type 'write_schematic -help' for usage info.
write_schematic -format pdf -orientation portrait C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_3/schematic.pdf
ERROR: [Common 17-165] Too many positional options when parsing 'TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_3/schematic.pdf', please type 'write_schematic -help' for usage info.
current_design impl_2
write_schematic -format pdf -orientation portrait C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_2/schematic.pdf
ERROR: [Common 17-165] Too many positional options when parsing 'TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_2/schematic.pdf', please type 'write_schematic -help' for usage info.
current_design impl_1
write_schematic -format pdf -orientation portrait C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_1/schematic.pdf
ERROR: [Common 17-165] Too many positional options when parsing 'TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_1/schematic.pdf', please type 'write_schematic -help' for usage info.
write_schematic -format pdf -orientation portrait C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_1/schematic.pdf
ERROR: [Common 17-165] Too many positional options when parsing 'TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_1/schematic.pdf', please type 'write_schematic -help' for usage info.
write_schematic -format pdf -orientation portrait C:/Users/bhumm/OneDrive/Desktop/schematic.pdf
C:/Users/bhumm/OneDrive/Desktop/schematic.pdf
write_schematic -format pdf -orientation portrait C:/Users/bhumm/OneDrive/Desktop/schematic1.pdf
C:/Users/bhumm/OneDrive/Desktop/schematic1.pdf
write_schematic -format pdf -orientation landscape C:/Users/bhumm/OneDrive/Desktop/schematic3.pdf
C:/Users/bhumm/OneDrive/Desktop/schematic3.pdf
write_schematic -format pdf -orientation landscape C:/Users/bhumm/OneDrive/Desktop/schematic2.pdf
C:/Users/bhumm/OneDrive/Desktop/schematic2.pdf
write_schematic -format pdf -orientation landscape C:/Users/bhumm/OneDrive/Desktop/schematic_1.pdf
C:/Users/bhumm/OneDrive/Desktop/schematic_1.pdf
write_schematic -format pdf -orientation landscape -force C:/Users/bhumm/OneDrive/Desktop/schematic.pdf
C:/Users/bhumm/OneDrive/Desktop/schematic.pdf
current_project project_4_Counter
close_project
write_schematic -format pdf -orientation landscape C:/Users/bhumm/OneDrive/Desktop/schematic.pdf
C:/Users/bhumm/OneDrive/Desktop/schematic.pdf
current_design impl_2
current_design impl_1
close_design
write_schematic -format pdf -orientation portrait C:/Users/bhumm/OneDrive/Desktop/schematic.pdf
C:/Users/bhumm/OneDrive/Desktop/schematic.pdf
write_schematic -format pdf -orientation landscape -force C:/Users/bhumm/OneDrive/Desktop/schematic.pdf
C:/Users/bhumm/OneDrive/Desktop/schematic.pdf
write_schematic -format pdf -orientation portrait -force C:/Users/bhumm/OneDrive/Desktop/schematic.pdf
WARNING: [Vivado 12-3279] write_schematic failed. 'C:/Users/bhumm/OneDrive/Desktop/schematic.pdf' already exists and does not have write permission.
write_schematic -format pdf -orientation portrait -force C:/Users/bhumm/OneDrive/Desktop/schematic.pdf
C:/Users/bhumm/OneDrive/Desktop/schematic.pdf
write_schematic -format pdf -orientation landscape -force C:/Users/bhumm/OneDrive/Desktop/schematic.pdf
C:/Users/bhumm/OneDrive/Desktop/schematic.pdf
close_design
write_schematic -format pdf -orientation landscape -force C:/Users/bhumm/OneDrive/Desktop/schematic.pdf
C:/Users/bhumm/OneDrive/Desktop/schematic.pdf
close_design
close_project
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
create_project project_5_ParameterizedMultiplier {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_5_ParameterizedMultiplier} -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
set_property target_language VHDL [current_project]
import_files -fileset constrs_1 -force -norecurse {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/constrs_2/imports/Lab 2 Source files/Nexys4DDR_Master.xdc}}
file mkdir C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_5_ParameterizedMultiplier/project_5_ParameterizedMultiplier.srcs/sources_1/new
file mkdir C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_5_ParameterizedMultiplier/project_5_ParameterizedMultiplier.srcs/sources_1/new
file mkdir C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_5_ParameterizedMultiplier/project_5_ParameterizedMultiplier.srcs/sources_1/new
file mkdir C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_5_ParameterizedMultiplier/project_5_ParameterizedMultiplier.srcs/sources_1/new
file mkdir C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_5_ParameterizedMultiplier/project_5_ParameterizedMultiplier.srcs/sources_1/new
file mkdir C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_5_ParameterizedMultiplier/project_5_ParameterizedMultiplier.srcs/sources_1/new
file mkdir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_5_ParameterizedMultiplier/project_5_ParameterizedMultiplier.srcs/sources_1/new}
close [ open {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_5_ParameterizedMultiplier/project_5_ParameterizedMultiplier.srcs/sources_1/new/RCA_Source.vhd} w ]
add_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_5_ParameterizedMultiplier/project_5_ParameterizedMultiplier.srcs/sources_1/new/RCA_Source.vhd}}
update_compile_order -fileset sources_1
close [ open {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_5_ParameterizedMultiplier/project_5_ParameterizedMultiplier.srcs/sources_1/new/CLA_Adder.vhd} w ]
add_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_5_ParameterizedMultiplier/project_5_ParameterizedMultiplier.srcs/sources_1/new/CLA_Adder.vhd}}
update_compile_order -fileset sources_1
open_project {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-20:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2021 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3082.340 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4B9E5A
set_property PROGRAM.FILE {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_3/ThirdStep.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_3/ThirdStep.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_2/SecondStep.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A4B9E5A
current_run [get_runs synth_2]
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/synth_2

launch_runs synth_2 -jobs 16
[Wed Nov 17 16:17:45 2021] Launched synth_2...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/synth_2/runme.log
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/synth_2

set_property top SecondStep [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_2 -jobs 16
[Wed Nov 17 16:18:16 2021] Launched synth_2...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/synth_2/runme.log
launch_runs impl_2 -jobs 16
[Wed Nov 17 16:19:02 2021] Launched impl_2...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 16
[Wed Nov 17 16:20:28 2021] Launched impl_2...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_2/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4B9E5A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_2/SecondStep.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_run [get_runs synth_3]
set_property top ThirdStep [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_3
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/synth_3

launch_runs impl_3 -jobs 16
[Wed Nov 17 16:22:43 2021] Launched synth_3...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/synth_3/runme.log
[Wed Nov 17 16:22:44 2021] Launched impl_3...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_3/runme.log
launch_runs impl_3 -to_step write_bitstream -jobs 16
[Wed Nov 17 16:24:01 2021] Launched impl_3...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_3/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_3/ThirdStep.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_3
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/synth_3

launch_runs synth_3 -jobs 16
[Wed Nov 17 16:27:46 2021] Launched synth_3...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/synth_3/runme.log
launch_runs impl_3 -jobs 16
[Wed Nov 17 16:28:30 2021] Launched impl_3...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_3/runme.log
launch_runs impl_3 -to_step write_bitstream -jobs 16
[Wed Nov 17 16:29:25 2021] Launched impl_3...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_3/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_3/ThirdStep.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_3
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/synth_3

launch_runs synth_3 -jobs 16
[Wed Nov 17 16:32:48 2021] Launched synth_3...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/synth_3/runme.log
launch_runs impl_3 -jobs 16
[Wed Nov 17 16:33:18 2021] Launched impl_3...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_3/runme.log
launch_runs impl_3 -to_step write_bitstream -jobs 16
[Wed Nov 17 16:34:10 2021] Launched impl_3...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_3/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_3/ThirdStep.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_3
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/synth_3

launch_runs synth_3 -jobs 16
[Wed Nov 17 16:37:22 2021] Launched synth_3...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/synth_3/runme.log
launch_runs impl_3 -jobs 16
[Wed Nov 17 16:38:04 2021] Launched impl_3...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_3/runme.log
launch_runs impl_3 -to_step write_bitstream -jobs 16
[Wed Nov 17 16:39:01 2021] Launched impl_3...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_3/runme.log
open_hw_manager
current_project project_5_ParameterizedMultiplier
current_project project_3_CreepingLine
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_3/ThirdStep.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A4B9E5A
close_project
open_project {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
open_project {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_3
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/synth_3

launch_runs synth_3 -jobs 16
[Wed Nov 17 16:51:33 2021] Launched synth_3...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/synth_3/runme.log
launch_runs impl_3 -jobs 16
[Wed Nov 17 16:52:03 2021] Launched impl_3...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_3/runme.log
current_project project_3_2BitAdder
current_project project_3_CreepingLine
launch_runs impl_3 -to_step write_bitstream -jobs 16
[Wed Nov 17 16:53:15 2021] Launched impl_3...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_3/runme.log
current_project project_3_2BitAdder
close_project
open_hw_manager
current_project project_5_ParameterizedMultiplier
close_hw_manager
current_project project_3_CreepingLine
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-20:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2021 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4B9E5A
set_property PROGRAM.FILE {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_3/ThirdStep.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_3/ThirdStep.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_3
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/synth_3

launch_runs synth_3 -jobs 16
[Wed Nov 17 16:56:29 2021] Launched synth_3...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/synth_3/runme.log
launch_runs impl_3 -jobs 16
[Wed Nov 17 16:57:03 2021] Launched impl_3...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_3/runme.log
launch_runs impl_3 -to_step write_bitstream -jobs 16
[Wed Nov 17 16:57:56 2021] Launched impl_3...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_3/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_3/ThirdStep.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_3
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/synth_3

launch_runs synth_3 -jobs 16
[Wed Nov 17 16:59:26 2021] Launched synth_3...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/synth_3/runme.log
launch_runs impl_3 -jobs 16
[Wed Nov 17 16:59:59 2021] Launched impl_3...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_3/runme.log
launch_runs impl_3 -to_step write_bitstream -jobs 16
[Wed Nov 17 17:00:52 2021] Launched impl_3...
Run output will be captured here: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_3/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_CreepingLine/project_3_CreepingLine.runs/impl_3/ThirdStep.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_project
add_files -norecurse -scan_for_includes {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/new/FA_Source.vhd}}
import_files -norecurse {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/new/FA_Source.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/imports/Lab 2 Source files/HA_source.vhd}}
import_files -norecurse {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/imports/Lab 2 Source files/HA_source.vhd}}
update_compile_order -fileset sources_1
set_property top RCA_Source [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 17 17:16:22 2021...
