-------------------------
-- Author: Saurav Shandilya
-- Description: BM Controller implementation
-------------------------

-- ****** AND Gate *******
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

entity bmcontroller is
       port (
	sysclk:	in std_logic;	-- system clock
	
	load:out std_logic;	-- output
	reset: out std_logic;
	

	---- Signal to datapath	
	qlsb: in std_logic	-- input	
	boothbit: in std_logic  -- input 

	---- Signal from datapath
		

);
end bmcontroller;

architecture behav of bmcontroller is



end behav;
