

================================================================
== Vivado HLS Report for 'rcReceiver'
================================================================
* Date:           Sun Jun  2 12:47:38 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        RC_Receiver
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   22|   22|   12|   12| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     36|       0|   1747|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|     15|    1256|   1042|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    251|
|Register         |        -|      -|    1052|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|     51|    2308|   3040|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|     23|       2|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+-----+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+------------------------+---------+-------+-----+-----+
    |rcReceiver_CTRL_s_axi_U   |rcReceiver_CTRL_s_axi   |        2|      0|  116|  110|
    |rcReceiver_OUT_r_m_axi_U  |rcReceiver_OUT_r_m_axi  |        2|      0|  537|  677|
    |rcReceiver_mul_39bkb_U1   |rcReceiver_mul_39bkb    |        0|      5|  201|   85|
    |rcReceiver_mul_39bkb_U2   |rcReceiver_mul_39bkb    |        0|      5|  201|   85|
    |rcReceiver_mul_39bkb_U3   |rcReceiver_mul_39bkb    |        0|      5|  201|   85|
    +--------------------------+------------------------+---------+-------+-----+-----+
    |Total                     |                        |        4|     15| 1256| 1042|
    +--------------------------+------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |mul1_fu_734_p2                      |     *    |      4|  0|  28|          38|          39|
    |mul3_fu_1297_p2                     |     *    |      4|  0|  28|          38|          39|
    |mul_fu_1509_p2                      |     *    |      4|  0|  28|          38|          39|
    |p_Val2_11_fu_1442_p2                |     *    |      4|  0|  22|          33|          13|
    |p_Val2_1_fu_641_p2                  |     *    |      4|  0|  22|          33|          13|
    |p_Val2_3_fu_672_p2                  |     *    |      4|  0|  22|          33|          14|
    |p_Val2_5_fu_886_p2                  |     *    |      4|  0|  22|          33|          14|
    |p_Val2_7_fu_1048_p2                 |     *    |      4|  0|  22|          33|          14|
    |p_Val2_9_fu_1205_p2                 |     *    |      4|  0|  22|          33|          13|
    |p_Val2_8_i1_fu_1270_p2              |     +    |      0|  0|  23|          16|          15|
    |p_Val2_8_i2_fu_1392_p2              |     +    |      0|  0|  23|          16|          15|
    |p_Val2_8_i_fu_1018_p2               |     +    |      0|  0|  23|          16|          15|
    |r_V_1_fu_575_p2                     |     +    |      0|  0|  32|          25|          22|
    |r_V_2_fu_817_p2                     |     +    |      0|  0|  32|          25|          22|
    |r_V_3_fu_960_p2                     |     +    |      0|  0|  32|          25|          22|
    |r_V_4_fu_1122_p2                    |     +    |      0|  0|  32|          25|          22|
    |r_V_5_fu_1353_p2                    |     +    |      0|  0|  32|          25|          22|
    |r_V_fu_519_p2                       |     +    |      0|  0|  32|          25|          22|
    |tmp_28_fu_1638_p2                   |     +    |      0|  0|  39|          32|           1|
    |tmp_s_fu_1622_p2                    |     +    |      0|  0|  39|          32|           1|
    |neg_mul1_fu_848_p2                  |     -    |      0|  0|  84|           1|          77|
    |neg_mul2_fu_985_p2                  |     -    |      0|  0|  86|           1|          79|
    |neg_mul3_fu_1237_p2                 |     -    |      0|  0|  86|           1|          79|
    |neg_mul4_fu_1398_p2                 |     -    |      0|  0|  84|           1|          77|
    |neg_mul5_fu_1359_p2                 |     -    |      0|  0|  86|           1|          79|
    |neg_mul_fu_1525_p2                  |     -    |      0|  0|  84|           1|          77|
    |neg_ti1_fu_969_p2                   |     -    |      0|  0|  23|           1|          16|
    |neg_ti2_fu_1006_p2                  |     -    |      0|  0|  23|           1|          16|
    |neg_ti3_fu_1258_p2                  |     -    |      0|  0|  23|           1|          16|
    |neg_ti4_fu_1380_p2                  |     -    |      0|  0|  23|           1|          16|
    |neg_ti9_fu_1429_p2                  |     -    |      0|  0|  21|           1|          15|
    |neg_ti_fu_1546_p2                   |     -    |      0|  0|  21|           1|          15|
    |ap_block_state11_pp0_stage10_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1430                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_591                    |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_412_p2                   |    and   |      0|  0|   2|           1|           1|
    |icmp1_fu_1580_p2                    |   icmp   |      0|  0|   9|           4|           1|
    |icmp_fu_1492_p2                     |   icmp   |      0|  0|   9|           3|           1|
    |tmp_117_1_fu_529_p2                 |   icmp   |      0|  0|  13|          11|           8|
    |tmp_117_2_fu_771_p2                 |   icmp   |      0|  0|  13|          11|           8|
    |tmp_117_3_fu_914_p2                 |   icmp   |      0|  0|  13|          11|           8|
    |tmp_119_4_fu_1076_p2                |   icmp   |      0|  0|  13|          11|           8|
    |tmp_119_5_fu_1307_p2                |   icmp   |      0|  0|  13|          11|           8|
    |tmp_120_1_fu_535_p2                 |   icmp   |      0|  0|  13|          11|           9|
    |tmp_120_2_fu_777_p2                 |   icmp   |      0|  0|  13|          11|           9|
    |tmp_120_3_fu_920_p2                 |   icmp   |      0|  0|  13|          11|           9|
    |tmp_121_4_fu_1082_p2                |   icmp   |      0|  0|  13|          11|           9|
    |tmp_121_5_fu_1313_p2                |   icmp   |      0|  0|  13|          11|           9|
    |tmp_1_i6_fu_1586_p2                 |   icmp   |      0|  0|  13|          15|          13|
    |tmp_29_fu_473_p2                    |   icmp   |      0|  0|  13|          11|           8|
    |tmp_30_fu_479_p2                    |   icmp   |      0|  0|  13|          11|           9|
    |tmp_9_fu_406_p2                     |   icmp   |      0|  0|  11|           8|           1|
    |tmp_fu_400_p2                       |   icmp   |      0|  0|  11|           8|           4|
    |tmp_12_fu_604_p2                    |    or    |      0|  0|  10|          10|          10|
    |tmp_25_fu_1151_p2                   |    or    |      0|  0|   9|           9|           9|
    |tmp_31_fu_485_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_37_fu_541_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_39_fu_783_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_41_fu_926_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_43_fu_1088_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_47_fu_1319_p2                   |    or    |      0|  0|   2|           1|           1|
    |p_v1_v_fu_1000_p3                   |  select  |      0|  0|  16|           1|          16|
    |p_v2_v_fu_1252_p3                   |  select  |      0|  0|  16|           1|          16|
    |p_v3_v_fu_1374_p3                   |  select  |      0|  0|  16|           1|          16|
    |p_v4_v_fu_1422_p3                   |  select  |      0|  0|  15|           1|          15|
    |p_v5_v_fu_1540_p3                   |  select  |      0|  0|  15|           1|          15|
    |p_v_v_fu_863_p3                     |  select  |      0|  0|  15|           1|          15|
    |tmp_32_cast_fu_491_p3               |  select  |      0|  0|   9|           1|           8|
    |tmp_32_fu_499_p3                    |  select  |      0|  0|  11|           1|          11|
    |tmp_40_fu_978_p3                    |  select  |      0|  0|  16|           1|          16|
    |tmp_42_fu_555_p3                    |  select  |      0|  0|  11|           1|          11|
    |tmp_48_cast_fu_547_p3               |  select  |      0|  0|   9|           1|           8|
    |tmp_51_fu_1012_p3                   |  select  |      0|  0|  16|           1|          16|
    |tmp_52_fu_797_p3                    |  select  |      0|  0|  11|           1|          11|
    |tmp_57_fu_1264_p3                   |  select  |      0|  0|  16|           1|          16|
    |tmp_58_cast_fu_789_p3               |  select  |      0|  0|   9|           1|           8|
    |tmp_58_fu_940_p3                    |  select  |      0|  0|  11|           1|          11|
    |tmp_63_fu_1386_p3                   |  select  |      0|  0|  16|           1|          16|
    |tmp_64_fu_1102_p3                   |  select  |      0|  0|  11|           1|          11|
    |tmp_67_cast_fu_932_p3               |  select  |      0|  0|   9|           1|           8|
    |tmp_69_fu_1333_p3                   |  select  |      0|  0|  11|           1|          11|
    |tmp_74_fu_1552_p3                   |  select  |      0|  0|  15|           1|          15|
    |tmp_77_cast_fu_1094_p3              |  select  |      0|  0|   9|           1|           8|
    |tmp_77_fu_1485_p3                   |  select  |      0|  0|   3|           1|           3|
    |tmp_79_fu_1598_p3                   |  select  |      0|  0|   3|           1|           2|
    |tmp_87_cast_fu_1325_p3              |  select  |      0|  0|   9|           1|           8|
    |tmp_96_cast_fu_1591_p3              |  select  |      0|  0|   2|           1|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |     36|  0|1747|         811|        1382|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |OUT_r_WDATA                   |  38|          7|   16|        112|
    |OUT_r_blk_n_AW                |   9|          2|    1|          2|
    |OUT_r_blk_n_B                 |   9|          2|    1|          2|
    |OUT_r_blk_n_W                 |   9|          2|    1|          2|
    |SBUS_data_address0            |  56|         13|    5|         65|
    |ap_NS_iter0_fsm               |  56|         13|   12|        156|
    |ap_NS_iter1_fsm               |  56|         13|   12|        156|
    |ap_sig_ioackin_OUT_r_AWREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_OUT_r_WREADY   |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 251|         56|   50|        499|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |SBUS_data_load_2_reg_1670          |   8|   0|    8|          0|
    |SBUS_data_load_3_reg_1681          |   8|   0|    8|          0|
    |ap_CS_iter0_fsm                    |  12|   0|   12|          0|
    |ap_CS_iter1_fsm                    |  12|   0|   12|          0|
    |ap_reg_ioackin_OUT_r_AWREADY       |   1|   0|    1|          0|
    |ap_reg_ioackin_OUT_r_WREADY        |   1|   0|    1|          0|
    |channels_0                         |  11|   0|   11|          0|
    |channels_1                         |  11|   0|   11|          0|
    |channels_2                         |  11|   0|   11|          0|
    |channels_3                         |  11|   0|   11|          0|
    |channels_4                         |  11|   0|   11|          0|
    |channels_5                         |  11|   0|   11|          0|
    |errors                             |  32|   0|   32|          0|
    |icmp1_reg_1963                     |   1|   0|    1|          0|
    |icmp_reg_1942                      |   1|   0|    1|          0|
    |lost                               |  32|   0|   32|          0|
    |mul1_reg_1763                      |  64|   0|   77|         13|
    |mul2_reg_1799                      |  79|   0|   79|          0|
    |mul3_reg_1914                      |  64|   0|   77|         13|
    |mul4_reg_1867                      |  79|   0|   79|          0|
    |mul5_reg_1903                      |  79|   0|   79|          0|
    |mul_reg_1947                       |  64|   0|   77|         13|
    |or_cond_reg_1697                   |   1|   0|    1|          0|
    |or_cond_reg_1697_pp0_iter0_reg     |   1|   0|    1|          0|
    |p_Val2_8_i1_reg_1898               |  16|   0|   16|          0|
    |p_Val2_8_i2_reg_1926               |  16|   0|   16|          0|
    |p_Val2_8_i_reg_1836                |  16|   0|   16|          0|
    |p_Val2_8_i_reg_1836_pp0_iter0_reg  |  16|   0|   16|          0|
    |p_v_v_reg_1793                     |  15|   0|   15|          0|
    |r_V_1_reg_1716                     |  12|   0|   25|         13|
    |r_V_2_reg_1778                     |  12|   0|   25|         13|
    |r_V_3_reg_1821                     |  12|   0|   25|         13|
    |r_V_4_reg_1857                     |  12|   0|   25|         13|
    |r_V_5_reg_1921                     |  12|   0|   25|         13|
    |r_V_reg_1711                       |  12|   0|   25|         13|
    |reg_396                            |   8|   0|    8|          0|
    |tmp_14_reg_1726                    |   7|   0|    7|          0|
    |tmp_17_reg_1758                    |   4|   0|    4|          0|
    |tmp_20_reg_1788                    |   1|   0|    1|          0|
    |tmp_27_reg_1894                    |   1|   0|    1|          0|
    |tmp_33_reg_1731                    |  25|   0|   25|          0|
    |tmp_34_reg_1736                    |   1|   0|    1|          0|
    |tmp_36_reg_1768                    |  15|   0|   15|          0|
    |tmp_40_reg_1831                    |  16|   0|   16|          0|
    |tmp_45_reg_1742                    |  26|   0|   26|          0|
    |tmp_48_reg_1747                    |   1|   0|    1|          0|
    |tmp_50_reg_1804                    |  16|   0|   16|          0|
    |tmp_53_reg_1810                    |  26|   0|   26|          0|
    |tmp_54_reg_1815                    |   1|   0|    1|          0|
    |tmp_54_reg_1815_pp0_iter0_reg      |   1|   0|    1|          0|
    |tmp_56_reg_1872                    |  16|   0|   16|          0|
    |tmp_59_reg_1846                    |  26|   0|   26|          0|
    |tmp_60_reg_1851                    |   1|   0|    1|          0|
    |tmp_60_reg_1851_pp0_iter0_reg      |   1|   0|    1|          0|
    |tmp_62_reg_1908                    |  16|   0|   16|          0|
    |tmp_65_reg_1883                    |  25|   0|   25|          0|
    |tmp_66_reg_1888                    |   1|   0|    1|          0|
    |tmp_70_reg_1931                    |  25|   0|   25|          0|
    |tmp_71_reg_1936                    |   1|   0|    1|          0|
    |tmp_73_reg_1952                    |  15|   0|   15|          0|
    |tmp_74_reg_1958                    |  15|   0|   15|          0|
    |tmp_79_reg_1968                    |   2|   0|    2|          0|
    |tmp_8_reg_1701                     |   2|   0|    2|          0|
    |tmp_reg_1660                       |   1|   0|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1052|   0| 1169|        117|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWADDR     |  in |    6|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WVALID     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WREADY     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WDATA      |  in |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WSTRB      |  in |    4|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARADDR     |  in |    6|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RVALID     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RREADY     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RDATA      | out |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RRESP      | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BVALID     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BREADY     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BRESP      | out |    2|    s_axi   |     CTRL     |     array    |
|ap_clk                |  in |    1| ap_ctrl_hs |  rcReceiver  | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |  rcReceiver  | return value |
|interrupt             | out |    1| ap_ctrl_hs |  rcReceiver  | return value |
|m_axi_OUT_r_AWVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WVALID    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WREADY    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WDATA     | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WSTRB     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WLAST     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WID       | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WUSER     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RDATA     |  in |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RLAST     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

