// Seed: 2217541879
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = id_1;
  id_3(
      .id_0(1),
      .id_1(1 + id_1),
      .id_2(1),
      .id_3({id_2, id_2 | id_1 != (1 == 1), 'b0}),
      .id_4(id_2),
      .id_5(1),
      .id_6(1 == 1)
  );
  wand id_4 = id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input logic id_1,
    input tri1 id_2,
    input wire id_3,
    input uwire id_4,
    output wor id_5,
    output wire id_6,
    input tri1 id_7,
    input tri id_8,
    input tri0 id_9
    , id_16,
    output supply0 id_10,
    input wand id_11,
    input uwire id_12,
    output logic id_13,
    output tri1 id_14
);
  initial id_13 = #1 "";
  module_0 modCall_1 (id_16);
  assign modCall_1.id_1 = 0;
  always @(id_8 or posedge 1) id_13 = #1 id_1;
endmodule
