target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

%struct.TraceEvent = type { i32, ptr, i8, ptr }

@.str = private unnamed_addr constant [21 x i8] c"x86_iommu_iec_notify\00", align 1
@_TRACE_X86_IOMMU_IEC_NOTIFY_DSTATE = dso_local global i16 0, align 2
@_TRACE_X86_IOMMU_IEC_NOTIFY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str, i8 1, ptr @_TRACE_X86_IOMMU_IEC_NOTIFY_DSTATE }, align 8
@.str.1 = private unnamed_addr constant [13 x i8] c"vtd_inv_desc\00", align 1
@_TRACE_VTD_INV_DESC_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_INV_DESC_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.1, i8 1, ptr @_TRACE_VTD_INV_DESC_DSTATE }, align 8
@.str.2 = private unnamed_addr constant [23 x i8] c"vtd_inv_desc_cc_domain\00", align 1
@_TRACE_VTD_INV_DESC_CC_DOMAIN_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_INV_DESC_CC_DOMAIN_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.2, i8 1, ptr @_TRACE_VTD_INV_DESC_CC_DOMAIN_DSTATE }, align 8
@.str.3 = private unnamed_addr constant [23 x i8] c"vtd_inv_desc_cc_global\00", align 1
@_TRACE_VTD_INV_DESC_CC_GLOBAL_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_INV_DESC_CC_GLOBAL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.3, i8 1, ptr @_TRACE_VTD_INV_DESC_CC_GLOBAL_DSTATE }, align 8
@.str.4 = private unnamed_addr constant [23 x i8] c"vtd_inv_desc_cc_device\00", align 1
@_TRACE_VTD_INV_DESC_CC_DEVICE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_INV_DESC_CC_DEVICE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.4, i8 1, ptr @_TRACE_VTD_INV_DESC_CC_DEVICE_DSTATE }, align 8
@.str.5 = private unnamed_addr constant [24 x i8] c"vtd_inv_desc_cc_devices\00", align 1
@_TRACE_VTD_INV_DESC_CC_DEVICES_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_INV_DESC_CC_DEVICES_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.5, i8 1, ptr @_TRACE_VTD_INV_DESC_CC_DEVICES_DSTATE }, align 8
@.str.6 = private unnamed_addr constant [26 x i8] c"vtd_inv_desc_iotlb_global\00", align 1
@_TRACE_VTD_INV_DESC_IOTLB_GLOBAL_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_INV_DESC_IOTLB_GLOBAL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.6, i8 1, ptr @_TRACE_VTD_INV_DESC_IOTLB_GLOBAL_DSTATE }, align 8
@.str.7 = private unnamed_addr constant [26 x i8] c"vtd_inv_desc_iotlb_domain\00", align 1
@_TRACE_VTD_INV_DESC_IOTLB_DOMAIN_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_INV_DESC_IOTLB_DOMAIN_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.7, i8 1, ptr @_TRACE_VTD_INV_DESC_IOTLB_DOMAIN_DSTATE }, align 8
@.str.8 = private unnamed_addr constant [25 x i8] c"vtd_inv_desc_iotlb_pages\00", align 1
@_TRACE_VTD_INV_DESC_IOTLB_PAGES_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_INV_DESC_IOTLB_PAGES_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.8, i8 1, ptr @_TRACE_VTD_INV_DESC_IOTLB_PAGES_DSTATE }, align 8
@.str.9 = private unnamed_addr constant [31 x i8] c"vtd_inv_desc_iotlb_pasid_pages\00", align 1
@_TRACE_VTD_INV_DESC_IOTLB_PASID_PAGES_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_INV_DESC_IOTLB_PASID_PAGES_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.9, i8 1, ptr @_TRACE_VTD_INV_DESC_IOTLB_PASID_PAGES_DSTATE }, align 8
@.str.10 = private unnamed_addr constant [25 x i8] c"vtd_inv_desc_iotlb_pasid\00", align 1
@_TRACE_VTD_INV_DESC_IOTLB_PASID_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_INV_DESC_IOTLB_PASID_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.10, i8 1, ptr @_TRACE_VTD_INV_DESC_IOTLB_PASID_DSTATE }, align 8
@.str.11 = private unnamed_addr constant [21 x i8] c"vtd_inv_desc_wait_sw\00", align 1
@_TRACE_VTD_INV_DESC_WAIT_SW_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_INV_DESC_WAIT_SW_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.11, i8 1, ptr @_TRACE_VTD_INV_DESC_WAIT_SW_DSTATE }, align 8
@.str.12 = private unnamed_addr constant [22 x i8] c"vtd_inv_desc_wait_irq\00", align 1
@_TRACE_VTD_INV_DESC_WAIT_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_INV_DESC_WAIT_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.12, i8 1, ptr @_TRACE_VTD_INV_DESC_WAIT_IRQ_DSTATE }, align 8
@.str.13 = private unnamed_addr constant [29 x i8] c"vtd_inv_desc_wait_write_fail\00", align 1
@_TRACE_VTD_INV_DESC_WAIT_WRITE_FAIL_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_INV_DESC_WAIT_WRITE_FAIL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.13, i8 1, ptr @_TRACE_VTD_INV_DESC_WAIT_WRITE_FAIL_DSTATE }, align 8
@.str.14 = private unnamed_addr constant [17 x i8] c"vtd_inv_desc_iec\00", align 1
@_TRACE_VTD_INV_DESC_IEC_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_INV_DESC_IEC_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.14, i8 1, ptr @_TRACE_VTD_INV_DESC_IEC_DSTATE }, align 8
@.str.15 = private unnamed_addr constant [18 x i8] c"vtd_inv_qi_enable\00", align 1
@_TRACE_VTD_INV_QI_ENABLE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_INV_QI_ENABLE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.15, i8 1, ptr @_TRACE_VTD_INV_QI_ENABLE_DSTATE }, align 8
@.str.16 = private unnamed_addr constant [17 x i8] c"vtd_inv_qi_setup\00", align 1
@_TRACE_VTD_INV_QI_SETUP_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_INV_QI_SETUP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.16, i8 1, ptr @_TRACE_VTD_INV_QI_SETUP_DSTATE }, align 8
@.str.17 = private unnamed_addr constant [16 x i8] c"vtd_inv_qi_head\00", align 1
@_TRACE_VTD_INV_QI_HEAD_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_INV_QI_HEAD_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.17, i8 1, ptr @_TRACE_VTD_INV_QI_HEAD_DSTATE }, align 8
@.str.18 = private unnamed_addr constant [16 x i8] c"vtd_inv_qi_tail\00", align 1
@_TRACE_VTD_INV_QI_TAIL_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_INV_QI_TAIL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.18, i8 1, ptr @_TRACE_VTD_INV_QI_TAIL_DSTATE }, align 8
@.str.19 = private unnamed_addr constant [17 x i8] c"vtd_inv_qi_fetch\00", align 1
@_TRACE_VTD_INV_QI_FETCH_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_INV_QI_FETCH_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.19, i8 1, ptr @_TRACE_VTD_INV_QI_FETCH_DSTATE }, align 8
@.str.20 = private unnamed_addr constant [24 x i8] c"vtd_context_cache_reset\00", align 1
@_TRACE_VTD_CONTEXT_CACHE_RESET_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_CONTEXT_CACHE_RESET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.20, i8 1, ptr @_TRACE_VTD_CONTEXT_CACHE_RESET_DSTATE }, align 8
@.str.21 = private unnamed_addr constant [19 x i8] c"vtd_re_not_present\00", align 1
@_TRACE_VTD_RE_NOT_PRESENT_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_RE_NOT_PRESENT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.21, i8 1, ptr @_TRACE_VTD_RE_NOT_PRESENT_DSTATE }, align 8
@.str.22 = private unnamed_addr constant [19 x i8] c"vtd_ce_not_present\00", align 1
@_TRACE_VTD_CE_NOT_PRESENT_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_CE_NOT_PRESENT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.22, i8 1, ptr @_TRACE_VTD_CE_NOT_PRESENT_DSTATE }, align 8
@.str.23 = private unnamed_addr constant [19 x i8] c"vtd_iotlb_page_hit\00", align 1
@_TRACE_VTD_IOTLB_PAGE_HIT_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_IOTLB_PAGE_HIT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.23, i8 1, ptr @_TRACE_VTD_IOTLB_PAGE_HIT_DSTATE }, align 8
@.str.24 = private unnamed_addr constant [22 x i8] c"vtd_iotlb_page_update\00", align 1
@_TRACE_VTD_IOTLB_PAGE_UPDATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_IOTLB_PAGE_UPDATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.24, i8 1, ptr @_TRACE_VTD_IOTLB_PAGE_UPDATE_DSTATE }, align 8
@.str.25 = private unnamed_addr constant [17 x i8] c"vtd_iotlb_cc_hit\00", align 1
@_TRACE_VTD_IOTLB_CC_HIT_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_IOTLB_CC_HIT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.25, i8 1, ptr @_TRACE_VTD_IOTLB_CC_HIT_DSTATE }, align 8
@.str.26 = private unnamed_addr constant [20 x i8] c"vtd_iotlb_cc_update\00", align 1
@_TRACE_VTD_IOTLB_CC_UPDATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_IOTLB_CC_UPDATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.26, i8 1, ptr @_TRACE_VTD_IOTLB_CC_UPDATE_DSTATE }, align 8
@.str.27 = private unnamed_addr constant [16 x i8] c"vtd_iotlb_reset\00", align 1
@_TRACE_VTD_IOTLB_RESET_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_IOTLB_RESET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.27, i8 1, ptr @_TRACE_VTD_IOTLB_RESET_DSTATE }, align 8
@.str.28 = private unnamed_addr constant [19 x i8] c"vtd_fault_disabled\00", align 1
@_TRACE_VTD_FAULT_DISABLED_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_FAULT_DISABLED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.28, i8 1, ptr @_TRACE_VTD_FAULT_DISABLED_DSTATE }, align 8
@.str.29 = private unnamed_addr constant [20 x i8] c"vtd_replay_ce_valid\00", align 1
@_TRACE_VTD_REPLAY_CE_VALID_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_REPLAY_CE_VALID_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.29, i8 1, ptr @_TRACE_VTD_REPLAY_CE_VALID_DSTATE }, align 8
@.str.30 = private unnamed_addr constant [22 x i8] c"vtd_replay_ce_invalid\00", align 1
@_TRACE_VTD_REPLAY_CE_INVALID_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_REPLAY_CE_INVALID_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.30, i8 1, ptr @_TRACE_VTD_REPLAY_CE_INVALID_DSTATE }, align 8
@.str.31 = private unnamed_addr constant [20 x i8] c"vtd_page_walk_level\00", align 1
@_TRACE_VTD_PAGE_WALK_LEVEL_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_PAGE_WALK_LEVEL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.31, i8 1, ptr @_TRACE_VTD_PAGE_WALK_LEVEL_DSTATE }, align 8
@.str.32 = private unnamed_addr constant [18 x i8] c"vtd_page_walk_one\00", align 1
@_TRACE_VTD_PAGE_WALK_ONE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_PAGE_WALK_ONE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.32, i8 1, ptr @_TRACE_VTD_PAGE_WALK_ONE_DSTATE }, align 8
@.str.33 = private unnamed_addr constant [27 x i8] c"vtd_page_walk_one_skip_map\00", align 1
@_TRACE_VTD_PAGE_WALK_ONE_SKIP_MAP_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_PAGE_WALK_ONE_SKIP_MAP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.33, i8 1, ptr @_TRACE_VTD_PAGE_WALK_ONE_SKIP_MAP_DSTATE }, align 8
@.str.34 = private unnamed_addr constant [29 x i8] c"vtd_page_walk_one_skip_unmap\00", align 1
@_TRACE_VTD_PAGE_WALK_ONE_SKIP_UNMAP_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_PAGE_WALK_ONE_SKIP_UNMAP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.34, i8 1, ptr @_TRACE_VTD_PAGE_WALK_ONE_SKIP_UNMAP_DSTATE }, align 8
@.str.35 = private unnamed_addr constant [24 x i8] c"vtd_page_walk_skip_read\00", align 1
@_TRACE_VTD_PAGE_WALK_SKIP_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_PAGE_WALK_SKIP_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.35, i8 1, ptr @_TRACE_VTD_PAGE_WALK_SKIP_READ_DSTATE }, align 8
@.str.36 = private unnamed_addr constant [27 x i8] c"vtd_page_walk_skip_reserve\00", align 1
@_TRACE_VTD_PAGE_WALK_SKIP_RESERVE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_PAGE_WALK_SKIP_RESERVE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.36, i8 1, ptr @_TRACE_VTD_PAGE_WALK_SKIP_RESERVE_DSTATE }, align 8
@.str.37 = private unnamed_addr constant [25 x i8] c"vtd_switch_address_space\00", align 1
@_TRACE_VTD_SWITCH_ADDRESS_SPACE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_SWITCH_ADDRESS_SPACE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.37, i8 1, ptr @_TRACE_VTD_SWITCH_ADDRESS_SPACE_DSTATE }, align 8
@.str.38 = private unnamed_addr constant [19 x i8] c"vtd_as_unmap_whole\00", align 1
@_TRACE_VTD_AS_UNMAP_WHOLE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_AS_UNMAP_WHOLE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.38, i8 1, ptr @_TRACE_VTD_AS_UNMAP_WHOLE_DSTATE }, align 8
@.str.39 = private unnamed_addr constant [17 x i8] c"vtd_translate_pt\00", align 1
@_TRACE_VTD_TRANSLATE_PT_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_TRANSLATE_PT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.39, i8 1, ptr @_TRACE_VTD_TRANSLATE_PT_DSTATE }, align 8
@.str.40 = private unnamed_addr constant [24 x i8] c"vtd_pt_enable_fast_path\00", align 1
@_TRACE_VTD_PT_ENABLE_FAST_PATH_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_PT_ENABLE_FAST_PATH_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.40, i8 1, ptr @_TRACE_VTD_PT_ENABLE_FAST_PATH_DSTATE }, align 8
@.str.41 = private unnamed_addr constant [17 x i8] c"vtd_irq_generate\00", align 1
@_TRACE_VTD_IRQ_GENERATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_IRQ_GENERATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.41, i8 1, ptr @_TRACE_VTD_IRQ_GENERATE_DSTATE }, align 8
@.str.42 = private unnamed_addr constant [13 x i8] c"vtd_reg_read\00", align 1
@_TRACE_VTD_REG_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_REG_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.42, i8 1, ptr @_TRACE_VTD_REG_READ_DSTATE }, align 8
@.str.43 = private unnamed_addr constant [14 x i8] c"vtd_reg_write\00", align 1
@_TRACE_VTD_REG_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_REG_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.43, i8 1, ptr @_TRACE_VTD_REG_WRITE_DSTATE }, align 8
@.str.44 = private unnamed_addr constant [18 x i8] c"vtd_reg_dmar_root\00", align 1
@_TRACE_VTD_REG_DMAR_ROOT_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_REG_DMAR_ROOT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.44, i8 1, ptr @_TRACE_VTD_REG_DMAR_ROOT_DSTATE }, align 8
@.str.45 = private unnamed_addr constant [16 x i8] c"vtd_reg_ir_root\00", align 1
@_TRACE_VTD_REG_IR_ROOT_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_REG_IR_ROOT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.45, i8 1, ptr @_TRACE_VTD_REG_IR_ROOT_DSTATE }, align 8
@.str.46 = private unnamed_addr constant [19 x i8] c"vtd_reg_write_gcmd\00", align 1
@_TRACE_VTD_REG_WRITE_GCMD_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_REG_WRITE_GCMD_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.46, i8 1, ptr @_TRACE_VTD_REG_WRITE_GCMD_DSTATE }, align 8
@.str.47 = private unnamed_addr constant [20 x i8] c"vtd_reg_write_fectl\00", align 1
@_TRACE_VTD_REG_WRITE_FECTL_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_REG_WRITE_FECTL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.47, i8 1, ptr @_TRACE_VTD_REG_WRITE_FECTL_DSTATE }, align 8
@.str.48 = private unnamed_addr constant [20 x i8] c"vtd_reg_write_iectl\00", align 1
@_TRACE_VTD_REG_WRITE_IECTL_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_REG_WRITE_IECTL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.48, i8 1, ptr @_TRACE_VTD_REG_WRITE_IECTL_DSTATE }, align 8
@.str.49 = private unnamed_addr constant [21 x i8] c"vtd_reg_ics_clear_ip\00", align 1
@_TRACE_VTD_REG_ICS_CLEAR_IP_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_REG_ICS_CLEAR_IP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.49, i8 1, ptr @_TRACE_VTD_REG_ICS_CLEAR_IP_DSTATE }, align 8
@.str.50 = private unnamed_addr constant [19 x i8] c"vtd_dmar_translate\00", align 1
@_TRACE_VTD_DMAR_TRANSLATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_DMAR_TRANSLATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.50, i8 1, ptr @_TRACE_VTD_DMAR_TRANSLATE_DSTATE }, align 8
@.str.51 = private unnamed_addr constant [16 x i8] c"vtd_dmar_enable\00", align 1
@_TRACE_VTD_DMAR_ENABLE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_DMAR_ENABLE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.51, i8 1, ptr @_TRACE_VTD_DMAR_ENABLE_DSTATE }, align 8
@.str.52 = private unnamed_addr constant [15 x i8] c"vtd_dmar_fault\00", align 1
@_TRACE_VTD_DMAR_FAULT_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_DMAR_FAULT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.52, i8 1, ptr @_TRACE_VTD_DMAR_FAULT_DSTATE }, align 8
@.str.53 = private unnamed_addr constant [14 x i8] c"vtd_ir_enable\00", align 1
@_TRACE_VTD_IR_ENABLE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_IR_ENABLE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.53, i8 1, ptr @_TRACE_VTD_IR_ENABLE_DSTATE }, align 8
@.str.54 = private unnamed_addr constant [16 x i8] c"vtd_ir_irte_get\00", align 1
@_TRACE_VTD_IR_IRTE_GET_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_IR_IRTE_GET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.54, i8 1, ptr @_TRACE_VTD_IR_IRTE_GET_DSTATE }, align 8
@.str.55 = private unnamed_addr constant [13 x i8] c"vtd_ir_remap\00", align 1
@_TRACE_VTD_IR_REMAP_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_IR_REMAP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.55, i8 1, ptr @_TRACE_VTD_IR_REMAP_DSTATE }, align 8
@.str.56 = private unnamed_addr constant [18 x i8] c"vtd_ir_remap_type\00", align 1
@_TRACE_VTD_IR_REMAP_TYPE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_IR_REMAP_TYPE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.56, i8 1, ptr @_TRACE_VTD_IR_REMAP_TYPE_DSTATE }, align 8
@.str.57 = private unnamed_addr constant [17 x i8] c"vtd_ir_remap_msi\00", align 1
@_TRACE_VTD_IR_REMAP_MSI_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_IR_REMAP_MSI_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.57, i8 1, ptr @_TRACE_VTD_IR_REMAP_MSI_DSTATE }, align 8
@.str.58 = private unnamed_addr constant [21 x i8] c"vtd_ir_remap_msi_req\00", align 1
@_TRACE_VTD_IR_REMAP_MSI_REQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_IR_REMAP_MSI_REQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.58, i8 1, ptr @_TRACE_VTD_IR_REMAP_MSI_REQ_DSTATE }, align 8
@.str.59 = private unnamed_addr constant [13 x i8] c"vtd_fsts_ppf\00", align 1
@_TRACE_VTD_FSTS_PPF_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_FSTS_PPF_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.59, i8 1, ptr @_TRACE_VTD_FSTS_PPF_DSTATE }, align 8
@.str.60 = private unnamed_addr constant [18 x i8] c"vtd_fsts_clear_ip\00", align 1
@_TRACE_VTD_FSTS_CLEAR_IP_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_FSTS_CLEAR_IP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.60, i8 1, ptr @_TRACE_VTD_FSTS_CLEAR_IP_DSTATE }, align 8
@.str.61 = private unnamed_addr constant [12 x i8] c"vtd_frr_new\00", align 1
@_TRACE_VTD_FRR_NEW_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_FRR_NEW_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.61, i8 1, ptr @_TRACE_VTD_FRR_NEW_DSTATE }, align 8
@.str.62 = private unnamed_addr constant [25 x i8] c"vtd_warn_invalid_qi_tail\00", align 1
@_TRACE_VTD_WARN_INVALID_QI_TAIL_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_WARN_INVALID_QI_TAIL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.62, i8 1, ptr @_TRACE_VTD_WARN_INVALID_QI_TAIL_DSTATE }, align 8
@.str.63 = private unnamed_addr constant [19 x i8] c"vtd_warn_ir_vector\00", align 1
@_TRACE_VTD_WARN_IR_VECTOR_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_WARN_IR_VECTOR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.63, i8 1, ptr @_TRACE_VTD_WARN_IR_VECTOR_DSTATE }, align 8
@.str.64 = private unnamed_addr constant [20 x i8] c"vtd_warn_ir_trigger\00", align 1
@_TRACE_VTD_WARN_IR_TRIGGER_DSTATE = dso_local global i16 0, align 2
@_TRACE_VTD_WARN_IR_TRIGGER_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.64, i8 1, ptr @_TRACE_VTD_WARN_IR_TRIGGER_DSTATE }, align 8
@.str.65 = private unnamed_addr constant [19 x i8] c"amdvi_evntlog_fail\00", align 1
@_TRACE_AMDVI_EVNTLOG_FAIL_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_EVNTLOG_FAIL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.65, i8 1, ptr @_TRACE_AMDVI_EVNTLOG_FAIL_DSTATE }, align 8
@.str.66 = private unnamed_addr constant [19 x i8] c"amdvi_cache_update\00", align 1
@_TRACE_AMDVI_CACHE_UPDATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_CACHE_UPDATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.66, i8 1, ptr @_TRACE_AMDVI_CACHE_UPDATE_DSTATE }, align 8
@.str.67 = private unnamed_addr constant [27 x i8] c"amdvi_completion_wait_fail\00", align 1
@_TRACE_AMDVI_COMPLETION_WAIT_FAIL_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_COMPLETION_WAIT_FAIL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.67, i8 1, ptr @_TRACE_AMDVI_COMPLETION_WAIT_FAIL_DSTATE }, align 8
@.str.68 = private unnamed_addr constant [17 x i8] c"amdvi_mmio_write\00", align 1
@_TRACE_AMDVI_MMIO_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_MMIO_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.68, i8 1, ptr @_TRACE_AMDVI_MMIO_WRITE_DSTATE }, align 8
@.str.69 = private unnamed_addr constant [16 x i8] c"amdvi_mmio_read\00", align 1
@_TRACE_AMDVI_MMIO_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_MMIO_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.69, i8 1, ptr @_TRACE_AMDVI_MMIO_READ_DSTATE }, align 8
@.str.70 = private unnamed_addr constant [24 x i8] c"amdvi_mmio_read_invalid\00", align 1
@_TRACE_AMDVI_MMIO_READ_INVALID_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_MMIO_READ_INVALID_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.70, i8 1, ptr @_TRACE_AMDVI_MMIO_READ_INVALID_DSTATE }, align 8
@.str.71 = private unnamed_addr constant [20 x i8] c"amdvi_command_error\00", align 1
@_TRACE_AMDVI_COMMAND_ERROR_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_COMMAND_ERROR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.71, i8 1, ptr @_TRACE_AMDVI_COMMAND_ERROR_DSTATE }, align 8
@.str.72 = private unnamed_addr constant [24 x i8] c"amdvi_command_read_fail\00", align 1
@_TRACE_AMDVI_COMMAND_READ_FAIL_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_COMMAND_READ_FAIL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.72, i8 1, ptr @_TRACE_AMDVI_COMMAND_READ_FAIL_DSTATE }, align 8
@.str.73 = private unnamed_addr constant [19 x i8] c"amdvi_command_exec\00", align 1
@_TRACE_AMDVI_COMMAND_EXEC_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_COMMAND_EXEC_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.73, i8 1, ptr @_TRACE_AMDVI_COMMAND_EXEC_DSTATE }, align 8
@.str.74 = private unnamed_addr constant [24 x i8] c"amdvi_unhandled_command\00", align 1
@_TRACE_AMDVI_UNHANDLED_COMMAND_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_UNHANDLED_COMMAND_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.74, i8 1, ptr @_TRACE_AMDVI_UNHANDLED_COMMAND_DSTATE }, align 8
@.str.75 = private unnamed_addr constant [17 x i8] c"amdvi_intr_inval\00", align 1
@_TRACE_AMDVI_INTR_INVAL_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_INTR_INVAL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.75, i8 1, ptr @_TRACE_AMDVI_INTR_INVAL_DSTATE }, align 8
@.str.76 = private unnamed_addr constant [18 x i8] c"amdvi_iotlb_inval\00", align 1
@_TRACE_AMDVI_IOTLB_INVAL_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_IOTLB_INVAL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.76, i8 1, ptr @_TRACE_AMDVI_IOTLB_INVAL_DSTATE }, align 8
@.str.77 = private unnamed_addr constant [21 x i8] c"amdvi_prefetch_pages\00", align 1
@_TRACE_AMDVI_PREFETCH_PAGES_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_PREFETCH_PAGES_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.77, i8 1, ptr @_TRACE_AMDVI_PREFETCH_PAGES_DSTATE }, align 8
@.str.78 = private unnamed_addr constant [18 x i8] c"amdvi_pages_inval\00", align 1
@_TRACE_AMDVI_PAGES_INVAL_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_PAGES_INVAL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.78, i8 1, ptr @_TRACE_AMDVI_PAGES_INVAL_DSTATE }, align 8
@.str.79 = private unnamed_addr constant [16 x i8] c"amdvi_all_inval\00", align 1
@_TRACE_AMDVI_ALL_INVAL_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_ALL_INVAL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.79, i8 1, ptr @_TRACE_AMDVI_ALL_INVAL_DSTATE }, align 8
@.str.80 = private unnamed_addr constant [15 x i8] c"amdvi_ppr_exec\00", align 1
@_TRACE_AMDVI_PPR_EXEC_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_PPR_EXEC_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.80, i8 1, ptr @_TRACE_AMDVI_PPR_EXEC_DSTATE }, align 8
@.str.81 = private unnamed_addr constant [19 x i8] c"amdvi_devtab_inval\00", align 1
@_TRACE_AMDVI_DEVTAB_INVAL_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_DEVTAB_INVAL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.81, i8 1, ptr @_TRACE_AMDVI_DEVTAB_INVAL_DSTATE }, align 8
@.str.82 = private unnamed_addr constant [22 x i8] c"amdvi_completion_wait\00", align 1
@_TRACE_AMDVI_COMPLETION_WAIT_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_COMPLETION_WAIT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.82, i8 1, ptr @_TRACE_AMDVI_COMPLETION_WAIT_DSTATE }, align 8
@.str.83 = private unnamed_addr constant [21 x i8] c"amdvi_control_status\00", align 1
@_TRACE_AMDVI_CONTROL_STATUS_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_CONTROL_STATUS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.83, i8 1, ptr @_TRACE_AMDVI_CONTROL_STATUS_DSTATE }, align 8
@.str.84 = private unnamed_addr constant [18 x i8] c"amdvi_iotlb_reset\00", align 1
@_TRACE_AMDVI_IOTLB_RESET_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_IOTLB_RESET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.84, i8 1, ptr @_TRACE_AMDVI_IOTLB_RESET_DSTATE }, align 8
@.str.85 = private unnamed_addr constant [19 x i8] c"amdvi_dte_get_fail\00", align 1
@_TRACE_AMDVI_DTE_GET_FAIL_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_DTE_GET_FAIL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.85, i8 1, ptr @_TRACE_AMDVI_DTE_GET_FAIL_DSTATE }, align 8
@.str.86 = private unnamed_addr constant [18 x i8] c"amdvi_invalid_dte\00", align 1
@_TRACE_AMDVI_INVALID_DTE_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_INVALID_DTE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.86, i8 1, ptr @_TRACE_AMDVI_INVALID_DTE_DSTATE }, align 8
@.str.87 = private unnamed_addr constant [22 x i8] c"amdvi_get_pte_hwerror\00", align 1
@_TRACE_AMDVI_GET_PTE_HWERROR_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_GET_PTE_HWERROR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.87, i8 1, ptr @_TRACE_AMDVI_GET_PTE_HWERROR_DSTATE }, align 8
@.str.88 = private unnamed_addr constant [19 x i8] c"amdvi_mode_invalid\00", align 1
@_TRACE_AMDVI_MODE_INVALID_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_MODE_INVALID_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.88, i8 1, ptr @_TRACE_AMDVI_MODE_INVALID_DSTATE }, align 8
@.str.89 = private unnamed_addr constant [17 x i8] c"amdvi_page_fault\00", align 1
@_TRACE_AMDVI_PAGE_FAULT_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_PAGE_FAULT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.89, i8 1, ptr @_TRACE_AMDVI_PAGE_FAULT_DSTATE }, align 8
@.str.90 = private unnamed_addr constant [16 x i8] c"amdvi_iotlb_hit\00", align 1
@_TRACE_AMDVI_IOTLB_HIT_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_IOTLB_HIT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.90, i8 1, ptr @_TRACE_AMDVI_IOTLB_HIT_DSTATE }, align 8
@.str.91 = private unnamed_addr constant [25 x i8] c"amdvi_translation_result\00", align 1
@_TRACE_AMDVI_TRANSLATION_RESULT_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_TRANSLATION_RESULT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.91, i8 1, ptr @_TRACE_AMDVI_TRANSLATION_RESULT_DSTATE }, align 8
@.str.92 = private unnamed_addr constant [23 x i8] c"amdvi_mem_ir_write_req\00", align 1
@_TRACE_AMDVI_MEM_IR_WRITE_REQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_MEM_IR_WRITE_REQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.92, i8 1, ptr @_TRACE_AMDVI_MEM_IR_WRITE_REQ_DSTATE }, align 8
@.str.93 = private unnamed_addr constant [19 x i8] c"amdvi_mem_ir_write\00", align 1
@_TRACE_AMDVI_MEM_IR_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_MEM_IR_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.93, i8 1, ptr @_TRACE_AMDVI_MEM_IR_WRITE_DSTATE }, align 8
@.str.94 = private unnamed_addr constant [23 x i8] c"amdvi_ir_remap_msi_req\00", align 1
@_TRACE_AMDVI_IR_REMAP_MSI_REQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_IR_REMAP_MSI_REQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.94, i8 1, ptr @_TRACE_AMDVI_IR_REMAP_MSI_REQ_DSTATE }, align 8
@.str.95 = private unnamed_addr constant [19 x i8] c"amdvi_ir_remap_msi\00", align 1
@_TRACE_AMDVI_IR_REMAP_MSI_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_IR_REMAP_MSI_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.95, i8 1, ptr @_TRACE_AMDVI_IR_REMAP_MSI_DSTATE }, align 8
@.str.96 = private unnamed_addr constant [10 x i8] c"amdvi_err\00", align 1
@_TRACE_AMDVI_ERR_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_ERR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.96, i8 1, ptr @_TRACE_AMDVI_ERR_DSTATE }, align 8
@.str.97 = private unnamed_addr constant [14 x i8] c"amdvi_ir_irte\00", align 1
@_TRACE_AMDVI_IR_IRTE_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_IR_IRTE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.97, i8 1, ptr @_TRACE_AMDVI_IR_IRTE_DSTATE }, align 8
@.str.98 = private unnamed_addr constant [18 x i8] c"amdvi_ir_irte_val\00", align 1
@_TRACE_AMDVI_IR_IRTE_VAL_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_IR_IRTE_VAL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.98, i8 1, ptr @_TRACE_AMDVI_IR_IRTE_VAL_DSTATE }, align 8
@.str.99 = private unnamed_addr constant [13 x i8] c"amdvi_ir_err\00", align 1
@_TRACE_AMDVI_IR_ERR_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_IR_ERR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.99, i8 1, ptr @_TRACE_AMDVI_IR_ERR_DSTATE }, align 8
@.str.100 = private unnamed_addr constant [16 x i8] c"amdvi_ir_intctl\00", align 1
@_TRACE_AMDVI_IR_INTCTL_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_IR_INTCTL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.100, i8 1, ptr @_TRACE_AMDVI_IR_INTCTL_DSTATE }, align 8
@.str.101 = private unnamed_addr constant [22 x i8] c"amdvi_ir_target_abort\00", align 1
@_TRACE_AMDVI_IR_TARGET_ABORT_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_IR_TARGET_ABORT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.101, i8 1, ptr @_TRACE_AMDVI_IR_TARGET_ABORT_DSTATE }, align 8
@.str.102 = private unnamed_addr constant [23 x i8] c"amdvi_ir_delivery_mode\00", align 1
@_TRACE_AMDVI_IR_DELIVERY_MODE_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_IR_DELIVERY_MODE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.102, i8 1, ptr @_TRACE_AMDVI_IR_DELIVERY_MODE_DSTATE }, align 8
@.str.103 = private unnamed_addr constant [21 x i8] c"amdvi_ir_irte_ga_val\00", align 1
@_TRACE_AMDVI_IR_IRTE_GA_VAL_DSTATE = dso_local global i16 0, align 2
@_TRACE_AMDVI_IR_IRTE_GA_VAL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.103, i8 1, ptr @_TRACE_AMDVI_IR_IRTE_GA_VAL_DSTATE }, align 8
@.str.104 = private unnamed_addr constant [16 x i8] c"vmport_register\00", align 1
@_TRACE_VMPORT_REGISTER_DSTATE = dso_local global i16 0, align 2
@_TRACE_VMPORT_REGISTER_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.104, i8 1, ptr @_TRACE_VMPORT_REGISTER_DSTATE }, align 8
@.str.105 = private unnamed_addr constant [15 x i8] c"vmport_command\00", align 1
@_TRACE_VMPORT_COMMAND_DSTATE = dso_local global i16 0, align 2
@_TRACE_VMPORT_COMMAND_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.105, i8 1, ptr @_TRACE_VMPORT_COMMAND_DSTATE }, align 8
@.str.106 = private unnamed_addr constant [18 x i8] c"x86_gsi_interrupt\00", align 1
@_TRACE_X86_GSI_INTERRUPT_DSTATE = dso_local global i16 0, align 2
@_TRACE_X86_GSI_INTERRUPT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.106, i8 1, ptr @_TRACE_X86_GSI_INTERRUPT_DSTATE }, align 8
@.str.107 = private unnamed_addr constant [18 x i8] c"x86_pic_interrupt\00", align 1
@_TRACE_X86_PIC_INTERRUPT_DSTATE = dso_local global i16 0, align 2
@_TRACE_X86_PIC_INTERRUPT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.107, i8 1, ptr @_TRACE_X86_PIC_INTERRUPT_DSTATE }, align 8
@.str.108 = private unnamed_addr constant [12 x i8] c"port92_read\00", align 1
@_TRACE_PORT92_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_PORT92_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.108, i8 1, ptr @_TRACE_PORT92_READ_DSTATE }, align 8
@.str.109 = private unnamed_addr constant [13 x i8] c"port92_write\00", align 1
@_TRACE_PORT92_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PORT92_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.109, i8 1, ptr @_TRACE_PORT92_WRITE_DSTATE }, align 8
@.str.110 = private unnamed_addr constant [19 x i8] c"vmmouse_get_status\00", align 1
@_TRACE_VMMOUSE_GET_STATUS_DSTATE = dso_local global i16 0, align 2
@_TRACE_VMMOUSE_GET_STATUS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.110, i8 1, ptr @_TRACE_VMMOUSE_GET_STATUS_DSTATE }, align 8
@.str.111 = private unnamed_addr constant [20 x i8] c"vmmouse_mouse_event\00", align 1
@_TRACE_VMMOUSE_MOUSE_EVENT_DSTATE = dso_local global i16 0, align 2
@_TRACE_VMMOUSE_MOUSE_EVENT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.111, i8 1, ptr @_TRACE_VMMOUSE_MOUSE_EVENT_DSTATE }, align 8
@.str.112 = private unnamed_addr constant [13 x i8] c"vmmouse_init\00", align 1
@_TRACE_VMMOUSE_INIT_DSTATE = dso_local global i16 0, align 2
@_TRACE_VMMOUSE_INIT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.112, i8 1, ptr @_TRACE_VMMOUSE_INIT_DSTATE }, align 8
@.str.113 = private unnamed_addr constant [16 x i8] c"vmmouse_read_id\00", align 1
@_TRACE_VMMOUSE_READ_ID_DSTATE = dso_local global i16 0, align 2
@_TRACE_VMMOUSE_READ_ID_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.113, i8 1, ptr @_TRACE_VMMOUSE_READ_ID_DSTATE }, align 8
@.str.114 = private unnamed_addr constant [25 x i8] c"vmmouse_request_relative\00", align 1
@_TRACE_VMMOUSE_REQUEST_RELATIVE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VMMOUSE_REQUEST_RELATIVE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.114, i8 1, ptr @_TRACE_VMMOUSE_REQUEST_RELATIVE_DSTATE }, align 8
@.str.115 = private unnamed_addr constant [25 x i8] c"vmmouse_request_absolute\00", align 1
@_TRACE_VMMOUSE_REQUEST_ABSOLUTE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VMMOUSE_REQUEST_ABSOLUTE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.115, i8 1, ptr @_TRACE_VMMOUSE_REQUEST_ABSOLUTE_DSTATE }, align 8
@.str.116 = private unnamed_addr constant [16 x i8] c"vmmouse_disable\00", align 1
@_TRACE_VMMOUSE_DISABLE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VMMOUSE_DISABLE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.116, i8 1, ptr @_TRACE_VMMOUSE_DISABLE_DSTATE }, align 8
@.str.117 = private unnamed_addr constant [13 x i8] c"vmmouse_data\00", align 1
@_TRACE_VMMOUSE_DATA_DSTATE = dso_local global i16 0, align 2
@_TRACE_VMMOUSE_DATA_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.117, i8 1, ptr @_TRACE_VMMOUSE_DATA_DSTATE }, align 8
@hw_i386_trace_events = dso_local global [119 x ptr] [ptr @_TRACE_X86_IOMMU_IEC_NOTIFY_EVENT, ptr @_TRACE_VTD_INV_DESC_EVENT, ptr @_TRACE_VTD_INV_DESC_CC_DOMAIN_EVENT, ptr @_TRACE_VTD_INV_DESC_CC_GLOBAL_EVENT, ptr @_TRACE_VTD_INV_DESC_CC_DEVICE_EVENT, ptr @_TRACE_VTD_INV_DESC_CC_DEVICES_EVENT, ptr @_TRACE_VTD_INV_DESC_IOTLB_GLOBAL_EVENT, ptr @_TRACE_VTD_INV_DESC_IOTLB_DOMAIN_EVENT, ptr @_TRACE_VTD_INV_DESC_IOTLB_PAGES_EVENT, ptr @_TRACE_VTD_INV_DESC_IOTLB_PASID_PAGES_EVENT, ptr @_TRACE_VTD_INV_DESC_IOTLB_PASID_EVENT, ptr @_TRACE_VTD_INV_DESC_WAIT_SW_EVENT, ptr @_TRACE_VTD_INV_DESC_WAIT_IRQ_EVENT, ptr @_TRACE_VTD_INV_DESC_WAIT_WRITE_FAIL_EVENT, ptr @_TRACE_VTD_INV_DESC_IEC_EVENT, ptr @_TRACE_VTD_INV_QI_ENABLE_EVENT, ptr @_TRACE_VTD_INV_QI_SETUP_EVENT, ptr @_TRACE_VTD_INV_QI_HEAD_EVENT, ptr @_TRACE_VTD_INV_QI_TAIL_EVENT, ptr @_TRACE_VTD_INV_QI_FETCH_EVENT, ptr @_TRACE_VTD_CONTEXT_CACHE_RESET_EVENT, ptr @_TRACE_VTD_RE_NOT_PRESENT_EVENT, ptr @_TRACE_VTD_CE_NOT_PRESENT_EVENT, ptr @_TRACE_VTD_IOTLB_PAGE_HIT_EVENT, ptr @_TRACE_VTD_IOTLB_PAGE_UPDATE_EVENT, ptr @_TRACE_VTD_IOTLB_CC_HIT_EVENT, ptr @_TRACE_VTD_IOTLB_CC_UPDATE_EVENT, ptr @_TRACE_VTD_IOTLB_RESET_EVENT, ptr @_TRACE_VTD_FAULT_DISABLED_EVENT, ptr @_TRACE_VTD_REPLAY_CE_VALID_EVENT, ptr @_TRACE_VTD_REPLAY_CE_INVALID_EVENT, ptr @_TRACE_VTD_PAGE_WALK_LEVEL_EVENT, ptr @_TRACE_VTD_PAGE_WALK_ONE_EVENT, ptr @_TRACE_VTD_PAGE_WALK_ONE_SKIP_MAP_EVENT, ptr @_TRACE_VTD_PAGE_WALK_ONE_SKIP_UNMAP_EVENT, ptr @_TRACE_VTD_PAGE_WALK_SKIP_READ_EVENT, ptr @_TRACE_VTD_PAGE_WALK_SKIP_RESERVE_EVENT, ptr @_TRACE_VTD_SWITCH_ADDRESS_SPACE_EVENT, ptr @_TRACE_VTD_AS_UNMAP_WHOLE_EVENT, ptr @_TRACE_VTD_TRANSLATE_PT_EVENT, ptr @_TRACE_VTD_PT_ENABLE_FAST_PATH_EVENT, ptr @_TRACE_VTD_IRQ_GENERATE_EVENT, ptr @_TRACE_VTD_REG_READ_EVENT, ptr @_TRACE_VTD_REG_WRITE_EVENT, ptr @_TRACE_VTD_REG_DMAR_ROOT_EVENT, ptr @_TRACE_VTD_REG_IR_ROOT_EVENT, ptr @_TRACE_VTD_REG_WRITE_GCMD_EVENT, ptr @_TRACE_VTD_REG_WRITE_FECTL_EVENT, ptr @_TRACE_VTD_REG_WRITE_IECTL_EVENT, ptr @_TRACE_VTD_REG_ICS_CLEAR_IP_EVENT, ptr @_TRACE_VTD_DMAR_TRANSLATE_EVENT, ptr @_TRACE_VTD_DMAR_ENABLE_EVENT, ptr @_TRACE_VTD_DMAR_FAULT_EVENT, ptr @_TRACE_VTD_IR_ENABLE_EVENT, ptr @_TRACE_VTD_IR_IRTE_GET_EVENT, ptr @_TRACE_VTD_IR_REMAP_EVENT, ptr @_TRACE_VTD_IR_REMAP_TYPE_EVENT, ptr @_TRACE_VTD_IR_REMAP_MSI_EVENT, ptr @_TRACE_VTD_IR_REMAP_MSI_REQ_EVENT, ptr @_TRACE_VTD_FSTS_PPF_EVENT, ptr @_TRACE_VTD_FSTS_CLEAR_IP_EVENT, ptr @_TRACE_VTD_FRR_NEW_EVENT, ptr @_TRACE_VTD_WARN_INVALID_QI_TAIL_EVENT, ptr @_TRACE_VTD_WARN_IR_VECTOR_EVENT, ptr @_TRACE_VTD_WARN_IR_TRIGGER_EVENT, ptr @_TRACE_AMDVI_EVNTLOG_FAIL_EVENT, ptr @_TRACE_AMDVI_CACHE_UPDATE_EVENT, ptr @_TRACE_AMDVI_COMPLETION_WAIT_FAIL_EVENT, ptr @_TRACE_AMDVI_MMIO_WRITE_EVENT, ptr @_TRACE_AMDVI_MMIO_READ_EVENT, ptr @_TRACE_AMDVI_MMIO_READ_INVALID_EVENT, ptr @_TRACE_AMDVI_COMMAND_ERROR_EVENT, ptr @_TRACE_AMDVI_COMMAND_READ_FAIL_EVENT, ptr @_TRACE_AMDVI_COMMAND_EXEC_EVENT, ptr @_TRACE_AMDVI_UNHANDLED_COMMAND_EVENT, ptr @_TRACE_AMDVI_INTR_INVAL_EVENT, ptr @_TRACE_AMDVI_IOTLB_INVAL_EVENT, ptr @_TRACE_AMDVI_PREFETCH_PAGES_EVENT, ptr @_TRACE_AMDVI_PAGES_INVAL_EVENT, ptr @_TRACE_AMDVI_ALL_INVAL_EVENT, ptr @_TRACE_AMDVI_PPR_EXEC_EVENT, ptr @_TRACE_AMDVI_DEVTAB_INVAL_EVENT, ptr @_TRACE_AMDVI_COMPLETION_WAIT_EVENT, ptr @_TRACE_AMDVI_CONTROL_STATUS_EVENT, ptr @_TRACE_AMDVI_IOTLB_RESET_EVENT, ptr @_TRACE_AMDVI_DTE_GET_FAIL_EVENT, ptr @_TRACE_AMDVI_INVALID_DTE_EVENT, ptr @_TRACE_AMDVI_GET_PTE_HWERROR_EVENT, ptr @_TRACE_AMDVI_MODE_INVALID_EVENT, ptr @_TRACE_AMDVI_PAGE_FAULT_EVENT, ptr @_TRACE_AMDVI_IOTLB_HIT_EVENT, ptr @_TRACE_AMDVI_TRANSLATION_RESULT_EVENT, ptr @_TRACE_AMDVI_MEM_IR_WRITE_REQ_EVENT, ptr @_TRACE_AMDVI_MEM_IR_WRITE_EVENT, ptr @_TRACE_AMDVI_IR_REMAP_MSI_REQ_EVENT, ptr @_TRACE_AMDVI_IR_REMAP_MSI_EVENT, ptr @_TRACE_AMDVI_ERR_EVENT, ptr @_TRACE_AMDVI_IR_IRTE_EVENT, ptr @_TRACE_AMDVI_IR_IRTE_VAL_EVENT, ptr @_TRACE_AMDVI_IR_ERR_EVENT, ptr @_TRACE_AMDVI_IR_INTCTL_EVENT, ptr @_TRACE_AMDVI_IR_TARGET_ABORT_EVENT, ptr @_TRACE_AMDVI_IR_DELIVERY_MODE_EVENT, ptr @_TRACE_AMDVI_IR_IRTE_GA_VAL_EVENT, ptr @_TRACE_VMPORT_REGISTER_EVENT, ptr @_TRACE_VMPORT_COMMAND_EVENT, ptr @_TRACE_X86_GSI_INTERRUPT_EVENT, ptr @_TRACE_X86_PIC_INTERRUPT_EVENT, ptr @_TRACE_PORT92_READ_EVENT, ptr @_TRACE_PORT92_WRITE_EVENT, ptr @_TRACE_VMMOUSE_GET_STATUS_EVENT, ptr @_TRACE_VMMOUSE_MOUSE_EVENT_EVENT, ptr @_TRACE_VMMOUSE_INIT_EVENT, ptr @_TRACE_VMMOUSE_READ_ID_EVENT, ptr @_TRACE_VMMOUSE_REQUEST_RELATIVE_EVENT, ptr @_TRACE_VMMOUSE_REQUEST_ABSOLUTE_EVENT, ptr @_TRACE_VMMOUSE_DISABLE_EVENT, ptr @_TRACE_VMMOUSE_DATA_EVENT, ptr null], align 16
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 65535, ptr @do_qemu_init_trace_hw_i386_register_events, ptr null }]

; Function Attrs: nounwind sspstrong uwtable
define internal void @do_qemu_init_trace_hw_i386_register_events() #0 {
entry:
  call void @register_module_init(ptr noundef @trace_hw_i386_register_events, i32 noundef 4)
  ret void
}

declare void @register_module_init(ptr noundef, i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_hw_i386_register_events() #0 {
entry:
  call void @trace_event_register_group(ptr noundef @hw_i386_trace_events)
  ret void
}

declare void @trace_event_register_group(ptr noundef) #1

attributes #0 = { nounwind sspstrong uwtable "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #1 = { "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }

!llvm.module.flags = !{!0, !1, !2, !3, !4}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 8, !"PIC Level", i32 2}
!2 = !{i32 7, !"PIE Level", i32 2}
!3 = !{i32 7, !"uwtable", i32 2}
!4 = !{i32 7, !"frame-pointer", i32 2}
