// Seed: 1368820160
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wor id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    input tri0 id_0
);
  tri [1 'd0 : -1] id_2 = 1 && id_2, id_3 = -1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  assign modCall_1.id_3 = 0;
  assign id_2 = id_3;
endmodule
module module_2 (
    input supply0 id_0,
    output wire id_1,
    input wor id_2,
    input wand id_3
);
  assign id_1 = -1'b0;
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
