module correr_derecha_aritmetico_test();
	
	logic[3:0] num;
	logic[3:0] result;
	
	mux4a16 #(1) DUT(num1, result);

	
	initial begin 
	
		num = 4'b1000;		
		#10 assert(result == 4'b1100);
		
	end

endmodule 