// Seed: 3347386595
module module_0 (
    output supply1 id_0,
    output wand id_1,
    output supply1 id_2
);
  id_4(
      (id_0) ? ~id_0 : 1'b0, 1, -1
  );
  if (id_4) wire id_5;
  else assign id_2 = -1;
  wire id_6;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    input tri id_2,
    input supply1 id_3,
    output uwire id_4
);
  id_6(
      id_4, id_1.id_3 ? 1'h0 : 1'b0, id_7
  );
  xor primCall (id_0, id_3, id_1, id_6);
  module_0 modCall_1 (
      id_4,
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
