Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 22 10:16:37 2022
| Host         : Andrey-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_7seg_v3_timing_summary_routed.rpt -pb top_module_7seg_v3_timing_summary_routed.pb -rpx top_module_7seg_v3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module_7seg_v3
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: module_rgb/rgb/digit_select_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: module_rgb/rgb/digit_select_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 224 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.210        0.000                      0                  379        0.026        0.000                      0                  379        2.633        0.000                       0                   230  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk_100Mhz_pi       {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK    {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK     {0.000 25.000}       50.000          20.000          
sys_clk_pin         {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK_1  {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK_1   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz_pi                                                                                                                                                         3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK         94.210        0.000                      0                  379        0.252        0.000                      0                  379       49.500        0.000                       0                   226  
  clkfbout_WCLK                                                                                                                                                       2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK_1       94.226        0.000                      0                  379        0.252        0.000                      0                  379       49.500        0.000                       0                   226  
  clkfbout_WCLK_1                                                                                                                                                     2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_10MHZ_WCLK_1  CLK_10MHZ_WCLK         94.210        0.000                      0                  379        0.026        0.000                      0                  379  
CLK_10MHZ_WCLK    CLK_10MHZ_WCLK_1       94.210        0.000                      0                  379        0.026        0.000                      0                  379  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_pi
  To Clock:  clk_100Mhz_pi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz_pi
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       94.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.210ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.984ns (38.814%)  route 3.128ns (61.186%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.107     2.786    clock_divider/counter[31]
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.603    98.065    clock_divider/CLK_10MHZ
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[10]/C
                         clock pessimism             -0.414    97.651    
                         clock uncertainty           -0.226    97.425    
    SLICE_X82Y83         FDRE (Setup_fdre_C_R)       -0.429    96.996    clock_divider/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         96.996    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                 94.210    

Slack (MET) :             94.210ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.984ns (38.814%)  route 3.128ns (61.186%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.107     2.786    clock_divider/counter[31]
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.603    98.065    clock_divider/CLK_10MHZ
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[11]/C
                         clock pessimism             -0.414    97.651    
                         clock uncertainty           -0.226    97.425    
    SLICE_X82Y83         FDRE (Setup_fdre_C_R)       -0.429    96.996    clock_divider/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         96.996    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                 94.210    

Slack (MET) :             94.210ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.984ns (38.814%)  route 3.128ns (61.186%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.107     2.786    clock_divider/counter[31]
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.603    98.065    clock_divider/CLK_10MHZ
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[12]/C
                         clock pessimism             -0.414    97.651    
                         clock uncertainty           -0.226    97.425    
    SLICE_X82Y83         FDRE (Setup_fdre_C_R)       -0.429    96.996    clock_divider/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         96.996    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                 94.210    

Slack (MET) :             94.210ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.984ns (38.814%)  route 3.128ns (61.186%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.107     2.786    clock_divider/counter[31]
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.603    98.065    clock_divider/CLK_10MHZ
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[9]/C
                         clock pessimism             -0.414    97.651    
                         clock uncertainty           -0.226    97.425    
    SLICE_X82Y83         FDRE (Setup_fdre_C_R)       -0.429    96.996    clock_divider/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         96.996    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                 94.210    

Slack (MET) :             94.307ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.984ns (39.583%)  route 3.028ns (60.417%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 98.062 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.008     2.687    clock_divider/counter[31]
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.600    98.062    clock_divider/CLK_10MHZ
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[1]/C
                         clock pessimism             -0.414    97.648    
                         clock uncertainty           -0.226    97.422    
    SLICE_X82Y81         FDRE (Setup_fdre_C_R)       -0.429    96.993    clock_divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         96.993    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 94.307    

Slack (MET) :             94.307ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.984ns (39.583%)  route 3.028ns (60.417%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 98.062 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.008     2.687    clock_divider/counter[31]
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.600    98.062    clock_divider/CLK_10MHZ
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[2]/C
                         clock pessimism             -0.414    97.648    
                         clock uncertainty           -0.226    97.422    
    SLICE_X82Y81         FDRE (Setup_fdre_C_R)       -0.429    96.993    clock_divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         96.993    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 94.307    

Slack (MET) :             94.307ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.984ns (39.583%)  route 3.028ns (60.417%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 98.062 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.008     2.687    clock_divider/counter[31]
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.600    98.062    clock_divider/CLK_10MHZ
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[3]/C
                         clock pessimism             -0.414    97.648    
                         clock uncertainty           -0.226    97.422    
    SLICE_X82Y81         FDRE (Setup_fdre_C_R)       -0.429    96.993    clock_divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         96.993    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 94.307    

Slack (MET) :             94.307ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.984ns (39.583%)  route 3.028ns (60.417%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 98.062 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.008     2.687    clock_divider/counter[31]
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.600    98.062    clock_divider/CLK_10MHZ
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[4]/C
                         clock pessimism             -0.414    97.648    
                         clock uncertainty           -0.226    97.422    
    SLICE_X82Y81         FDRE (Setup_fdre_C_R)       -0.429    96.993    clock_divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         96.993    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 94.307    

Slack (MET) :             94.360ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 1.888ns (38.087%)  route 3.069ns (61.913%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 98.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.725    -2.322    clock_divider/CLK_10MHZ
    SLICE_X82Y85         FDRE                                         r  clock_divider/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.866 r  clock_divider/counter_reg[17]/Q
                         net (fo=4, routed)           1.292    -0.574    clock_divider/counter_reg_n_0_[17]
    SLICE_X85Y85         LUT4 (Prop_lut4_I2_O)        0.124    -0.450 r  clock_divider/counter1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    -0.450    clock_divider/counter1_carry__0_i_7_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.100 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.100    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.214 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.214    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.485 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.293    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.666 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.969     2.635    clock_divider/counter[31]
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.602    98.064    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[5]/C
                         clock pessimism             -0.414    97.650    
                         clock uncertainty           -0.226    97.424    
    SLICE_X82Y82         FDRE (Setup_fdre_C_R)       -0.429    96.995    clock_divider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         96.995    
                         arrival time                          -2.635    
  -------------------------------------------------------------------
                         slack                                 94.360    

Slack (MET) :             94.360ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 1.888ns (38.087%)  route 3.069ns (61.913%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 98.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.725    -2.322    clock_divider/CLK_10MHZ
    SLICE_X82Y85         FDRE                                         r  clock_divider/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.866 r  clock_divider/counter_reg[17]/Q
                         net (fo=4, routed)           1.292    -0.574    clock_divider/counter_reg_n_0_[17]
    SLICE_X85Y85         LUT4 (Prop_lut4_I2_O)        0.124    -0.450 r  clock_divider/counter1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    -0.450    clock_divider/counter1_carry__0_i_7_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.100 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.100    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.214 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.214    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.485 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.293    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.666 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.969     2.635    clock_divider/counter[31]
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.602    98.064    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[6]/C
                         clock pessimism             -0.414    97.650    
                         clock uncertainty           -0.226    97.424    
    SLICE_X82Y82         FDRE (Setup_fdre_C_R)       -0.429    96.995    clock_divider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         96.995    
                         arrival time                          -2.635    
  -------------------------------------------------------------------
                         slack                                 94.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display1_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.372%)  route 0.217ns (60.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.603    -0.509    module_display_view/sweept/CLK_10MHZ
    SLICE_X89Y84         FDSE                                         r  module_display_view/sweept/Display1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y84         FDSE (Prop_fdse_C_Q)         0.141    -0.368 r  module_display_view/sweept/Display1_reg[2]/Q
                         net (fo=1, routed)           0.217    -0.151    registros/register_pp2/D[2]
    SLICE_X85Y85         FDRE                                         r  registros/register_pp2/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.873    -0.279    registros/register_pp2/CLK_10MHZ
    SLICE_X85Y85         FDRE                                         r  registros/register_pp2/state_reg[2]/C
                         clock pessimism             -0.194    -0.473    
    SLICE_X85Y85         FDRE (Hold_fdre_C_D)         0.070    -0.403    registros/register_pp2/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.949%)  route 0.157ns (55.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.603    -0.509    module_display_view/sweept/CLK_10MHZ
    SLICE_X89Y84         FDSE                                         r  module_display_view/sweept/Display1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y84         FDSE (Prop_fdse_C_Q)         0.128    -0.381 r  module_display_view/sweept/Display1_reg[3]/Q
                         net (fo=1, routed)           0.157    -0.225    registros/register_pp2/D[3]
    SLICE_X87Y84         FDRE                                         r  registros/register_pp2/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.873    -0.279    registros/register_pp2/CLK_10MHZ
    SLICE_X87Y84         FDRE                                         r  registros/register_pp2/state_reg[3]/C
                         clock pessimism             -0.216    -0.495    
    SLICE_X87Y84         FDRE (Hold_fdre_C_D)         0.016    -0.479    registros/register_pp2/state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.894%)  route 0.168ns (53.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.597    -0.515    module_display_view/sweept/CLK_10MHZ
    SLICE_X80Y83         FDRE                                         r  module_display_view/sweept/Display3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDRE (Prop_fdre_C_Q)         0.148    -0.367 r  module_display_view/sweept/Display3_reg[0]/Q
                         net (fo=1, routed)           0.168    -0.200    registros/register_pp2/D[8]
    SLICE_X79Y83         FDRE                                         r  registros/register_pp2/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.865    -0.287    registros/register_pp2/CLK_10MHZ
    SLICE_X79Y83         FDRE                                         r  registros/register_pp2/state_reg[8]/C
                         clock pessimism             -0.194    -0.481    
    SLICE_X79Y83         FDRE (Hold_fdre_C_D)         0.019    -0.462    registros/register_pp2/state_reg[8]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display7_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.110%)  route 0.229ns (61.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.601    -0.511    module_display_view/sweept/CLK_10MHZ
    SLICE_X89Y82         FDRE                                         r  module_display_view/sweept/Display7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  module_display_view/sweept/Display7_reg[3]/Q
                         net (fo=1, routed)           0.229    -0.141    registros/register_pp2/D[24]
    SLICE_X85Y80         FDRE                                         r  registros/register_pp2/state_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.868    -0.284    registros/register_pp2/CLK_10MHZ
    SLICE_X85Y80         FDRE                                         r  registros/register_pp2/state_reg[27]/C
                         clock pessimism             -0.194    -0.478    
    SLICE_X85Y80         FDRE (Hold_fdre_C_D)         0.072    -0.406    registros/register_pp2/state_reg[27]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 module_rgb/rgb/digit_timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_rgb/rgb/digit_timer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.599    -0.513    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y87         FDRE                                         r  module_rgb/rgb/digit_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  module_rgb/rgb/digit_timer_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.252    module_rgb/rgb/digit_timer_reg[2]
    SLICE_X81Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.141 r  module_rgb/rgb/digit_timer_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000    -0.141    module_rgb/rgb/digit_timer_reg[0]_i_2__0_n_5
    SLICE_X81Y87         FDRE                                         r  module_rgb/rgb/digit_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.870    -0.282    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y87         FDRE                                         r  module_rgb/rgb/digit_timer_reg[2]/C
                         clock pessimism             -0.231    -0.513    
    SLICE_X81Y87         FDRE (Hold_fdre_C_D)         0.105    -0.408    module_rgb/rgb/digit_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 module_rgb/rgb/digit_timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_rgb/rgb/digit_timer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.601    -0.511    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y92         FDRE                                         r  module_rgb/rgb/digit_timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  module_rgb/rgb/digit_timer_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.250    module_rgb/rgb/digit_timer_reg[22]
    SLICE_X81Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.139 r  module_rgb/rgb/digit_timer_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.139    module_rgb/rgb/digit_timer_reg[20]_i_1__0_n_5
    SLICE_X81Y92         FDRE                                         r  module_rgb/rgb/digit_timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.873    -0.279    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y92         FDRE                                         r  module_rgb/rgb/digit_timer_reg[22]/C
                         clock pessimism             -0.232    -0.511    
    SLICE_X81Y92         FDRE (Hold_fdre_C_D)         0.105    -0.406    module_rgb/rgb/digit_timer_reg[22]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 module_rgb/rgb/digit_timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_rgb/rgb/digit_timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.602    -0.510    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y93         FDRE                                         r  module_rgb/rgb/digit_timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  module_rgb/rgb/digit_timer_reg[26]/Q
                         net (fo=2, routed)           0.120    -0.249    module_rgb/rgb/digit_timer_reg[26]
    SLICE_X81Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.138 r  module_rgb/rgb/digit_timer_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.138    module_rgb/rgb/digit_timer_reg[24]_i_1__0_n_5
    SLICE_X81Y93         FDRE                                         r  module_rgb/rgb/digit_timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.874    -0.278    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y93         FDRE                                         r  module_rgb/rgb/digit_timer_reg[26]/C
                         clock pessimism             -0.232    -0.510    
    SLICE_X81Y93         FDRE (Hold_fdre_C_D)         0.105    -0.405    module_rgb/rgb/digit_timer_reg[26]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 module_rgb/rgb/digit_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_rgb/rgb/digit_timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.600    -0.512    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y88         FDRE                                         r  module_rgb/rgb/digit_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  module_rgb/rgb/digit_timer_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.251    module_rgb/rgb/digit_timer_reg[6]
    SLICE_X81Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.140 r  module_rgb/rgb/digit_timer_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.140    module_rgb/rgb/digit_timer_reg[4]_i_1__0_n_5
    SLICE_X81Y88         FDRE                                         r  module_rgb/rgb/digit_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.872    -0.280    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y88         FDRE                                         r  module_rgb/rgb/digit_timer_reg[6]/C
                         clock pessimism             -0.232    -0.512    
    SLICE_X81Y88         FDRE (Hold_fdre_C_D)         0.105    -0.407    module_rgb/rgb/digit_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 module_rgb/rgb/digit_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_rgb/rgb/digit_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.600    -0.512    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y89         FDRE                                         r  module_rgb/rgb/digit_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  module_rgb/rgb/digit_timer_reg[10]/Q
                         net (fo=3, routed)           0.121    -0.250    module_rgb/rgb/digit_timer_reg[10]
    SLICE_X81Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.139 r  module_rgb/rgb/digit_timer_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.139    module_rgb/rgb/digit_timer_reg[8]_i_1__0_n_5
    SLICE_X81Y89         FDRE                                         r  module_rgb/rgb/digit_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.872    -0.280    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y89         FDRE                                         r  module_rgb/rgb/digit_timer_reg[10]/C
                         clock pessimism             -0.232    -0.512    
    SLICE_X81Y89         FDRE (Hold_fdre_C_D)         0.105    -0.407    module_rgb/rgb/digit_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 module_rgb/rgb/digit_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_rgb/rgb/digit_timer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.601    -0.511    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y90         FDRE                                         r  module_rgb/rgb/digit_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  module_rgb/rgb/digit_timer_reg[14]/Q
                         net (fo=3, routed)           0.121    -0.249    module_rgb/rgb/digit_timer_reg[14]
    SLICE_X81Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.138 r  module_rgb/rgb/digit_timer_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.138    module_rgb/rgb/digit_timer_reg[12]_i_1__0_n_5
    SLICE_X81Y90         FDRE                                         r  module_rgb/rgb/digit_timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.873    -0.279    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y90         FDRE                                         r  module_rgb/rgb/digit_timer_reg[14]/C
                         clock pessimism             -0.232    -0.511    
    SLICE_X81Y90         FDRE (Hold_fdre_C_D)         0.105    -0.406    module_rgb/rgb/digit_timer_reg[14]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y86    clock_divider/clk_en1_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y86    clock_divider/clk_en2_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y86    clock_divider/clk_out_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y86    clock_divider/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X82Y88    clock_divider/counter_reg[31]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X82Y81    clock_divider/counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X82Y81    clock_divider/counter_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X82Y82    clock_divider/counter_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    clock_divider/clk_en1_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    clock_divider/clk_en2_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    clock_divider/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    clock_divider/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y81    clock_divider/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y81    clock_divider/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y82    clock_divider/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y82    clock_divider/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y82    clock_divider/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y82    clock_divider/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    clock_divider/clk_en1_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    clock_divider/clk_en1_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    clock_divider/clk_en2_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    clock_divider/clk_en2_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    clock_divider/clk_out_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    clock_divider/clk_out_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    clock_divider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    clock_divider/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y88    clock_divider/counter_reg[31]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y88    clock_divider/counter_reg[31]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK
  To Clock:  clkfbout_WCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK_1

Setup :            0  Failing Endpoints,  Worst Slack       94.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.226ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.984ns (38.814%)  route 3.128ns (61.186%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.107     2.786    clock_divider/counter[31]
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.603    98.065    clock_divider/CLK_10MHZ
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[10]/C
                         clock pessimism             -0.414    97.651    
                         clock uncertainty           -0.211    97.441    
    SLICE_X82Y83         FDRE (Setup_fdre_C_R)       -0.429    97.012    clock_divider/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         97.012    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                 94.226    

Slack (MET) :             94.226ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.984ns (38.814%)  route 3.128ns (61.186%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.107     2.786    clock_divider/counter[31]
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.603    98.065    clock_divider/CLK_10MHZ
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[11]/C
                         clock pessimism             -0.414    97.651    
                         clock uncertainty           -0.211    97.441    
    SLICE_X82Y83         FDRE (Setup_fdre_C_R)       -0.429    97.012    clock_divider/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         97.012    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                 94.226    

Slack (MET) :             94.226ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.984ns (38.814%)  route 3.128ns (61.186%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.107     2.786    clock_divider/counter[31]
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.603    98.065    clock_divider/CLK_10MHZ
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[12]/C
                         clock pessimism             -0.414    97.651    
                         clock uncertainty           -0.211    97.441    
    SLICE_X82Y83         FDRE (Setup_fdre_C_R)       -0.429    97.012    clock_divider/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         97.012    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                 94.226    

Slack (MET) :             94.226ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.984ns (38.814%)  route 3.128ns (61.186%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.107     2.786    clock_divider/counter[31]
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.603    98.065    clock_divider/CLK_10MHZ
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[9]/C
                         clock pessimism             -0.414    97.651    
                         clock uncertainty           -0.211    97.441    
    SLICE_X82Y83         FDRE (Setup_fdre_C_R)       -0.429    97.012    clock_divider/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         97.012    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                 94.226    

Slack (MET) :             94.322ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.984ns (39.583%)  route 3.028ns (60.417%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 98.062 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.008     2.687    clock_divider/counter[31]
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.600    98.062    clock_divider/CLK_10MHZ
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[1]/C
                         clock pessimism             -0.414    97.648    
                         clock uncertainty           -0.211    97.438    
    SLICE_X82Y81         FDRE (Setup_fdre_C_R)       -0.429    97.009    clock_divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         97.009    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 94.322    

Slack (MET) :             94.322ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.984ns (39.583%)  route 3.028ns (60.417%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 98.062 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.008     2.687    clock_divider/counter[31]
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.600    98.062    clock_divider/CLK_10MHZ
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[2]/C
                         clock pessimism             -0.414    97.648    
                         clock uncertainty           -0.211    97.438    
    SLICE_X82Y81         FDRE (Setup_fdre_C_R)       -0.429    97.009    clock_divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         97.009    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 94.322    

Slack (MET) :             94.322ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.984ns (39.583%)  route 3.028ns (60.417%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 98.062 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.008     2.687    clock_divider/counter[31]
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.600    98.062    clock_divider/CLK_10MHZ
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[3]/C
                         clock pessimism             -0.414    97.648    
                         clock uncertainty           -0.211    97.438    
    SLICE_X82Y81         FDRE (Setup_fdre_C_R)       -0.429    97.009    clock_divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         97.009    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 94.322    

Slack (MET) :             94.322ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.984ns (39.583%)  route 3.028ns (60.417%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 98.062 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.008     2.687    clock_divider/counter[31]
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.600    98.062    clock_divider/CLK_10MHZ
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[4]/C
                         clock pessimism             -0.414    97.648    
                         clock uncertainty           -0.211    97.438    
    SLICE_X82Y81         FDRE (Setup_fdre_C_R)       -0.429    97.009    clock_divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         97.009    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 94.322    

Slack (MET) :             94.375ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 1.888ns (38.087%)  route 3.069ns (61.913%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 98.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.725    -2.322    clock_divider/CLK_10MHZ
    SLICE_X82Y85         FDRE                                         r  clock_divider/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.866 r  clock_divider/counter_reg[17]/Q
                         net (fo=4, routed)           1.292    -0.574    clock_divider/counter_reg_n_0_[17]
    SLICE_X85Y85         LUT4 (Prop_lut4_I2_O)        0.124    -0.450 r  clock_divider/counter1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    -0.450    clock_divider/counter1_carry__0_i_7_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.100 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.100    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.214 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.214    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.485 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.293    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.666 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.969     2.635    clock_divider/counter[31]
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.602    98.064    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[5]/C
                         clock pessimism             -0.414    97.650    
                         clock uncertainty           -0.211    97.440    
    SLICE_X82Y82         FDRE (Setup_fdre_C_R)       -0.429    97.011    clock_divider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         97.011    
                         arrival time                          -2.635    
  -------------------------------------------------------------------
                         slack                                 94.375    

Slack (MET) :             94.375ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 1.888ns (38.087%)  route 3.069ns (61.913%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 98.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.725    -2.322    clock_divider/CLK_10MHZ
    SLICE_X82Y85         FDRE                                         r  clock_divider/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.866 r  clock_divider/counter_reg[17]/Q
                         net (fo=4, routed)           1.292    -0.574    clock_divider/counter_reg_n_0_[17]
    SLICE_X85Y85         LUT4 (Prop_lut4_I2_O)        0.124    -0.450 r  clock_divider/counter1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    -0.450    clock_divider/counter1_carry__0_i_7_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.100 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.100    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.214 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.214    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.485 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.293    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.666 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.969     2.635    clock_divider/counter[31]
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.602    98.064    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[6]/C
                         clock pessimism             -0.414    97.650    
                         clock uncertainty           -0.211    97.440    
    SLICE_X82Y82         FDRE (Setup_fdre_C_R)       -0.429    97.011    clock_divider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         97.011    
                         arrival time                          -2.635    
  -------------------------------------------------------------------
                         slack                                 94.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display1_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.372%)  route 0.217ns (60.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.603    -0.509    module_display_view/sweept/CLK_10MHZ
    SLICE_X89Y84         FDSE                                         r  module_display_view/sweept/Display1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y84         FDSE (Prop_fdse_C_Q)         0.141    -0.368 r  module_display_view/sweept/Display1_reg[2]/Q
                         net (fo=1, routed)           0.217    -0.151    registros/register_pp2/D[2]
    SLICE_X85Y85         FDRE                                         r  registros/register_pp2/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.873    -0.279    registros/register_pp2/CLK_10MHZ
    SLICE_X85Y85         FDRE                                         r  registros/register_pp2/state_reg[2]/C
                         clock pessimism             -0.194    -0.473    
    SLICE_X85Y85         FDRE (Hold_fdre_C_D)         0.070    -0.403    registros/register_pp2/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.949%)  route 0.157ns (55.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.603    -0.509    module_display_view/sweept/CLK_10MHZ
    SLICE_X89Y84         FDSE                                         r  module_display_view/sweept/Display1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y84         FDSE (Prop_fdse_C_Q)         0.128    -0.381 r  module_display_view/sweept/Display1_reg[3]/Q
                         net (fo=1, routed)           0.157    -0.225    registros/register_pp2/D[3]
    SLICE_X87Y84         FDRE                                         r  registros/register_pp2/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.873    -0.279    registros/register_pp2/CLK_10MHZ
    SLICE_X87Y84         FDRE                                         r  registros/register_pp2/state_reg[3]/C
                         clock pessimism             -0.216    -0.495    
    SLICE_X87Y84         FDRE (Hold_fdre_C_D)         0.016    -0.479    registros/register_pp2/state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.894%)  route 0.168ns (53.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.597    -0.515    module_display_view/sweept/CLK_10MHZ
    SLICE_X80Y83         FDRE                                         r  module_display_view/sweept/Display3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDRE (Prop_fdre_C_Q)         0.148    -0.367 r  module_display_view/sweept/Display3_reg[0]/Q
                         net (fo=1, routed)           0.168    -0.200    registros/register_pp2/D[8]
    SLICE_X79Y83         FDRE                                         r  registros/register_pp2/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.865    -0.287    registros/register_pp2/CLK_10MHZ
    SLICE_X79Y83         FDRE                                         r  registros/register_pp2/state_reg[8]/C
                         clock pessimism             -0.194    -0.481    
    SLICE_X79Y83         FDRE (Hold_fdre_C_D)         0.019    -0.462    registros/register_pp2/state_reg[8]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display7_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.110%)  route 0.229ns (61.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.601    -0.511    module_display_view/sweept/CLK_10MHZ
    SLICE_X89Y82         FDRE                                         r  module_display_view/sweept/Display7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  module_display_view/sweept/Display7_reg[3]/Q
                         net (fo=1, routed)           0.229    -0.141    registros/register_pp2/D[24]
    SLICE_X85Y80         FDRE                                         r  registros/register_pp2/state_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.868    -0.284    registros/register_pp2/CLK_10MHZ
    SLICE_X85Y80         FDRE                                         r  registros/register_pp2/state_reg[27]/C
                         clock pessimism             -0.194    -0.478    
    SLICE_X85Y80         FDRE (Hold_fdre_C_D)         0.072    -0.406    registros/register_pp2/state_reg[27]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 module_rgb/rgb/digit_timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_rgb/rgb/digit_timer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.599    -0.513    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y87         FDRE                                         r  module_rgb/rgb/digit_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  module_rgb/rgb/digit_timer_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.252    module_rgb/rgb/digit_timer_reg[2]
    SLICE_X81Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.141 r  module_rgb/rgb/digit_timer_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000    -0.141    module_rgb/rgb/digit_timer_reg[0]_i_2__0_n_5
    SLICE_X81Y87         FDRE                                         r  module_rgb/rgb/digit_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.870    -0.282    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y87         FDRE                                         r  module_rgb/rgb/digit_timer_reg[2]/C
                         clock pessimism             -0.231    -0.513    
    SLICE_X81Y87         FDRE (Hold_fdre_C_D)         0.105    -0.408    module_rgb/rgb/digit_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 module_rgb/rgb/digit_timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_rgb/rgb/digit_timer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.601    -0.511    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y92         FDRE                                         r  module_rgb/rgb/digit_timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  module_rgb/rgb/digit_timer_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.250    module_rgb/rgb/digit_timer_reg[22]
    SLICE_X81Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.139 r  module_rgb/rgb/digit_timer_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.139    module_rgb/rgb/digit_timer_reg[20]_i_1__0_n_5
    SLICE_X81Y92         FDRE                                         r  module_rgb/rgb/digit_timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.873    -0.279    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y92         FDRE                                         r  module_rgb/rgb/digit_timer_reg[22]/C
                         clock pessimism             -0.232    -0.511    
    SLICE_X81Y92         FDRE (Hold_fdre_C_D)         0.105    -0.406    module_rgb/rgb/digit_timer_reg[22]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 module_rgb/rgb/digit_timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_rgb/rgb/digit_timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.602    -0.510    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y93         FDRE                                         r  module_rgb/rgb/digit_timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  module_rgb/rgb/digit_timer_reg[26]/Q
                         net (fo=2, routed)           0.120    -0.249    module_rgb/rgb/digit_timer_reg[26]
    SLICE_X81Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.138 r  module_rgb/rgb/digit_timer_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.138    module_rgb/rgb/digit_timer_reg[24]_i_1__0_n_5
    SLICE_X81Y93         FDRE                                         r  module_rgb/rgb/digit_timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.874    -0.278    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y93         FDRE                                         r  module_rgb/rgb/digit_timer_reg[26]/C
                         clock pessimism             -0.232    -0.510    
    SLICE_X81Y93         FDRE (Hold_fdre_C_D)         0.105    -0.405    module_rgb/rgb/digit_timer_reg[26]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 module_rgb/rgb/digit_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_rgb/rgb/digit_timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.600    -0.512    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y88         FDRE                                         r  module_rgb/rgb/digit_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  module_rgb/rgb/digit_timer_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.251    module_rgb/rgb/digit_timer_reg[6]
    SLICE_X81Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.140 r  module_rgb/rgb/digit_timer_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.140    module_rgb/rgb/digit_timer_reg[4]_i_1__0_n_5
    SLICE_X81Y88         FDRE                                         r  module_rgb/rgb/digit_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.872    -0.280    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y88         FDRE                                         r  module_rgb/rgb/digit_timer_reg[6]/C
                         clock pessimism             -0.232    -0.512    
    SLICE_X81Y88         FDRE (Hold_fdre_C_D)         0.105    -0.407    module_rgb/rgb/digit_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 module_rgb/rgb/digit_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_rgb/rgb/digit_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.600    -0.512    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y89         FDRE                                         r  module_rgb/rgb/digit_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  module_rgb/rgb/digit_timer_reg[10]/Q
                         net (fo=3, routed)           0.121    -0.250    module_rgb/rgb/digit_timer_reg[10]
    SLICE_X81Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.139 r  module_rgb/rgb/digit_timer_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.139    module_rgb/rgb/digit_timer_reg[8]_i_1__0_n_5
    SLICE_X81Y89         FDRE                                         r  module_rgb/rgb/digit_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.872    -0.280    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y89         FDRE                                         r  module_rgb/rgb/digit_timer_reg[10]/C
                         clock pessimism             -0.232    -0.512    
    SLICE_X81Y89         FDRE (Hold_fdre_C_D)         0.105    -0.407    module_rgb/rgb/digit_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 module_rgb/rgb/digit_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_rgb/rgb/digit_timer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.601    -0.511    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y90         FDRE                                         r  module_rgb/rgb/digit_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  module_rgb/rgb/digit_timer_reg[14]/Q
                         net (fo=3, routed)           0.121    -0.249    module_rgb/rgb/digit_timer_reg[14]
    SLICE_X81Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.138 r  module_rgb/rgb/digit_timer_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.138    module_rgb/rgb/digit_timer_reg[12]_i_1__0_n_5
    SLICE_X81Y90         FDRE                                         r  module_rgb/rgb/digit_timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.873    -0.279    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y90         FDRE                                         r  module_rgb/rgb/digit_timer_reg[14]/C
                         clock pessimism             -0.232    -0.511    
    SLICE_X81Y90         FDRE (Hold_fdre_C_D)         0.105    -0.406    module_rgb/rgb/digit_timer_reg[14]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y86    clock_divider/clk_en1_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y86    clock_divider/clk_en2_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y86    clock_divider/clk_out_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y86    clock_divider/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X82Y88    clock_divider/counter_reg[31]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X82Y81    clock_divider/counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X82Y81    clock_divider/counter_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X82Y82    clock_divider/counter_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    clock_divider/clk_en1_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    clock_divider/clk_en2_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    clock_divider/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    clock_divider/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y81    clock_divider/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y81    clock_divider/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y82    clock_divider/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y82    clock_divider/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y82    clock_divider/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y82    clock_divider/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    clock_divider/clk_en1_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    clock_divider/clk_en1_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    clock_divider/clk_en2_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    clock_divider/clk_en2_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    clock_divider/clk_out_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    clock_divider/clk_out_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    clock_divider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y86    clock_divider/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y88    clock_divider/counter_reg[31]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X82Y88    clock_divider/counter_reg[31]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK_1
  To Clock:  clkfbout_WCLK_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       94.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.210ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.984ns (38.814%)  route 3.128ns (61.186%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.107     2.786    clock_divider/counter[31]
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.603    98.065    clock_divider/CLK_10MHZ
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[10]/C
                         clock pessimism             -0.414    97.651    
                         clock uncertainty           -0.226    97.425    
    SLICE_X82Y83         FDRE (Setup_fdre_C_R)       -0.429    96.996    clock_divider/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         96.996    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                 94.210    

Slack (MET) :             94.210ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.984ns (38.814%)  route 3.128ns (61.186%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.107     2.786    clock_divider/counter[31]
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.603    98.065    clock_divider/CLK_10MHZ
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[11]/C
                         clock pessimism             -0.414    97.651    
                         clock uncertainty           -0.226    97.425    
    SLICE_X82Y83         FDRE (Setup_fdre_C_R)       -0.429    96.996    clock_divider/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         96.996    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                 94.210    

Slack (MET) :             94.210ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.984ns (38.814%)  route 3.128ns (61.186%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.107     2.786    clock_divider/counter[31]
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.603    98.065    clock_divider/CLK_10MHZ
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[12]/C
                         clock pessimism             -0.414    97.651    
                         clock uncertainty           -0.226    97.425    
    SLICE_X82Y83         FDRE (Setup_fdre_C_R)       -0.429    96.996    clock_divider/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         96.996    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                 94.210    

Slack (MET) :             94.210ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.984ns (38.814%)  route 3.128ns (61.186%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.107     2.786    clock_divider/counter[31]
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.603    98.065    clock_divider/CLK_10MHZ
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[9]/C
                         clock pessimism             -0.414    97.651    
                         clock uncertainty           -0.226    97.425    
    SLICE_X82Y83         FDRE (Setup_fdre_C_R)       -0.429    96.996    clock_divider/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         96.996    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                 94.210    

Slack (MET) :             94.307ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.984ns (39.583%)  route 3.028ns (60.417%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 98.062 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.008     2.687    clock_divider/counter[31]
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.600    98.062    clock_divider/CLK_10MHZ
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[1]/C
                         clock pessimism             -0.414    97.648    
                         clock uncertainty           -0.226    97.422    
    SLICE_X82Y81         FDRE (Setup_fdre_C_R)       -0.429    96.993    clock_divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         96.993    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 94.307    

Slack (MET) :             94.307ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.984ns (39.583%)  route 3.028ns (60.417%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 98.062 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.008     2.687    clock_divider/counter[31]
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.600    98.062    clock_divider/CLK_10MHZ
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[2]/C
                         clock pessimism             -0.414    97.648    
                         clock uncertainty           -0.226    97.422    
    SLICE_X82Y81         FDRE (Setup_fdre_C_R)       -0.429    96.993    clock_divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         96.993    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 94.307    

Slack (MET) :             94.307ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.984ns (39.583%)  route 3.028ns (60.417%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 98.062 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.008     2.687    clock_divider/counter[31]
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.600    98.062    clock_divider/CLK_10MHZ
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[3]/C
                         clock pessimism             -0.414    97.648    
                         clock uncertainty           -0.226    97.422    
    SLICE_X82Y81         FDRE (Setup_fdre_C_R)       -0.429    96.993    clock_divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         96.993    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 94.307    

Slack (MET) :             94.307ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.984ns (39.583%)  route 3.028ns (60.417%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 98.062 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.008     2.687    clock_divider/counter[31]
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.600    98.062    clock_divider/CLK_10MHZ
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[4]/C
                         clock pessimism             -0.414    97.648    
                         clock uncertainty           -0.226    97.422    
    SLICE_X82Y81         FDRE (Setup_fdre_C_R)       -0.429    96.993    clock_divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         96.993    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 94.307    

Slack (MET) :             94.360ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 1.888ns (38.087%)  route 3.069ns (61.913%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 98.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.725    -2.322    clock_divider/CLK_10MHZ
    SLICE_X82Y85         FDRE                                         r  clock_divider/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.866 r  clock_divider/counter_reg[17]/Q
                         net (fo=4, routed)           1.292    -0.574    clock_divider/counter_reg_n_0_[17]
    SLICE_X85Y85         LUT4 (Prop_lut4_I2_O)        0.124    -0.450 r  clock_divider/counter1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    -0.450    clock_divider/counter1_carry__0_i_7_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.100 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.100    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.214 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.214    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.485 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.293    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.666 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.969     2.635    clock_divider/counter[31]
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.602    98.064    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[5]/C
                         clock pessimism             -0.414    97.650    
                         clock uncertainty           -0.226    97.424    
    SLICE_X82Y82         FDRE (Setup_fdre_C_R)       -0.429    96.995    clock_divider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         96.995    
                         arrival time                          -2.635    
  -------------------------------------------------------------------
                         slack                                 94.360    

Slack (MET) :             94.360ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 1.888ns (38.087%)  route 3.069ns (61.913%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 98.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.725    -2.322    clock_divider/CLK_10MHZ
    SLICE_X82Y85         FDRE                                         r  clock_divider/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.866 r  clock_divider/counter_reg[17]/Q
                         net (fo=4, routed)           1.292    -0.574    clock_divider/counter_reg_n_0_[17]
    SLICE_X85Y85         LUT4 (Prop_lut4_I2_O)        0.124    -0.450 r  clock_divider/counter1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    -0.450    clock_divider/counter1_carry__0_i_7_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.100 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.100    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.214 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.214    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.485 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.293    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.666 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.969     2.635    clock_divider/counter[31]
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.602    98.064    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[6]/C
                         clock pessimism             -0.414    97.650    
                         clock uncertainty           -0.226    97.424    
    SLICE_X82Y82         FDRE (Setup_fdre_C_R)       -0.429    96.995    clock_divider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         96.995    
                         arrival time                          -2.635    
  -------------------------------------------------------------------
                         slack                                 94.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display1_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.372%)  route 0.217ns (60.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.603    -0.509    module_display_view/sweept/CLK_10MHZ
    SLICE_X89Y84         FDSE                                         r  module_display_view/sweept/Display1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y84         FDSE (Prop_fdse_C_Q)         0.141    -0.368 r  module_display_view/sweept/Display1_reg[2]/Q
                         net (fo=1, routed)           0.217    -0.151    registros/register_pp2/D[2]
    SLICE_X85Y85         FDRE                                         r  registros/register_pp2/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.873    -0.279    registros/register_pp2/CLK_10MHZ
    SLICE_X85Y85         FDRE                                         r  registros/register_pp2/state_reg[2]/C
                         clock pessimism             -0.194    -0.473    
                         clock uncertainty            0.226    -0.247    
    SLICE_X85Y85         FDRE (Hold_fdre_C_D)         0.070    -0.177    registros/register_pp2/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.949%)  route 0.157ns (55.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.603    -0.509    module_display_view/sweept/CLK_10MHZ
    SLICE_X89Y84         FDSE                                         r  module_display_view/sweept/Display1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y84         FDSE (Prop_fdse_C_Q)         0.128    -0.381 r  module_display_view/sweept/Display1_reg[3]/Q
                         net (fo=1, routed)           0.157    -0.225    registros/register_pp2/D[3]
    SLICE_X87Y84         FDRE                                         r  registros/register_pp2/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.873    -0.279    registros/register_pp2/CLK_10MHZ
    SLICE_X87Y84         FDRE                                         r  registros/register_pp2/state_reg[3]/C
                         clock pessimism             -0.216    -0.495    
                         clock uncertainty            0.226    -0.269    
    SLICE_X87Y84         FDRE (Hold_fdre_C_D)         0.016    -0.253    registros/register_pp2/state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.894%)  route 0.168ns (53.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.597    -0.515    module_display_view/sweept/CLK_10MHZ
    SLICE_X80Y83         FDRE                                         r  module_display_view/sweept/Display3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDRE (Prop_fdre_C_Q)         0.148    -0.367 r  module_display_view/sweept/Display3_reg[0]/Q
                         net (fo=1, routed)           0.168    -0.200    registros/register_pp2/D[8]
    SLICE_X79Y83         FDRE                                         r  registros/register_pp2/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.865    -0.287    registros/register_pp2/CLK_10MHZ
    SLICE_X79Y83         FDRE                                         r  registros/register_pp2/state_reg[8]/C
                         clock pessimism             -0.194    -0.481    
                         clock uncertainty            0.226    -0.255    
    SLICE_X79Y83         FDRE (Hold_fdre_C_D)         0.019    -0.236    registros/register_pp2/state_reg[8]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display7_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.110%)  route 0.229ns (61.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.601    -0.511    module_display_view/sweept/CLK_10MHZ
    SLICE_X89Y82         FDRE                                         r  module_display_view/sweept/Display7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  module_display_view/sweept/Display7_reg[3]/Q
                         net (fo=1, routed)           0.229    -0.141    registros/register_pp2/D[24]
    SLICE_X85Y80         FDRE                                         r  registros/register_pp2/state_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.868    -0.284    registros/register_pp2/CLK_10MHZ
    SLICE_X85Y80         FDRE                                         r  registros/register_pp2/state_reg[27]/C
                         clock pessimism             -0.194    -0.478    
                         clock uncertainty            0.226    -0.252    
    SLICE_X85Y80         FDRE (Hold_fdre_C_D)         0.072    -0.180    registros/register_pp2/state_reg[27]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 module_rgb/rgb/digit_timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_rgb/rgb/digit_timer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.599    -0.513    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y87         FDRE                                         r  module_rgb/rgb/digit_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  module_rgb/rgb/digit_timer_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.252    module_rgb/rgb/digit_timer_reg[2]
    SLICE_X81Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.141 r  module_rgb/rgb/digit_timer_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000    -0.141    module_rgb/rgb/digit_timer_reg[0]_i_2__0_n_5
    SLICE_X81Y87         FDRE                                         r  module_rgb/rgb/digit_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.870    -0.282    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y87         FDRE                                         r  module_rgb/rgb/digit_timer_reg[2]/C
                         clock pessimism             -0.231    -0.513    
                         clock uncertainty            0.226    -0.287    
    SLICE_X81Y87         FDRE (Hold_fdre_C_D)         0.105    -0.182    module_rgb/rgb/digit_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 module_rgb/rgb/digit_timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_rgb/rgb/digit_timer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.601    -0.511    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y92         FDRE                                         r  module_rgb/rgb/digit_timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  module_rgb/rgb/digit_timer_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.250    module_rgb/rgb/digit_timer_reg[22]
    SLICE_X81Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.139 r  module_rgb/rgb/digit_timer_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.139    module_rgb/rgb/digit_timer_reg[20]_i_1__0_n_5
    SLICE_X81Y92         FDRE                                         r  module_rgb/rgb/digit_timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.873    -0.279    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y92         FDRE                                         r  module_rgb/rgb/digit_timer_reg[22]/C
                         clock pessimism             -0.232    -0.511    
                         clock uncertainty            0.226    -0.285    
    SLICE_X81Y92         FDRE (Hold_fdre_C_D)         0.105    -0.180    module_rgb/rgb/digit_timer_reg[22]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 module_rgb/rgb/digit_timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_rgb/rgb/digit_timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.602    -0.510    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y93         FDRE                                         r  module_rgb/rgb/digit_timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  module_rgb/rgb/digit_timer_reg[26]/Q
                         net (fo=2, routed)           0.120    -0.249    module_rgb/rgb/digit_timer_reg[26]
    SLICE_X81Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.138 r  module_rgb/rgb/digit_timer_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.138    module_rgb/rgb/digit_timer_reg[24]_i_1__0_n_5
    SLICE_X81Y93         FDRE                                         r  module_rgb/rgb/digit_timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.874    -0.278    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y93         FDRE                                         r  module_rgb/rgb/digit_timer_reg[26]/C
                         clock pessimism             -0.232    -0.510    
                         clock uncertainty            0.226    -0.284    
    SLICE_X81Y93         FDRE (Hold_fdre_C_D)         0.105    -0.179    module_rgb/rgb/digit_timer_reg[26]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 module_rgb/rgb/digit_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_rgb/rgb/digit_timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.600    -0.512    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y88         FDRE                                         r  module_rgb/rgb/digit_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  module_rgb/rgb/digit_timer_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.251    module_rgb/rgb/digit_timer_reg[6]
    SLICE_X81Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.140 r  module_rgb/rgb/digit_timer_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.140    module_rgb/rgb/digit_timer_reg[4]_i_1__0_n_5
    SLICE_X81Y88         FDRE                                         r  module_rgb/rgb/digit_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.872    -0.280    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y88         FDRE                                         r  module_rgb/rgb/digit_timer_reg[6]/C
                         clock pessimism             -0.232    -0.512    
                         clock uncertainty            0.226    -0.286    
    SLICE_X81Y88         FDRE (Hold_fdre_C_D)         0.105    -0.181    module_rgb/rgb/digit_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 module_rgb/rgb/digit_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_rgb/rgb/digit_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.600    -0.512    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y89         FDRE                                         r  module_rgb/rgb/digit_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  module_rgb/rgb/digit_timer_reg[10]/Q
                         net (fo=3, routed)           0.121    -0.250    module_rgb/rgb/digit_timer_reg[10]
    SLICE_X81Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.139 r  module_rgb/rgb/digit_timer_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.139    module_rgb/rgb/digit_timer_reg[8]_i_1__0_n_5
    SLICE_X81Y89         FDRE                                         r  module_rgb/rgb/digit_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.872    -0.280    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y89         FDRE                                         r  module_rgb/rgb/digit_timer_reg[10]/C
                         clock pessimism             -0.232    -0.512    
                         clock uncertainty            0.226    -0.286    
    SLICE_X81Y89         FDRE (Hold_fdre_C_D)         0.105    -0.181    module_rgb/rgb/digit_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 module_rgb/rgb/digit_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_rgb/rgb/digit_timer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.601    -0.511    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y90         FDRE                                         r  module_rgb/rgb/digit_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  module_rgb/rgb/digit_timer_reg[14]/Q
                         net (fo=3, routed)           0.121    -0.249    module_rgb/rgb/digit_timer_reg[14]
    SLICE_X81Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.138 r  module_rgb/rgb/digit_timer_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.138    module_rgb/rgb/digit_timer_reg[12]_i_1__0_n_5
    SLICE_X81Y90         FDRE                                         r  module_rgb/rgb/digit_timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.873    -0.279    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y90         FDRE                                         r  module_rgb/rgb/digit_timer_reg[14]/C
                         clock pessimism             -0.232    -0.511    
                         clock uncertainty            0.226    -0.285    
    SLICE_X81Y90         FDRE (Hold_fdre_C_D)         0.105    -0.180    module_rgb/rgb/digit_timer_reg[14]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.042    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK_1

Setup :            0  Failing Endpoints,  Worst Slack       94.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.210ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.984ns (38.814%)  route 3.128ns (61.186%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.107     2.786    clock_divider/counter[31]
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.603    98.065    clock_divider/CLK_10MHZ
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[10]/C
                         clock pessimism             -0.414    97.651    
                         clock uncertainty           -0.226    97.425    
    SLICE_X82Y83         FDRE (Setup_fdre_C_R)       -0.429    96.996    clock_divider/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         96.996    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                 94.210    

Slack (MET) :             94.210ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.984ns (38.814%)  route 3.128ns (61.186%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.107     2.786    clock_divider/counter[31]
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.603    98.065    clock_divider/CLK_10MHZ
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[11]/C
                         clock pessimism             -0.414    97.651    
                         clock uncertainty           -0.226    97.425    
    SLICE_X82Y83         FDRE (Setup_fdre_C_R)       -0.429    96.996    clock_divider/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         96.996    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                 94.210    

Slack (MET) :             94.210ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.984ns (38.814%)  route 3.128ns (61.186%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.107     2.786    clock_divider/counter[31]
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.603    98.065    clock_divider/CLK_10MHZ
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[12]/C
                         clock pessimism             -0.414    97.651    
                         clock uncertainty           -0.226    97.425    
    SLICE_X82Y83         FDRE (Setup_fdre_C_R)       -0.429    96.996    clock_divider/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         96.996    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                 94.210    

Slack (MET) :             94.210ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 1.984ns (38.814%)  route 3.128ns (61.186%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 98.065 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.107     2.786    clock_divider/counter[31]
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.603    98.065    clock_divider/CLK_10MHZ
    SLICE_X82Y83         FDRE                                         r  clock_divider/counter_reg[9]/C
                         clock pessimism             -0.414    97.651    
                         clock uncertainty           -0.226    97.425    
    SLICE_X82Y83         FDRE (Setup_fdre_C_R)       -0.429    96.996    clock_divider/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         96.996    
                         arrival time                          -2.786    
  -------------------------------------------------------------------
                         slack                                 94.210    

Slack (MET) :             94.307ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.984ns (39.583%)  route 3.028ns (60.417%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 98.062 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.008     2.687    clock_divider/counter[31]
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.600    98.062    clock_divider/CLK_10MHZ
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[1]/C
                         clock pessimism             -0.414    97.648    
                         clock uncertainty           -0.226    97.422    
    SLICE_X82Y81         FDRE (Setup_fdre_C_R)       -0.429    96.993    clock_divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         96.993    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 94.307    

Slack (MET) :             94.307ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.984ns (39.583%)  route 3.028ns (60.417%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 98.062 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.008     2.687    clock_divider/counter[31]
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.600    98.062    clock_divider/CLK_10MHZ
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[2]/C
                         clock pessimism             -0.414    97.648    
                         clock uncertainty           -0.226    97.422    
    SLICE_X82Y81         FDRE (Setup_fdre_C_R)       -0.429    96.993    clock_divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         96.993    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 94.307    

Slack (MET) :             94.307ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.984ns (39.583%)  route 3.028ns (60.417%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 98.062 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.008     2.687    clock_divider/counter[31]
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.600    98.062    clock_divider/CLK_10MHZ
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[3]/C
                         clock pessimism             -0.414    97.648    
                         clock uncertainty           -0.226    97.422    
    SLICE_X82Y81         FDRE (Setup_fdre_C_R)       -0.429    96.993    clock_divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         96.993    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 94.307    

Slack (MET) :             94.307ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.984ns (39.583%)  route 3.028ns (60.417%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.938ns = ( 98.062 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.326ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.721    -2.326    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456    -1.870 r  clock_divider/counter_reg[7]/Q
                         net (fo=4, routed)           1.212    -0.658    clock_divider/counter_reg_n_0_[7]
    SLICE_X85Y84         LUT4 (Prop_lut4_I2_O)        0.124    -0.534 r  clock_divider/counter1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.534    clock_divider/counter1_carry_i_8_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.002 r  clock_divider/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.002    clock_divider/counter1_carry_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.112 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.112    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.226 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.226    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.497 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.305    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.678 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.008     2.687    clock_divider/counter[31]
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.600    98.062    clock_divider/CLK_10MHZ
    SLICE_X82Y81         FDRE                                         r  clock_divider/counter_reg[4]/C
                         clock pessimism             -0.414    97.648    
                         clock uncertainty           -0.226    97.422    
    SLICE_X82Y81         FDRE (Setup_fdre_C_R)       -0.429    96.993    clock_divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         96.993    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 94.307    

Slack (MET) :             94.360ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 1.888ns (38.087%)  route 3.069ns (61.913%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 98.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.725    -2.322    clock_divider/CLK_10MHZ
    SLICE_X82Y85         FDRE                                         r  clock_divider/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.866 r  clock_divider/counter_reg[17]/Q
                         net (fo=4, routed)           1.292    -0.574    clock_divider/counter_reg_n_0_[17]
    SLICE_X85Y85         LUT4 (Prop_lut4_I2_O)        0.124    -0.450 r  clock_divider/counter1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    -0.450    clock_divider/counter1_carry__0_i_7_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.100 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.100    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.214 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.214    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.485 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.293    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.666 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.969     2.635    clock_divider/counter[31]
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.602    98.064    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[5]/C
                         clock pessimism             -0.414    97.650    
                         clock uncertainty           -0.226    97.424    
    SLICE_X82Y82         FDRE (Setup_fdre_C_R)       -0.429    96.995    clock_divider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         96.995    
                         arrival time                          -2.635    
  -------------------------------------------------------------------
                         slack                                 94.360    

Slack (MET) :             94.360ns  (required time - arrival time)
  Source:                 clock_divider/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clock_divider/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 1.888ns (38.087%)  route 3.069ns (61.913%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 98.064 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.725    -2.322    clock_divider/CLK_10MHZ
    SLICE_X82Y85         FDRE                                         r  clock_divider/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.866 r  clock_divider/counter_reg[17]/Q
                         net (fo=4, routed)           1.292    -0.574    clock_divider/counter_reg_n_0_[17]
    SLICE_X85Y85         LUT4 (Prop_lut4_I2_O)        0.124    -0.450 r  clock_divider/counter1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    -0.450    clock_divider/counter1_carry__0_i_7_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.100 r  clock_divider/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.100    clock_divider/counter1_carry__0_n_0
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.214 r  clock_divider/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.214    clock_divider/counter1_carry__1_n_0
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.485 r  clock_divider/counter1_carry__2/CO[0]
                         net (fo=2, routed)           0.809     1.293    clock_divider/counter1_carry__2_n_3
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.373     1.666 r  clock_divider/counter[31]_i_1/O
                         net (fo=31, routed)          0.969     2.635    clock_divider/counter[31]
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         1.602    98.064    clock_divider/CLK_10MHZ
    SLICE_X82Y82         FDRE                                         r  clock_divider/counter_reg[6]/C
                         clock pessimism             -0.414    97.650    
                         clock uncertainty           -0.226    97.424    
    SLICE_X82Y82         FDRE (Setup_fdre_C_R)       -0.429    96.995    clock_divider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         96.995    
                         arrival time                          -2.635    
  -------------------------------------------------------------------
                         slack                                 94.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display1_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.372%)  route 0.217ns (60.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.603    -0.509    module_display_view/sweept/CLK_10MHZ
    SLICE_X89Y84         FDSE                                         r  module_display_view/sweept/Display1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y84         FDSE (Prop_fdse_C_Q)         0.141    -0.368 r  module_display_view/sweept/Display1_reg[2]/Q
                         net (fo=1, routed)           0.217    -0.151    registros/register_pp2/D[2]
    SLICE_X85Y85         FDRE                                         r  registros/register_pp2/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.873    -0.279    registros/register_pp2/CLK_10MHZ
    SLICE_X85Y85         FDRE                                         r  registros/register_pp2/state_reg[2]/C
                         clock pessimism             -0.194    -0.473    
                         clock uncertainty            0.226    -0.247    
    SLICE_X85Y85         FDRE (Hold_fdre_C_D)         0.070    -0.177    registros/register_pp2/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display1_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.949%)  route 0.157ns (55.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.603    -0.509    module_display_view/sweept/CLK_10MHZ
    SLICE_X89Y84         FDSE                                         r  module_display_view/sweept/Display1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y84         FDSE (Prop_fdse_C_Q)         0.128    -0.381 r  module_display_view/sweept/Display1_reg[3]/Q
                         net (fo=1, routed)           0.157    -0.225    registros/register_pp2/D[3]
    SLICE_X87Y84         FDRE                                         r  registros/register_pp2/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.873    -0.279    registros/register_pp2/CLK_10MHZ
    SLICE_X87Y84         FDRE                                         r  registros/register_pp2/state_reg[3]/C
                         clock pessimism             -0.216    -0.495    
                         clock uncertainty            0.226    -0.269    
    SLICE_X87Y84         FDRE (Hold_fdre_C_D)         0.016    -0.253    registros/register_pp2/state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.894%)  route 0.168ns (53.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.597    -0.515    module_display_view/sweept/CLK_10MHZ
    SLICE_X80Y83         FDRE                                         r  module_display_view/sweept/Display3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDRE (Prop_fdre_C_Q)         0.148    -0.367 r  module_display_view/sweept/Display3_reg[0]/Q
                         net (fo=1, routed)           0.168    -0.200    registros/register_pp2/D[8]
    SLICE_X79Y83         FDRE                                         r  registros/register_pp2/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.865    -0.287    registros/register_pp2/CLK_10MHZ
    SLICE_X79Y83         FDRE                                         r  registros/register_pp2/state_reg[8]/C
                         clock pessimism             -0.194    -0.481    
                         clock uncertainty            0.226    -0.255    
    SLICE_X79Y83         FDRE (Hold_fdre_C_D)         0.019    -0.236    registros/register_pp2/state_reg[8]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 module_display_view/sweept/Display7_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            registros/register_pp2/state_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.110%)  route 0.229ns (61.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.601    -0.511    module_display_view/sweept/CLK_10MHZ
    SLICE_X89Y82         FDRE                                         r  module_display_view/sweept/Display7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  module_display_view/sweept/Display7_reg[3]/Q
                         net (fo=1, routed)           0.229    -0.141    registros/register_pp2/D[24]
    SLICE_X85Y80         FDRE                                         r  registros/register_pp2/state_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.868    -0.284    registros/register_pp2/CLK_10MHZ
    SLICE_X85Y80         FDRE                                         r  registros/register_pp2/state_reg[27]/C
                         clock pessimism             -0.194    -0.478    
                         clock uncertainty            0.226    -0.252    
    SLICE_X85Y80         FDRE (Hold_fdre_C_D)         0.072    -0.180    registros/register_pp2/state_reg[27]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 module_rgb/rgb/digit_timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_rgb/rgb/digit_timer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.599    -0.513    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y87         FDRE                                         r  module_rgb/rgb/digit_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  module_rgb/rgb/digit_timer_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.252    module_rgb/rgb/digit_timer_reg[2]
    SLICE_X81Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.141 r  module_rgb/rgb/digit_timer_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000    -0.141    module_rgb/rgb/digit_timer_reg[0]_i_2__0_n_5
    SLICE_X81Y87         FDRE                                         r  module_rgb/rgb/digit_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.870    -0.282    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y87         FDRE                                         r  module_rgb/rgb/digit_timer_reg[2]/C
                         clock pessimism             -0.231    -0.513    
                         clock uncertainty            0.226    -0.287    
    SLICE_X81Y87         FDRE (Hold_fdre_C_D)         0.105    -0.182    module_rgb/rgb/digit_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 module_rgb/rgb/digit_timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_rgb/rgb/digit_timer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.601    -0.511    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y92         FDRE                                         r  module_rgb/rgb/digit_timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  module_rgb/rgb/digit_timer_reg[22]/Q
                         net (fo=2, routed)           0.120    -0.250    module_rgb/rgb/digit_timer_reg[22]
    SLICE_X81Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.139 r  module_rgb/rgb/digit_timer_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.139    module_rgb/rgb/digit_timer_reg[20]_i_1__0_n_5
    SLICE_X81Y92         FDRE                                         r  module_rgb/rgb/digit_timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.873    -0.279    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y92         FDRE                                         r  module_rgb/rgb/digit_timer_reg[22]/C
                         clock pessimism             -0.232    -0.511    
                         clock uncertainty            0.226    -0.285    
    SLICE_X81Y92         FDRE (Hold_fdre_C_D)         0.105    -0.180    module_rgb/rgb/digit_timer_reg[22]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 module_rgb/rgb/digit_timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_rgb/rgb/digit_timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.602    -0.510    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y93         FDRE                                         r  module_rgb/rgb/digit_timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  module_rgb/rgb/digit_timer_reg[26]/Q
                         net (fo=2, routed)           0.120    -0.249    module_rgb/rgb/digit_timer_reg[26]
    SLICE_X81Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.138 r  module_rgb/rgb/digit_timer_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.138    module_rgb/rgb/digit_timer_reg[24]_i_1__0_n_5
    SLICE_X81Y93         FDRE                                         r  module_rgb/rgb/digit_timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.874    -0.278    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y93         FDRE                                         r  module_rgb/rgb/digit_timer_reg[26]/C
                         clock pessimism             -0.232    -0.510    
                         clock uncertainty            0.226    -0.284    
    SLICE_X81Y93         FDRE (Hold_fdre_C_D)         0.105    -0.179    module_rgb/rgb/digit_timer_reg[26]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 module_rgb/rgb/digit_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_rgb/rgb/digit_timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.600    -0.512    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y88         FDRE                                         r  module_rgb/rgb/digit_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  module_rgb/rgb/digit_timer_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.251    module_rgb/rgb/digit_timer_reg[6]
    SLICE_X81Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.140 r  module_rgb/rgb/digit_timer_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.140    module_rgb/rgb/digit_timer_reg[4]_i_1__0_n_5
    SLICE_X81Y88         FDRE                                         r  module_rgb/rgb/digit_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.872    -0.280    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y88         FDRE                                         r  module_rgb/rgb/digit_timer_reg[6]/C
                         clock pessimism             -0.232    -0.512    
                         clock uncertainty            0.226    -0.286    
    SLICE_X81Y88         FDRE (Hold_fdre_C_D)         0.105    -0.181    module_rgb/rgb/digit_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 module_rgb/rgb/digit_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_rgb/rgb/digit_timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.600    -0.512    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y89         FDRE                                         r  module_rgb/rgb/digit_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  module_rgb/rgb/digit_timer_reg[10]/Q
                         net (fo=3, routed)           0.121    -0.250    module_rgb/rgb/digit_timer_reg[10]
    SLICE_X81Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.139 r  module_rgb/rgb/digit_timer_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.139    module_rgb/rgb/digit_timer_reg[8]_i_1__0_n_5
    SLICE_X81Y89         FDRE                                         r  module_rgb/rgb/digit_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.872    -0.280    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y89         FDRE                                         r  module_rgb/rgb/digit_timer_reg[10]/C
                         clock pessimism             -0.232    -0.512    
                         clock uncertainty            0.226    -0.286    
    SLICE_X81Y89         FDRE (Hold_fdre_C_D)         0.105    -0.181    module_rgb/rgb/digit_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 module_rgb/rgb/digit_timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_rgb/rgb/digit_timer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.601    -0.511    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y90         FDRE                                         r  module_rgb/rgb/digit_timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  module_rgb/rgb/digit_timer_reg[14]/Q
                         net (fo=3, routed)           0.121    -0.249    module_rgb/rgb/digit_timer_reg[14]
    SLICE_X81Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.138 r  module_rgb/rgb/digit_timer_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.138    module_rgb/rgb/digit_timer_reg[12]_i_1__0_n_5
    SLICE_X81Y90         FDRE                                         r  module_rgb/rgb/digit_timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=224, routed)         0.873    -0.279    module_rgb/rgb/CLK_10MHZ
    SLICE_X81Y90         FDRE                                         r  module_rgb/rgb/digit_timer_reg[14]/C
                         clock pessimism             -0.232    -0.511    
                         clock uncertainty            0.226    -0.285    
    SLICE_X81Y90         FDRE (Hold_fdre_C_D)         0.105    -0.180    module_rgb/rgb/digit_timer_reg[14]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.042    





