INFO-FLOW: Workspace /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1 opened at Sun Sep 15 03:34:58 EDT 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.12 sec.
Execute   set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
Execute     create_platform xc7a35tcpg236-1 -board  
DBG:HLSDevice: Trying to load device library: /eda/xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /eda/xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
Command     create_platform done; 4.97 sec.
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 5.17 sec.
Execute   create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.449 GB.
Execute       set_directive_top neural_network -name=neural_network 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'weights.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling weights.cpp as C++
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang weights.cpp -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/weights.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /eda/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/weights.pp.0.cpp -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/weights.cpp.clang.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/weights.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/weights.pp.0.cpp -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/clang.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/weights.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/.systemc_flag -fix-errors /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/weights.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.62 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/weights.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/all.directive.json -fix-errors /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/weights.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.61 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/weights.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/weights.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/weights.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/weights.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/weights.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /eda/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.03 sec.
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/weights.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/weights.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/weights.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/weights.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/weights.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/weights.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/weights.bc -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/weights.pp.0.cpp.clang.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/weights.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'nn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling nn.cpp as C++
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang nn.cpp -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/nn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /eda/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/nn.pp.0.cpp -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/nn.cpp.clang.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/nn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/nn.pp.0.cpp -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/clang.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/nn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/.systemc_flag -fix-errors /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/nn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 5.7 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/nn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/all.directive.json -fix-errors /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/nn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 6.02 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/nn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/nn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/nn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/nn.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/nn.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 9.76 sec.
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/nn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/nn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/nn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/nn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/nn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/nn.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/nn.bc -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/nn.pp.0.cpp.clang.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/nn.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 41.01 seconds. CPU system time: 3.8 seconds. Elapsed time: 45.06 seconds; current allocated memory: 1.455 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/weights.g.bc" "/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/nn.g.bc"  
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/weights.g.bc /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/nn.g.bc -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.0.bc > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.2 sec.
Execute       run_link_or_opt -opt -out /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.22 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /eda/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /eda/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /eda/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /eda/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 2.01 sec.
Execute       run_link_or_opt -opt -out /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=neural_network -reflow-float-conversion 
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=neural_network -reflow-float-conversion -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.9 sec.
Execute       run_link_or_opt -out /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /eda/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /eda/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.21 sec.
Execute       run_link_or_opt -opt -out /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=neural_network 
INFO-FLOW: run_clang exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=neural_network -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.25 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /eda/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=neural_network -mllvm -hls-db-dir -mllvm /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 2> /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute       send_msg_by_id INFO @200-1995@%s%s%s 54,733 Compile/Link /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 54,733 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 20,294 Unroll/Inline /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 20,294 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,217 Performance/Pipeline /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,217 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,274 Optimizations /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,274 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'softmax(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'neural_network(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (nn.cpp:92:5)
INFO: [HLS 214-131] Inlining function 'relu(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'neural_network(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (nn.cpp:75:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_39_3' is marked as complete unroll implied by the pipeline pragma (nn.cpp:39:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_2' is marked as complete unroll implied by the pipeline pragma (nn.cpp:31:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_24_1' is marked as complete unroll implied by the pipeline pragma (nn.cpp:24:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_80_3' is marked as complete unroll implied by the pipeline pragma (nn.cpp:80:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_83_4' is marked as complete unroll implied by the pipeline pragma (nn.cpp:83:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_67_1' is marked as complete unroll implied by the pipeline pragma (nn.cpp:67:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_70_2' is marked as complete unroll implied by the pipeline pragma (nn.cpp:70:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_279_11' is marked as complete unroll implied by the pipeline pragma (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:279:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_275_10' is marked as complete unroll implied by the pipeline pragma (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:275:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_269_9' is marked as complete unroll implied by the pipeline pragma (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:269:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_204_8' is marked as complete unroll implied by the pipeline pragma (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:204:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_196_7' is marked as complete unroll implied by the pipeline pragma (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:196:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (nn.cpp:39:22) in function 'neural_network' completely with a factor of 5 (nn.cpp:46:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_39_3' (nn.cpp:39:22) in function 'neural_network' has been removed because the loop is unrolled completely (nn.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_2' (nn.cpp:31:22) in function 'neural_network' completely with a factor of 5 (nn.cpp:46:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_31_2' (nn.cpp:31:22) in function 'neural_network' has been removed because the loop is unrolled completely (nn.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_1' (nn.cpp:24:22) in function 'neural_network' completely with a factor of 4 (nn.cpp:46:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_24_1' (nn.cpp:24:22) in function 'neural_network' has been removed because the loop is unrolled completely (nn.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_3' (nn.cpp:80:19) in function 'neural_network' completely with a factor of 5 (nn.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_4' (nn.cpp:83:26) in function 'neural_network' completely with a factor of 20 (nn.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_1' (nn.cpp:67:19) in function 'neural_network' completely with a factor of 20 (nn.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_70_2' (nn.cpp:70:26) in function 'neural_network' completely with a factor of 18 (nn.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_279_11' (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:279:36) in function 'exp_reduce::exp<17, 9>' completely with a factor of 19 (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_275_10' (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:275:36) in function 'exp_reduce::exp<17, 9>' completely with a factor of 3 (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_269_9' (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:269:31) in function 'exp_reduce::exp<17, 9>' completely with a factor of 3 (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_204_8' (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:204:35) in function 'exp_reduce::exp<17, 9>' completely with a factor of 22 (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_196_7' (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:196:27) in function 'exp_reduce::exp<17, 9>' completely with a factor of 8 (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-248] Applying array_partition to 'layer1_output': Complete partitioning on dimension 1. (nn.cpp:59:13)
INFO: [HLS 214-248] Applying array_partition to 'input': Complete partitioning on dimension 1. (nn.cpp:46:0)
INFO: [HLS 214-248] Applying array_partition to 'output': Complete partitioning on dimension 1. (nn.cpp:46:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.16 seconds. CPU system time: 1.15 seconds. Elapsed time: 14.3 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.455 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top neural_network -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.0.bc -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.1.bc -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.13 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.463 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.g.1.bc to /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.o.1.bc -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.34 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:953:1) in function 'exp_reduce::exp<17, 9>'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'neural_network' (nn.cpp:14:6)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<17, 9>' (/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:43:1)...8 expression(s) balanced.
Command         transform done; 0.19 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.492 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.o.2.bc -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.79 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.502 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.6 sec.
Command     elaborate done; 60.98 sec.
Execute     ap_eval exec zip -j /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'neural_network' ...
Execute       ap_set_top_model neural_network 
WARNING: [SYN 201-103] Legalizing function name 'exp<17, 9>' to 'exp_17_9_s'.
Execute       get_model_list neural_network -filter all-wo-channel -topdown 
Execute       preproc_iomode -model neural_network 
Execute       preproc_iomode -model exp<17, 9> 
Execute       get_model_list neural_network -filter all-wo-channel 
INFO-FLOW: Model list for configure: {exp<17, 9>} neural_network
INFO-FLOW: Configuring Module : exp<17, 9> ...
Execute       set_default_model exp<17, 9> 
Execute       apply_spec_resource_limit exp<17, 9> 
INFO-FLOW: Configuring Module : neural_network ...
Execute       set_default_model neural_network 
Execute       apply_spec_resource_limit neural_network 
INFO-FLOW: Model list for preprocess: {exp<17, 9>} neural_network
INFO-FLOW: Preprocessing Module: exp<17, 9> ...
Execute       set_default_model exp<17, 9> 
Execute       cdfg_preprocess -model exp<17, 9> 
Execute       rtl_gen_preprocess exp<17, 9> 
INFO-FLOW: Preprocessing Module: neural_network ...
Execute       set_default_model neural_network 
Execute       cdfg_preprocess -model neural_network 
Execute       rtl_gen_preprocess neural_network 
INFO-FLOW: Model list for synthesis: {exp<17, 9>} neural_network
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_17_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model exp<17, 9> 
Execute       schedule -model exp<17, 9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<17, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'exp<17, 9>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.503 GB.
Execute       syn_report -verbosereport -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/exp_17_9_s.verbose.sched.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/exp_17_9_s.sched.adb -f 
INFO-FLOW: Finish scheduling exp<17, 9>.
Execute       set_default_model exp<17, 9> 
Execute       bind -model exp<17, 9> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.503 GB.
Execute       syn_report -verbosereport -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/exp_17_9_s.verbose.bind.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/exp_17_9_s.bind.adb -f 
INFO-FLOW: Finish binding exp<17, 9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'neural_network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model neural_network 
Execute       schedule -model neural_network 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_273) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_269) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_267) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_265) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_263) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_261) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_259) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_258) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_256) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_254) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_253) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_252) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_250) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_249) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_246) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_245) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_244) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_242) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_241) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_240) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_238) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_237) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_236) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_233) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_230) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_229) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_228) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_226) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_225) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_224) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_222) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_221) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_220) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_218) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_217) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_214) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_212) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_210) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_209) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_208) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_206) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_205) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_201) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_200) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_198) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_197) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_196) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_194) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_193) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln72_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'neural_network'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 78, function 'neural_network'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.58 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.48 seconds. CPU system time: 0.1 seconds. Elapsed time: 4.62 seconds; current allocated memory: 1.523 GB.
Execute       syn_report -verbosereport -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.verbose.sched.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Command       syn_report done; 0.86 sec.
Execute       db_write -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.sched.adb -f 
Command       db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling neural_network.
Execute       set_default_model neural_network 
Execute       bind -model neural_network 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.99 seconds; current allocated memory: 1.523 GB.
Execute       syn_report -verbosereport -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.verbose.bind.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Command       syn_report done; 0.6 sec.
Execute       db_write -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.bind.adb -f 
Command       db_write done; 0.17 sec.
INFO-FLOW: Finish binding neural_network.
Execute       get_model_list neural_network -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess exp<17, 9> 
Execute       rtl_gen_preprocess neural_network 
INFO-FLOW: Model list for RTL generation: {exp<17, 9>} neural_network
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_17_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model exp<17, 9> -top_prefix neural_network_ -sub_prefix neural_network_ -mg_file /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/exp_17_9_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'exp_17_9_s' pipeline 'exp<17, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_25ns_18ns_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25ns_25ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_17_9_s'.
INFO: [RTMG 210-279] Implementing memory 'neural_network_exp_17_9_s_f_x_lsb_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_exp_17_9_s_exp_x_msb_2_m_1_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'neural_network_exp_17_9_s_exp_x_msb_1_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.524 GB.
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.rtl_wrap.cfg.tcl 
Execute       gen_rtl exp<17, 9> -style xilinx -f -lang vhdl -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/syn/vhdl/neural_network_exp_17_9_s 
Execute       gen_rtl exp<17, 9> -style xilinx -f -lang vlog -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/syn/verilog/neural_network_exp_17_9_s 
Execute       syn_report -csynth -model exp<17, 9> -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/syn/report/exp_17_9_s_csynth.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -rtlxml -model exp<17, 9> -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/syn/report/exp_17_9_s_csynth.xml 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -verbosereport -model exp<17, 9> -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/exp_17_9_s.verbose.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       db_write -model exp<17, 9> -f -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/exp_17_9_s.adb 
Execute       db_write -model exp<17, 9> -bindview -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info exp<17, 9> -p /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/exp_17_9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'neural_network' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model neural_network -top_prefix  -sub_prefix neural_network_ -mg_file /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_16' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/input_17' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/output_0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/output_1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/output_2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/output_3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'neural_network/output_4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'neural_network' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'neural_network' pipeline 'neural_network' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL.
INFO: [RTGEN 206-100] Bundling port 'input_0', 'input_1', 'input_2', 'input_3', 'input_4', 'input_5', 'input_6', 'input_7', 'input_8', 'input_9', 'input_10', 'input_11', 'input_12', 'input_13', 'input_14', 'input_15', 'input_16' and 'input_17' to AXI-Lite port INPUT.
INFO: [RTGEN 206-100] Bundling port 'output_0', 'output_1', 'output_2', 'output_3' and 'output_4' to AXI-Lite port OUTPUT.
INFO: [RTGEN 206-104] Estimated max fanout for 'neural_network' is 7587 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_10ns_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_10s_24ns_24_4_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_11s_23ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_11s_24ns_24_4_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_12s_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_5ns_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_6ns_24ns_24_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_6s_24s_24_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_7ns_24ns_24_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_7s_24s_24_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_8ns_24ns_24_4_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_8s_24s_24_4_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_9ns_18ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_9ns_24ns_24_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_9s_24ns_24_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10ns_24ns_24_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_10s_24ns_24_4_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_11ns_24ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_11s_24ns_24_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_4ns_24s_24_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5ns_24s_24_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6ns_24s_24_4_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6s_24s_24_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7ns_20s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7ns_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7ns_24ns_24_4_1': 35 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_22s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7s_24s_24_4_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8ns_24ns_24_4_1': 41 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8s_23s_24_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_8s_24ns_24_4_1': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9ns_24ns_24_4_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_9s_24ns_24_4_1': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_10ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_10s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_11s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_9ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_24_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_23_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_23_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9s_24_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_24ns_16s_16_28_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'neural_network'.
Command       create_rtl_model done; 1.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.34 seconds; current allocated memory: 1.549 GB.
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.rtl_wrap.cfg.tcl 
Execute       gen_rtl neural_network -istop -style xilinx -f -lang vhdl -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/syn/vhdl/neural_network 
Command       gen_rtl done; 0.8 sec.
Execute       gen_rtl neural_network -istop -style xilinx -f -lang vlog -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/syn/verilog/neural_network 
Command       gen_rtl done; 0.26 sec.
Execute       syn_report -csynth -model neural_network -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/syn/report/neural_network_csynth.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Command       syn_report done; 0.26 sec.
Execute       syn_report -rtlxml -model neural_network -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/syn/report/neural_network_csynth.xml 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Command       syn_report done; 0.24 sec.
Execute       syn_report -verbosereport -model neural_network -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.verbose.rpt 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Command       syn_report done; 1.25 sec.
Execute       db_write -model neural_network -f -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.adb 
Command       db_write done; 0.81 sec.
Execute       db_write -model neural_network -bindview -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.21 sec.
Execute       gen_tb_info neural_network -p /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network 
Execute       export_constraint_db -f -tool general -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.constraint.tcl 
Execute       syn_report -designview -model neural_network -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.design.xml 
Command       syn_report done; 0.5 sec.
Execute       syn_report -csynthDesign -model neural_network -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/syn/report/csynth.rpt -MHOut /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7a35t-cpg236-1 
Execute           ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute           ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute       syn_report -wcfg -model neural_network -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model neural_network -o /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.protoinst 
Execute       sc_get_clocks neural_network 
Execute       sc_get_portdomain neural_network 
INFO-FLOW: Model list for RTL component generation: {exp<17, 9>} neural_network
INFO-FLOW: Handling components in module [exp_17_9_s] ... 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/exp_17_9_s.compgen.tcl 
INFO-FLOW: Found component neural_network_mul_25ns_25ns_50_1_1.
INFO-FLOW: Append model neural_network_mul_25ns_25ns_50_1_1
INFO-FLOW: Found component neural_network_mul_25ns_18ns_43_1_1.
INFO-FLOW: Append model neural_network_mul_25ns_18ns_43_1_1
INFO-FLOW: Found component neural_network_exp_17_9_s_f_x_lsb_table_ROM_AUTO_1R.
INFO-FLOW: Append model neural_network_exp_17_9_s_f_x_lsb_table_ROM_AUTO_1R
INFO-FLOW: Found component neural_network_exp_17_9_s_exp_x_msb_2_m_1_table_ROM_AUTO_1R.
INFO-FLOW: Append model neural_network_exp_17_9_s_exp_x_msb_2_m_1_table_ROM_AUTO_1R
INFO-FLOW: Found component neural_network_exp_17_9_s_exp_x_msb_1_table_ROM_AUTO_1R.
INFO-FLOW: Append model neural_network_exp_17_9_s_exp_x_msb_1_table_ROM_AUTO_1R
INFO-FLOW: Handling components in module [neural_network] ... 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.compgen.tcl 
INFO-FLOW: Found component neural_network_mul_16s_9ns_24_1_1.
INFO-FLOW: Append model neural_network_mul_16s_9ns_24_1_1
INFO-FLOW: Found component neural_network_mul_16s_7s_23_1_1.
INFO-FLOW: Append model neural_network_mul_16s_7s_23_1_1
INFO-FLOW: Found component neural_network_mul_16s_9s_24_1_1.
INFO-FLOW: Append model neural_network_mul_16s_9s_24_1_1
INFO-FLOW: Found component neural_network_mul_16s_8ns_24_1_1.
INFO-FLOW: Append model neural_network_mul_16s_8ns_24_1_1
INFO-FLOW: Found component neural_network_mul_16s_10ns_24_1_1.
INFO-FLOW: Append model neural_network_mul_16s_10ns_24_1_1
INFO-FLOW: Found component neural_network_mul_16s_8s_24_1_1.
INFO-FLOW: Append model neural_network_mul_16s_8s_24_1_1
INFO-FLOW: Found component neural_network_mul_16s_10s_24_1_1.
INFO-FLOW: Append model neural_network_mul_16s_10s_24_1_1
INFO-FLOW: Found component neural_network_mul_16s_6ns_22_1_1.
INFO-FLOW: Append model neural_network_mul_16s_6ns_22_1_1
INFO-FLOW: Found component neural_network_mul_16s_7ns_23_1_1.
INFO-FLOW: Append model neural_network_mul_16s_7ns_23_1_1
INFO-FLOW: Found component neural_network_mul_15ns_9ns_23_1_1.
INFO-FLOW: Append model neural_network_mul_15ns_9ns_23_1_1
INFO-FLOW: Found component neural_network_mul_15ns_10s_24_1_1.
INFO-FLOW: Append model neural_network_mul_15ns_10s_24_1_1
INFO-FLOW: Found component neural_network_mul_15ns_11s_24_1_1.
INFO-FLOW: Append model neural_network_mul_15ns_11s_24_1_1
INFO-FLOW: Found component neural_network_mul_15ns_10ns_24_1_1.
INFO-FLOW: Append model neural_network_mul_15ns_10ns_24_1_1
INFO-FLOW: Found component neural_network_sdiv_24ns_16s_16_28_1.
INFO-FLOW: Append model neural_network_sdiv_24ns_16s_16_28_1
INFO-FLOW: Found component neural_network_mac_muladd_16s_7ns_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_16s_7ns_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_16s_8s_23s_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_16s_8s_23s_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_16s_8ns_23s_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_16s_8ns_23s_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_16s_8s_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_16s_8s_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_16s_9s_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_16s_9s_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_16s_7ns_20s_23_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_16s_7ns_20s_23_4_1
INFO-FLOW: Found component neural_network_mac_muladd_16s_7ns_23s_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_16s_7ns_23s_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_16s_6s_23s_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_16s_6s_23s_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_16s_7s_24s_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_16s_7s_24s_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_16s_6ns_24s_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_16s_6ns_24s_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_16s_8ns_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_16s_8ns_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_16s_7s_22s_23_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_16s_7s_22s_23_4_1
INFO-FLOW: Found component neural_network_mac_muladd_16s_9ns_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_16s_9ns_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_16s_10s_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_16s_10s_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_16s_4ns_24s_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_16s_4ns_24s_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_16s_6s_24s_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_16s_6s_24s_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_16s_5ns_24s_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_16s_5ns_24s_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_16s_5s_24s_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_16s_5s_24s_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_16s_11s_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_16s_11s_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_16s_10ns_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_16s_10ns_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_16s_11ns_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_16s_11ns_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_15ns_11s_23ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_15ns_11s_23ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_15ns_5ns_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_15ns_5ns_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_15ns_9ns_18ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_15ns_9ns_18ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_15ns_9s_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_15ns_9s_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_15ns_11s_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_15ns_11s_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_15ns_7ns_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_15ns_7ns_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_15ns_8ns_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_15ns_8ns_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_15ns_6ns_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_15ns_6ns_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_15ns_8s_24s_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_15ns_8s_24s_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_15ns_10s_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_15ns_10s_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_15ns_9ns_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_15ns_9ns_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_15ns_6s_24s_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_15ns_6s_24s_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_15ns_7s_24s_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_15ns_7s_24s_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_15ns_12s_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_15ns_12s_24ns_24_4_1
INFO-FLOW: Found component neural_network_mac_muladd_15ns_10ns_24ns_24_4_1.
INFO-FLOW: Append model neural_network_mac_muladd_15ns_10ns_24ns_24_4_1
INFO-FLOW: Found component neural_network_CONTROL_s_axi.
INFO-FLOW: Append model neural_network_CONTROL_s_axi
INFO-FLOW: Found component neural_network_INPUT_s_axi.
INFO-FLOW: Append model neural_network_INPUT_s_axi
INFO-FLOW: Found component neural_network_OUTPUT_s_axi.
INFO-FLOW: Append model neural_network_OUTPUT_s_axi
INFO-FLOW: Append model exp_17_9_s
INFO-FLOW: Append model neural_network
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: neural_network_mul_25ns_25ns_50_1_1 neural_network_mul_25ns_18ns_43_1_1 neural_network_exp_17_9_s_f_x_lsb_table_ROM_AUTO_1R neural_network_exp_17_9_s_exp_x_msb_2_m_1_table_ROM_AUTO_1R neural_network_exp_17_9_s_exp_x_msb_1_table_ROM_AUTO_1R neural_network_mul_16s_9ns_24_1_1 neural_network_mul_16s_7s_23_1_1 neural_network_mul_16s_9s_24_1_1 neural_network_mul_16s_8ns_24_1_1 neural_network_mul_16s_10ns_24_1_1 neural_network_mul_16s_8s_24_1_1 neural_network_mul_16s_10s_24_1_1 neural_network_mul_16s_6ns_22_1_1 neural_network_mul_16s_7ns_23_1_1 neural_network_mul_15ns_9ns_23_1_1 neural_network_mul_15ns_10s_24_1_1 neural_network_mul_15ns_11s_24_1_1 neural_network_mul_15ns_10ns_24_1_1 neural_network_sdiv_24ns_16s_16_28_1 neural_network_mac_muladd_16s_7ns_24ns_24_4_1 neural_network_mac_muladd_16s_8s_23s_24_4_1 neural_network_mac_muladd_16s_8ns_23s_24_4_1 neural_network_mac_muladd_16s_8s_24ns_24_4_1 neural_network_mac_muladd_16s_9s_24ns_24_4_1 neural_network_mac_muladd_16s_7ns_20s_23_4_1 neural_network_mac_muladd_16s_7ns_23s_24_4_1 neural_network_mac_muladd_16s_6s_23s_24_4_1 neural_network_mac_muladd_16s_7s_24s_24_4_1 neural_network_mac_muladd_16s_6ns_24s_24_4_1 neural_network_mac_muladd_16s_8ns_24ns_24_4_1 neural_network_mac_muladd_16s_7s_22s_23_4_1 neural_network_mac_muladd_16s_9ns_24ns_24_4_1 neural_network_mac_muladd_16s_10s_24ns_24_4_1 neural_network_mac_muladd_16s_4ns_24s_24_4_1 neural_network_mac_muladd_16s_6s_24s_24_4_1 neural_network_mac_muladd_16s_5ns_24s_24_4_1 neural_network_mac_muladd_16s_5s_24s_24_4_1 neural_network_mac_muladd_16s_11s_24ns_24_4_1 neural_network_mac_muladd_16s_10ns_24ns_24_4_1 neural_network_mac_muladd_16s_11ns_24ns_24_4_1 neural_network_mac_muladd_15ns_11s_23ns_24_4_1 neural_network_mac_muladd_15ns_5ns_24ns_24_4_1 neural_network_mac_muladd_15ns_9ns_18ns_24_4_1 neural_network_mac_muladd_15ns_9s_24ns_24_4_1 neural_network_mac_muladd_15ns_11s_24ns_24_4_1 neural_network_mac_muladd_15ns_7ns_24ns_24_4_1 neural_network_mac_muladd_15ns_8ns_24ns_24_4_1 neural_network_mac_muladd_15ns_6ns_24ns_24_4_1 neural_network_mac_muladd_15ns_8s_24s_24_4_1 neural_network_mac_muladd_15ns_10s_24ns_24_4_1 neural_network_mac_muladd_15ns_9ns_24ns_24_4_1 neural_network_mac_muladd_15ns_6s_24s_24_4_1 neural_network_mac_muladd_15ns_7s_24s_24_4_1 neural_network_mac_muladd_15ns_12s_24ns_24_4_1 neural_network_mac_muladd_15ns_10ns_24ns_24_4_1 neural_network_CONTROL_s_axi neural_network_INPUT_s_axi neural_network_OUTPUT_s_axi exp_17_9_s neural_network
INFO-FLOW: Generating /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model neural_network_mul_25ns_25ns_50_1_1
INFO-FLOW: To file: write model neural_network_mul_25ns_18ns_43_1_1
INFO-FLOW: To file: write model neural_network_exp_17_9_s_f_x_lsb_table_ROM_AUTO_1R
INFO-FLOW: To file: write model neural_network_exp_17_9_s_exp_x_msb_2_m_1_table_ROM_AUTO_1R
INFO-FLOW: To file: write model neural_network_exp_17_9_s_exp_x_msb_1_table_ROM_AUTO_1R
INFO-FLOW: To file: write model neural_network_mul_16s_9ns_24_1_1
INFO-FLOW: To file: write model neural_network_mul_16s_7s_23_1_1
INFO-FLOW: To file: write model neural_network_mul_16s_9s_24_1_1
INFO-FLOW: To file: write model neural_network_mul_16s_8ns_24_1_1
INFO-FLOW: To file: write model neural_network_mul_16s_10ns_24_1_1
INFO-FLOW: To file: write model neural_network_mul_16s_8s_24_1_1
INFO-FLOW: To file: write model neural_network_mul_16s_10s_24_1_1
INFO-FLOW: To file: write model neural_network_mul_16s_6ns_22_1_1
INFO-FLOW: To file: write model neural_network_mul_16s_7ns_23_1_1
INFO-FLOW: To file: write model neural_network_mul_15ns_9ns_23_1_1
INFO-FLOW: To file: write model neural_network_mul_15ns_10s_24_1_1
INFO-FLOW: To file: write model neural_network_mul_15ns_11s_24_1_1
INFO-FLOW: To file: write model neural_network_mul_15ns_10ns_24_1_1
INFO-FLOW: To file: write model neural_network_sdiv_24ns_16s_16_28_1
INFO-FLOW: To file: write model neural_network_mac_muladd_16s_7ns_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_16s_8s_23s_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_16s_8ns_23s_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_16s_8s_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_16s_9s_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_16s_7ns_20s_23_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_16s_7ns_23s_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_16s_6s_23s_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_16s_7s_24s_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_16s_6ns_24s_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_16s_8ns_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_16s_7s_22s_23_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_16s_9ns_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_16s_10s_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_16s_4ns_24s_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_16s_6s_24s_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_16s_5ns_24s_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_16s_5s_24s_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_16s_11s_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_16s_10ns_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_16s_11ns_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_15ns_11s_23ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_15ns_5ns_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_15ns_9ns_18ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_15ns_9s_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_15ns_11s_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_15ns_7ns_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_15ns_8ns_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_15ns_6ns_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_15ns_8s_24s_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_15ns_10s_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_15ns_9ns_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_15ns_6s_24s_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_15ns_7s_24s_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_15ns_12s_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_mac_muladd_15ns_10ns_24ns_24_4_1
INFO-FLOW: To file: write model neural_network_CONTROL_s_axi
INFO-FLOW: To file: write model neural_network_INPUT_s_axi
INFO-FLOW: To file: write model neural_network_OUTPUT_s_axi
INFO-FLOW: To file: write model exp_17_9_s
INFO-FLOW: To file: write model neural_network
INFO-FLOW: Generating /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/global.setting.tcl
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/vhdl' dstVlogDir='/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/vlog' tclDir='/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db' modelList='neural_network_mul_25ns_25ns_50_1_1
neural_network_mul_25ns_18ns_43_1_1
neural_network_exp_17_9_s_f_x_lsb_table_ROM_AUTO_1R
neural_network_exp_17_9_s_exp_x_msb_2_m_1_table_ROM_AUTO_1R
neural_network_exp_17_9_s_exp_x_msb_1_table_ROM_AUTO_1R
neural_network_mul_16s_9ns_24_1_1
neural_network_mul_16s_7s_23_1_1
neural_network_mul_16s_9s_24_1_1
neural_network_mul_16s_8ns_24_1_1
neural_network_mul_16s_10ns_24_1_1
neural_network_mul_16s_8s_24_1_1
neural_network_mul_16s_10s_24_1_1
neural_network_mul_16s_6ns_22_1_1
neural_network_mul_16s_7ns_23_1_1
neural_network_mul_15ns_9ns_23_1_1
neural_network_mul_15ns_10s_24_1_1
neural_network_mul_15ns_11s_24_1_1
neural_network_mul_15ns_10ns_24_1_1
neural_network_sdiv_24ns_16s_16_28_1
neural_network_mac_muladd_16s_7ns_24ns_24_4_1
neural_network_mac_muladd_16s_8s_23s_24_4_1
neural_network_mac_muladd_16s_8ns_23s_24_4_1
neural_network_mac_muladd_16s_8s_24ns_24_4_1
neural_network_mac_muladd_16s_9s_24ns_24_4_1
neural_network_mac_muladd_16s_7ns_20s_23_4_1
neural_network_mac_muladd_16s_7ns_23s_24_4_1
neural_network_mac_muladd_16s_6s_23s_24_4_1
neural_network_mac_muladd_16s_7s_24s_24_4_1
neural_network_mac_muladd_16s_6ns_24s_24_4_1
neural_network_mac_muladd_16s_8ns_24ns_24_4_1
neural_network_mac_muladd_16s_7s_22s_23_4_1
neural_network_mac_muladd_16s_9ns_24ns_24_4_1
neural_network_mac_muladd_16s_10s_24ns_24_4_1
neural_network_mac_muladd_16s_4ns_24s_24_4_1
neural_network_mac_muladd_16s_6s_24s_24_4_1
neural_network_mac_muladd_16s_5ns_24s_24_4_1
neural_network_mac_muladd_16s_5s_24s_24_4_1
neural_network_mac_muladd_16s_11s_24ns_24_4_1
neural_network_mac_muladd_16s_10ns_24ns_24_4_1
neural_network_mac_muladd_16s_11ns_24ns_24_4_1
neural_network_mac_muladd_15ns_11s_23ns_24_4_1
neural_network_mac_muladd_15ns_5ns_24ns_24_4_1
neural_network_mac_muladd_15ns_9ns_18ns_24_4_1
neural_network_mac_muladd_15ns_9s_24ns_24_4_1
neural_network_mac_muladd_15ns_11s_24ns_24_4_1
neural_network_mac_muladd_15ns_7ns_24ns_24_4_1
neural_network_mac_muladd_15ns_8ns_24ns_24_4_1
neural_network_mac_muladd_15ns_6ns_24ns_24_4_1
neural_network_mac_muladd_15ns_8s_24s_24_4_1
neural_network_mac_muladd_15ns_10s_24ns_24_4_1
neural_network_mac_muladd_15ns_9ns_24ns_24_4_1
neural_network_mac_muladd_15ns_6s_24s_24_4_1
neural_network_mac_muladd_15ns_7s_24s_24_4_1
neural_network_mac_muladd_15ns_12s_24ns_24_4_1
neural_network_mac_muladd_15ns_10ns_24ns_24_4_1
neural_network_CONTROL_s_axi
neural_network_INPUT_s_axi
neural_network_OUTPUT_s_axi
exp_17_9_s
neural_network
' expOnly='0'
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/exp_17_9_s.compgen.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.compgen.tcl 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         source ./CONTROL.slave.tcl 
Execute         source ./CONTROL.slave.tcl 
Execute         source ./INPUT.slave.tcl 
Execute         source ./CONTROL.slave.tcl 
Execute         source ./INPUT.slave.tcl 
Execute         source ./OUTPUT.slave.tcl 
Command       ap_source done; 4.18 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 9.14 seconds. CPU system time: 0.32 seconds. Elapsed time: 9.53 seconds; current allocated memory: 1.590 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='neural_network_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='neural_network_mul_25ns_25ns_50_1_1
neural_network_mul_25ns_18ns_43_1_1
neural_network_exp_17_9_s_f_x_lsb_table_ROM_AUTO_1R
neural_network_exp_17_9_s_exp_x_msb_2_m_1_table_ROM_AUTO_1R
neural_network_exp_17_9_s_exp_x_msb_1_table_ROM_AUTO_1R
neural_network_mul_16s_9ns_24_1_1
neural_network_mul_16s_7s_23_1_1
neural_network_mul_16s_9s_24_1_1
neural_network_mul_16s_8ns_24_1_1
neural_network_mul_16s_10ns_24_1_1
neural_network_mul_16s_8s_24_1_1
neural_network_mul_16s_10s_24_1_1
neural_network_mul_16s_6ns_22_1_1
neural_network_mul_16s_7ns_23_1_1
neural_network_mul_15ns_9ns_23_1_1
neural_network_mul_15ns_10s_24_1_1
neural_network_mul_15ns_11s_24_1_1
neural_network_mul_15ns_10ns_24_1_1
neural_network_sdiv_24ns_16s_16_28_1
neural_network_mac_muladd_16s_7ns_24ns_24_4_1
neural_network_mac_muladd_16s_8s_23s_24_4_1
neural_network_mac_muladd_16s_8ns_23s_24_4_1
neural_network_mac_muladd_16s_8s_24ns_24_4_1
neural_network_mac_muladd_16s_9s_24ns_24_4_1
neural_network_mac_muladd_16s_7ns_20s_23_4_1
neural_network_mac_muladd_16s_7ns_23s_24_4_1
neural_network_mac_muladd_16s_6s_23s_24_4_1
neural_network_mac_muladd_16s_7s_24s_24_4_1
neural_network_mac_muladd_16s_6ns_24s_24_4_1
neural_network_mac_muladd_16s_8ns_24ns_24_4_1
neural_network_mac_muladd_16s_7s_22s_23_4_1
neural_network_mac_muladd_16s_9ns_24ns_24_4_1
neural_network_mac_muladd_16s_10s_24ns_24_4_1
neural_network_mac_muladd_16s_4ns_24s_24_4_1
neural_network_mac_muladd_16s_6s_24s_24_4_1
neural_network_mac_muladd_16s_5ns_24s_24_4_1
neural_network_mac_muladd_16s_5s_24s_24_4_1
neural_network_mac_muladd_16s_11s_24ns_24_4_1
neural_network_mac_muladd_16s_10ns_24ns_24_4_1
neural_network_mac_muladd_16s_11ns_24ns_24_4_1
neural_network_mac_muladd_15ns_11s_23ns_24_4_1
neural_network_mac_muladd_15ns_5ns_24ns_24_4_1
neural_network_mac_muladd_15ns_9ns_18ns_24_4_1
neural_network_mac_muladd_15ns_9s_24ns_24_4_1
neural_network_mac_muladd_15ns_11s_24ns_24_4_1
neural_network_mac_muladd_15ns_7ns_24ns_24_4_1
neural_network_mac_muladd_15ns_8ns_24ns_24_4_1
neural_network_mac_muladd_15ns_6ns_24ns_24_4_1
neural_network_mac_muladd_15ns_8s_24s_24_4_1
neural_network_mac_muladd_15ns_10s_24ns_24_4_1
neural_network_mac_muladd_15ns_9ns_24ns_24_4_1
neural_network_mac_muladd_15ns_6s_24s_24_4_1
neural_network_mac_muladd_15ns_7s_24s_24_4_1
neural_network_mac_muladd_15ns_12s_24ns_24_4_1
neural_network_mac_muladd_15ns_10ns_24ns_24_4_1
neural_network_CONTROL_s_axi
neural_network_INPUT_s_axi
neural_network_OUTPUT_s_axi
exp_17_9_s
neural_network
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.tbgen.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.rtl_wrap.cfg.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/exp_17_9_s.tbgen.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.tbgen.tcl 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.constraint.tcl 
Execute       sc_get_clocks neural_network 
Execute       source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME CONTROL_s_axi_U SOURCE {} VARIABLE {} MODULE neural_network LOOP {} BUNDLEDNAME CONTROL DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME INPUT_s_axi_U SOURCE {} VARIABLE {} MODULE neural_network LOOP {} BUNDLEDNAME INPUT DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME OUTPUT_s_axi_U SOURCE {} VARIABLE {} MODULE neural_network LOOP {} BUNDLEDNAME OUTPUT DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST neural_network MODULE2INSTS {neural_network neural_network exp_17_9_s {grp_exp_17_9_s_fu_1051 grp_exp_17_9_s_fu_1062 grp_exp_17_9_s_fu_1073 grp_exp_17_9_s_fu_1084 grp_exp_17_9_s_fu_1095}} INST2MODULE {neural_network neural_network grp_exp_17_9_s_fu_1051 exp_17_9_s grp_exp_17_9_s_fu_1062 exp_17_9_s grp_exp_17_9_s_fu_1073 exp_17_9_s grp_exp_17_9_s_fu_1084 exp_17_9_s grp_exp_17_9_s_fu_1095 exp_17_9_s} INSTDATA {neural_network {DEPTH 1 CHILDREN {grp_exp_17_9_s_fu_1051 grp_exp_17_9_s_fu_1062 grp_exp_17_9_s_fu_1073 grp_exp_17_9_s_fu_1084 grp_exp_17_9_s_fu_1095}} grp_exp_17_9_s_fu_1051 {DEPTH 2 CHILDREN {}} grp_exp_17_9_s_fu_1062 {DEPTH 2 CHILDREN {}} grp_exp_17_9_s_fu_1073 {DEPTH 2 CHILDREN {}} grp_exp_17_9_s_fu_1084 {DEPTH 2 CHILDREN {}} grp_exp_17_9_s_fu_1095 {DEPTH 2 CHILDREN {}}} MODULEDATA {exp_17_9_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25ns_18ns_43_1_1_U2 SOURCE /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:247 VARIABLE f_x_msb_2_lsb LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_406_p2 SOURCE /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249 VARIABLE add_ln249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_x_msb_2_lsb_m_1_fu_416_p2 SOURCE /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249 VARIABLE exp_x_msb_2_lsb_m_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25ns_25ns_50_1_1_U1 SOURCE /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:262 VARIABLE y_lo LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_l_fu_452_p2 SOURCE /eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:264 VARIABLE y_l LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME f_x_lsb_table_U SOURCE {} VARIABLE f_x_lsb_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME exp_x_msb_2_m_1_table_U SOURCE {} VARIABLE exp_x_msb_2_m_1_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME exp_x_msb_1_table_U SOURCE {} VARIABLE exp_x_msb_1_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 3 BRAM 0 URAM 0}} neural_network {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_24_1_1_U9 SOURCE nn.cpp:72 VARIABLE mul_ln72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U37 SOURCE nn.cpp:72 VARIABLE mul_ln72_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U37 SOURCE nn.cpp:72 VARIABLE add_ln72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U55 SOURCE nn.cpp:72 VARIABLE mul_ln72_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U55 SOURCE nn.cpp:72 VARIABLE add_ln72_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_2_fu_2519_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U70 SOURCE nn.cpp:72 VARIABLE mul_ln72_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U70 SOURCE nn.cpp:72 VARIABLE add_ln72_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U86 SOURCE nn.cpp:72 VARIABLE mul_ln72_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U86 SOURCE nn.cpp:72 VARIABLE add_ln72_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U101 SOURCE nn.cpp:72 VARIABLE mul_ln72_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U101 SOURCE nn.cpp:72 VARIABLE add_ln72_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_5ns_24s_24_4_1_U118 SOURCE nn.cpp:72 VARIABLE mul_ln72_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_5ns_24s_24_4_1_U118 SOURCE nn.cpp:72 VARIABLE add_ln72_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U135 SOURCE nn.cpp:72 VARIABLE mul_ln72_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U135 SOURCE nn.cpp:72 VARIABLE add_ln72_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U150 SOURCE nn.cpp:72 VARIABLE mul_ln72_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U150 SOURCE nn.cpp:72 VARIABLE add_ln72_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U163 SOURCE nn.cpp:72 VARIABLE mul_ln72_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U163 SOURCE nn.cpp:72 VARIABLE add_ln72_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U179 SOURCE nn.cpp:72 VARIABLE mul_ln72_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U179 SOURCE nn.cpp:72 VARIABLE add_ln72_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7s_24s_24_4_1_U195 SOURCE nn.cpp:72 VARIABLE mul_ln72_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7s_24s_24_4_1_U195 SOURCE nn.cpp:72 VARIABLE add_ln72_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U213 SOURCE nn.cpp:72 VARIABLE mul_ln72_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U213 SOURCE nn.cpp:72 VARIABLE add_ln72_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U231 SOURCE nn.cpp:72 VARIABLE mul_ln72_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U231 SOURCE nn.cpp:72 VARIABLE add_ln72_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U246 SOURCE nn.cpp:72 VARIABLE mul_ln72_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U246 SOURCE nn.cpp:72 VARIABLE add_ln72_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_4_fu_8403_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U278 SOURCE nn.cpp:72 VARIABLE mul_ln72_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U278 SOURCE nn.cpp:72 VARIABLE add_ln72_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_52_fu_9430_p2 SOURCE nn.cpp:74 VARIABLE sum_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_9436_p2 SOURCE nn.cpp:69 VARIABLE add_ln69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_6_fu_1424_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_23s_24_4_1_U38 SOURCE nn.cpp:72 VARIABLE mul_ln72_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_23s_24_4_1_U38 SOURCE nn.cpp:72 VARIABLE add_ln72_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U56 SOURCE nn.cpp:72 VARIABLE mul_ln72_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U56 SOURCE nn.cpp:72 VARIABLE add_ln72_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U71 SOURCE nn.cpp:72 VARIABLE mul_ln72_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U71 SOURCE nn.cpp:72 VARIABLE add_ln72_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U24 SOURCE nn.cpp:72 VARIABLE mul_ln72_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_20_fu_3121_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_96_fu_3728_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_21_fu_3745_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U102 SOURCE nn.cpp:72 VARIABLE mul_ln72_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U102 SOURCE nn.cpp:72 VARIABLE add_ln72_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U119 SOURCE nn.cpp:72 VARIABLE mul_ln72_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U119 SOURCE nn.cpp:72 VARIABLE add_ln72_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U136 SOURCE nn.cpp:72 VARIABLE mul_ln72_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U136 SOURCE nn.cpp:72 VARIABLE add_ln72_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U151 SOURCE nn.cpp:72 VARIABLE mul_ln72_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U151 SOURCE nn.cpp:72 VARIABLE add_ln72_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U164 SOURCE nn.cpp:72 VARIABLE mul_ln72_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U164 SOURCE nn.cpp:72 VARIABLE add_ln72_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U180 SOURCE nn.cpp:72 VARIABLE mul_ln72_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U180 SOURCE nn.cpp:72 VARIABLE add_ln72_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10ns_24ns_24_4_1_U196 SOURCE nn.cpp:72 VARIABLE mul_ln72_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10ns_24ns_24_4_1_U196 SOURCE nn.cpp:72 VARIABLE add_ln72_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10ns_24ns_24_4_1_U214 SOURCE nn.cpp:72 VARIABLE mul_ln72_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10ns_24ns_24_4_1_U214 SOURCE nn.cpp:72 VARIABLE add_ln72_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U232 SOURCE nn.cpp:72 VARIABLE mul_ln72_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U232 SOURCE nn.cpp:72 VARIABLE add_ln72_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_7_fu_8013_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_31_fu_8040_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U263 SOURCE nn.cpp:72 VARIABLE mul_ln72_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U263 SOURCE nn.cpp:72 VARIABLE add_ln72_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_53_fu_9448_p2 SOURCE nn.cpp:74 VARIABLE sum_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_1_fu_9453_p2 SOURCE nn.cpp:69 VARIABLE add_ln69_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U10 SOURCE nn.cpp:72 VARIABLE mul_ln72_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_23s_24_4_1_U39 SOURCE nn.cpp:72 VARIABLE mul_ln72_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_23s_24_4_1_U39 SOURCE nn.cpp:72 VARIABLE add_ln72_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U57 SOURCE nn.cpp:72 VARIABLE mul_ln72_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U57 SOURCE nn.cpp:72 VARIABLE add_ln72_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U72 SOURCE nn.cpp:72 VARIABLE mul_ln72_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U72 SOURCE nn.cpp:72 VARIABLE add_ln72_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U87 SOURCE nn.cpp:72 VARIABLE mul_ln72_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U87 SOURCE nn.cpp:72 VARIABLE add_ln72_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_38_fu_4244_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U120 SOURCE nn.cpp:72 VARIABLE mul_ln72_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U120 SOURCE nn.cpp:72 VARIABLE add_ln72_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U137 SOURCE nn.cpp:72 VARIABLE mul_ln72_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U137 SOURCE nn.cpp:72 VARIABLE add_ln72_40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U152 SOURCE nn.cpp:72 VARIABLE mul_ln72_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U152 SOURCE nn.cpp:72 VARIABLE add_ln72_41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U165 SOURCE nn.cpp:72 VARIABLE mul_ln72_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U165 SOURCE nn.cpp:72 VARIABLE add_ln72_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U181 SOURCE nn.cpp:72 VARIABLE mul_ln72_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U181 SOURCE nn.cpp:72 VARIABLE add_ln72_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U197 SOURCE nn.cpp:72 VARIABLE mul_ln72_40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U197 SOURCE nn.cpp:72 VARIABLE add_ln72_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U215 SOURCE nn.cpp:72 VARIABLE mul_ln72_41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U215 SOURCE nn.cpp:72 VARIABLE add_ln72_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U233 SOURCE nn.cpp:72 VARIABLE mul_ln72_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U233 SOURCE nn.cpp:72 VARIABLE add_ln72_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U247 SOURCE nn.cpp:72 VARIABLE mul_ln72_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U247 SOURCE nn.cpp:72 VARIABLE add_ln72_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U264 SOURCE nn.cpp:72 VARIABLE mul_ln72_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U264 SOURCE nn.cpp:72 VARIABLE add_ln72_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U279 SOURCE nn.cpp:72 VARIABLE mul_ln72_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U279 SOURCE nn.cpp:72 VARIABLE add_ln72_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_54_fu_9490_p2 SOURCE nn.cpp:74 VARIABLE sum_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_2_fu_9933_p2 SOURCE nn.cpp:69 VARIABLE add_ln69_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_24_1_1_U11 SOURCE nn.cpp:72 VARIABLE mul_ln72_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U40 SOURCE nn.cpp:72 VARIABLE mul_ln72_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U40 SOURCE nn.cpp:72 VARIABLE add_ln72_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U58 SOURCE nn.cpp:72 VARIABLE mul_ln72_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U58 SOURCE nn.cpp:72 VARIABLE add_ln72_51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7s_24s_24_4_1_U73 SOURCE nn.cpp:72 VARIABLE mul_ln72_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7s_24s_24_4_1_U73 SOURCE nn.cpp:72 VARIABLE add_ln72_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_6s_24s_24_4_1_U88 SOURCE nn.cpp:72 VARIABLE mul_ln72_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_6s_24s_24_4_1_U88 SOURCE nn.cpp:72 VARIABLE add_ln72_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_5ns_24s_24_4_1_U103 SOURCE nn.cpp:72 VARIABLE mul_ln72_51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_5ns_24s_24_4_1_U103 SOURCE nn.cpp:72 VARIABLE add_ln72_54 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U121 SOURCE nn.cpp:72 VARIABLE mul_ln72_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U121 SOURCE nn.cpp:72 VARIABLE add_ln72_55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_339_fu_4825_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_56_fu_4852_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U138 SOURCE nn.cpp:72 VARIABLE mul_ln72_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U138 SOURCE nn.cpp:72 VARIABLE add_ln72_57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U153 SOURCE nn.cpp:72 VARIABLE mul_ln72_54 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U153 SOURCE nn.cpp:72 VARIABLE add_ln72_58 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7s_24s_24_4_1_U166 SOURCE nn.cpp:72 VARIABLE mul_ln72_55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7s_24s_24_4_1_U166 SOURCE nn.cpp:72 VARIABLE add_ln72_59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_6s_24s_24_4_1_U182 SOURCE nn.cpp:72 VARIABLE mul_ln72_56 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_6s_24s_24_4_1_U182 SOURCE nn.cpp:72 VARIABLE add_ln72_60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10ns_24ns_24_4_1_U198 SOURCE nn.cpp:72 VARIABLE mul_ln72_57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10ns_24ns_24_4_1_U198 SOURCE nn.cpp:72 VARIABLE add_ln72_61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_8_fu_7186_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U234 SOURCE nn.cpp:72 VARIABLE mul_ln72_58 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U234 SOURCE nn.cpp:72 VARIABLE add_ln72_63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U248 SOURCE nn.cpp:72 VARIABLE mul_ln72_59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U248 SOURCE nn.cpp:72 VARIABLE add_ln72_64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_68_fu_8487_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_65_fu_8514_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_55_fu_9502_p2 SOURCE nn.cpp:74 VARIABLE sum_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_3_fu_9507_p2 SOURCE nn.cpp:69 VARIABLE add_ln69_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_24_1_1_U12 SOURCE nn.cpp:72 VARIABLE mul_ln72_60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U41 SOURCE nn.cpp:72 VARIABLE mul_ln72_61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U41 SOURCE nn.cpp:72 VARIABLE add_ln72_67 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U59 SOURCE nn.cpp:72 VARIABLE mul_ln72_62 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U59 SOURCE nn.cpp:72 VARIABLE add_ln72_68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U74 SOURCE nn.cpp:72 VARIABLE mul_ln72_63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U74 SOURCE nn.cpp:72 VARIABLE add_ln72_69 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U89 SOURCE nn.cpp:72 VARIABLE mul_ln72_64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U89 SOURCE nn.cpp:72 VARIABLE add_ln72_70 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_11_fu_3806_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_71_fu_3833_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U104 SOURCE nn.cpp:72 VARIABLE mul_ln72_65 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U104 SOURCE nn.cpp:72 VARIABLE add_ln72_72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U122 SOURCE nn.cpp:72 VARIABLE mul_ln72_66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U122 SOURCE nn.cpp:72 VARIABLE add_ln72_73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U139 SOURCE nn.cpp:72 VARIABLE mul_ln72_67 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U139 SOURCE nn.cpp:72 VARIABLE add_ln72_74 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U154 SOURCE nn.cpp:72 VARIABLE mul_ln72_68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U154 SOURCE nn.cpp:72 VARIABLE add_ln72_75 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U167 SOURCE nn.cpp:72 VARIABLE mul_ln72_69 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U167 SOURCE nn.cpp:72 VARIABLE add_ln72_76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U183 SOURCE nn.cpp:72 VARIABLE mul_ln72_70 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U183 SOURCE nn.cpp:72 VARIABLE add_ln72_77 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U199 SOURCE nn.cpp:72 VARIABLE mul_ln72_71 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U199 SOURCE nn.cpp:72 VARIABLE add_ln72_78 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U216 SOURCE nn.cpp:72 VARIABLE mul_ln72_72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U216 SOURCE nn.cpp:72 VARIABLE add_ln72_79 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U235 SOURCE nn.cpp:72 VARIABLE mul_ln72_73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U235 SOURCE nn.cpp:72 VARIABLE add_ln72_80 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U249 SOURCE nn.cpp:72 VARIABLE mul_ln72_74 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U249 SOURCE nn.cpp:72 VARIABLE add_ln72_81 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7s_24s_24_4_1_U265 SOURCE nn.cpp:72 VARIABLE mul_ln72_75 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7s_24s_24_4_1_U265 SOURCE nn.cpp:72 VARIABLE add_ln72_82 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7s_24s_24_4_1_U280 SOURCE nn.cpp:72 VARIABLE mul_ln72_76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7s_24s_24_4_1_U280 SOURCE nn.cpp:72 VARIABLE add_ln72_83 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_56_fu_9544_p2 SOURCE nn.cpp:74 VARIABLE sum_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_4_fu_9945_p2 SOURCE nn.cpp:69 VARIABLE add_ln69_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_24_1_1_U13 SOURCE nn.cpp:72 VARIABLE mul_ln72_77 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U42 SOURCE nn.cpp:72 VARIABLE mul_ln72_78 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U42 SOURCE nn.cpp:72 VARIABLE add_ln72_84 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_fu_1942_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_85_fu_1969_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U60 SOURCE nn.cpp:72 VARIABLE mul_ln72_79 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U60 SOURCE nn.cpp:72 VARIABLE add_ln72_86 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U75 SOURCE nn.cpp:72 VARIABLE mul_ln72_80 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U75 SOURCE nn.cpp:72 VARIABLE add_ln72_87 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_88_fu_3236_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U105 SOURCE nn.cpp:72 VARIABLE mul_ln72_81 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U105 SOURCE nn.cpp:72 VARIABLE add_ln72_89 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U123 SOURCE nn.cpp:72 VARIABLE mul_ln72_82 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U123 SOURCE nn.cpp:72 VARIABLE add_ln72_90 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_91_fu_4921_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_92_fu_5422_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U168 SOURCE nn.cpp:72 VARIABLE mul_ln72_83 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U168 SOURCE nn.cpp:72 VARIABLE add_ln72_93 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_16_fu_6320_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10ns_24ns_24_4_1_U200 SOURCE nn.cpp:72 VARIABLE mul_ln72_84 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10ns_24ns_24_4_1_U200 SOURCE nn.cpp:72 VARIABLE add_ln72_95 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_18_fu_7283_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U236 SOURCE nn.cpp:72 VARIABLE mul_ln72_85 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U236 SOURCE nn.cpp:72 VARIABLE add_ln72_97 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_19_fu_8107_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_98_fu_8134_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U266 SOURCE nn.cpp:72 VARIABLE mul_ln72_86 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U266 SOURCE nn.cpp:72 VARIABLE add_ln72_99 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U281 SOURCE nn.cpp:72 VARIABLE mul_ln72_87 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U281 SOURCE nn.cpp:72 VARIABLE add_ln72_100 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_57_fu_9574_p2 SOURCE nn.cpp:74 VARIABLE sum_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_5_fu_9957_p2 SOURCE nn.cpp:69 VARIABLE add_ln69_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U43 SOURCE nn.cpp:72 VARIABLE mul_ln72_88 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U43 SOURCE nn.cpp:72 VARIABLE add_ln72_101 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U61 SOURCE nn.cpp:72 VARIABLE mul_ln72_89 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U61 SOURCE nn.cpp:72 VARIABLE add_ln72_102 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U76 SOURCE nn.cpp:72 VARIABLE mul_ln72_90 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U76 SOURCE nn.cpp:72 VARIABLE add_ln72_103 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_340_fu_3274_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_104_fu_3301_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_22_fu_3875_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_105_fu_3891_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_23_fu_4345_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_106_fu_4362_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U25 SOURCE nn.cpp:72 VARIABLE mul_ln72_91 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_107_fu_4386_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_24_fu_4948_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_108_fu_4964_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U155 SOURCE nn.cpp:72 VARIABLE mul_ln72_92 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U155 SOURCE nn.cpp:72 VARIABLE add_ln72_109 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_25_fu_5951_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_110_fu_5978_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U184 SOURCE nn.cpp:72 VARIABLE mul_ln72_93 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U184 SOURCE nn.cpp:72 VARIABLE add_ln72_111 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U201 SOURCE nn.cpp:72 VARIABLE mul_ln72_94 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U201 SOURCE nn.cpp:72 VARIABLE add_ln72_112 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10ns_24ns_24_4_1_U217 SOURCE nn.cpp:72 VARIABLE mul_ln72_95 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10ns_24ns_24_4_1_U217 SOURCE nn.cpp:72 VARIABLE add_ln72_113 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U237 SOURCE nn.cpp:72 VARIABLE mul_ln72_96 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U237 SOURCE nn.cpp:72 VARIABLE add_ln72_114 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U250 SOURCE nn.cpp:72 VARIABLE mul_ln72_97 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U250 SOURCE nn.cpp:72 VARIABLE add_ln72_115 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U267 SOURCE nn.cpp:72 VARIABLE mul_ln72_98 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U267 SOURCE nn.cpp:72 VARIABLE add_ln72_116 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_58_fu_9586_p2 SOURCE nn.cpp:74 VARIABLE sum_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_6_fu_9591_p2 SOURCE nn.cpp:69 VARIABLE add_ln69_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_26_fu_1547_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_20s_23_4_1_U44 SOURCE nn.cpp:72 VARIABLE mul_ln72_99 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_20s_23_4_1_U44 SOURCE nn.cpp:72 VARIABLE add_ln72_118 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_27_fu_2021_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7s_24s_24_4_1_U77 SOURCE nn.cpp:72 VARIABLE mul_ln72_100 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7s_24s_24_4_1_U77 SOURCE nn.cpp:72 VARIABLE add_ln72_120 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_4ns_24s_24_4_1_U90 SOURCE nn.cpp:72 VARIABLE mul_ln72_101 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_4ns_24s_24_4_1_U90 SOURCE nn.cpp:72 VARIABLE add_ln72_121 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U106 SOURCE nn.cpp:72 VARIABLE mul_ln72_102 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U106 SOURCE nn.cpp:72 VARIABLE add_ln72_122 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U124 SOURCE nn.cpp:72 VARIABLE mul_ln72_103 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U124 SOURCE nn.cpp:72 VARIABLE add_ln72_123 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U140 SOURCE nn.cpp:72 VARIABLE mul_ln72_104 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U140 SOURCE nn.cpp:72 VARIABLE add_ln72_124 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U156 SOURCE nn.cpp:72 VARIABLE mul_ln72_105 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U156 SOURCE nn.cpp:72 VARIABLE add_ln72_125 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U169 SOURCE nn.cpp:72 VARIABLE mul_ln72_106 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U169 SOURCE nn.cpp:72 VARIABLE add_ln72_126 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_24_1_1_U26 SOURCE nn.cpp:72 VARIABLE mul_ln72_107 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_127_fu_6400_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U185 SOURCE nn.cpp:72 VARIABLE mul_ln72_108 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U185 SOURCE nn.cpp:72 VARIABLE add_ln72_128 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U202 SOURCE nn.cpp:72 VARIABLE mul_ln72_109 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U202 SOURCE nn.cpp:72 VARIABLE add_ln72_129 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U218 SOURCE nn.cpp:72 VARIABLE mul_ln72_110 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U218 SOURCE nn.cpp:72 VARIABLE add_ln72_130 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_29_fu_7633_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_131_fu_7660_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U251 SOURCE nn.cpp:72 VARIABLE mul_ln72_111 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U251 SOURCE nn.cpp:72 VARIABLE add_ln72_132 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U268 SOURCE nn.cpp:72 VARIABLE mul_ln72_112 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U268 SOURCE nn.cpp:72 VARIABLE add_ln72_133 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U282 SOURCE nn.cpp:72 VARIABLE mul_ln72_113 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U282 SOURCE nn.cpp:72 VARIABLE add_ln72_134 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_59_fu_9628_p2 SOURCE nn.cpp:74 VARIABLE sum_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_7_fu_9969_p2 SOURCE nn.cpp:69 VARIABLE add_ln69_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_24_1_1_U14 SOURCE nn.cpp:72 VARIABLE mul_ln72_114 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U45 SOURCE nn.cpp:72 VARIABLE mul_ln72_115 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U45 SOURCE nn.cpp:72 VARIABLE add_ln72_135 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_342_fu_2119_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_136_fu_2146_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_343_fu_2695_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_137_fu_2712_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_344_fu_3345_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_138_fu_3362_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_30_fu_3379_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_139_fu_3407_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U107 SOURCE nn.cpp:72 VARIABLE mul_ln72_116 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U107 SOURCE nn.cpp:72 VARIABLE add_ln72_140 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_5s_24s_24_4_1_U125 SOURCE nn.cpp:72 VARIABLE mul_ln72_117 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_5s_24s_24_4_1_U125 SOURCE nn.cpp:72 VARIABLE add_ln72_141 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U141 SOURCE nn.cpp:72 VARIABLE mul_ln72_118 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U141 SOURCE nn.cpp:72 VARIABLE add_ln72_142 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_143_fu_5483_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U170 SOURCE nn.cpp:72 VARIABLE mul_ln72_119 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U170 SOURCE nn.cpp:72 VARIABLE add_ln72_144 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_5ns_24s_24_4_1_U186 SOURCE nn.cpp:72 VARIABLE mul_ln72_120 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_5ns_24s_24_4_1_U186 SOURCE nn.cpp:72 VARIABLE add_ln72_145 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U203 SOURCE nn.cpp:72 VARIABLE mul_ln72_121 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U203 SOURCE nn.cpp:72 VARIABLE add_ln72_146 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U219 SOURCE nn.cpp:72 VARIABLE mul_ln72_122 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U219 SOURCE nn.cpp:72 VARIABLE add_ln72_147 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U238 SOURCE nn.cpp:72 VARIABLE mul_ln72_123 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U238 SOURCE nn.cpp:72 VARIABLE add_ln72_148 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U252 SOURCE nn.cpp:72 VARIABLE mul_ln72_124 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U252 SOURCE nn.cpp:72 VARIABLE add_ln72_149 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U269 SOURCE nn.cpp:72 VARIABLE mul_ln72_125 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U269 SOURCE nn.cpp:72 VARIABLE add_ln72_150 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_6s_24s_24_4_1_U290 SOURCE nn.cpp:72 VARIABLE mul_ln72_126 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_6s_24s_24_4_1_U290 SOURCE nn.cpp:72 VARIABLE add_ln72_151 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_60_fu_10243_p2 SOURCE nn.cpp:74 VARIABLE sum_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_8_fu_10352_p2 SOURCE nn.cpp:69 VARIABLE add_ln69_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_24_1_1_U15 SOURCE nn.cpp:72 VARIABLE mul_ln72_127 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_31_fu_1604_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_152_fu_1621_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U62 SOURCE nn.cpp:72 VARIABLE mul_ln72_128 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U62 SOURCE nn.cpp:72 VARIABLE add_ln72_153 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U78 SOURCE nn.cpp:72 VARIABLE mul_ln72_129 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U78 SOURCE nn.cpp:72 VARIABLE add_ln72_154 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U91 SOURCE nn.cpp:72 VARIABLE mul_ln72_130 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U91 SOURCE nn.cpp:72 VARIABLE add_ln72_155 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_69_fu_3936_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_156_fu_3962_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U108 SOURCE nn.cpp:72 VARIABLE mul_ln72_131 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U108 SOURCE nn.cpp:72 VARIABLE add_ln72_157 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U126 SOURCE nn.cpp:72 VARIABLE mul_ln72_132 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U126 SOURCE nn.cpp:72 VARIABLE add_ln72_158 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U157 SOURCE nn.cpp:72 VARIABLE mul_ln72_133 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U157 SOURCE nn.cpp:72 VARIABLE add_ln72_160 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_32_fu_6034_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U187 SOURCE nn.cpp:72 VARIABLE mul_ln72_134 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U187 SOURCE nn.cpp:72 VARIABLE add_ln72_162 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U204 SOURCE nn.cpp:72 VARIABLE mul_ln72_135 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U204 SOURCE nn.cpp:72 VARIABLE add_ln72_163 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U220 SOURCE nn.cpp:72 VARIABLE mul_ln72_136 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U220 SOURCE nn.cpp:72 VARIABLE add_ln72_164 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_71_fu_7704_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_165_fu_7730_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U253 SOURCE nn.cpp:72 VARIABLE mul_ln72_137 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U253 SOURCE nn.cpp:72 VARIABLE add_ln72_166 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U270 SOURCE nn.cpp:72 VARIABLE mul_ln72_138 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U270 SOURCE nn.cpp:72 VARIABLE add_ln72_167 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U283 SOURCE nn.cpp:72 VARIABLE mul_ln72_139 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U283 SOURCE nn.cpp:72 VARIABLE add_ln72_168 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_61_fu_9658_p2 SOURCE nn.cpp:74 VARIABLE sum_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_9_fu_9988_p2 SOURCE nn.cpp:69 VARIABLE add_ln69_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9s_24_1_1_U16 SOURCE nn.cpp:72 VARIABLE mul_ln72_140 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U46 SOURCE nn.cpp:72 VARIABLE mul_ln72_141 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U46 SOURCE nn.cpp:72 VARIABLE add_ln72_169 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_170_fu_2202_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_37_fu_2793_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_172_fu_2821_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U92 SOURCE nn.cpp:72 VARIABLE mul_ln72_142 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U92 SOURCE nn.cpp:72 VARIABLE add_ln72_173 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U109 SOURCE nn.cpp:72 VARIABLE mul_ln72_143 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U109 SOURCE nn.cpp:72 VARIABLE add_ln72_174 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U127 SOURCE nn.cpp:72 VARIABLE mul_ln72_144 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U127 SOURCE nn.cpp:72 VARIABLE add_ln72_175 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U142 SOURCE nn.cpp:72 VARIABLE mul_ln72_145 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U142 SOURCE nn.cpp:72 VARIABLE add_ln72_176 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7s_24s_24_4_1_U158 SOURCE nn.cpp:72 VARIABLE mul_ln72_146 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7s_24s_24_4_1_U158 SOURCE nn.cpp:72 VARIABLE add_ln72_177 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U171 SOURCE nn.cpp:72 VARIABLE mul_ln72_147 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U171 SOURCE nn.cpp:72 VARIABLE add_ln72_178 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_38_fu_6458_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U205 SOURCE nn.cpp:72 VARIABLE mul_ln72_148 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U205 SOURCE nn.cpp:72 VARIABLE add_ln72_180 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U221 SOURCE nn.cpp:72 VARIABLE mul_ln72_149 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U221 SOURCE nn.cpp:72 VARIABLE add_ln72_181 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U239 SOURCE nn.cpp:72 VARIABLE mul_ln72_150 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U239 SOURCE nn.cpp:72 VARIABLE add_ln72_182 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U254 SOURCE nn.cpp:72 VARIABLE mul_ln72_151 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U254 SOURCE nn.cpp:72 VARIABLE add_ln72_183 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U27 SOURCE nn.cpp:72 VARIABLE mul_ln72_152 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_184_fu_8642_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_5ns_24s_24_4_1_U291 SOURCE nn.cpp:72 VARIABLE mul_ln72_153 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_5ns_24s_24_4_1_U291 SOURCE nn.cpp:72 VARIABLE add_ln72_185 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_62_fu_10273_p2 SOURCE nn.cpp:74 VARIABLE sum_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_10_fu_10364_p2 SOURCE nn.cpp:69 VARIABLE add_ln69_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_24_1_1_U17 SOURCE nn.cpp:72 VARIABLE mul_ln72_154 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U47 SOURCE nn.cpp:72 VARIABLE mul_ln72_155 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U47 SOURCE nn.cpp:72 VARIABLE add_ln72_186 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_40_fu_2218_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_187_fu_2245_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U63 SOURCE nn.cpp:72 VARIABLE mul_ln72_156 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U63 SOURCE nn.cpp:72 VARIABLE add_ln72_188 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U79 SOURCE nn.cpp:72 VARIABLE mul_ln72_157 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U79 SOURCE nn.cpp:72 VARIABLE add_ln72_189 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U93 SOURCE nn.cpp:72 VARIABLE mul_ln72_158 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U93 SOURCE nn.cpp:72 VARIABLE add_ln72_190 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U110 SOURCE nn.cpp:72 VARIABLE mul_ln72_159 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U110 SOURCE nn.cpp:72 VARIABLE add_ln72_191 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U128 SOURCE nn.cpp:72 VARIABLE mul_ln72_160 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U128 SOURCE nn.cpp:72 VARIABLE add_ln72_192 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U143 SOURCE nn.cpp:72 VARIABLE mul_ln72_161 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U143 SOURCE nn.cpp:72 VARIABLE add_ln72_193 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_41_fu_5553_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_194_fu_5580_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U172 SOURCE nn.cpp:72 VARIABLE mul_ln72_162 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U172 SOURCE nn.cpp:72 VARIABLE add_ln72_195 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U206 SOURCE nn.cpp:72 VARIABLE mul_ln72_163 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U206 SOURCE nn.cpp:72 VARIABLE add_ln72_197 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U222 SOURCE nn.cpp:72 VARIABLE mul_ln72_164 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U222 SOURCE nn.cpp:72 VARIABLE add_ln72_198 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U255 SOURCE nn.cpp:72 VARIABLE mul_ln72_165 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U255 SOURCE nn.cpp:72 VARIABLE add_ln72_200 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U271 SOURCE nn.cpp:72 VARIABLE mul_ln72_166 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U271 SOURCE nn.cpp:72 VARIABLE add_ln72_201 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U284 SOURCE nn.cpp:72 VARIABLE mul_ln72_167 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U284 SOURCE nn.cpp:72 VARIABLE add_ln72_202 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_63_fu_9688_p2 SOURCE nn.cpp:74 VARIABLE sum_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_11_fu_10007_p2 SOURCE nn.cpp:69 VARIABLE add_ln69_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_23s_24_4_1_U48 SOURCE nn.cpp:72 VARIABLE mul_ln72_168 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_23s_24_4_1_U48 SOURCE nn.cpp:72 VARIABLE add_ln72_203 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_4ns_24s_24_4_1_U64 SOURCE nn.cpp:72 VARIABLE mul_ln72_169 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_4ns_24s_24_4_1_U64 SOURCE nn.cpp:72 VARIABLE add_ln72_204 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_44_fu_2854_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_205_fu_2880_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_206_fu_3471_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_45_fu_3477_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_207_fu_3505_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7s_24s_24_4_1_U111 SOURCE nn.cpp:72 VARIABLE mul_ln72_170 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7s_24s_24_4_1_U111 SOURCE nn.cpp:72 VARIABLE add_ln72_208 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U129 SOURCE nn.cpp:72 VARIABLE mul_ln72_171 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U129 SOURCE nn.cpp:72 VARIABLE add_ln72_209 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U144 SOURCE nn.cpp:72 VARIABLE mul_ln72_172 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U144 SOURCE nn.cpp:72 VARIABLE add_ln72_210 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U159 SOURCE nn.cpp:72 VARIABLE mul_ln72_173 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U159 SOURCE nn.cpp:72 VARIABLE add_ln72_211 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U173 SOURCE nn.cpp:72 VARIABLE mul_ln72_174 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U173 SOURCE nn.cpp:72 VARIABLE add_ln72_212 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U188 SOURCE nn.cpp:72 VARIABLE mul_ln72_175 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U188 SOURCE nn.cpp:72 VARIABLE add_ln72_213 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U207 SOURCE nn.cpp:72 VARIABLE mul_ln72_176 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U207 SOURCE nn.cpp:72 VARIABLE add_ln72_214 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_11ns_24ns_24_4_1_U223 SOURCE nn.cpp:72 VARIABLE mul_ln72_177 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_11ns_24ns_24_4_1_U223 SOURCE nn.cpp:72 VARIABLE add_ln72_215 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U240 SOURCE nn.cpp:72 VARIABLE mul_ln72_178 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U240 SOURCE nn.cpp:72 VARIABLE add_ln72_216 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_46_fu_8238_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U272 SOURCE nn.cpp:72 VARIABLE mul_ln72_179 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U272 SOURCE nn.cpp:72 VARIABLE add_ln72_218 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7s_24s_24_4_1_U285 SOURCE nn.cpp:72 VARIABLE mul_ln72_180 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7s_24s_24_4_1_U285 SOURCE nn.cpp:72 VARIABLE add_ln72_219 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_64_fu_9718_p2 SOURCE nn.cpp:74 VARIABLE sum_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_12_fu_10019_p2 SOURCE nn.cpp:69 VARIABLE add_ln69_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_23_1_1_U18 SOURCE nn.cpp:72 VARIABLE mul_ln72_181 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_6s_23s_24_4_1_U49 SOURCE nn.cpp:72 VARIABLE mul_ln72_182 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_6s_23s_24_4_1_U49 SOURCE nn.cpp:72 VARIABLE add_ln72_220 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_48_fu_2297_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_221_fu_2324_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_49_fu_2911_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_222_fu_2927_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U80 SOURCE nn.cpp:72 VARIABLE mul_ln72_183 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U80 SOURCE nn.cpp:72 VARIABLE add_ln72_223 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U94 SOURCE nn.cpp:72 VARIABLE mul_ln72_184 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U94 SOURCE nn.cpp:72 VARIABLE add_ln72_224 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U112 SOURCE nn.cpp:72 VARIABLE mul_ln72_185 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U112 SOURCE nn.cpp:72 VARIABLE add_ln72_225 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U130 SOURCE nn.cpp:72 VARIABLE mul_ln72_186 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U130 SOURCE nn.cpp:72 VARIABLE add_ln72_226 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_72_fu_5121_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_227_fu_5148_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_347_fu_5624_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_228_fu_5641_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U174 SOURCE nn.cpp:72 VARIABLE mul_ln72_187 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U174 SOURCE nn.cpp:72 VARIABLE add_ln72_229 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U189 SOURCE nn.cpp:72 VARIABLE mul_ln72_188 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U189 SOURCE nn.cpp:72 VARIABLE add_ln72_230 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U208 SOURCE nn.cpp:72 VARIABLE mul_ln72_189 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U208 SOURCE nn.cpp:72 VARIABLE add_ln72_231 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U224 SOURCE nn.cpp:72 VARIABLE mul_ln72_190 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U224 SOURCE nn.cpp:72 VARIABLE add_ln72_232 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10ns_24ns_24_4_1_U241 SOURCE nn.cpp:72 VARIABLE mul_ln72_191 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10ns_24ns_24_4_1_U241 SOURCE nn.cpp:72 VARIABLE add_ln72_233 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_5ns_24s_24_4_1_U256 SOURCE nn.cpp:72 VARIABLE mul_ln72_192 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_5ns_24s_24_4_1_U256 SOURCE nn.cpp:72 VARIABLE add_ln72_234 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U273 SOURCE nn.cpp:72 VARIABLE mul_ln72_193 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U273 SOURCE nn.cpp:72 VARIABLE add_ln72_235 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_50_fu_9161_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_236_fu_9188_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_65_fu_9730_p2 SOURCE nn.cpp:74 VARIABLE sum_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_13_fu_9735_p2 SOURCE nn.cpp:69 VARIABLE add_ln69_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_73_fu_1729_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_237_fu_1751_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_74_fu_2340_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_238_fu_2361_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U65 SOURCE nn.cpp:72 VARIABLE mul_ln72_194 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U65 SOURCE nn.cpp:72 VARIABLE add_ln72_239 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U81 SOURCE nn.cpp:72 VARIABLE mul_ln72_195 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U81 SOURCE nn.cpp:72 VARIABLE add_ln72_240 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U95 SOURCE nn.cpp:72 VARIABLE mul_ln72_196 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U95 SOURCE nn.cpp:72 VARIABLE add_ln72_241 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U113 SOURCE nn.cpp:72 VARIABLE mul_ln72_197 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U113 SOURCE nn.cpp:72 VARIABLE add_ln72_242 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_11s_24ns_24_4_1_U131 SOURCE nn.cpp:72 VARIABLE mul_ln72_198 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_11s_24ns_24_4_1_U131 SOURCE nn.cpp:72 VARIABLE add_ln72_243 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_348_fu_5175_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_244_fu_5202_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U160 SOURCE nn.cpp:72 VARIABLE mul_ln72_199 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U160 SOURCE nn.cpp:72 VARIABLE add_ln72_245 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_246_fu_6605_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_75_fu_6614_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_247_fu_6641_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_1_fu_6946_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_248_fu_6963_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U225 SOURCE nn.cpp:72 VARIABLE mul_ln72_200 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U225 SOURCE nn.cpp:72 VARIABLE add_ln72_249 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U242 SOURCE nn.cpp:72 VARIABLE mul_ln72_201 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U242 SOURCE nn.cpp:72 VARIABLE add_ln72_250 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7s_24s_24_4_1_U257 SOURCE nn.cpp:72 VARIABLE mul_ln72_202 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7s_24s_24_4_1_U257 SOURCE nn.cpp:72 VARIABLE add_ln72_251 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U274 SOURCE nn.cpp:72 VARIABLE mul_ln72_203 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U274 SOURCE nn.cpp:72 VARIABLE add_ln72_252 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_53_fu_9214_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_253_fu_9241_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_66_fu_9754_p2 SOURCE nn.cpp:74 VARIABLE sum_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_14_fu_9759_p2 SOURCE nn.cpp:69 VARIABLE add_ln69_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_24_1_1_U19 SOURCE nn.cpp:72 VARIABLE mul_ln72_204 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7s_24s_24_4_1_U50 SOURCE nn.cpp:72 VARIABLE mul_ln72_205 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7s_24s_24_4_1_U50 SOURCE nn.cpp:72 VARIABLE add_ln72_254 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U66 SOURCE nn.cpp:72 VARIABLE mul_ln72_206 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U66 SOURCE nn.cpp:72 VARIABLE add_ln72_255 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U82 SOURCE nn.cpp:72 VARIABLE mul_ln72_207 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U82 SOURCE nn.cpp:72 VARIABLE add_ln72_256 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U96 SOURCE nn.cpp:72 VARIABLE mul_ln72_208 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U96 SOURCE nn.cpp:72 VARIABLE add_ln72_257 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_54_fu_4072_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_258_fu_4099_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U114 SOURCE nn.cpp:72 VARIABLE mul_ln72_209 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U114 SOURCE nn.cpp:72 VARIABLE add_ln72_259 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U132 SOURCE nn.cpp:72 VARIABLE mul_ln72_210 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U132 SOURCE nn.cpp:72 VARIABLE add_ln72_260 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7s_24s_24_4_1_U145 SOURCE nn.cpp:72 VARIABLE mul_ln72_211 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7s_24s_24_4_1_U145 SOURCE nn.cpp:72 VARIABLE add_ln72_261 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_55_fu_5664_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_56_fu_5670_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_262_fu_5697_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U175 SOURCE nn.cpp:72 VARIABLE mul_ln72_212 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U175 SOURCE nn.cpp:72 VARIABLE add_ln72_263 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U190 SOURCE nn.cpp:72 VARIABLE mul_ln72_213 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U190 SOURCE nn.cpp:72 VARIABLE add_ln72_264 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U209 SOURCE nn.cpp:72 VARIABLE mul_ln72_214 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U209 SOURCE nn.cpp:72 VARIABLE add_ln72_265 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U226 SOURCE nn.cpp:72 VARIABLE mul_ln72_215 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U226 SOURCE nn.cpp:72 VARIABLE add_ln72_266 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U243 SOURCE nn.cpp:72 VARIABLE mul_ln72_216 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U243 SOURCE nn.cpp:72 VARIABLE add_ln72_267 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U258 SOURCE nn.cpp:72 VARIABLE mul_ln72_217 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U258 SOURCE nn.cpp:72 VARIABLE add_ln72_268 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_57_fu_8733_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U286 SOURCE nn.cpp:72 VARIABLE mul_ln72_218 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U286 SOURCE nn.cpp:72 VARIABLE add_ln72_270 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_67_fu_9796_p2 SOURCE nn.cpp:74 VARIABLE sum_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_15_fu_10031_p2 SOURCE nn.cpp:69 VARIABLE add_ln69_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_24_1_1_U20 SOURCE nn.cpp:72 VARIABLE mul_ln72_219 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U51 SOURCE nn.cpp:72 VARIABLE mul_ln72_220 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U51 SOURCE nn.cpp:72 VARIABLE add_ln72_271 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U67 SOURCE nn.cpp:72 VARIABLE mul_ln72_221 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U67 SOURCE nn.cpp:72 VARIABLE add_ln72_272 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U83 SOURCE nn.cpp:72 VARIABLE mul_ln72_222 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U83 SOURCE nn.cpp:72 VARIABLE add_ln72_273 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U97 SOURCE nn.cpp:72 VARIABLE mul_ln72_223 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U97 SOURCE nn.cpp:72 VARIABLE add_ln72_274 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U115 SOURCE nn.cpp:72 VARIABLE mul_ln72_224 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U115 SOURCE nn.cpp:72 VARIABLE add_ln72_275 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U146 SOURCE nn.cpp:72 VARIABLE mul_ln72_225 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U146 SOURCE nn.cpp:72 VARIABLE add_ln72_277 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U161 SOURCE nn.cpp:72 VARIABLE mul_ln72_226 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U161 SOURCE nn.cpp:72 VARIABLE add_ln72_278 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U176 SOURCE nn.cpp:72 VARIABLE mul_ln72_227 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U176 SOURCE nn.cpp:72 VARIABLE add_ln72_279 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U191 SOURCE nn.cpp:72 VARIABLE mul_ln72_228 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U191 SOURCE nn.cpp:72 VARIABLE add_ln72_280 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U210 SOURCE nn.cpp:72 VARIABLE mul_ln72_229 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U210 SOURCE nn.cpp:72 VARIABLE add_ln72_281 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U227 SOURCE nn.cpp:72 VARIABLE mul_ln72_230 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U227 SOURCE nn.cpp:72 VARIABLE add_ln72_282 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10ns_24ns_24_4_1_U244 SOURCE nn.cpp:72 VARIABLE mul_ln72_231 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10ns_24ns_24_4_1_U244 SOURCE nn.cpp:72 VARIABLE add_ln72_283 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U259 SOURCE nn.cpp:72 VARIABLE mul_ln72_232 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U259 SOURCE nn.cpp:72 VARIABLE add_ln72_284 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U275 SOURCE nn.cpp:72 VARIABLE mul_ln72_233 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U275 SOURCE nn.cpp:72 VARIABLE add_ln72_285 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_58_fu_9285_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_286_fu_9312_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_287_fu_9815_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_68_fu_9840_p2 SOURCE nn.cpp:74 VARIABLE sum_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_16_fu_10043_p2 SOURCE nn.cpp:69 VARIABLE add_ln69_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_24_1_1_U21 SOURCE nn.cpp:72 VARIABLE mul_ln72_234 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U52 SOURCE nn.cpp:72 VARIABLE mul_ln72_235 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U52 SOURCE nn.cpp:72 VARIABLE add_ln72_288 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7s_24s_24_4_1_U68 SOURCE nn.cpp:72 VARIABLE mul_ln72_236 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7s_24s_24_4_1_U68 SOURCE nn.cpp:72 VARIABLE add_ln72_289 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U84 SOURCE nn.cpp:72 VARIABLE mul_ln72_237 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U84 SOURCE nn.cpp:72 VARIABLE add_ln72_290 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7s_24s_24_4_1_U98 SOURCE nn.cpp:72 VARIABLE mul_ln72_238 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7s_24s_24_4_1_U98 SOURCE nn.cpp:72 VARIABLE add_ln72_291 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_4ns_24s_24_4_1_U116 SOURCE nn.cpp:72 VARIABLE mul_ln72_239 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_4ns_24s_24_4_1_U116 SOURCE nn.cpp:72 VARIABLE add_ln72_292 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_76_fu_4608_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_293_fu_4635_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U133 SOURCE nn.cpp:72 VARIABLE mul_ln72_240 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U133 SOURCE nn.cpp:72 VARIABLE add_ln72_294 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U147 SOURCE nn.cpp:72 VARIABLE mul_ln72_241 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U147 SOURCE nn.cpp:72 VARIABLE add_ln72_295 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_349_fu_5730_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_296_fu_5757_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_11s_24ns_24_4_1_U177 SOURCE nn.cpp:72 VARIABLE mul_ln72_242 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_11s_24ns_24_4_1_U177 SOURCE nn.cpp:72 VARIABLE add_ln72_297 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10ns_24ns_24_4_1_U192 SOURCE nn.cpp:72 VARIABLE mul_ln72_243 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10ns_24ns_24_4_1_U192 SOURCE nn.cpp:72 VARIABLE add_ln72_298 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_350_fu_7035_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_299_fu_7062_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U228 SOURCE nn.cpp:72 VARIABLE mul_ln72_244 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U228 SOURCE nn.cpp:72 VARIABLE add_ln72_300 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U260 SOURCE nn.cpp:72 VARIABLE mul_ln72_245 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U260 SOURCE nn.cpp:72 VARIABLE add_ln72_301 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U276 SOURCE nn.cpp:72 VARIABLE mul_ln72_246 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U276 SOURCE nn.cpp:72 VARIABLE add_ln72_302 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_303_fu_9372_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U289 SOURCE nn.cpp:72 VARIABLE mul_ln72_247 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U289 SOURCE nn.cpp:72 VARIABLE add_ln72_304 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_69_fu_10073_p2 SOURCE nn.cpp:74 VARIABLE sum_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_17_fu_10285_p2 SOURCE nn.cpp:69 VARIABLE add_ln69_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_1_U22 SOURCE nn.cpp:72 VARIABLE mul_ln72_248 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7s_22s_23_4_1_U53 SOURCE nn.cpp:72 VARIABLE mul_ln72_249 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7s_22s_23_4_1_U53 SOURCE nn.cpp:72 VARIABLE add_ln72_305 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U85 SOURCE nn.cpp:72 VARIABLE mul_ln72_250 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U85 SOURCE nn.cpp:72 VARIABLE add_ln72_307 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_308_fu_3623_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U99 SOURCE nn.cpp:72 VARIABLE mul_ln72_251 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U99 SOURCE nn.cpp:72 VARIABLE add_ln72_309 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_62_fu_4670_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_310_fu_4687_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_311_fu_4711_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U148 SOURCE nn.cpp:72 VARIABLE mul_ln72_252 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U148 SOURCE nn.cpp:72 VARIABLE add_ln72_312 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_313_fu_5794_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U178 SOURCE nn.cpp:72 VARIABLE mul_ln72_253 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U178 SOURCE nn.cpp:72 VARIABLE add_ln72_314 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U193 SOURCE nn.cpp:72 VARIABLE mul_ln72_254 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U193 SOURCE nn.cpp:72 VARIABLE add_ln72_315 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U211 SOURCE nn.cpp:72 VARIABLE mul_ln72_255 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U211 SOURCE nn.cpp:72 VARIABLE add_ln72_316 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U229 SOURCE nn.cpp:72 VARIABLE mul_ln72_256 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U229 SOURCE nn.cpp:72 VARIABLE add_ln72_317 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U245 SOURCE nn.cpp:72 VARIABLE mul_ln72_257 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10s_24ns_24_4_1_U245 SOURCE nn.cpp:72 VARIABLE add_ln72_318 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U261 SOURCE nn.cpp:72 VARIABLE mul_ln72_258 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_6ns_24s_24_4_1_U261 SOURCE nn.cpp:72 VARIABLE add_ln72_319 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_320_fu_8800_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U287 SOURCE nn.cpp:72 VARIABLE mul_ln72_259 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U287 SOURCE nn.cpp:72 VARIABLE add_ln72_321 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_70_fu_9877_p2 SOURCE nn.cpp:74 VARIABLE sum_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_18_fu_10085_p2 SOURCE nn.cpp:69 VARIABLE add_ln69_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_23_1_1_U23 SOURCE nn.cpp:72 VARIABLE mul_ln72_260 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_23s_24_4_1_U54 SOURCE nn.cpp:72 VARIABLE mul_ln72_261 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_23s_24_4_1_U54 SOURCE nn.cpp:72 VARIABLE add_ln72_322 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U69 SOURCE nn.cpp:72 VARIABLE mul_ln72_262 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8ns_24ns_24_4_1_U69 SOURCE nn.cpp:72 VARIABLE add_ln72_323 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_63_fu_3026_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_324_fu_3053_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_64_fu_3647_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_325_fu_3664_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U100 SOURCE nn.cpp:72 VARIABLE mul_ln72_263 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U100 SOURCE nn.cpp:72 VARIABLE add_ln72_326 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U117 SOURCE nn.cpp:72 VARIABLE mul_ln72_264 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U117 SOURCE nn.cpp:72 VARIABLE add_ln72_327 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U134 SOURCE nn.cpp:72 VARIABLE mul_ln72_265 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U134 SOURCE nn.cpp:72 VARIABLE add_ln72_328 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U149 SOURCE nn.cpp:72 VARIABLE mul_ln72_266 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U149 SOURCE nn.cpp:72 VARIABLE add_ln72_329 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U162 SOURCE nn.cpp:72 VARIABLE mul_ln72_267 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U162 SOURCE nn.cpp:72 VARIABLE add_ln72_330 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln72_65_fu_6181_p2 SOURCE nn.cpp:72 VARIABLE sub_ln72_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_10ns_24ns_24_4_1_U194 SOURCE nn.cpp:72 VARIABLE mul_ln72_268 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_10ns_24ns_24_4_1_U194 SOURCE nn.cpp:72 VARIABLE add_ln72_332 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U212 SOURCE nn.cpp:72 VARIABLE mul_ln72_269 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_8s_24ns_24_4_1_U212 SOURCE nn.cpp:72 VARIABLE add_ln72_333 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U230 SOURCE nn.cpp:72 VARIABLE mul_ln72_270 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U230 SOURCE nn.cpp:72 VARIABLE add_ln72_334 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_335_fu_7948_p2 SOURCE nn.cpp:72 VARIABLE add_ln72_335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U262 SOURCE nn.cpp:72 VARIABLE mul_ln72_271 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_7ns_24ns_24_4_1_U262 SOURCE nn.cpp:72 VARIABLE add_ln72_336 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U277 SOURCE nn.cpp:72 VARIABLE mul_ln72_272 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9s_24ns_24_4_1_U277 SOURCE nn.cpp:72 VARIABLE add_ln72_337 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U288 SOURCE nn.cpp:72 VARIABLE mul_ln72_273 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_9ns_24ns_24_4_1_U288 SOURCE nn.cpp:72 VARIABLE add_ln72_338 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_71_fu_9907_p2 SOURCE nn.cpp:74 VARIABLE sum_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_19_fu_10097_p2 SOURCE nn.cpp:69 VARIABLE add_ln69_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_9ns_23_1_1_U28 SOURCE nn.cpp:85 VARIABLE mul_ln85 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_11s_23ns_24_4_1_U292 SOURCE nn.cpp:85 VARIABLE mul_ln85_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_11s_23ns_24_4_1_U292 SOURCE nn.cpp:85 VARIABLE add_ln85 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_11s_24ns_24_4_1_U297 SOURCE nn.cpp:85 VARIABLE mul_ln85_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_11s_24ns_24_4_1_U297 SOURCE nn.cpp:85 VARIABLE add_ln85_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_6ns_24ns_24_4_1_U301 SOURCE nn.cpp:85 VARIABLE mul_ln85_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_6ns_24ns_24_4_1_U301 SOURCE nn.cpp:85 VARIABLE add_ln85_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_8s_24s_24_4_1_U306 SOURCE nn.cpp:85 VARIABLE mul_ln85_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_8s_24s_24_4_1_U306 SOURCE nn.cpp:85 VARIABLE add_ln85_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_9ns_24ns_24_4_1_U311 SOURCE nn.cpp:85 VARIABLE mul_ln85_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_9ns_24ns_24_4_1_U311 SOURCE nn.cpp:85 VARIABLE add_ln85_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_7ns_24ns_24_4_1_U316 SOURCE nn.cpp:85 VARIABLE mul_ln85_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_7ns_24ns_24_4_1_U316 SOURCE nn.cpp:85 VARIABLE add_ln85_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_6s_24s_24_4_1_U321 SOURCE nn.cpp:85 VARIABLE mul_ln85_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_6s_24s_24_4_1_U321 SOURCE nn.cpp:85 VARIABLE add_ln85_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_6s_24s_24_4_1_U329 SOURCE nn.cpp:85 VARIABLE mul_ln85_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_6s_24s_24_4_1_U329 SOURCE nn.cpp:85 VARIABLE add_ln85_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_7s_24s_24_4_1_U334 SOURCE nn.cpp:85 VARIABLE mul_ln85_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_7s_24s_24_4_1_U334 SOURCE nn.cpp:85 VARIABLE add_ln85_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_7s_24s_24_4_1_U339 SOURCE nn.cpp:85 VARIABLE mul_ln85_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_7s_24s_24_4_1_U339 SOURCE nn.cpp:85 VARIABLE add_ln85_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_10s_24ns_24_4_1_U343 SOURCE nn.cpp:85 VARIABLE mul_ln85_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_10s_24ns_24_4_1_U343 SOURCE nn.cpp:85 VARIABLE add_ln85_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_9s_24ns_24_4_1_U347 SOURCE nn.cpp:85 VARIABLE mul_ln85_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_9s_24ns_24_4_1_U347 SOURCE nn.cpp:85 VARIABLE add_ln85_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_9ns_24ns_24_4_1_U352 SOURCE nn.cpp:85 VARIABLE mul_ln85_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_9ns_24ns_24_4_1_U352 SOURCE nn.cpp:85 VARIABLE add_ln85_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_10s_24ns_24_4_1_U357 SOURCE nn.cpp:85 VARIABLE mul_ln85_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_10s_24ns_24_4_1_U357 SOURCE nn.cpp:85 VARIABLE add_ln85_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_9ns_24ns_24_4_1_U362 SOURCE nn.cpp:85 VARIABLE mul_ln85_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_9ns_24ns_24_4_1_U362 SOURCE nn.cpp:85 VARIABLE add_ln85_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U367 SOURCE nn.cpp:85 VARIABLE mul_ln85_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U367 SOURCE nn.cpp:85 VARIABLE add_ln85_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_11s_24ns_24_4_1_U372 SOURCE nn.cpp:85 VARIABLE mul_ln85_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_11s_24ns_24_4_1_U372 SOURCE nn.cpp:85 VARIABLE add_ln85_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_9ns_24ns_24_4_1_U375 SOURCE nn.cpp:85 VARIABLE mul_ln85_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_9ns_24ns_24_4_1_U375 SOURCE nn.cpp:85 VARIABLE add_ln85_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_72_fu_12263_p2 SOURCE nn.cpp:87 VARIABLE sum_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_10s_24_1_1_U29 SOURCE nn.cpp:85 VARIABLE mul_ln85_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_5ns_24ns_24_4_1_U293 SOURCE nn.cpp:85 VARIABLE mul_ln85_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_5ns_24ns_24_4_1_U293 SOURCE nn.cpp:85 VARIABLE add_ln85_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_96_fu_10421_p2 SOURCE nn.cpp:85 VARIABLE add_ln85_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_20_fu_10448_p2 SOURCE nn.cpp:85 VARIABLE add_ln85_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_11s_24ns_24_4_1_U302 SOURCE nn.cpp:85 VARIABLE mul_ln85_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_11s_24ns_24_4_1_U302 SOURCE nn.cpp:85 VARIABLE add_ln85_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_8s_24s_24_4_1_U307 SOURCE nn.cpp:85 VARIABLE mul_ln85_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_8s_24s_24_4_1_U307 SOURCE nn.cpp:85 VARIABLE add_ln85_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_9s_24ns_24_4_1_U312 SOURCE nn.cpp:85 VARIABLE mul_ln85_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_9s_24ns_24_4_1_U312 SOURCE nn.cpp:85 VARIABLE add_ln85_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_9ns_24ns_24_4_1_U317 SOURCE nn.cpp:85 VARIABLE mul_ln85_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_9ns_24ns_24_4_1_U317 SOURCE nn.cpp:85 VARIABLE add_ln85_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_11s_24ns_24_4_1_U325 SOURCE nn.cpp:85 VARIABLE mul_ln85_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_11s_24ns_24_4_1_U325 SOURCE nn.cpp:85 VARIABLE add_ln85_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_6ns_24ns_24_4_1_U330 SOURCE nn.cpp:85 VARIABLE mul_ln85_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_6ns_24ns_24_4_1_U330 SOURCE nn.cpp:85 VARIABLE add_ln85_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_11s_24ns_24_4_1_U335 SOURCE nn.cpp:85 VARIABLE mul_ln85_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_11s_24ns_24_4_1_U335 SOURCE nn.cpp:85 VARIABLE add_ln85_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_10s_24ns_24_4_1_U340 SOURCE nn.cpp:85 VARIABLE mul_ln85_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_10s_24ns_24_4_1_U340 SOURCE nn.cpp:85 VARIABLE add_ln85_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_8s_24s_24_4_1_U344 SOURCE nn.cpp:85 VARIABLE mul_ln85_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_8s_24s_24_4_1_U344 SOURCE nn.cpp:85 VARIABLE add_ln85_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_9ns_24ns_24_4_1_U348 SOURCE nn.cpp:85 VARIABLE mul_ln85_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_9ns_24ns_24_4_1_U348 SOURCE nn.cpp:85 VARIABLE add_ln85_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_10s_24ns_24_4_1_U353 SOURCE nn.cpp:85 VARIABLE mul_ln85_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_10s_24ns_24_4_1_U353 SOURCE nn.cpp:85 VARIABLE add_ln85_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U358 SOURCE nn.cpp:85 VARIABLE mul_ln85_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U358 SOURCE nn.cpp:85 VARIABLE add_ln85_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_6s_24s_24_4_1_U363 SOURCE nn.cpp:85 VARIABLE mul_ln85_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_6s_24s_24_4_1_U363 SOURCE nn.cpp:85 VARIABLE add_ln85_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_9ns_24ns_24_4_1_U368 SOURCE nn.cpp:85 VARIABLE mul_ln85_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_9ns_24ns_24_4_1_U368 SOURCE nn.cpp:85 VARIABLE add_ln85_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U373 SOURCE nn.cpp:85 VARIABLE mul_ln85_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U373 SOURCE nn.cpp:85 VARIABLE add_ln85_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_6s_24s_24_4_1_U376 SOURCE nn.cpp:85 VARIABLE mul_ln85_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_6s_24s_24_4_1_U376 SOURCE nn.cpp:85 VARIABLE add_ln85_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_73_fu_12278_p2 SOURCE nn.cpp:87 VARIABLE sum_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_97_fu_10177_p2 SOURCE nn.cpp:85 VARIABLE add_ln85_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_9ns_18ns_24_4_1_U294 SOURCE nn.cpp:85 VARIABLE mul_ln85_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_9ns_18ns_24_4_1_U294 SOURCE nn.cpp:85 VARIABLE add_ln85_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_7ns_24ns_24_4_1_U298 SOURCE nn.cpp:85 VARIABLE mul_ln85_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_7ns_24ns_24_4_1_U298 SOURCE nn.cpp:85 VARIABLE add_ln85_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_11s_24ns_24_4_1_U303 SOURCE nn.cpp:85 VARIABLE mul_ln85_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_11s_24ns_24_4_1_U303 SOURCE nn.cpp:85 VARIABLE add_ln85_40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U308 SOURCE nn.cpp:85 VARIABLE mul_ln85_40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U308 SOURCE nn.cpp:85 VARIABLE add_ln85_41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_10s_24ns_24_4_1_U313 SOURCE nn.cpp:85 VARIABLE mul_ln85_41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_10s_24ns_24_4_1_U313 SOURCE nn.cpp:85 VARIABLE add_ln85_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_9ns_24ns_24_4_1_U318 SOURCE nn.cpp:85 VARIABLE mul_ln85_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_9ns_24ns_24_4_1_U318 SOURCE nn.cpp:85 VARIABLE add_ln85_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_9ns_24ns_24_4_1_U322 SOURCE nn.cpp:85 VARIABLE mul_ln85_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_9ns_24ns_24_4_1_U322 SOURCE nn.cpp:85 VARIABLE add_ln85_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_8s_24s_24_4_1_U326 SOURCE nn.cpp:85 VARIABLE mul_ln85_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_8s_24s_24_4_1_U326 SOURCE nn.cpp:85 VARIABLE add_ln85_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_10s_24ns_24_4_1_U331 SOURCE nn.cpp:85 VARIABLE mul_ln85_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_10s_24ns_24_4_1_U331 SOURCE nn.cpp:85 VARIABLE add_ln85_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_9ns_24ns_24_4_1_U336 SOURCE nn.cpp:85 VARIABLE mul_ln85_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_9ns_24ns_24_4_1_U336 SOURCE nn.cpp:85 VARIABLE add_ln85_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_9ns_24ns_24_4_1_U341 SOURCE nn.cpp:85 VARIABLE mul_ln85_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_9ns_24ns_24_4_1_U341 SOURCE nn.cpp:85 VARIABLE add_ln85_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_12s_24ns_24_4_1_U345 SOURCE nn.cpp:85 VARIABLE mul_ln85_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_12s_24ns_24_4_1_U345 SOURCE nn.cpp:85 VARIABLE add_ln85_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_11s_24ns_24_4_1_U349 SOURCE nn.cpp:85 VARIABLE mul_ln85_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_11s_24ns_24_4_1_U349 SOURCE nn.cpp:85 VARIABLE add_ln85_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_11s_24ns_24_4_1_U354 SOURCE nn.cpp:85 VARIABLE mul_ln85_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_11s_24ns_24_4_1_U354 SOURCE nn.cpp:85 VARIABLE add_ln85_51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U359 SOURCE nn.cpp:85 VARIABLE mul_ln85_51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U359 SOURCE nn.cpp:85 VARIABLE add_ln85_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U364 SOURCE nn.cpp:85 VARIABLE mul_ln85_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U364 SOURCE nn.cpp:85 VARIABLE add_ln85_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_11s_24ns_24_4_1_U369 SOURCE nn.cpp:85 VARIABLE mul_ln85_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_11s_24ns_24_4_1_U369 SOURCE nn.cpp:85 VARIABLE add_ln85_54 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_10s_24ns_24_4_1_U374 SOURCE nn.cpp:85 VARIABLE mul_ln85_54 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_10s_24ns_24_4_1_U374 SOURCE nn.cpp:85 VARIABLE add_ln85_55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_11s_24ns_24_4_1_U377 SOURCE nn.cpp:85 VARIABLE mul_ln85_55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_11s_24ns_24_4_1_U377 SOURCE nn.cpp:85 VARIABLE add_ln85_56 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_74_fu_12293_p2 SOURCE nn.cpp:87 VARIABLE sum_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_11s_24_1_1_U30 SOURCE nn.cpp:85 VARIABLE mul_ln85_56 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_9s_24ns_24_4_1_U295 SOURCE nn.cpp:85 VARIABLE mul_ln85_57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_9s_24ns_24_4_1_U295 SOURCE nn.cpp:85 VARIABLE add_ln85_57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U299 SOURCE nn.cpp:85 VARIABLE mul_ln85_58 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U299 SOURCE nn.cpp:85 VARIABLE add_ln85_58 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U304 SOURCE nn.cpp:85 VARIABLE mul_ln85_59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U304 SOURCE nn.cpp:85 VARIABLE add_ln85_59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_10s_24ns_24_4_1_U309 SOURCE nn.cpp:85 VARIABLE mul_ln85_60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_10s_24ns_24_4_1_U309 SOURCE nn.cpp:85 VARIABLE add_ln85_60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_9s_24ns_24_4_1_U314 SOURCE nn.cpp:85 VARIABLE mul_ln85_61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_9s_24ns_24_4_1_U314 SOURCE nn.cpp:85 VARIABLE add_ln85_61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_9s_24ns_24_4_1_U319 SOURCE nn.cpp:85 VARIABLE mul_ln85_62 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_9s_24ns_24_4_1_U319 SOURCE nn.cpp:85 VARIABLE add_ln85_62 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_8s_24s_24_4_1_U323 SOURCE nn.cpp:85 VARIABLE mul_ln85_63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_8s_24s_24_4_1_U323 SOURCE nn.cpp:85 VARIABLE add_ln85_63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U327 SOURCE nn.cpp:85 VARIABLE mul_ln85_64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U327 SOURCE nn.cpp:85 VARIABLE add_ln85_64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U332 SOURCE nn.cpp:85 VARIABLE mul_ln85_65 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U332 SOURCE nn.cpp:85 VARIABLE add_ln85_65 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U337 SOURCE nn.cpp:85 VARIABLE mul_ln85_66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U337 SOURCE nn.cpp:85 VARIABLE add_ln85_66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_1_fu_11386_p2 SOURCE nn.cpp:85 VARIABLE sub_ln85_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_67_fu_11413_p2 SOURCE nn.cpp:85 VARIABLE add_ln85_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_2_fu_11517_p2 SOURCE nn.cpp:85 VARIABLE sub_ln85_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_68_fu_11534_p2 SOURCE nn.cpp:85 VARIABLE add_ln85_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_9s_24ns_24_4_1_U350 SOURCE nn.cpp:85 VARIABLE mul_ln85_67 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_9s_24ns_24_4_1_U350 SOURCE nn.cpp:85 VARIABLE add_ln85_69 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_8s_24s_24_4_1_U355 SOURCE nn.cpp:85 VARIABLE mul_ln85_68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_8s_24s_24_4_1_U355 SOURCE nn.cpp:85 VARIABLE add_ln85_70 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_7ns_24ns_24_4_1_U360 SOURCE nn.cpp:85 VARIABLE mul_ln85_69 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_7ns_24ns_24_4_1_U360 SOURCE nn.cpp:85 VARIABLE add_ln85_71 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_11s_24ns_24_4_1_U365 SOURCE nn.cpp:85 VARIABLE mul_ln85_70 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_11s_24ns_24_4_1_U365 SOURCE nn.cpp:85 VARIABLE add_ln85_72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U370 SOURCE nn.cpp:85 VARIABLE mul_ln85_71 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U370 SOURCE nn.cpp:85 VARIABLE add_ln85_73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_74_fu_12097_p2 SOURCE nn.cpp:85 VARIABLE add_ln85_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_6ns_24ns_24_4_1_U378 SOURCE nn.cpp:85 VARIABLE mul_ln85_72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_6ns_24ns_24_4_1_U378 SOURCE nn.cpp:85 VARIABLE add_ln85_75 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_75_fu_12314_p2 SOURCE nn.cpp:87 VARIABLE sum_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_10ns_24_1_1_U31 SOURCE nn.cpp:85 VARIABLE mul_ln85_73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_9s_24ns_24_4_1_U296 SOURCE nn.cpp:85 VARIABLE mul_ln85_74 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_9s_24ns_24_4_1_U296 SOURCE nn.cpp:85 VARIABLE add_ln85_76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_7ns_24ns_24_4_1_U300 SOURCE nn.cpp:85 VARIABLE mul_ln85_75 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_7ns_24ns_24_4_1_U300 SOURCE nn.cpp:85 VARIABLE add_ln85_77 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_7ns_24ns_24_4_1_U305 SOURCE nn.cpp:85 VARIABLE mul_ln85_76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_7ns_24ns_24_4_1_U305 SOURCE nn.cpp:85 VARIABLE add_ln85_78 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_9ns_24ns_24_4_1_U310 SOURCE nn.cpp:85 VARIABLE mul_ln85_77 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_9ns_24ns_24_4_1_U310 SOURCE nn.cpp:85 VARIABLE add_ln85_79 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_9ns_24ns_24_4_1_U315 SOURCE nn.cpp:85 VARIABLE mul_ln85_78 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_9ns_24ns_24_4_1_U315 SOURCE nn.cpp:85 VARIABLE add_ln85_80 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_10s_24ns_24_4_1_U320 SOURCE nn.cpp:85 VARIABLE mul_ln85_79 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_10s_24ns_24_4_1_U320 SOURCE nn.cpp:85 VARIABLE add_ln85_81 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_10s_24ns_24_4_1_U324 SOURCE nn.cpp:85 VARIABLE mul_ln85_80 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_10s_24ns_24_4_1_U324 SOURCE nn.cpp:85 VARIABLE add_ln85_82 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_9s_24ns_24_4_1_U328 SOURCE nn.cpp:85 VARIABLE mul_ln85_81 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_9s_24ns_24_4_1_U328 SOURCE nn.cpp:85 VARIABLE add_ln85_83 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_11s_24ns_24_4_1_U333 SOURCE nn.cpp:85 VARIABLE mul_ln85_82 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_11s_24ns_24_4_1_U333 SOURCE nn.cpp:85 VARIABLE add_ln85_84 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_9s_24ns_24_4_1_U338 SOURCE nn.cpp:85 VARIABLE mul_ln85_83 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_9s_24ns_24_4_1_U338 SOURCE nn.cpp:85 VARIABLE add_ln85_85 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_10s_24ns_24_4_1_U342 SOURCE nn.cpp:85 VARIABLE mul_ln85_84 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_10s_24ns_24_4_1_U342 SOURCE nn.cpp:85 VARIABLE add_ln85_86 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_10ns_24ns_24_4_1_U346 SOURCE nn.cpp:85 VARIABLE mul_ln85_85 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_10ns_24ns_24_4_1_U346 SOURCE nn.cpp:85 VARIABLE add_ln85_87 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U351 SOURCE nn.cpp:85 VARIABLE mul_ln85_86 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_8ns_24ns_24_4_1_U351 SOURCE nn.cpp:85 VARIABLE add_ln85_88 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_9ns_24ns_24_4_1_U356 SOURCE nn.cpp:85 VARIABLE mul_ln85_87 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_9ns_24ns_24_4_1_U356 SOURCE nn.cpp:85 VARIABLE add_ln85_89 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_10s_24ns_24_4_1_U361 SOURCE nn.cpp:85 VARIABLE mul_ln85_88 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_10s_24ns_24_4_1_U361 SOURCE nn.cpp:85 VARIABLE add_ln85_90 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_9ns_24ns_24_4_1_U366 SOURCE nn.cpp:85 VARIABLE mul_ln85_89 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_9ns_24ns_24_4_1_U366 SOURCE nn.cpp:85 VARIABLE add_ln85_91 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_10s_24ns_24_4_1_U371 SOURCE nn.cpp:85 VARIABLE mul_ln85_90 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_10s_24ns_24_4_1_U371 SOURCE nn.cpp:85 VARIABLE add_ln85_92 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_93_fu_12141_p2 SOURCE nn.cpp:85 VARIABLE add_ln85_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_76_fu_12319_p2 SOURCE nn.cpp:87 VARIABLE sum_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_20_fu_12371_p2 SOURCE nn.cpp:34 VARIABLE x_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_21_fu_12380_p2 SOURCE nn.cpp:34 VARIABLE x_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_22_fu_12389_p2 SOURCE nn.cpp:34 VARIABLE x_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_23_fu_12398_p2 SOURCE nn.cpp:34 VARIABLE x_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_24_fu_12407_p2 SOURCE nn.cpp:34 VARIABLE x_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 380 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.8 seconds; current allocated memory: 1.605 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for neural_network.
INFO: [VLOG 209-307] Generating Verilog RTL for neural_network.
Execute       syn_report -model neural_network -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 138.84 MHz
Command     autosyn done; 20.49 sec.
Command   csynth_design done; 81.64 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 71.55 seconds. CPU system time: 5.71 seconds. Elapsed time: 81.64 seconds; current allocated memory: 160.238 MB.
Execute   export_design -format ip_catalog -rtl verilog -output fcnn_activities_ip 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -rtl verilog -output fcnn_activities_ip 
Execute     config_export -format=ip_catalog -output=fcnn_activities_ip -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/global.setting.tcl
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=neural_network xml_exists=0
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.rtl_wrap.cfg.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.rtl_wrap.cfg.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.rtl_wrap.cfg.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to neural_network
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=23
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=60 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='neural_network_mul_25ns_25ns_50_1_1
neural_network_mul_25ns_18ns_43_1_1
neural_network_exp_17_9_s_f_x_lsb_table_ROM_AUTO_1R
neural_network_exp_17_9_s_exp_x_msb_2_m_1_table_ROM_AUTO_1R
neural_network_exp_17_9_s_exp_x_msb_1_table_ROM_AUTO_1R
neural_network_mul_16s_9ns_24_1_1
neural_network_mul_16s_7s_23_1_1
neural_network_mul_16s_9s_24_1_1
neural_network_mul_16s_8ns_24_1_1
neural_network_mul_16s_10ns_24_1_1
neural_network_mul_16s_8s_24_1_1
neural_network_mul_16s_10s_24_1_1
neural_network_mul_16s_6ns_22_1_1
neural_network_mul_16s_7ns_23_1_1
neural_network_mul_15ns_9ns_23_1_1
neural_network_mul_15ns_10s_24_1_1
neural_network_mul_15ns_11s_24_1_1
neural_network_mul_15ns_10ns_24_1_1
neural_network_sdiv_24ns_16s_16_28_1
neural_network_mac_muladd_16s_7ns_24ns_24_4_1
neural_network_mac_muladd_16s_8s_23s_24_4_1
neural_network_mac_muladd_16s_8ns_23s_24_4_1
neural_network_mac_muladd_16s_8s_24ns_24_4_1
neural_network_mac_muladd_16s_9s_24ns_24_4_1
neural_network_mac_muladd_16s_7ns_20s_23_4_1
neural_network_mac_muladd_16s_7ns_23s_24_4_1
neural_network_mac_muladd_16s_6s_23s_24_4_1
neural_network_mac_muladd_16s_7s_24s_24_4_1
neural_network_mac_muladd_16s_6ns_24s_24_4_1
neural_network_mac_muladd_16s_8ns_24ns_24_4_1
neural_network_mac_muladd_16s_7s_22s_23_4_1
neural_network_mac_muladd_16s_9ns_24ns_24_4_1
neural_network_mac_muladd_16s_10s_24ns_24_4_1
neural_network_mac_muladd_16s_4ns_24s_24_4_1
neural_network_mac_muladd_16s_6s_24s_24_4_1
neural_network_mac_muladd_16s_5ns_24s_24_4_1
neural_network_mac_muladd_16s_5s_24s_24_4_1
neural_network_mac_muladd_16s_11s_24ns_24_4_1
neural_network_mac_muladd_16s_10ns_24ns_24_4_1
neural_network_mac_muladd_16s_11ns_24ns_24_4_1
neural_network_mac_muladd_15ns_11s_23ns_24_4_1
neural_network_mac_muladd_15ns_5ns_24ns_24_4_1
neural_network_mac_muladd_15ns_9ns_18ns_24_4_1
neural_network_mac_muladd_15ns_9s_24ns_24_4_1
neural_network_mac_muladd_15ns_11s_24ns_24_4_1
neural_network_mac_muladd_15ns_7ns_24ns_24_4_1
neural_network_mac_muladd_15ns_8ns_24ns_24_4_1
neural_network_mac_muladd_15ns_6ns_24ns_24_4_1
neural_network_mac_muladd_15ns_8s_24s_24_4_1
neural_network_mac_muladd_15ns_10s_24ns_24_4_1
neural_network_mac_muladd_15ns_9ns_24ns_24_4_1
neural_network_mac_muladd_15ns_6s_24s_24_4_1
neural_network_mac_muladd_15ns_7s_24s_24_4_1
neural_network_mac_muladd_15ns_12s_24ns_24_4_1
neural_network_mac_muladd_15ns_10ns_24ns_24_4_1
neural_network_CONTROL_s_axi
neural_network_INPUT_s_axi
neural_network_OUTPUT_s_axi
exp_17_9_s
neural_network
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.rtl_wrap.cfg.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/exp_17_9_s.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.constraint.tcl 
Execute     sc_get_clocks neural_network 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to neural_network
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.compgen.dataonly.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=neural_network
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.rtl_wrap.cfg.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.rtl_wrap.cfg.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.rtl_wrap.cfg.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.tbgen.tcl 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.tbgen.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.constraint.tcl 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/neural_network.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/global.setting.tcl
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_family_info -name artix7 -data parts 
Execute     ap_part_info -name xc7a12ticsg325-1L -data info 
Execute     source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /eda/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/rrk307/home_hls/python_c_hlsc/Performance_FCNN_Activities/hlsc_fcnn_activities/solution1/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s fcnn_activities_ip.zip 
INFO: [HLS 200-802] Generated output file fcnn_activities_ip.zip
Command   export_design done; 23.66 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 22.72 seconds. CPU system time: 1.88 seconds. Elapsed time: 23.66 seconds; current allocated memory: 5.055 MB.
Execute   cleanup_all 
