

================================================================
== Synthesis Summary Report of 'test'
================================================================
+ General Information: 
    * Date:           Fri May 10 16:23:38 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        D5
    * Solution:       comb_24 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |               Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |           |            |             |     |
    |               & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP    |     FF     |     LUT     | URAM|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |+ test                              |     -|  0.00|      136|  1.360e+03|         -|      137|     -|        no|  4 (~0%)|  524 (20%)|  10991 (2%)|  29204 (10%)|    -|
    | + test_Pipeline_ARRAY_1_READ       |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_1_READ                    |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_2_READ       |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_2_READ                    |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_37_1    |     -|  0.29|        9|     90.000|         -|        9|     -|        no|        -|    28 (1%)|   535 (~0%)|   1708 (~0%)|    -|
    |  o VITIS_LOOP_37_1                 |     -|  7.30|        7|     70.000|         2|        1|     7|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_120_17  |     -|  1.88|       10|    100.000|         -|       10|     -|        no|        -|    4 (~0%)|    76 (~0%)|    305 (~0%)|    -|
    |  o VITIS_LOOP_120_17               |     -|  7.30|        8|     80.000|         1|        1|     8|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_77_9    |     -|  0.29|       18|    180.000|         -|       18|     -|        no|        -|    60 (2%)|  1117 (~0%)|    3746 (1%)|    -|
    |  o VITIS_LOOP_77_9                 |     -|  7.30|       16|    160.000|         3|        1|    15|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_99_13   |     -|  1.60|       11|    110.000|         -|       11|     -|        no|        -|    28 (1%)|   459 (~0%)|   1182 (~0%)|    -|
    |  o VITIS_LOOP_99_13                |     -|  7.30|        9|     90.000|         1|        1|     9|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_130_19  |     -|  0.25|        5|     50.000|         -|        5|     -|        no|        -|    44 (1%)|   494 (~0%)|   2333 (~0%)|    -|
    |  o VITIS_LOOP_130_19               |     -|  7.30|        3|     30.000|         2|        1|     3|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_WRITE        |     -|  0.00|       18|    180.000|         -|       18|     -|        no|        -|          -|    37 (~0%)|    139 (~0%)|    -|
    |  o ARRAY_WRITE                     |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | out1_1   | 0x10   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | out1_2   | 0x14   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | arg1_1   | 0x1c   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg1_2   | 0x20   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg2_1   | 0x28   | 32    | W      | Data signal of arg2              |                                                                      |
| s_axi_control | arg2_2   | 0x2c   | 32    | W      | Data signal of arg2              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| out1     | inout     | unsigned int* |
| arg1     | inout     | unsigned int* |
| arg2     | inout     | unsigned int* |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| out1     | m_axi_mem     | interface |          |                                  |
| out1     | s_axi_control | register  | offset   | name=out1_1 offset=0x10 range=32 |
| out1     | s_axi_control | register  | offset   | name=out1_2 offset=0x14 range=32 |
| arg1     | m_axi_mem     | interface |          |                                  |
| arg1     | s_axi_control | register  | offset   | name=arg1_1 offset=0x1c range=32 |
| arg1     | s_axi_control | register  | offset   | name=arg1_2 offset=0x20 range=32 |
| arg2     | m_axi_mem     | interface |          |                                  |
| arg2     | s_axi_control | register  | offset   | name=arg2_1 offset=0x28 range=32 |
| arg2     | s_axi_control | register  | offset   | name=arg2_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------+---------------+
| HW Interface | Direction | Length | Width | Loop         | Loop Location |
+--------------+-----------+--------+-------+--------------+---------------+
| m_axi_mem    | read      | 16     | 32    | ARRAY_1_READ | d5.cpp:18:3   |
| m_axi_mem    | read      | 16     | 32    | ARRAY_2_READ | d5.cpp:25:3   |
| m_axi_mem    | write     | 16     | 32    | ARRAY_WRITE  | d5.cpp:219:2  |
+--------------+-----------+--------+-------+--------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop         | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_mem    | arg1     | d5.cpp:20:16    | read      | Widen Fail   |        | ARRAY_1_READ | d5.cpp:18:3   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d5.cpp:20:16    | read      | Inferred     | 16     | ARRAY_1_READ | d5.cpp:18:3   |            |                                                                                                       |
| m_axi_mem    | arg2     | d5.cpp:27:16    | read      | Widen Fail   |        | ARRAY_2_READ | d5.cpp:25:3   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg2     | d5.cpp:27:16    | read      | Inferred     | 16     | ARRAY_2_READ | d5.cpp:25:3   |            |                                                                                                       |
| m_axi_mem    | out1     | d5.cpp:221:11   | write     | Widen Fail   |        | ARRAY_WRITE  | d5.cpp:219:2  | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | out1     | d5.cpp:221:11   | write     | Inferred     | 16     | ARRAY_WRITE  | d5.cpp:219:2  |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                               | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+------------------------------------+-----+--------+--------------+-----+--------+---------+
| + test                             | 524 |        |              |     |        |         |
|   mul_32ns_32ns_64_1_1_U304        | 4   |        | arr          | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U304        | 4   |        | mul_ln70_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U305        | 4   |        | mul_ln70_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U306        | 4   |        | mul_ln70_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U307        | 4   |        | mul_ln70_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U308        | 4   |        | mul_ln70_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U309        | 4   |        | mul_ln70_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U310        | 4   |        | mul_ln70_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U311        | 4   |        | mul_ln70_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U312        | 4   |        | mul_ln70_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U313        | 4   |        | mul_ln70_10  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U314        | 4   |        | mul_ln70_11  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U315        | 4   |        | mul_ln70_12  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U316        | 4   |        | mul_ln70_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U317        | 4   |        | mul_ln70_14  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U318        | 4   |        | mul_ln70_15  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U319        | 4   |        | mul_ln70_16  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U320        | 4   |        | mul_ln70_17  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U321        | 4   |        | mul_ln70_18  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U322        | 4   |        | mul_ln70_19  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U323        | 4   |        | mul_ln70_20  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U324        | 4   |        | mul_ln70_21  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U325        | 4   |        | mul_ln70_22  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U326        | 4   |        | mul_ln70_23  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U327        | 4   |        | mul_ln70_24  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U328        | 4   |        | mul_ln70_25  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U305        | 4   |        | mul_ln70_26  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U306        | 4   |        | mul_ln70_27  | mul | auto   | 0       |
|   arr_59_fu_1333_p2                | -   |        | arr_59       | add | fabric | 0       |
|   add_ln70_4_fu_1359_p2            | -   |        | add_ln70_4   | add | fabric | 0       |
|   add_ln70_10_fu_1397_p2           | -   |        | add_ln70_10  | add | fabric | 0       |
|   add_ln70_15_fu_1428_p2           | -   |        | add_ln70_15  | add | fabric | 0       |
|   add_ln70_18_fu_1183_p2           | -   |        | add_ln70_18  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U304        | 4   |        | mul_ln165    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U305        | 4   |        | mul_ln165_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U306        | 4   |        | mul_ln165_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U307        | 4   |        | mul_ln165_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U308        | 4   |        | mul_ln165_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U304        | 4   |        | mul_ln165_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U305        | 4   |        | mul_ln179    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U309        | 4   |        | mul_ln165_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U310        | 4   |        | mul_ln165_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U311        | 4   |        | mul_ln165_8  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U312        | 4   |        | mul_ln165_9  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U313        | 4   |        | mul_ln165_10 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U306        | 4   |        | mul_ln179_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U314        | 4   |        | mul_ln165_11 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U315        | 4   |        | mul_ln165_12 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U316        | 4   |        | mul_ln165_13 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U317        | 4   |        | mul_ln165_14 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U307        | 4   |        | mul_ln179_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U308        | 4   |        | mul_ln165_15 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U318        | 4   |        | mul_ln165_16 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U319        | 4   |        | mul_ln165_17 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U304        | 4   |        | mul_ln179_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U320        | 4   |        | mul_ln165_18 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U321        | 4   |        | mul_ln165_19 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U309        | 4   |        | mul_ln179_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U310        | 4   |        | mul_ln165_20 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U305        | 4   |        | mul_ln179_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U306        | 4   |        | mul_ln179_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U307        | 4   |        | mul_ln179_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U311        | 4   |        | mul_ln184    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U322        | 4   |        | mul_ln184_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U323        | 4   |        | mul_ln184_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U324        | 4   |        | mul_ln184_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U325        | 4   |        | mul_ln184_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U326        | 4   |        | mul_ln184_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U327        | 4   |        | mul_ln184_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U328        | 4   |        | mul_ln184_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U312        | 4   |        | mul_ln184_8  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U329        | 4   |        | mul_ln185    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U330        | 4   |        | mul_ln185_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U331        | 4   |        | mul_ln185_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U332        | 4   |        | mul_ln185_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U333        | 4   |        | mul_ln185_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U334        | 4   |        | mul_ln185_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U335        | 4   |        | mul_ln185_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U336        | 4   |        | mul_ln185_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U337        | 4   |        | mul_ln185_8  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U338        | 4   |        | mul_ln186    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U339        | 4   |        | mul_ln186_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U340        | 4   |        | mul_ln186_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U341        | 4   |        | mul_ln186_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U342        | 4   |        | mul_ln186_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U343        | 4   |        | mul_ln186_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U344        | 4   |        | mul_ln186_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U345        | 4   |        | mul_ln186_7  | mul | auto   | 0       |
|   add_ln186_4_fu_2101_p2           | -   |        | add_ln186_4  | add | fabric | 0       |
|   add_ln186_10_fu_2139_p2          | -   |        | add_ln186_10 | add | fabric | 0       |
|   add_ln186_12_fu_2151_p2          | -   |        | add_ln186_12 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U346        | 4   |        | mul_ln187    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U347        | 4   |        | mul_ln187_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U348        | 4   |        | mul_ln187_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U349        | 4   |        | mul_ln187_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U350        | 4   |        | mul_ln187_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U351        | 4   |        | mul_ln187_5  | mul | auto   | 0       |
|   add_ln187_fu_2163_p2             | -   |        | add_ln187    | add | fabric | 0       |
|   add_ln187_1_fu_2169_p2           | -   |        | add_ln187_1  | add | fabric | 0       |
|   add_ln187_2_fu_2183_p2           | -   |        | add_ln187_2  | add | fabric | 0       |
|   add_ln187_3_fu_2189_p2           | -   |        | add_ln187_3  | add | fabric | 0       |
|   add_ln187_7_fu_2215_p2           | -   |        | add_ln187_7  | add | fabric | 0       |
|   add_ln187_9_fu_2221_p2           | -   |        | add_ln187_9  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U352        | 4   |        | mul_ln188    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U353        | 4   |        | mul_ln188_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U354        | 4   |        | mul_ln188_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U355        | 4   |        | mul_ln188_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U313        | 4   |        | mul_ln189    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U314        | 4   |        | mul_ln189_1  | mul | auto   | 0       |
|   arr_68_fu_2279_p2                | -   |        | arr_68       | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U308        | 4   |        | mul_ln190    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U315        | 4   |        | mul_ln190_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U316        | 4   |        | mul_ln190_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U317        | 4   |        | mul_ln190_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U318        | 4   |        | mul_ln190_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U309        | 4   |        | mul_ln190_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U310        | 4   |        | mul_ln190_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U311        | 4   |        | mul_ln190_7  | mul | auto   | 0       |
|   add_ln190_fu_1698_p2             | -   |        | add_ln190    | add | fabric | 0       |
|   add_ln190_1_fu_1704_p2           | -   |        | add_ln190_1  | add | fabric | 0       |
|   add_ln190_3_fu_1554_p2           | -   |        | add_ln190_3  | add | fabric | 0       |
|   add_ln190_4_fu_1560_p2           | -   |        | add_ln190_4  | add | fabric | 0       |
|   add_ln190_5_fu_1574_p2           | -   |        | add_ln190_5  | add | fabric | 0       |
|   add_ln190_8_fu_1580_p2           | -   |        | add_ln190_8  | add | fabric | 0       |
|   add_ln190_10_fu_1735_p2          | -   |        | add_ln190_10 | add | fabric | 0       |
|   add_ln190_11_fu_1741_p2          | -   |        | add_ln190_11 | add | fabric | 0       |
|   add_ln190_13_fu_1586_p2          | -   |        | add_ln190_13 | add | fabric | 0       |
|   add_ln190_14_fu_1592_p2          | -   |        | add_ln190_14 | add | fabric | 0       |
|   add_ln190_15_fu_1606_p2          | -   |        | add_ln190_15 | add | fabric | 0       |
|   add_ln190_17_fu_1612_p2          | -   |        | add_ln190_17 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U319        | 4   |        | mul_ln191    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U320        | 4   |        | mul_ln191_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U321        | 4   |        | mul_ln191_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U322        | 4   |        | mul_ln191_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U323        | 4   |        | mul_ln191_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U324        | 4   |        | mul_ln191_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U325        | 4   |        | mul_ln191_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U326        | 4   |        | mul_ln191_7  | mul | auto   | 0       |
|   add_ln191_fu_1782_p2             | -   |        | add_ln191    | add | fabric | 0       |
|   add_ln191_1_fu_1788_p2           | -   |        | add_ln191_1  | add | fabric | 0       |
|   add_ln191_2_fu_1802_p2           | -   |        | add_ln191_2  | add | fabric | 0       |
|   add_ln191_3_fu_1808_p2           | -   |        | add_ln191_3  | add | fabric | 0       |
|   add_ln191_4_fu_1814_p2           | -   |        | add_ln191_4  | add | fabric | 0       |
|   add_ln191_5_fu_1828_p2           | -   |        | add_ln191_5  | add | fabric | 0       |
|   add_ln191_7_fu_1834_p2           | -   |        | add_ln191_7  | add | fabric | 0       |
|   add_ln191_8_fu_1840_p2           | -   |        | add_ln191_8  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U356        | 4   |        | mul_ln192    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U357        | 4   |        | mul_ln192_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U358        | 4   |        | mul_ln192_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U359        | 4   |        | mul_ln192_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U360        | 4   |        | mul_ln192_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U361        | 4   |        | mul_ln192_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U362        | 4   |        | mul_ln192_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U363        | 4   |        | mul_ln193    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U364        | 4   |        | mul_ln193_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U365        | 4   |        | mul_ln193_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U366        | 4   |        | mul_ln193_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U367        | 4   |        | mul_ln193_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U368        | 4   |        | mul_ln193_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U369        | 4   |        | mul_ln194    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U370        | 4   |        | mul_ln194_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U371        | 4   |        | mul_ln194_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U372        | 4   |        | mul_ln194_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U373        | 4   |        | mul_ln194_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U374        | 4   |        | mul_ln195    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U375        | 4   |        | mul_ln195_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U376        | 4   |        | mul_ln195_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U377        | 4   |        | mul_ln195_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U327        | 4   |        | mul_ln196    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U328        | 4   |        | mul_ln196_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U329        | 4   |        | mul_ln196_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U330        | 4   |        | mul_ln197    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U331        | 4   |        | mul_ln197_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U332        | 4   |        | mul_ln198    | mul | auto   | 0       |
|   arr_71_fu_2334_p2                | -   |        | arr_71       | add | fabric | 0       |
|   add_ln200_fu_2353_p2             | -   |        | add_ln200    | add | fabric | 0       |
|   add_ln200_1_fu_2359_p2           | -   |        | add_ln200_1  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U333        | 4   |        | mul_ln200    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U334        | 4   |        | mul_ln200_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U335        | 4   |        | mul_ln200_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U336        | 4   |        | mul_ln200_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U337        | 4   |        | mul_ln200_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U338        | 4   |        | mul_ln200_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U339        | 4   |        | mul_ln200_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U340        | 4   |        | mul_ln200_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U341        | 4   |        | mul_ln200_8  | mul | auto   | 0       |
|   add_ln200_2_fu_1918_p2           | -   |        | add_ln200_2  | add | fabric | 0       |
|   add_ln200_3_fu_1928_p2           | -   |        | add_ln200_3  | add | fabric | 0       |
|   add_ln200_4_fu_1934_p2           | -   |        | add_ln200_4  | add | fabric | 0       |
|   add_ln200_5_fu_1944_p2           | -   |        | add_ln200_5  | add | fabric | 0       |
|   add_ln200_41_fu_2407_p2          | -   |        | add_ln200_41 | add | fabric | 0       |
|   add_ln200_6_fu_2411_p2           | -   |        | add_ln200_6  | add | fabric | 0       |
|   add_ln200_7_fu_1950_p2           | -   |        | add_ln200_7  | add | fabric | 0       |
|   add_ln200_8_fu_1960_p2           | -   |        | add_ln200_8  | add | fabric | 0       |
|   add_ln200_12_fu_2444_p2          | -   |        | add_ln200_12 | add | fabric | 0       |
|   add_ln200_35_fu_2458_p2          | -   |        | add_ln200_35 | add | fabric | 0       |
|   add_ln200_11_fu_2464_p2          | -   |        | add_ln200_11 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U378        | 4   |        | mul_ln200_9  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U379        | 4   |        | mul_ln200_10 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U380        | 4   |        | mul_ln200_11 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U381        | 4   |        | mul_ln200_12 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U382        | 4   |        | mul_ln200_13 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U383        | 4   |        | mul_ln200_14 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U384        | 4   |        | mul_ln200_15 | mul | auto   | 0       |
|   add_ln200_13_fu_2554_p2          | -   |        | add_ln200_13 | add | fabric | 0       |
|   add_ln200_14_fu_2564_p2          | -   |        | add_ln200_14 | add | fabric | 0       |
|   add_ln200_15_fu_2574_p2          | -   |        | add_ln200_15 | add | fabric | 0       |
|   add_ln200_16_fu_2580_p2          | -   |        | add_ln200_16 | add | fabric | 0       |
|   add_ln200_17_fu_2590_p2          | -   |        | add_ln200_17 | add | fabric | 0       |
|   add_ln200_18_fu_2600_p2          | -   |        | add_ln200_18 | add | fabric | 0       |
|   add_ln200_20_fu_2610_p2          | -   |        | add_ln200_20 | add | fabric | 0       |
|   add_ln200_19_fu_3431_p2          | -   |        | add_ln200_19 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U385        | 4   |        | mul_ln200_16 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U386        | 4   |        | mul_ln200_17 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U387        | 4   |        | mul_ln200_18 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U388        | 4   |        | mul_ln200_19 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U389        | 4   |        | mul_ln200_20 | mul | auto   | 0       |
|   add_ln200_21_fu_2656_p2          | -   |        | add_ln200_21 | add | fabric | 0       |
|   add_ln200_22_fu_2666_p2          | -   |        | add_ln200_22 | add | fabric | 0       |
|   add_ln200_23_fu_2676_p2          | -   |        | add_ln200_23 | add | fabric | 0       |
|   add_ln200_24_fu_3470_p2          | -   |        | add_ln200_24 | add | fabric | 0       |
|   add_ln200_42_fu_3480_p2          | -   |        | add_ln200_42 | add | fabric | 0       |
|   add_ln200_26_fu_3485_p2          | -   |        | add_ln200_26 | add | fabric | 0       |
|   add_ln200_40_fu_3499_p2          | -   |        | add_ln200_40 | add | fabric | 0       |
|   add_ln200_25_fu_3504_p2          | -   |        | add_ln200_25 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U390        | 4   |        | mul_ln200_21 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U391        | 4   |        | mul_ln200_22 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U392        | 4   |        | mul_ln200_23 | mul | auto   | 0       |
|   add_ln200_27_fu_2702_p2          | -   |        | add_ln200_27 | add | fabric | 0       |
|   add_ln200_28_fu_3541_p2          | -   |        | add_ln200_28 | add | fabric | 0       |
|   add_ln200_30_fu_3551_p2          | -   |        | add_ln200_30 | add | fabric | 0       |
|   add_ln200_29_fu_3823_p2          | -   |        | add_ln200_29 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U393        | 4   |        | mul_ln200_24 | mul | auto   | 0       |
|   add_ln200_36_fu_3859_p2          | -   |        | add_ln200_36 | add | fabric | 0       |
|   add_ln200_31_fu_3869_p2          | -   |        | add_ln200_31 | add | fabric | 0       |
|   add_ln185_2_fu_2724_p2           | -   |        | add_ln185_2  | add | fabric | 0       |
|   add_ln185_3_fu_2730_p2           | -   |        | add_ln185_3  | add | fabric | 0       |
|   add_ln185_10_fu_2778_p2          | -   |        | add_ln185_10 | add | fabric | 0       |
|   add_ln185_11_fu_2784_p2          | -   |        | add_ln185_11 | add | fabric | 0       |
|   add_ln200_37_fu_3911_p2          | -   |        | add_ln200_37 | add | fabric | 0       |
|   add_ln184_2_fu_2844_p2           | -   |        | add_ln184_2  | add | fabric | 0       |
|   add_ln184_3_fu_2850_p2           | -   |        | add_ln184_3  | add | fabric | 0       |
|   add_ln184_8_fu_2886_p2           | -   |        | add_ln184_8  | add | fabric | 0       |
|   add_ln184_9_fu_2892_p2           | -   |        | add_ln184_9  | add | fabric | 0       |
|   add_ln184_11_fu_1966_p2          | -   |        | add_ln184_11 | add | fabric | 0       |
|   add_ln184_12_fu_1972_p2          | -   |        | add_ln184_12 | add | fabric | 0       |
|   add_ln184_13_fu_1986_p2          | -   |        | add_ln184_13 | add | fabric | 0       |
|   add_ln184_15_fu_1992_p2          | -   |        | add_ln184_15 | add | fabric | 0       |
|   add_ln200_38_fu_3959_p2          | -   |        | add_ln200_38 | add | fabric | 0       |
|   add_ln200_34_fu_4046_p2          | -   |        | add_ln200_34 | add | fabric | 0       |
|   out1_w_fu_4074_p2                | -   |        | out1_w       | add | fabric | 0       |
|   add_ln201_fu_4083_p2             | -   |        | add_ln201    | add | fabric | 0       |
|   add_ln197_fu_1998_p2             | -   |        | add_ln197    | add | fabric | 0       |
|   out1_w_1_fu_4104_p2              | -   |        | out1_w_1     | add | fabric | 0       |
|   add_ln195_fu_3054_p2             | -   |        | add_ln195    | add | fabric | 0       |
|   add_ln195_1_fu_3060_p2           | -   |        | add_ln195_1  | add | fabric | 0       |
|   add_ln203_1_fu_3100_p2           | -   |        | add_ln203_1  | add | fabric | 0       |
|   add_ln203_2_fu_3112_p2           | -   |        | add_ln203_2  | add | fabric | 0       |
|   add_ln194_fu_3134_p2             | -   |        | add_ln194    | add | fabric | 0       |
|   add_ln204_1_fu_3572_p2           | -   |        | add_ln204_1  | add | fabric | 0       |
|   add_ln204_2_fu_3584_p2           | -   |        | add_ln204_2  | add | fabric | 0       |
|   add_ln205_1_fu_3631_p2           | -   |        | add_ln205_1  | add | fabric | 0       |
|   add_ln205_2_fu_3643_p2           | -   |        | add_ln205_2  | add | fabric | 0       |
|   add_ln192_2_fu_3214_p2           | -   |        | add_ln192_2  | add | fabric | 0       |
|   add_ln192_3_fu_3220_p2           | -   |        | add_ln192_3  | add | fabric | 0       |
|   add_ln192_4_fu_3234_p2           | -   |        | add_ln192_4  | add | fabric | 0       |
|   add_ln192_6_fu_3244_p2           | -   |        | add_ln192_6  | add | fabric | 0       |
|   add_ln206_1_fu_3691_p2           | -   |        | add_ln206_1  | add | fabric | 0       |
|   add_ln206_2_fu_3703_p2           | -   |        | add_ln206_2  | add | fabric | 0       |
|   out1_w_7_fu_3739_p2              | -   |        | out1_w_7     | add | fabric | 0       |
|   add_ln208_fu_3747_p2             | -   |        | add_ln208    | add | fabric | 0       |
|   add_ln208_7_fu_2036_p2           | -   |        | add_ln208_7  | add | fabric | 0       |
|   add_ln208_12_fu_4114_p2          | -   |        | add_ln208_12 | add | fabric | 0       |
|   out1_w_8_fu_4124_p2              | -   |        | out1_w_8     | add | fabric | 0       |
|   add_ln209_fu_4137_p2             | -   |        | add_ln209    | add | fabric | 0       |
|   add_ln209_1_fu_3298_p2           | -   |        | add_ln209_1  | add | fabric | 0       |
|   out1_w_9_fu_4158_p2              | -   |        | out1_w_9     | add | fabric | 0       |
|   add_ln210_fu_3351_p2             | -   |        | add_ln210    | add | fabric | 0       |
|   add_ln210_1_fu_3357_p2           | -   |        | add_ln210_1  | add | fabric | 0       |
|   add_ln211_fu_3363_p2             | -   |        | add_ln211    | add | fabric | 0       |
|   add_ln212_1_fu_3985_p2           | -   |        | add_ln212_1  | add | fabric | 0       |
|   add_ln213_fu_3996_p2             | -   |        | add_ln213    | add | fabric | 0       |
|   add_ln214_fu_4008_p2             | -   |        | add_ln214    | add | fabric | 0       |
|   out1_w_15_fu_4165_p2             | -   |        | out1_w_15    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_1_READ      | 0   |        |              |     |        |         |
|    add_ln18_fu_325_p2              | -   |        | add_ln18     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_2_READ      | 0   |        |              |     |        |         |
|    add_ln25_fu_325_p2              | -   |        | add_ln25     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_37_1   | 28  |        |              |     |        |         |
|    empty_fu_358_p2                 | -   |        | empty        | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U37        | 4   |        | mul_ln50     | mul | auto   | 0       |
|    add_ln50_fu_431_p2              | -   |        | add_ln50     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U38        | 4   |        | mul_ln50_1   | mul | auto   | 0       |
|    add_ln50_1_fu_476_p2            | -   |        | add_ln50_1   | add | fabric | 0       |
|    sub_ln35_11_fu_486_p2           | -   |        | sub_ln35_11  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U39        | 4   |        | mul_ln50_2   | mul | auto   | 0       |
|    add_ln50_2_fu_642_p2            | -   |        | add_ln50_2   | add | fabric | 0       |
|    sub_ln35_12_fu_502_p2           | -   |        | sub_ln35_12  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U40        | 4   |        | mul_ln50_3   | mul | auto   | 0       |
|    add_ln50_3_fu_699_p2            | -   |        | add_ln50_3   | add | fabric | 0       |
|    sub_ln35_fu_522_p2              | -   |        | sub_ln35     | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U41        | 4   |        | mul_ln50_4   | mul | auto   | 0       |
|    add_ln50_4_fu_755_p2            | -   |        | add_ln50_4   | add | fabric | 0       |
|    sub_ln35_1_fu_764_p2            | -   |        | sub_ln35_1   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U42        | 4   |        | mul_ln50_5   | mul | auto   | 0       |
|    add_ln50_5_fu_819_p2            | -   |        | add_ln50_5   | add | fabric | 0       |
|    tmp_6_fu_834_p17                | -   |        | sub_ln35_2   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U43        | 4   |        | mul_ln50_6   | mul | auto   | 0       |
|    add_ln50_6_fu_870_p2            | -   |        | add_ln50_6   | add | fabric | 0       |
|    add_ln37_fu_550_p2              | -   |        | add_ln37     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_120_17 | 4   |        |              |     |        |         |
|    add_ln126_fu_256_p2             | -   |        | add_ln126    | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U218       | 4   |        | mul_ln126    | mul | auto   | 0       |
|    arr_58_fu_297_p2                | -   |        | arr_58       | add | fabric | 0       |
|    add_ln120_fu_303_p2             | -   |        | add_ln120    | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_77_9   | 60  |        |              |     |        |         |
|    empty_fu_800_p2                 | -   |        | empty        | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U75        | 4   |        | mul_ln90     | mul | auto   | 0       |
|    arr_43_fu_865_p2                | -   |        | arr_43       | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U76        | 4   |        | mul_ln90_1   | mul | auto   | 0       |
|    arr_44_fu_910_p2                | -   |        | arr_44       | add | fabric | 0       |
|    k_fu_920_p2                     | -   |        | k            | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U77        | 4   |        | mul_ln90_2   | mul | auto   | 0       |
|    arr_45_fu_1186_p2               | -   |        | arr_45       | add | fabric | 0       |
|    k_2_fu_936_p2                   | -   |        | k_2          | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U78        | 4   |        | mul_ln90_3   | mul | auto   | 0       |
|    arr_46_fu_1243_p2               | -   |        | arr_46       | add | fabric | 0       |
|    sub_ln35_fu_956_p2              | -   |        | sub_ln35     | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U79        | 4   |        | mul_ln90_4   | mul | auto   | 0       |
|    arr_47_fu_1299_p2               | -   |        | arr_47       | add | fabric | 0       |
|    sub_ln35_1_fu_972_p2            | -   |        | sub_ln35_1   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U80        | 4   |        | mul_ln90_5   | mul | auto   | 0       |
|    arr_48_fu_1354_p2               | -   |        | arr_48       | add | fabric | 0       |
|    sub_ln35_2_fu_988_p2            | -   |        | sub_ln35_2   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U81        | 4   |        | mul_ln90_6   | mul | auto   | 0       |
|    arr_49_fu_1408_p2               | -   |        | arr_49       | add | fabric | 0       |
|    sub_ln35_6_fu_1004_p2           | -   |        | sub_ln35_6   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U82        | 4   |        | mul_ln90_7   | mul | auto   | 0       |
|    arr_50_fu_1461_p2               | -   |        | arr_50       | add | fabric | 0       |
|    sub_ln35_7_fu_1020_p2           | -   |        | sub_ln35_7   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U83        | 4   |        | mul_ln90_8   | mul | auto   | 0       |
|    arr_51_fu_1513_p2               | -   |        | arr_51       | add | fabric | 0       |
|    sub_ln35_8_fu_1522_p2           | -   |        | sub_ln35_8   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U84        | 4   |        | mul_ln90_9   | mul | auto   | 0       |
|    arr_52_fu_1573_p2               | -   |        | arr_52       | add | fabric | 0       |
|    sub_ln35_9_fu_1582_p2           | -   |        | sub_ln35_9   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U85        | 4   |        | mul_ln90_10  | mul | auto   | 0       |
|    arr_53_fu_1633_p2               | -   |        | arr_53       | add | fabric | 0       |
|    sub_ln35_10_fu_1642_p2          | -   |        | sub_ln35_10  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U86        | 4   |        | mul_ln90_11  | mul | auto   | 0       |
|    arr_54_fu_1757_p2               | -   |        | arr_54       | add | fabric | 0       |
|    sub_ln35_3_fu_1651_p2           | -   |        | sub_ln35_3   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U87        | 4   |        | mul_ln90_12  | mul | auto   | 0       |
|    arr_55_fu_1805_p2               | -   |        | arr_55       | add | fabric | 0       |
|    sub_ln35_4_fu_1814_p2           | -   |        | sub_ln35_4   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U88        | 4   |        | mul_ln90_13  | mul | auto   | 0       |
|    arr_56_fu_1861_p2               | -   |        | arr_56       | add | fabric | 0       |
|    tmp_18_fu_1876_p17              | -   |        | sub_ln35_5   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U89        | 4   |        | mul_ln90_14  | mul | auto   | 0       |
|    arr_57_fu_1904_p2               | -   |        | arr_57       | add | fabric | 0       |
|    add_ln77_fu_1082_p2             | -   |        | add_ln77     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_99_13  | 28  |        |              |     |        |         |
|    add_ln106_fu_465_p2             | -   |        | add_ln106    | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U164       | 4   |        | mul_ln113    | mul | auto   | 0       |
|    arr_7_fu_555_p2                 | -   |        | arr_7        | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U165       | 4   |        | mul_ln113_1  | mul | auto   | 0       |
|    arr_8_fu_581_p2                 | -   |        | arr_8        | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U166       | 4   |        | mul_ln113_2  | mul | auto   | 0       |
|    arr_9_fu_607_p2                 | -   |        | arr_9        | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U167       | 4   |        | mul_ln113_3  | mul | auto   | 0       |
|    arr_10_fu_633_p2                | -   |        | arr_10       | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U168       | 4   |        | mul_ln113_4  | mul | auto   | 0       |
|    arr_11_fu_659_p2                | -   |        | arr_11       | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U169       | 4   |        | mul_ln113_5  | mul | auto   | 0       |
|    arr_12_fu_685_p2                | -   |        | arr_12       | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U170       | 4   |        | mul_ln113_6  | mul | auto   | 0       |
|    arr_13_fu_711_p2                | -   |        | arr_13       | add | fabric | 0       |
|    add_ln99_fu_717_p2              | -   |        | add_ln99     | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_130_19 | 44  |        |              |     |        |         |
|    mul_32ns_32ns_64_1_1_U238       | 4   |        | mul_ln143    | mul | auto   | 0       |
|    add_ln143_fu_543_p2             | -   |        | add_ln143    | add | fabric | 0       |
|    sub_ln35_6_fu_569_p2            | -   |        | sub_ln35_6   | sub | fabric | 0       |
|    sub_ln35_7_fu_622_p2            | -   |        | sub_ln35_7   | sub | fabric | 0       |
|    sub_ln35_8_fu_674_p2            | -   |        | sub_ln35_8   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U239       | 4   |        | mul_ln143_1  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U240       | 4   |        | mul_ln143_2  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U241       | 4   |        | mul_ln143_3  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U242       | 4   |        | mul_ln143_4  | mul | auto   | 0       |
|    sub_ln35_9_fu_860_p2            | -   |        | sub_ln35_9   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U243       | 4   |        | mul_ln143_5  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U244       | 4   |        | mul_ln143_6  | mul | auto   | 0       |
|    sub_ln35_10_fu_951_p2           | -   |        | sub_ln35_10  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U245       | 4   |        | mul_ln143_7  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U246       | 4   |        | mul_ln143_8  | mul | auto   | 0       |
|    tmp_28_fu_1034_p17              | -   |        | sub_ln35_11  | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U247       | 4   |        | mul_ln143_9  | mul | auto   | 0       |
|    mul_32ns_32ns_64_1_1_U248       | 4   |        | mul_ln143_10 | mul | auto   | 0       |
|    add_ln130_fu_492_p2             | -   |        | add_ln130    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_WRITE       | 0   |        |              |     |        |         |
|    add_ln219_fu_280_p2             | -   |        | add_ln219    | add | fabric | 0       |
+------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------------------+---------------------------+
| Type            | Options                                          | Location                  |
+-----------------+--------------------------------------------------+---------------------------+
| interface       | m_axi depth=16 port=out1 offset=slave bundle=mem | d5.cpp:5 in test, out1    |
| interface       | m_axi depth=16 port=arg1 offset=slave bundle=mem | d5.cpp:6 in test, arg1    |
| interface       | m_axi depth=16 port=arg2 offset=slave bundle=mem | d5.cpp:7 in test, arg2    |
| interface       | mode=s_axilite port=return                       | d5.cpp:9 in test, return  |
| array_partition | variable=arr type=complete                       | d5.cpp:30 in test, arr    |
| array_partition | variable=arg1_r type=complete                    | d5.cpp:31 in test, arg1_r |
| array_partition | variable=arg2_r type=complete                    | d5.cpp:32 in test, arg2_r |
| array_partition | variable=out1_w type=complete                    | d5.cpp:33 in test, out1_w |
| pipeline        | II = 1                                           | d5.cpp:39 in test         |
| unroll          |                                                  | d5.cpp:42 in test         |
| pipeline        | II = 1                                           | d5.cpp:46 in test         |
| unroll          |                                                  | d5.cpp:49 in test         |
| pipeline        | II = 1                                           | d5.cpp:59 in test         |
| unroll          |                                                  | d5.cpp:62 in test         |
| pipeline        | II = 1                                           | d5.cpp:66 in test         |
| unroll          |                                                  | d5.cpp:69 in test         |
| pipeline        | II = 1                                           | d5.cpp:79 in test         |
| unroll          |                                                  | d5.cpp:82 in test         |
| pipeline        | II = 1                                           | d5.cpp:86 in test         |
| unroll          |                                                  | d5.cpp:89 in test         |
| pipeline        | II = 1                                           | d5.cpp:101 in test        |
| unroll          |                                                  | d5.cpp:104 in test        |
| pipeline        | II = 1                                           | d5.cpp:109 in test        |
| unroll          |                                                  | d5.cpp:112 in test        |
| pipeline        | II = 1                                           | d5.cpp:122 in test        |
| unroll          |                                                  | d5.cpp:125 in test        |
| pipeline        | II = 1                                           | d5.cpp:132 in test        |
| unroll          |                                                  | d5.cpp:135 in test        |
| pipeline        | II = 1                                           | d5.cpp:139 in test        |
| unroll          |                                                  | d5.cpp:142 in test        |
| pipeline        | II = 1                                           | d5.cpp:153 in test        |
| unroll          |                                                  | d5.cpp:156 in test        |
| pipeline        | II = 1                                           | d5.cpp:161 in test        |
| unroll          |                                                  | d5.cpp:164 in test        |
| pipeline        | II = 1                                           | d5.cpp:175 in test        |
| unroll          |                                                  | d5.cpp:178 in test        |
+-----------------+--------------------------------------------------+---------------------------+


