============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     24448
   Run Date =   Thu Apr 18 13:13:06 2024

   Run on =     CHOCODESKTOP
============================================================
RUN-1002 : start command "open_project SOC_2_times.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(57)
HDL-1007 : analyze verilog file ../../src/soc_top.v
HDL-1007 : analyze verilog file ../../src/soc_cm0.v
HDL-1007 : undeclared symbol 'SWCLKTCK', assumed default net type 'wire' in ../../src/soc_cm0.v(65)
HDL-1007 : undeclared symbol 'HMASTER', assumed default net type 'wire' in ../../src/soc_cm0.v(136)
HDL-1007 : undeclared symbol 'HMASTLOCK', assumed default net type 'wire' in ../../src/soc_cm0.v(137)
HDL-1007 : undeclared symbol 'RXEV', assumed default net type 'wire' in ../../src/soc_cm0.v(167)
HDL-1007 : undeclared symbol 'irq_gpio0', assumed default net type 'wire' in ../../src/soc_cm0.v(414)
HDL-5007 WARNING: block identifier is required on this block in ../../src/soc_cm0.v(438)
HDL-5007 WARNING: identifier 'btn_interrupt' is used before its declaration in ../../src/soc_cm0.v(81)
HDL-1007 : analyze verilog file ../../al_ip/dtcm.v
HDL-1007 : analyze verilog file ../../al_ip/itcm.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_arb.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_decS0.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_default_slave.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_i.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../src/bus/cm0_mtx_i.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../src/bus/cm0_mtx_i.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../src/bus/cm0_mtx_i.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../src/bus/cm0_mtx_i.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../src/bus/cm0_mtx_i.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../src/bus/cm0_mtx_i.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../src/bus/cm0_mtx_i.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../src/bus/cm0_mtx_i.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../src/bus/cm0_mtx_i.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../src/bus/cm0_mtx_i.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_lite.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_o.v
HDL-1007 : analyze verilog file ../../src/core/CORTEXM0INTEGRATION.v
HDL-1007 : analyze verilog file ../../src/core/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/tcm/cmsdk_ahb_to_sram.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_ahb_gpio.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_ahb_to_iop.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_iop_gpio.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_apb_subsystem.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/uart/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../src/btn_interupt_generator.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(95)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in ../../src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
RUN-1001 : Project manager successfully analyzed 24 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SOC_2_times_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model soc_top
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net soc_cm0_u0/cm0_u0/u_logic/SCLK is clkc0 of pll pll_u0/pll_inst.
SYN-4019 : Net clk_dup_1 is refclk of pll pll_u0/pll_inst.
SYN-4024 : Net "swclk_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net soc_cm0_u0/cm0_u0/u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net swclk_dup_1 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net swclk_dup_1 to drive 107 clock pins.
PHY-1001 : Populate physical database on model soc_top.
RUN-1001 : There are total 8070 instances
RUN-0007 : 5950 luts, 1899 seqs, 59 mslices, 43 lslices, 63 pads, 48 brams, 3 dsps
RUN-1001 : There are total 8495 nets
RUN-1001 : 4700 nets have 2 pins
RUN-1001 : 2723 nets have [3 - 5] pins
RUN-1001 : 595 nets have [6 - 10] pins
RUN-1001 : 255 nets have [11 - 20] pins
RUN-1001 : 217 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     207     
RUN-1001 :   No   |  No   |  Yes  |     555     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     835     
RUN-1001 :   Yes  |  No   |  Yes  |     302     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |  56   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 61
PHY-3001 : Initial placement ...
PHY-3001 : design contains 8068 instances, 5950 luts, 1899 seqs, 102 slices, 13 macros(102 instances: 59 mslices 43 lslices)
PHY-0007 : Cell area utilization is 31%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.04885e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 8068.
PHY-3001 : Level 1 #clusters 1028.
PHY-3001 : End clustering;  0.078462s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (19.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 575581, overlap = 307.156
PHY-3002 : Step(2): len = 507290, overlap = 311.594
PHY-3002 : Step(3): len = 345112, overlap = 419.156
PHY-3002 : Step(4): len = 306908, overlap = 469.156
PHY-3002 : Step(5): len = 250598, overlap = 530
PHY-3002 : Step(6): len = 223960, overlap = 554.719
PHY-3002 : Step(7): len = 193623, overlap = 588.812
PHY-3002 : Step(8): len = 172442, overlap = 618.688
PHY-3002 : Step(9): len = 150597, overlap = 649.406
PHY-3002 : Step(10): len = 136796, overlap = 650.938
PHY-3002 : Step(11): len = 125689, overlap = 678.625
PHY-3002 : Step(12): len = 114628, overlap = 688.75
PHY-3002 : Step(13): len = 100823, overlap = 697.719
PHY-3002 : Step(14): len = 94716.4, overlap = 727.312
PHY-3002 : Step(15): len = 87195.1, overlap = 747.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.41126e-07
PHY-3002 : Step(16): len = 96533.4, overlap = 732.062
PHY-3002 : Step(17): len = 121781, overlap = 704.75
PHY-3002 : Step(18): len = 125462, overlap = 671.5
PHY-3002 : Step(19): len = 134927, overlap = 653.594
PHY-3002 : Step(20): len = 131509, overlap = 654.406
PHY-3002 : Step(21): len = 133369, overlap = 632.094
PHY-3002 : Step(22): len = 130635, overlap = 632.75
PHY-3002 : Step(23): len = 131818, overlap = 633
PHY-3002 : Step(24): len = 129837, overlap = 643.719
PHY-3002 : Step(25): len = 130907, overlap = 640.625
PHY-3002 : Step(26): len = 128066, overlap = 642.062
PHY-3002 : Step(27): len = 128206, overlap = 645.25
PHY-3002 : Step(28): len = 126360, overlap = 644.375
PHY-3002 : Step(29): len = 126948, overlap = 643.5
PHY-3002 : Step(30): len = 124832, overlap = 646.812
PHY-3002 : Step(31): len = 124036, overlap = 636.781
PHY-3002 : Step(32): len = 122461, overlap = 635
PHY-3002 : Step(33): len = 122151, overlap = 633.781
PHY-3002 : Step(34): len = 120477, overlap = 636.094
PHY-3002 : Step(35): len = 119907, overlap = 645.625
PHY-3002 : Step(36): len = 119271, overlap = 648.312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.28225e-06
PHY-3002 : Step(37): len = 133258, overlap = 597.281
PHY-3002 : Step(38): len = 139458, overlap = 570.594
PHY-3002 : Step(39): len = 141365, overlap = 549.938
PHY-3002 : Step(40): len = 141768, overlap = 558.781
PHY-3002 : Step(41): len = 141030, overlap = 565.688
PHY-3002 : Step(42): len = 140878, overlap = 562.469
PHY-3002 : Step(43): len = 139316, overlap = 560.594
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.56451e-06
PHY-3002 : Step(44): len = 151572, overlap = 543.344
PHY-3002 : Step(45): len = 158563, overlap = 534.906
PHY-3002 : Step(46): len = 162044, overlap = 508.375
PHY-3002 : Step(47): len = 163139, overlap = 512.781
PHY-3002 : Step(48): len = 162612, overlap = 505.094
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.12901e-06
PHY-3002 : Step(49): len = 180115, overlap = 461.188
PHY-3002 : Step(50): len = 191230, overlap = 429.375
PHY-3002 : Step(51): len = 196183, overlap = 413.125
PHY-3002 : Step(52): len = 196745, overlap = 401
PHY-3002 : Step(53): len = 195664, overlap = 412.719
PHY-3002 : Step(54): len = 194745, overlap = 416.906
PHY-3002 : Step(55): len = 193439, overlap = 416.688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.0258e-05
PHY-3002 : Step(56): len = 216431, overlap = 368.969
PHY-3002 : Step(57): len = 231456, overlap = 339.531
PHY-3002 : Step(58): len = 236894, overlap = 330.688
PHY-3002 : Step(59): len = 238138, overlap = 324.406
PHY-3002 : Step(60): len = 238322, overlap = 317.688
PHY-3002 : Step(61): len = 237964, overlap = 313.688
PHY-3002 : Step(62): len = 236132, overlap = 309.219
PHY-3002 : Step(63): len = 235410, overlap = 305.188
PHY-3002 : Step(64): len = 234882, overlap = 306.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.0516e-05
PHY-3002 : Step(65): len = 254707, overlap = 273.875
PHY-3002 : Step(66): len = 269983, overlap = 246.312
PHY-3002 : Step(67): len = 278782, overlap = 224.031
PHY-3002 : Step(68): len = 280652, overlap = 210.094
PHY-3002 : Step(69): len = 280111, overlap = 197.219
PHY-3002 : Step(70): len = 279474, overlap = 190.156
PHY-3002 : Step(71): len = 277665, overlap = 185.125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.09611e-05
PHY-3002 : Step(72): len = 292395, overlap = 170.25
PHY-3002 : Step(73): len = 310772, overlap = 164.969
PHY-3002 : Step(74): len = 320218, overlap = 163.062
PHY-3002 : Step(75): len = 320426, overlap = 159.938
PHY-3002 : Step(76): len = 319276, overlap = 154.281
PHY-3002 : Step(77): len = 318757, overlap = 151.031
PHY-3002 : Step(78): len = 318940, overlap = 144.594
PHY-3002 : Step(79): len = 318955, overlap = 147.094
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 7.91765e-05
PHY-3002 : Step(80): len = 327781, overlap = 144.406
PHY-3002 : Step(81): len = 344124, overlap = 137.406
PHY-3002 : Step(82): len = 350206, overlap = 127.094
PHY-3002 : Step(83): len = 349827, overlap = 125.438
PHY-3002 : Step(84): len = 349388, overlap = 125.719
PHY-3002 : Step(85): len = 351685, overlap = 124.625
PHY-3002 : Step(86): len = 353238, overlap = 125.062
PHY-3002 : Step(87): len = 353828, overlap = 123
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000141844
PHY-3002 : Step(88): len = 360842, overlap = 126.719
PHY-3002 : Step(89): len = 373697, overlap = 121.25
PHY-3002 : Step(90): len = 377219, overlap = 122
PHY-3002 : Step(91): len = 376104, overlap = 121.688
PHY-3002 : Step(92): len = 375803, overlap = 117.5
PHY-3002 : Step(93): len = 377290, overlap = 116.688
PHY-3002 : Step(94): len = 380311, overlap = 117.906
PHY-3002 : Step(95): len = 381803, overlap = 120.156
PHY-3002 : Step(96): len = 381686, overlap = 115.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000256131
PHY-3002 : Step(97): len = 385683, overlap = 115.125
PHY-3002 : Step(98): len = 393610, overlap = 115.625
PHY-3002 : Step(99): len = 396747, overlap = 117.5
PHY-3002 : Step(100): len = 397214, overlap = 115.062
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000416205
PHY-3002 : Step(101): len = 399730, overlap = 118.812
PHY-3002 : Step(102): len = 408283, overlap = 115.625
PHY-3002 : Step(103): len = 411455, overlap = 112.5
PHY-3002 : Step(104): len = 411195, overlap = 111.094
PHY-3002 : Step(105): len = 411605, overlap = 106.875
PHY-3002 : Step(106): len = 413512, overlap = 104.812
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018957s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8495.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 581112, over cnt = 1043(2%), over = 6229, worst = 37
PHY-1001 : End global iterations;  0.347852s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (27.0%)

PHY-1001 : Congestion index: top1 = 77.07, top5 = 58.47, top10 = 49.29, top15 = 43.63.
PHY-3001 : End congestion estimation;  0.452767s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (31.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.65421e-05
PHY-3002 : Step(107): len = 498390, overlap = 1.9375
PHY-3002 : Step(108): len = 501309, overlap = 1.25
PHY-3002 : Step(109): len = 477006, overlap = 0.25
PHY-3002 : Step(110): len = 464490, overlap = 0.125
PHY-3002 : Step(111): len = 450983, overlap = 0
PHY-3002 : Step(112): len = 442343, overlap = 0
PHY-3002 : Step(113): len = 438517, overlap = 0.3125
PHY-3002 : Step(114): len = 434291, overlap = 1.0625
PHY-3002 : Step(115): len = 430118, overlap = 1.5625
PHY-3002 : Step(116): len = 428943, overlap = 1.8125
PHY-3002 : Step(117): len = 427815, overlap = 1.75
PHY-3002 : Step(118): len = 426675, overlap = 2.28125
PHY-3002 : Step(119): len = 426152, overlap = 2.4375
PHY-3002 : Step(120): len = 424390, overlap = 2.4375
PHY-3002 : Step(121): len = 423949, overlap = 2.3125
PHY-3002 : Step(122): len = 423650, overlap = 2.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 41/8495.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 524008, over cnt = 1488(4%), over = 5349, worst = 68
PHY-1001 : End global iterations;  0.447939s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (41.9%)

PHY-1001 : Congestion index: top1 = 68.53, top5 = 52.69, top10 = 45.71, top15 = 41.24.
PHY-3001 : End congestion estimation;  0.569525s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (38.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.44686e-05
PHY-3002 : Step(123): len = 424630, overlap = 29.1875
PHY-3002 : Step(124): len = 423569, overlap = 24.125
PHY-3002 : Step(125): len = 414475, overlap = 19.125
PHY-3002 : Step(126): len = 402872, overlap = 19.0312
PHY-3002 : Step(127): len = 397886, overlap = 20.625
PHY-3002 : Step(128): len = 394405, overlap = 23.75
PHY-3002 : Step(129): len = 390612, overlap = 26.5
PHY-3002 : Step(130): len = 389670, overlap = 28.0312
PHY-3002 : Step(131): len = 386934, overlap = 29.7188
PHY-3002 : Step(132): len = 379871, overlap = 36.125
PHY-3002 : Step(133): len = 377277, overlap = 35.9375
PHY-3002 : Step(134): len = 375226, overlap = 39.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000168937
PHY-3002 : Step(135): len = 385813, overlap = 25.0938
PHY-3002 : Step(136): len = 389362, overlap = 24.375
PHY-3002 : Step(137): len = 392923, overlap = 22.2188
PHY-3002 : Step(138): len = 394905, overlap = 20.5312
PHY-3002 : Step(139): len = 396845, overlap = 19.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000337874
PHY-3002 : Step(140): len = 400995, overlap = 16.7188
PHY-3002 : Step(141): len = 404858, overlap = 14.375
PHY-3002 : Step(142): len = 411380, overlap = 11.9375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 120.16 peak overflow 1.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 115/8495.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 520552, over cnt = 1620(4%), over = 5375, worst = 24
PHY-1001 : End global iterations;  0.487108s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (41.7%)

PHY-1001 : Congestion index: top1 = 58.73, top5 = 47.01, top10 = 42.13, top15 = 39.01.
PHY-1001 : End incremental global routing;  0.591024s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (37.0%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 37912, tnet num: 8493, tinst num: 8068, tnode num: 44153, tedge num: 60964.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.481562s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (16.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.213015s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (30.9%)

OPT-1001 : Current memory(MB): used = 375, reserve = 352, peak = 375.
OPT-1001 : End physical optimization;  1.270902s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (33.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5950 LUT to BLE ...
SYN-4008 : Packed 5950 LUT and 947 SEQ to BLE.
SYN-4003 : Packing 952 remaining SEQ's ...
SYN-4005 : Packed 916 SEQ with LUT/SLICE
SYN-4006 : 4094 single LUT's are left
SYN-4006 : 36 single SEQ's are left
SYN-4011 : Packing model "soc_top" (AL_USER_NORMAL) with 5986/6207 primitive instances ...
PHY-3001 : End packing;  0.390155s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (36.0%)

PHY-1001 : Populate physical database on model soc_top.
RUN-1001 : There are total 3497 instances
RUN-1001 : 1689 mslices, 1689 lslices, 63 pads, 48 brams, 3 dsps
RUN-1001 : There are total 7735 nets
RUN-1001 : 3676 nets have 2 pins
RUN-1001 : 2859 nets have [3 - 5] pins
RUN-1001 : 710 nets have [6 - 10] pins
RUN-1001 : 255 nets have [11 - 20] pins
RUN-1001 : 232 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3495 instances, 3378 slices, 13 macros(102 instances: 59 mslices 43 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : After packing: Len = 426253, Over = 53.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3996/7735.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 543912, over cnt = 1398(3%), over = 3377, worst = 20
PHY-1002 : len = 559312, over cnt = 835(2%), over = 1499, worst = 9
PHY-1002 : len = 568760, over cnt = 297(0%), over = 535, worst = 6
PHY-1002 : len = 573176, over cnt = 59(0%), over = 105, worst = 5
PHY-1002 : len = 574440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.878439s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (24.9%)

PHY-1001 : Congestion index: top1 = 49.03, top5 = 43.73, top10 = 40.08, top15 = 37.57.
PHY-3001 : End congestion estimation;  1.057096s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (22.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.08763e-05
PHY-3002 : Step(143): len = 408254, overlap = 57
PHY-3002 : Step(144): len = 396425, overlap = 80.5
PHY-3002 : Step(145): len = 389334, overlap = 87
PHY-3002 : Step(146): len = 386231, overlap = 90.5
PHY-3002 : Step(147): len = 384599, overlap = 96.75
PHY-3002 : Step(148): len = 383645, overlap = 95.25
PHY-3002 : Step(149): len = 380068, overlap = 101
PHY-3002 : Step(150): len = 379741, overlap = 101
PHY-3002 : Step(151): len = 378690, overlap = 103
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.10297e-05
PHY-3002 : Step(152): len = 390130, overlap = 78.25
PHY-3002 : Step(153): len = 399838, overlap = 66.75
PHY-3002 : Step(154): len = 403326, overlap = 64.75
PHY-3002 : Step(155): len = 404254, overlap = 63
PHY-3002 : Step(156): len = 404634, overlap = 62.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000122059
PHY-3002 : Step(157): len = 418150, overlap = 51.25
PHY-3002 : Step(158): len = 431915, overlap = 39.75
PHY-3002 : Step(159): len = 440073, overlap = 29.75
PHY-3002 : Step(160): len = 442806, overlap = 26.5
PHY-3002 : Step(161): len = 446356, overlap = 27.5
PHY-3002 : Step(162): len = 450859, overlap = 25.25
PHY-3002 : Step(163): len = 454716, overlap = 24.25
PHY-3002 : Step(164): len = 455784, overlap = 25.25
PHY-3002 : Step(165): len = 457277, overlap = 24.25
PHY-3002 : Step(166): len = 458083, overlap = 24.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000244119
PHY-3002 : Step(167): len = 467002, overlap = 23.25
PHY-3002 : Step(168): len = 474550, overlap = 19
PHY-3002 : Step(169): len = 475603, overlap = 13.75
PHY-3002 : Step(170): len = 476342, overlap = 13.75
PHY-3002 : Step(171): len = 478338, overlap = 15.5
PHY-3002 : Step(172): len = 480761, overlap = 18
PHY-3002 : Step(173): len = 482880, overlap = 16.25
PHY-3002 : Step(174): len = 484615, overlap = 14
PHY-3002 : Step(175): len = 483598, overlap = 16.25
PHY-3002 : Step(176): len = 482342, overlap = 17.25
PHY-3002 : Step(177): len = 481823, overlap = 15.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000448989
PHY-3002 : Step(178): len = 486961, overlap = 14.5
PHY-3002 : Step(179): len = 489796, overlap = 12
PHY-3002 : Step(180): len = 491587, overlap = 11.5
PHY-3002 : Step(181): len = 492361, overlap = 11.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000891208
PHY-3002 : Step(182): len = 494975, overlap = 10.5
PHY-3002 : Step(183): len = 500544, overlap = 8.5
PHY-3002 : Step(184): len = 502068, overlap = 8.75
PHY-3002 : Step(185): len = 501949, overlap = 7.25
PHY-3002 : Step(186): len = 502521, overlap = 6.5
PHY-3002 : Step(187): len = 503303, overlap = 7.25
PHY-3002 : Step(188): len = 503483, overlap = 7.75
PHY-3002 : Step(189): len = 504500, overlap = 8.25
PHY-3002 : Step(190): len = 505422, overlap = 7.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00178242
PHY-3002 : Step(191): len = 506676, overlap = 7.25
PHY-3002 : Step(192): len = 508086, overlap = 6.75
PHY-3002 : Step(193): len = 508897, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.140219s wall, 0.125000s user + 0.281250s system = 0.406250s CPU (35.6%)

PHY-3001 : Trial Legalized: Len = 524530
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 30/7735.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 646800, over cnt = 1030(2%), over = 1753, worst = 7
PHY-1002 : len = 652560, over cnt = 586(1%), over = 860, worst = 7
PHY-1002 : len = 657624, over cnt = 266(0%), over = 388, worst = 5
PHY-1002 : len = 659224, over cnt = 145(0%), over = 213, worst = 5
PHY-1002 : len = 661408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.941037s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (19.9%)

PHY-1001 : Congestion index: top1 = 50.60, top5 = 43.19, top10 = 39.24, top15 = 36.73.
PHY-3001 : End congestion estimation;  1.114008s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (19.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000110302
PHY-3002 : Step(194): len = 493616, overlap = 9
PHY-3002 : Step(195): len = 481451, overlap = 12
PHY-3002 : Step(196): len = 475385, overlap = 19.25
PHY-3002 : Step(197): len = 469923, overlap = 19.5
PHY-3002 : Step(198): len = 468030, overlap = 21
PHY-3002 : Step(199): len = 465214, overlap = 21.5
PHY-3002 : Step(200): len = 462836, overlap = 24.25
PHY-3002 : Step(201): len = 461857, overlap = 26.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000213982
PHY-3002 : Step(202): len = 470006, overlap = 23.75
PHY-3002 : Step(203): len = 476057, overlap = 18.25
PHY-3002 : Step(204): len = 478129, overlap = 12.75
PHY-3002 : Step(205): len = 477110, overlap = 12.75
PHY-3002 : Step(206): len = 476454, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010590s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 484354, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.019394s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.6%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 484354, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 485/7735.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 604896, over cnt = 1053(2%), over = 1816, worst = 8
PHY-1002 : len = 612096, over cnt = 631(1%), over = 933, worst = 5
PHY-1002 : len = 620040, over cnt = 177(0%), over = 244, worst = 5
PHY-1002 : len = 621672, over cnt = 39(0%), over = 50, worst = 3
PHY-1002 : len = 622184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.929578s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (30.3%)

PHY-1001 : Congestion index: top1 = 49.74, top5 = 42.18, top10 = 38.07, top15 = 35.44.
PHY-1001 : End incremental global routing;  1.095044s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (31.4%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 36745, tnet num: 7733, tinst num: 3495, tnode num: 41978, tedge num: 61289.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.676238s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (23.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.935672s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (26.6%)

OPT-1001 : Current memory(MB): used = 405, reserve = 383, peak = 405.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.010988s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7238/7735.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 622184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.054403s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 49.74, top5 = 42.18, top10 = 38.07, top15 = 35.44.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.012277s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 49.206897
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.207647s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (24.8%)

RUN-1003 : finish command "place" in  12.272922s wall, 2.765625s user + 0.781250s system = 3.546875s CPU (28.9%)

RUN-1004 : used memory is 353 MB, reserved memory is 330 MB, peak memory is 411 MB
RUN-1002 : start command "export_db SOC_2_times_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 3497 instances
RUN-1001 : 1689 mslices, 1689 lslices, 63 pads, 48 brams, 3 dsps
RUN-1001 : There are total 7735 nets
RUN-1001 : 3676 nets have 2 pins
RUN-1001 : 2859 nets have [3 - 5] pins
RUN-1001 : 710 nets have [6 - 10] pins
RUN-1001 : 255 nets have [11 - 20] pins
RUN-1001 : 232 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 36745, tnet num: 7733, tinst num: 3495, tnode num: 41978, tedge num: 61289.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1689 mslices, 1689 lslices, 63 pads, 48 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7733 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3054 clock pins, and constraint 5199 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 600296, over cnt = 1094(3%), over = 1911, worst = 8
PHY-1002 : len = 608032, over cnt = 648(1%), over = 974, worst = 5
PHY-1002 : len = 613512, over cnt = 324(0%), over = 454, worst = 5
PHY-1002 : len = 618552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.708810s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (30.9%)

PHY-1001 : Congestion index: top1 = 49.05, top5 = 41.70, top10 = 37.71, top15 = 35.18.
PHY-1001 : End global routing;  0.866586s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (28.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 459, reserve = 439, peak = 459.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net swclk_syn_4 will be merged with clock swclk_dup_1
PHY-1001 : net soc_cm0_u0/cm0_u0/u_logic/SCLK will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 718, reserve = 701, peak = 718.
PHY-1001 : End build detailed router design. 3.075058s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (18.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 80904, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.580488s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (21.5%)

PHY-1001 : Current memory(MB): used = 753, reserve = 737, peak = 753.
PHY-1001 : End phase 1; 0.585925s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (21.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 97% nets.
PHY-1022 : len = 1.92509e+06, over cnt = 629(0%), over = 646, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 758, reserve = 742, peak = 758.
PHY-1001 : End initial routed; 22.659951s wall, 8.578125s user + 0.062500s system = 8.640625s CPU (38.1%)

PHY-1001 : Current memory(MB): used = 758, reserve = 742, peak = 758.
PHY-1001 : End phase 2; 22.660000s wall, 8.578125s user + 0.062500s system = 8.640625s CPU (38.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.90513e+06, over cnt = 119(0%), over = 121, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 0.905067s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (22.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.90325e+06, over cnt = 34(0%), over = 34, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.309397s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (10.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.90308e+06, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.229006s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (34.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.90294e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.145390s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (32.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.90294e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.163604s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (9.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.90294e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.279195s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (39.2%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.90294e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.415997s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (30.0%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.90293e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.078055s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.90296e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.092453s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (16.9%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 1.90295e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.110352s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 1.90302e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 11; 0.143669s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (32.6%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for pll_u0/pll_inst.fbclk[0]
PHY-1001 : 158 feed throughs used by 97 nets
PHY-1001 : End commit to database; 1.174800s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (14.6%)

PHY-1001 : Current memory(MB): used = 816, reserve = 803, peak = 816.
PHY-1001 : End phase 3; 4.216960s wall, 0.843750s user + 0.031250s system = 0.875000s CPU (20.7%)

PHY-1003 : Routed, final wirelength = 1.90302e+06
PHY-1001 : Current memory(MB): used = 818, reserve = 804, peak = 818.
PHY-1001 : End export database. 0.026684s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  30.782225s wall, 10.062500s user + 0.156250s system = 10.218750s CPU (33.2%)

RUN-1003 : finish command "route" in  32.670611s wall, 10.437500s user + 0.156250s system = 10.593750s CPU (32.4%)

RUN-1004 : used memory is 732 MB, reserved memory is 721 MB, peak memory is 818 MB
RUN-1002 : start command "report_area -io_info -file SOC_2_times_phy.area"
RUN-1001 : standard
***Report Model: soc_top Device: EG4S20BG256***

IO Statistics
#IO                        63
  #input                    8
  #output                  38
  #inout                   17

Utilization Statistics
#lut                     6541   out of  19600   33.37%
#reg                     1899   out of  19600    9.69%
#le                      6577
  #lut only              4678   out of   6577   71.13%
  #reg only                36   out of   6577    0.55%
  #lut&reg               1863   out of   6577   28.33%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                   16   out of     16  100.00%
#pad                       63   out of    188   33.51%
  #ireg                     6
  #oreg                    50
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                          Type               DriverType         Driver                   Fanout
#1        soc_cm0_u0/cm0_u0/u_logic/SCLK    GCLK               pll                pll_u0/pll_inst.clkc0    1450
#2        swclk_dup_1                       GCLK               io                 swclk_syn_2.di           77
#3        clk_dup_1                         GCLK               io                 clk_syn_2.di             1


Detailed IO Report

           Name             Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
          btn[3]              INPUT        J13        LVCMOS33          N/A          PULLUP      IREG    
          btn[2]              INPUT        G12        LVCMOS33          N/A          PULLUP      IREG    
          btn[1]              INPUT        H14        LVCMOS33          N/A          PULLUP      IREG    
          btn[0]              INPUT        L12        LVCMOS33          N/A          PULLUP      IREG    
           clk                INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
          rst_n               INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
          swclk               INPUT         A8        LVCMOS33          N/A          PULLUP      NONE    
        uart0_rxd             INPUT        F16        LVCMOS33          N/A          PULLUP      IREG    
      LED_DEBUG[31]          OUTPUT        H16        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[30]          OUTPUT         B8        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[29]          OUTPUT         H5        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[28]          OUTPUT        P10        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[27]          OUTPUT        T14        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[26]          OUTPUT        A14        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[25]          OUTPUT         H1        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[24]          OUTPUT         T9        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[23]          OUTPUT        G16        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[22]          OUTPUT         B6        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[21]          OUTPUT        P14        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[20]          OUTPUT         T5        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[19]          OUTPUT        B12        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[18]          OUTPUT         C1        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[17]          OUTPUT         J6        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[16]          OUTPUT         M9        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[15]          OUTPUT         E6        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[14]          OUTPUT        M12        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[13]          OUTPUT         E8        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[12]          OUTPUT        B14        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[11]          OUTPUT        J11        LVCMOS33           8            N/A        OREG    
      LED_DEBUG[10]          OUTPUT         T4        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[9]          OUTPUT        N16        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[8]          OUTPUT        M14        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[7]          OUTPUT         T6        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[6]          OUTPUT        N14        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[5]          OUTPUT        M13        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[4]          OUTPUT         N4        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[3]          OUTPUT        B16        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[2]          OUTPUT        M11        LVCMOS33           8            N/A        OREG    
       LED_DEBUG[1]          OUTPUT         P5        LVCMOS33           8           PULLUP      OREG    
       LED_DEBUG[0]          OUTPUT         N5        LVCMOS33           8           PULLUP      OREG    
  btn_interrupt_debug[3]     OUTPUT        K12        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[2]     OUTPUT         C4        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[1]     OUTPUT         K5        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[0]     OUTPUT        E10        LVCMOS33           8            N/A        NONE    
          led_1s             OUTPUT        T13        LVCMOS33           8            NONE       OREG    
        uart0_txd            OUTPUT        E16        LVCMOS33           8            NONE       OREG    
        gpio0[15]             INOUT        K15        LVCMOS33           8            N/A        OREG    
        gpio0[14]             INOUT        J12        LVCMOS33           8            N/A        OREG    
        gpio0[13]             INOUT         E4        LVCMOS33           8            N/A        OREG    
        gpio0[12]             INOUT         P1        LVCMOS33           8            N/A        OREG    
        gpio0[11]             INOUT        H13        LVCMOS33           8            N/A        OREG    
        gpio0[10]             INOUT         N3        LVCMOS33           8           PULLUP      OREG    
         gpio0[9]             INOUT         M4        LVCMOS33           8           PULLUP      OREG    
         gpio0[8]             INOUT         M3        LVCMOS33           8           PULLUP      OREG    
         gpio0[7]             INOUT        C13        LVCMOS33           8           PULLUP      OREG    
         gpio0[6]             INOUT         C8        LVCMOS33           8           PULLUP      OREG    
         gpio0[5]             INOUT         C5        LVCMOS33           8           PULLUP      OREG    
         gpio0[4]             INOUT         C7        LVCMOS33           8           PULLUP      OREG    
         gpio0[3]             INOUT         C9        LVCMOS33           8           PULLUP      OREG    
         gpio0[2]             INOUT        A11        LVCMOS33           8           PULLUP      OREG    
         gpio0[1]             INOUT        C11        LVCMOS33           8           PULLUP      OREG    
         gpio0[0]             INOUT        B15        LVCMOS33           8           PULLUP      OREG    
          swdio               INOUT         A7        LVCMOS33           8           PULLUP      IREG    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                  |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------+
|top                               |soc_top                 |6577   |6439    |102     |1955    |48      |3       |
|  pll_u0                          |pll                     |0      |0       |0       |0       |0       |0       |
|  soc_cm0_u0                      |soc_cm0                 |6526   |6403    |93      |1866    |48      |3       |
|    ISPcontroller_inst            |mysdk_ahb_ISPcontroller |20     |19      |0       |19      |0       |0       |
|    ahb_dtcm                      |cmsdk_ahb_to_sram       |61     |61      |0       |35      |0       |0       |
|    ahb_itcm                      |cmsdk_ahb_to_sram       |121    |121     |0       |39      |0       |0       |
|    btn_interupt_generator_inst   |btn_interupt_generator  |48     |26      |9       |32      |0       |0       |
|    cm0_u0                        |CORTEXM0INTEGRATION     |5496   |5419    |65      |1396    |0       |3       |
|      u_logic                     |cortexm0ds_logic        |5496   |5419    |65      |1396    |0       |3       |
|    cmsdk_ahb_gpio_u0             |cmsdk_ahb_gpio          |206    |204     |0       |138     |0       |0       |
|      u_ahb_to_gpio               |cmsdk_ahb_to_iop        |14     |14      |0       |14      |0       |0       |
|      u_iop_gpio                  |cmsdk_iop_gpio          |192    |190     |0       |124     |0       |0       |
|    cmsdk_apb_subsystem_u0        |cmsdk_apb_subsystem     |239    |225     |12      |141     |0       |0       |
|      gen_apb_uart_0$u_apb_uart_0 |cmsdk_apb_uart          |202    |188     |12      |109     |0       |0       |
|      u_ahb_to_apb                |cmsdk_ahb_to_apb        |37     |37      |0       |32      |0       |0       |
|    dtcm_u0                       |dtcm                    |54     |54      |0       |13      |32      |0       |
|    itcm_u0                       |itcm                    |85     |85      |0       |11      |16      |0       |
|    mtx_lite_u0                   |cm0_mtx_lite            |194    |187     |7       |41      |0       |0       |
|      ucm0_mtx                    |cm0_mtx                 |194    |187     |7       |41      |0       |0       |
|        u_cm0_mtx_decs0           |cm0_mtx_decS0           |26     |19      |7       |1       |0       |0       |
|          u_cm0_mtx_default_slave |cm0_mtx_default_slave   |2      |2       |0       |1       |0       |0       |
|        u_cm0_mtx_i_0             |cm0_mtx_i               |158    |158     |0       |36      |0       |0       |
|        u_cm0_mtx_o_2             |cm0_mtx_o               |2      |2       |0       |1       |0       |0       |
|          u_output_arb            |cm0_mtx_arb             |2      |2       |0       |1       |0       |0       |
|        u_cm0_mtx_o_3             |cm0_mtx_o               |4      |4       |0       |1       |0       |0       |
|          u_output_arb            |cm0_mtx_arb             |4      |4       |0       |1       |0       |0       |
|        u_cm0_mtx_o_4             |cm0_mtx_o               |4      |4       |0       |2       |0       |0       |
|          u_output_arb            |cm0_mtx_arb             |4      |4       |0       |2       |0       |0       |
+----------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3612  
    #2         2       1811  
    #3         3       565   
    #4         4       483   
    #5        5-10     745   
    #6       11-50     426   
    #7       51-100     24   
    #8        >500      1    
  Average     3.58           

RUN-1002 : start command "export_db SOC_2_times_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SOC_2_times_pr.db" in  1.276533s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (37.9%)

RUN-1004 : used memory is 732 MB, reserved memory is 721 MB, peak memory is 818 MB
RUN-1002 : start command "export_bid SOC_2_times_inst.bid"
PRG-1000 : <!-- HMAC is: ea76553325dc059ef5462b3e373b83d4acf2b60063771cdb83e2bd6220d7b312 -->
RUN-1002 : start command "bitgen -bit SOC_2_times.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 3495
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 7735, pip num: 106879
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 158
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3149 valid insts, and 280620 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000000000000000000000
BIT-1004 : PLL setting string = 1000
BIT-1004 : Generate bits file SOC_2_times.bit.
RUN-1003 : finish command "bitgen -bit SOC_2_times.bit" in  8.554492s wall, 72.156250s user + 0.234375s system = 72.390625s CPU (846.2%)

RUN-1004 : used memory is 753 MB, reserved memory is 744 MB, peak memory is 911 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240418_131306.log"
