Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'MAR' [C:/Users/Aweso/Verilog/LC3/LC3.srcs/Memory/memory.v:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'address' [C:/Users/Aweso/Verilog/LC3/LC3.srcs/Memory/memory.v:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'MAR' [C:/Users/Aweso/Verilog/LC3/LC3.srcs/Memory/memory.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'select' [C:/Users/Aweso/Verilog/LC3/LC3.srcs/Datapath/datapath.v:42]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 3 for port 'SR1' [C:/Users/Aweso/Verilog/LC3/LC3.srcs/Datapath/datapath.v:69]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/Aweso/Verilog/LC3/LC3.srcs/Datapath/datapath.v:37]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/Aweso/Verilog/LC3/LC3.srcs/Datapath/misc.v:101]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memoryRegister
Compiling module xil_defaultlib.io_input
Compiling module xil_defaultlib.io_output
Compiling module xil_defaultlib.io
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.addressControlLogic
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.MARmux
Compiling module xil_defaultlib.SR2mux
Compiling module xil_defaultlib.instructionRegister
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.address
Compiling module xil_defaultlib.conditionCode
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.accessControlViolation
Compiling module xil_defaultlib.branchEnable
Compiling module xil_defaultlib.SR1adrMux
Compiling module xil_defaultlib.DRadrMux
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.lc3
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
