#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x56479015e4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x564790246d90 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x564790267110_0 .net "bflag", 0 0, v0x564790265f10_0;  1 drivers
v0x5647902671d0_0 .var "funct", 5 0;
v0x564790267290_0 .net "hi", 31 0, v0x5647902660b0_0;  1 drivers
v0x564790267330_0 .var "imm", 15 0;
v0x5647902673f0_0 .var "imm_instr", 31 0;
v0x5647902674d0_0 .var "instword", 31 0;
v0x564790267590_0 .net "lo", 31 0, v0x564790266270_0;  1 drivers
v0x564790267660_0 .var "opA", 31 0;
v0x564790267700_0 .var "opB", 31 0;
v0x5647902677c0_0 .var "opcode", 5 0;
v0x5647902678a0_0 .net "result", 31 0, v0x5647902667b0_0;  1 drivers
v0x564790267990_0 .var "rs", 4 0;
v0x564790267a50_0 .var "rt", 4 0;
v0x564790267b30_0 .var "word", 31 6;
S_0x564790235790 .scope module, "dut" "alu" 3 70, 4 1 0, S_0x564790246d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x564790247b10_0 .net *"_ivl_10", 15 0, L_0x564790277920;  1 drivers
L_0x7f30377c8018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56479024cb70_0 .net/2u *"_ivl_14", 15 0, L_0x7f30377c8018;  1 drivers
v0x56479024cea0_0 .net *"_ivl_17", 15 0, L_0x564790287bd0;  1 drivers
v0x56479024dfb0_0 .net *"_ivl_5", 0 0, L_0x564790277530;  1 drivers
v0x56479024faf0_0 .net *"_ivl_6", 15 0, L_0x564790277660;  1 drivers
v0x564790250840_0 .net *"_ivl_9", 15 0, L_0x564790277880;  1 drivers
v0x564790265e30_0 .net "addr_rt", 4 0, L_0x564790287f00;  1 drivers
v0x564790265f10_0 .var "b_flag", 0 0;
v0x564790265fd0_0 .net "funct", 5 0, L_0x564790277490;  1 drivers
v0x5647902660b0_0 .var "hi", 31 0;
v0x564790266190_0 .net "instructionword", 31 0, v0x5647902674d0_0;  1 drivers
v0x564790266270_0 .var "lo", 31 0;
v0x564790266350_0 .var "memaddroffset", 31 0;
v0x564790266430_0 .var "multresult", 63 0;
v0x564790266510_0 .net "op1", 31 0, v0x564790267660_0;  1 drivers
v0x5647902665f0_0 .net "op2", 31 0, v0x564790267700_0;  1 drivers
v0x5647902666d0_0 .net "opcode", 5 0, L_0x5647902773a0;  1 drivers
v0x5647902667b0_0 .var "result", 31 0;
v0x564790266890_0 .net "shamt", 4 0, L_0x564790287e00;  1 drivers
v0x564790266970_0 .net/s "sign_op1", 31 0, v0x564790267660_0;  alias, 1 drivers
v0x564790266a30_0 .net/s "sign_op2", 31 0, v0x564790267700_0;  alias, 1 drivers
v0x564790266ad0_0 .net "simmediatedata", 31 0, L_0x564790277a30;  1 drivers
v0x564790266b90_0 .net "simmediatedatas", 31 0, L_0x564790277a30;  alias, 1 drivers
v0x564790266c50_0 .net "uimmediatedata", 31 0, L_0x564790287cc0;  1 drivers
v0x564790266d10_0 .net "unsign_op1", 31 0, v0x564790267660_0;  alias, 1 drivers
v0x564790266dd0_0 .net "unsign_op2", 31 0, v0x564790267700_0;  alias, 1 drivers
v0x564790266ee0_0 .var "unsigned_result", 31 0;
E_0x5647901a9960/0 .event anyedge, v0x5647902666d0_0, v0x564790265fd0_0, v0x5647902665f0_0, v0x564790266890_0;
E_0x5647901a9960/1 .event anyedge, v0x564790266510_0, v0x564790266430_0, v0x564790265e30_0, v0x564790266ad0_0;
E_0x5647901a9960/2 .event anyedge, v0x564790266c50_0, v0x564790266ee0_0;
E_0x5647901a9960 .event/or E_0x5647901a9960/0, E_0x5647901a9960/1, E_0x5647901a9960/2;
L_0x5647902773a0 .part v0x5647902674d0_0, 26, 6;
L_0x564790277490 .part v0x5647902674d0_0, 0, 6;
L_0x564790277530 .part v0x5647902674d0_0, 15, 1;
LS_0x564790277660_0_0 .concat [ 1 1 1 1], L_0x564790277530, L_0x564790277530, L_0x564790277530, L_0x564790277530;
LS_0x564790277660_0_4 .concat [ 1 1 1 1], L_0x564790277530, L_0x564790277530, L_0x564790277530, L_0x564790277530;
LS_0x564790277660_0_8 .concat [ 1 1 1 1], L_0x564790277530, L_0x564790277530, L_0x564790277530, L_0x564790277530;
LS_0x564790277660_0_12 .concat [ 1 1 1 1], L_0x564790277530, L_0x564790277530, L_0x564790277530, L_0x564790277530;
L_0x564790277660 .concat [ 4 4 4 4], LS_0x564790277660_0_0, LS_0x564790277660_0_4, LS_0x564790277660_0_8, LS_0x564790277660_0_12;
L_0x564790277880 .part v0x5647902674d0_0, 0, 16;
L_0x564790277920 .concat [ 16 0 0 0], L_0x564790277880;
L_0x564790277a30 .concat [ 16 16 0 0], L_0x564790277920, L_0x564790277660;
L_0x564790287bd0 .part v0x5647902674d0_0, 0, 16;
L_0x564790287cc0 .concat [ 16 16 0 0], L_0x564790287bd0, L_0x7f30377c8018;
L_0x564790287e00 .part v0x5647902674d0_0, 6, 5;
L_0x564790287f00 .part v0x5647902674d0_0, 16, 5;
S_0x564790222640 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f3037811708 .functor BUFZ 1, C4<z>; HiZ drive
v0x564790267c10_0 .net "clk", 0 0, o0x7f3037811708;  0 drivers
o0x7f3037811738 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x564790267cf0_0 .net "data_address", 31 0, o0x7f3037811738;  0 drivers
o0x7f3037811768 .functor BUFZ 1, C4<z>; HiZ drive
v0x564790267dd0_0 .net "data_read", 0 0, o0x7f3037811768;  0 drivers
v0x564790267ea0_0 .var "data_readdata", 31 0;
o0x7f30378117c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x564790267f80_0 .net "data_write", 0 0, o0x7f30378117c8;  0 drivers
o0x7f30378117f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x564790268040_0 .net "data_writedata", 31 0, o0x7f30378117f8;  0 drivers
S_0x564790234f90 .scope module, "instruction_ram" "instruction_ram" 6 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f3037811948 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5647902681e0_0 .net "instr_address", 31 0, o0x7f3037811948;  0 drivers
v0x5647902682e0_0 .var "instr_readdata", 31 0;
S_0x564790235360 .scope module, "mtlo_tb" "mtlo_tb" 7 1;
 .timescale 0 0;
v0x5647902769c0_0 .net "active", 0 0, L_0x564790291360;  1 drivers
v0x564790276a80_0 .var "clk", 0 0;
v0x564790276b20_0 .var "clk_enable", 0 0;
v0x564790276c10_0 .net "data_address", 31 0, L_0x56479028f690;  1 drivers
v0x564790276cb0_0 .net "data_read", 0 0, L_0x56479028d210;  1 drivers
v0x564790276da0_0 .var "data_readdata", 31 0;
v0x564790276e70_0 .net "data_write", 0 0, L_0x56479028d030;  1 drivers
v0x564790276f40_0 .net "data_writedata", 31 0, L_0x56479028f380;  1 drivers
v0x564790277010_0 .net "instr_address", 31 0, L_0x5647902909f0;  1 drivers
v0x564790277170_0 .var "instr_readdata", 31 0;
v0x564790277210_0 .net "register_v0", 31 0, L_0x56479028f310;  1 drivers
v0x564790277300_0 .var "reset", 0 0;
S_0x5647902469c0 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x564790235360;
 .timescale 0 0;
v0x5647902684b0_0 .var "expected", 31 0;
v0x5647902685b0_0 .var "funct", 5 0;
v0x564790268690_0 .var "i", 4 0;
v0x564790268750_0 .var "imm", 15 0;
v0x564790268830_0 .var "imm_instr", 31 0;
v0x564790268960_0 .var "opcode", 5 0;
v0x564790268a40_0 .var "r_instr", 31 0;
v0x564790268b20_0 .var "rd", 4 0;
v0x564790268c00_0 .var "rs", 4 0;
v0x564790268d70_0 .var "rt", 4 0;
v0x564790268e50_0 .var "shamt", 4 0;
v0x564790268f30_0 .var "test", 31 0;
E_0x5647901a6cd0 .event posedge, v0x56479026b1e0_0;
S_0x564790269010 .scope module, "dut" "mips_cpu_harvard" 7 131, 8 1 0, S_0x564790235360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x5647902479f0 .functor OR 1, L_0x5647902886c0, L_0x564790288a00, C4<0>, C4<0>;
L_0x56479024cd80 .functor BUFZ 1, L_0x564790288210, C4<0>, C4<0>, C4<0>;
L_0x56479024de10 .functor BUFZ 1, L_0x5647902883b0, C4<0>, C4<0>, C4<0>;
L_0x56479024f9d0 .functor BUFZ 1, L_0x5647902883b0, C4<0>, C4<0>, C4<0>;
L_0x564790288eb0 .functor AND 1, L_0x564790288210, L_0x5647902892c0, C4<1>, C4<1>;
L_0x564790250720 .functor OR 1, L_0x564790288eb0, L_0x564790288d40, C4<0>, C4<0>;
L_0x5647901de960 .functor OR 1, L_0x564790250720, L_0x5647902890d0, C4<0>, C4<0>;
L_0x564790289560 .functor OR 1, L_0x5647901de960, L_0x56479028abc0, C4<0>, C4<0>;
L_0x564790289670 .functor OR 1, L_0x564790289560, L_0x56479028a430, C4<0>, C4<0>;
L_0x564790289730 .functor BUFZ 1, L_0x5647902884f0, C4<0>, C4<0>, C4<0>;
L_0x56479028a320 .functor AND 1, L_0x564790289c80, L_0x56479028a0f0, C4<1>, C4<1>;
L_0x56479028a430 .functor OR 1, L_0x564790289980, L_0x56479028a320, C4<0>, C4<0>;
L_0x56479028abc0 .functor AND 1, L_0x56479028a6f0, L_0x56479028a9a0, C4<1>, C4<1>;
L_0x56479028b370 .functor OR 1, L_0x56479028ae10, L_0x56479028b130, C4<0>, C4<0>;
L_0x56479028a590 .functor OR 1, L_0x56479028b8e0, L_0x56479028bbe0, C4<0>, C4<0>;
L_0x56479028bac0 .functor AND 1, L_0x56479028b5f0, L_0x56479028a590, C4<1>, C4<1>;
L_0x56479028c3e0 .functor OR 1, L_0x56479028c070, L_0x56479028c2f0, C4<0>, C4<0>;
L_0x56479028c6e0 .functor OR 1, L_0x56479028c3e0, L_0x56479028c4f0, C4<0>, C4<0>;
L_0x56479028c890 .functor AND 1, L_0x564790288210, L_0x56479028c6e0, C4<1>, C4<1>;
L_0x56479028ca40 .functor AND 1, L_0x564790288210, L_0x56479028c950, C4<1>, C4<1>;
L_0x56479028cf70 .functor AND 1, L_0x564790288210, L_0x56479028c7f0, C4<1>, C4<1>;
L_0x56479028d210 .functor BUFZ 1, L_0x56479024de10, C4<0>, C4<0>, C4<0>;
L_0x56479028dea0 .functor AND 1, L_0x564790291360, L_0x564790289670, C4<1>, C4<1>;
L_0x56479028dfb0 .functor OR 1, L_0x56479028a430, L_0x56479028abc0, C4<0>, C4<0>;
L_0x56479028f380 .functor BUFZ 32, L_0x56479028f200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56479028f440 .functor BUFZ 32, L_0x56479028e190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56479028f590 .functor BUFZ 32, L_0x56479028f200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56479028f690 .functor BUFZ 32, v0x56479026a210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x564790290690 .functor AND 1, v0x564790276b20_0, L_0x56479028c890, C4<1>, C4<1>;
L_0x564790290700 .functor AND 1, L_0x564790290690, v0x564790273a90_0, C4<1>, C4<1>;
L_0x5647902909f0 .functor BUFZ 32, v0x56479026b2a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x564790291360 .functor BUFZ 1, v0x564790273a90_0, C4<0>, C4<0>, C4<0>;
L_0x5647902914e0 .functor AND 1, v0x564790276b20_0, v0x564790273a90_0, C4<1>, C4<1>;
v0x56479026e0a0_0 .net *"_ivl_100", 31 0, L_0x56479028a600;  1 drivers
L_0x7f30377c84e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56479026e1a0_0 .net *"_ivl_103", 25 0, L_0x7f30377c84e0;  1 drivers
L_0x7f30377c8528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56479026e280_0 .net/2u *"_ivl_104", 31 0, L_0x7f30377c8528;  1 drivers
v0x56479026e340_0 .net *"_ivl_106", 0 0, L_0x56479028a6f0;  1 drivers
v0x56479026e400_0 .net *"_ivl_109", 5 0, L_0x56479028a900;  1 drivers
L_0x7f30377c8570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x56479026e4e0_0 .net/2u *"_ivl_110", 5 0, L_0x7f30377c8570;  1 drivers
v0x56479026e5c0_0 .net *"_ivl_112", 0 0, L_0x56479028a9a0;  1 drivers
v0x56479026e680_0 .net *"_ivl_116", 31 0, L_0x56479028ad20;  1 drivers
L_0x7f30377c85b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56479026e760_0 .net *"_ivl_119", 25 0, L_0x7f30377c85b8;  1 drivers
L_0x7f30377c80f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x56479026e840_0 .net/2u *"_ivl_12", 5 0, L_0x7f30377c80f0;  1 drivers
L_0x7f30377c8600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x56479026e920_0 .net/2u *"_ivl_120", 31 0, L_0x7f30377c8600;  1 drivers
v0x56479026ea00_0 .net *"_ivl_122", 0 0, L_0x56479028ae10;  1 drivers
v0x56479026eac0_0 .net *"_ivl_124", 31 0, L_0x56479028b040;  1 drivers
L_0x7f30377c8648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56479026eba0_0 .net *"_ivl_127", 25 0, L_0x7f30377c8648;  1 drivers
L_0x7f30377c8690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56479026ec80_0 .net/2u *"_ivl_128", 31 0, L_0x7f30377c8690;  1 drivers
v0x56479026ed60_0 .net *"_ivl_130", 0 0, L_0x56479028b130;  1 drivers
v0x56479026ee20_0 .net *"_ivl_134", 31 0, L_0x56479028b500;  1 drivers
L_0x7f30377c86d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56479026f010_0 .net *"_ivl_137", 25 0, L_0x7f30377c86d8;  1 drivers
L_0x7f30377c8720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56479026f0f0_0 .net/2u *"_ivl_138", 31 0, L_0x7f30377c8720;  1 drivers
v0x56479026f1d0_0 .net *"_ivl_140", 0 0, L_0x56479028b5f0;  1 drivers
v0x56479026f290_0 .net *"_ivl_143", 5 0, L_0x56479028b840;  1 drivers
L_0x7f30377c8768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x56479026f370_0 .net/2u *"_ivl_144", 5 0, L_0x7f30377c8768;  1 drivers
v0x56479026f450_0 .net *"_ivl_146", 0 0, L_0x56479028b8e0;  1 drivers
v0x56479026f510_0 .net *"_ivl_149", 5 0, L_0x56479028bb40;  1 drivers
L_0x7f30377c87b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x56479026f5f0_0 .net/2u *"_ivl_150", 5 0, L_0x7f30377c87b0;  1 drivers
v0x56479026f6d0_0 .net *"_ivl_152", 0 0, L_0x56479028bbe0;  1 drivers
v0x56479026f790_0 .net *"_ivl_155", 0 0, L_0x56479028a590;  1 drivers
v0x56479026f850_0 .net *"_ivl_159", 1 0, L_0x56479028bf80;  1 drivers
L_0x7f30377c8138 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x56479026f930_0 .net/2u *"_ivl_16", 5 0, L_0x7f30377c8138;  1 drivers
L_0x7f30377c87f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x56479026fa10_0 .net/2u *"_ivl_160", 1 0, L_0x7f30377c87f8;  1 drivers
v0x56479026faf0_0 .net *"_ivl_162", 0 0, L_0x56479028c070;  1 drivers
L_0x7f30377c8840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x56479026fbb0_0 .net/2u *"_ivl_164", 5 0, L_0x7f30377c8840;  1 drivers
v0x56479026fc90_0 .net *"_ivl_166", 0 0, L_0x56479028c2f0;  1 drivers
v0x56479026ff60_0 .net *"_ivl_169", 0 0, L_0x56479028c3e0;  1 drivers
L_0x7f30377c8888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x564790270020_0 .net/2u *"_ivl_170", 5 0, L_0x7f30377c8888;  1 drivers
v0x564790270100_0 .net *"_ivl_172", 0 0, L_0x56479028c4f0;  1 drivers
v0x5647902701c0_0 .net *"_ivl_175", 0 0, L_0x56479028c6e0;  1 drivers
L_0x7f30377c88d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x564790270280_0 .net/2u *"_ivl_178", 5 0, L_0x7f30377c88d0;  1 drivers
v0x564790270360_0 .net *"_ivl_180", 0 0, L_0x56479028c950;  1 drivers
L_0x7f30377c8918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x564790270420_0 .net/2u *"_ivl_184", 5 0, L_0x7f30377c8918;  1 drivers
v0x564790270500_0 .net *"_ivl_186", 0 0, L_0x56479028c7f0;  1 drivers
L_0x7f30377c8960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5647902705c0_0 .net/2u *"_ivl_190", 0 0, L_0x7f30377c8960;  1 drivers
v0x5647902706a0_0 .net *"_ivl_20", 31 0, L_0x5647902885d0;  1 drivers
L_0x7f30377c89a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x564790270780_0 .net/2u *"_ivl_200", 4 0, L_0x7f30377c89a8;  1 drivers
v0x564790270860_0 .net *"_ivl_203", 4 0, L_0x56479028d730;  1 drivers
v0x564790270940_0 .net *"_ivl_205", 4 0, L_0x56479028d950;  1 drivers
v0x564790270a20_0 .net *"_ivl_206", 4 0, L_0x56479028d9f0;  1 drivers
v0x564790270b00_0 .net *"_ivl_213", 0 0, L_0x56479028dfb0;  1 drivers
L_0x7f30377c89f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x564790270bc0_0 .net/2u *"_ivl_214", 31 0, L_0x7f30377c89f0;  1 drivers
v0x564790270ca0_0 .net *"_ivl_216", 31 0, L_0x56479028e0f0;  1 drivers
v0x564790270d80_0 .net *"_ivl_218", 31 0, L_0x56479028e3a0;  1 drivers
v0x564790270e60_0 .net *"_ivl_220", 31 0, L_0x56479028e530;  1 drivers
v0x564790270f40_0 .net *"_ivl_222", 31 0, L_0x56479028e870;  1 drivers
L_0x7f30377c8180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564790271020_0 .net *"_ivl_23", 25 0, L_0x7f30377c8180;  1 drivers
v0x564790271100_0 .net *"_ivl_235", 0 0, L_0x564790290690;  1 drivers
L_0x7f30377c8b10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5647902711c0_0 .net/2u *"_ivl_238", 31 0, L_0x7f30377c8b10;  1 drivers
L_0x7f30377c81c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5647902712a0_0 .net/2u *"_ivl_24", 31 0, L_0x7f30377c81c8;  1 drivers
v0x564790271380_0 .net *"_ivl_243", 0 0, L_0x564790290b50;  1 drivers
L_0x7f30377c8b58 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x564790271460_0 .net/2u *"_ivl_244", 15 0, L_0x7f30377c8b58;  1 drivers
L_0x7f30377c8ba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564790271540_0 .net/2u *"_ivl_246", 15 0, L_0x7f30377c8ba0;  1 drivers
v0x564790271620_0 .net *"_ivl_248", 15 0, L_0x564790290dc0;  1 drivers
v0x564790271700_0 .net *"_ivl_251", 15 0, L_0x564790290f50;  1 drivers
v0x5647902717e0_0 .net *"_ivl_26", 0 0, L_0x5647902886c0;  1 drivers
v0x5647902718a0_0 .net *"_ivl_28", 31 0, L_0x564790288880;  1 drivers
L_0x7f30377c8210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564790271980_0 .net *"_ivl_31", 25 0, L_0x7f30377c8210;  1 drivers
L_0x7f30377c8258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x564790271e70_0 .net/2u *"_ivl_32", 31 0, L_0x7f30377c8258;  1 drivers
v0x564790271f50_0 .net *"_ivl_34", 0 0, L_0x564790288a00;  1 drivers
v0x564790272010_0 .net *"_ivl_4", 31 0, L_0x5647902880e0;  1 drivers
v0x5647902720f0_0 .net *"_ivl_45", 2 0, L_0x564790288ca0;  1 drivers
L_0x7f30377c82a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5647902721d0_0 .net/2u *"_ivl_46", 2 0, L_0x7f30377c82a0;  1 drivers
v0x5647902722b0_0 .net *"_ivl_51", 2 0, L_0x564790288f20;  1 drivers
L_0x7f30377c82e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x564790272390_0 .net/2u *"_ivl_52", 2 0, L_0x7f30377c82e8;  1 drivers
v0x564790272470_0 .net *"_ivl_57", 0 0, L_0x5647902892c0;  1 drivers
v0x564790272530_0 .net *"_ivl_59", 0 0, L_0x564790288eb0;  1 drivers
v0x5647902725f0_0 .net *"_ivl_61", 0 0, L_0x564790250720;  1 drivers
v0x5647902726b0_0 .net *"_ivl_63", 0 0, L_0x5647901de960;  1 drivers
v0x564790272770_0 .net *"_ivl_65", 0 0, L_0x564790289560;  1 drivers
L_0x7f30377c8060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564790272830_0 .net *"_ivl_7", 25 0, L_0x7f30377c8060;  1 drivers
v0x564790272910_0 .net *"_ivl_70", 31 0, L_0x564790289850;  1 drivers
L_0x7f30377c8330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5647902729f0_0 .net *"_ivl_73", 25 0, L_0x7f30377c8330;  1 drivers
L_0x7f30377c8378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x564790272ad0_0 .net/2u *"_ivl_74", 31 0, L_0x7f30377c8378;  1 drivers
v0x564790272bb0_0 .net *"_ivl_76", 0 0, L_0x564790289980;  1 drivers
v0x564790272c70_0 .net *"_ivl_78", 31 0, L_0x564790289af0;  1 drivers
L_0x7f30377c80a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564790272d50_0 .net/2u *"_ivl_8", 31 0, L_0x7f30377c80a8;  1 drivers
L_0x7f30377c83c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564790272e30_0 .net *"_ivl_81", 25 0, L_0x7f30377c83c0;  1 drivers
L_0x7f30377c8408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x564790272f10_0 .net/2u *"_ivl_82", 31 0, L_0x7f30377c8408;  1 drivers
v0x564790272ff0_0 .net *"_ivl_84", 0 0, L_0x564790289c80;  1 drivers
v0x5647902730b0_0 .net *"_ivl_87", 0 0, L_0x564790289df0;  1 drivers
v0x564790273190_0 .net *"_ivl_88", 31 0, L_0x564790289b90;  1 drivers
L_0x7f30377c8450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564790273270_0 .net *"_ivl_91", 30 0, L_0x7f30377c8450;  1 drivers
L_0x7f30377c8498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x564790273350_0 .net/2u *"_ivl_92", 31 0, L_0x7f30377c8498;  1 drivers
v0x564790273430_0 .net *"_ivl_94", 0 0, L_0x56479028a0f0;  1 drivers
v0x5647902734f0_0 .net *"_ivl_97", 0 0, L_0x56479028a320;  1 drivers
v0x5647902735b0_0 .net "active", 0 0, L_0x564790291360;  alias, 1 drivers
v0x564790273670_0 .net "alu_op1", 31 0, L_0x56479028f440;  1 drivers
v0x564790273730_0 .net "alu_op2", 31 0, L_0x56479028f590;  1 drivers
v0x5647902737f0_0 .net "alui_instr", 0 0, L_0x564790288d40;  1 drivers
v0x5647902738b0_0 .net "b_flag", 0 0, v0x564790269d40_0;  1 drivers
v0x564790273950_0 .net "clk", 0 0, v0x564790276a80_0;  1 drivers
v0x5647902739f0_0 .net "clk_enable", 0 0, v0x564790276b20_0;  1 drivers
v0x564790273a90_0 .var "cpu_active", 0 0;
v0x564790273b30_0 .net "curr_addr", 31 0, v0x56479026b2a0_0;  1 drivers
v0x564790273c00_0 .net "curr_addr_p4", 31 0, L_0x564790290950;  1 drivers
v0x564790273cc0_0 .net "data_address", 31 0, L_0x56479028f690;  alias, 1 drivers
v0x564790273da0_0 .net "data_read", 0 0, L_0x56479028d210;  alias, 1 drivers
v0x564790273e60_0 .net "data_readdata", 31 0, v0x564790276da0_0;  1 drivers
v0x564790273f40_0 .net "data_write", 0 0, L_0x56479028d030;  alias, 1 drivers
v0x564790274000_0 .net "data_writedata", 31 0, L_0x56479028f380;  alias, 1 drivers
v0x5647902740e0_0 .net "funct_code", 5 0, L_0x564790288040;  1 drivers
v0x5647902741c0_0 .net "hi_out", 31 0, v0x56479026b990_0;  1 drivers
v0x5647902742b0_0 .net "hl_reg_enable", 0 0, L_0x564790290700;  1 drivers
v0x564790274350_0 .net "instr_address", 31 0, L_0x5647902909f0;  alias, 1 drivers
v0x564790274410_0 .net "instr_opcode", 5 0, L_0x564790287fa0;  1 drivers
v0x5647902744f0_0 .net "instr_readdata", 31 0, v0x564790277170_0;  1 drivers
v0x5647902745b0_0 .net "j_imm", 0 0, L_0x56479028b370;  1 drivers
v0x564790274650_0 .net "j_reg", 0 0, L_0x56479028bac0;  1 drivers
v0x564790274710_0 .net "l_type", 0 0, L_0x5647902890d0;  1 drivers
v0x5647902747d0_0 .net "link_const", 0 0, L_0x56479028a430;  1 drivers
v0x564790274890_0 .net "link_reg", 0 0, L_0x56479028abc0;  1 drivers
v0x564790274950_0 .net "lo_out", 31 0, v0x56479026c1e0_0;  1 drivers
v0x564790274a40_0 .net "lw", 0 0, L_0x5647902883b0;  1 drivers
v0x564790274ae0_0 .net "mem_read", 0 0, L_0x56479024de10;  1 drivers
v0x564790274ba0_0 .net "mem_to_reg", 0 0, L_0x56479024f9d0;  1 drivers
v0x564790274c60_0 .net "mem_write", 0 0, L_0x564790289730;  1 drivers
v0x564790274d20_0 .net "memaddroffset", 31 0, v0x56479026a210_0;  1 drivers
v0x564790274e10_0 .net "mfhi", 0 0, L_0x56479028ca40;  1 drivers
v0x564790274eb0_0 .net "mflo", 0 0, L_0x56479028cf70;  1 drivers
v0x564790274f70_0 .net "movefrom", 0 0, L_0x5647902479f0;  1 drivers
v0x564790275030_0 .net "muldiv", 0 0, L_0x56479028c890;  1 drivers
v0x564790275900_0 .var "next_instr_addr", 31 0;
v0x5647902759f0_0 .net "offset", 31 0, L_0x5647902911d0;  1 drivers
v0x564790275ab0_0 .net "pc_enable", 0 0, L_0x5647902914e0;  1 drivers
v0x564790275b80_0 .net "r_format", 0 0, L_0x564790288210;  1 drivers
v0x564790275c20_0 .net "reg_a_read_data", 31 0, L_0x56479028e190;  1 drivers
v0x564790275d10_0 .net "reg_a_read_index", 4 0, L_0x56479028d3e0;  1 drivers
v0x564790275de0_0 .net "reg_b_read_data", 31 0, L_0x56479028f200;  1 drivers
v0x564790275eb0_0 .net "reg_b_read_index", 4 0, L_0x56479028d640;  1 drivers
v0x564790275f80_0 .net "reg_dst", 0 0, L_0x56479024cd80;  1 drivers
v0x564790276020_0 .net "reg_write", 0 0, L_0x564790289670;  1 drivers
v0x5647902760e0_0 .net "reg_write_data", 31 0, L_0x56479028ea00;  1 drivers
v0x5647902761d0_0 .net "reg_write_enable", 0 0, L_0x56479028dea0;  1 drivers
v0x5647902762a0_0 .net "reg_write_index", 4 0, L_0x56479028dd10;  1 drivers
v0x564790276370_0 .net "register_v0", 31 0, L_0x56479028f310;  alias, 1 drivers
v0x564790276440_0 .net "reset", 0 0, v0x564790277300_0;  1 drivers
v0x564790276570_0 .net "result", 31 0, v0x56479026a670_0;  1 drivers
v0x564790276640_0 .net "result_hi", 31 0, v0x564790269f70_0;  1 drivers
v0x5647902766e0_0 .net "result_lo", 31 0, v0x56479026a130_0;  1 drivers
v0x564790276780_0 .net "sw", 0 0, L_0x5647902884f0;  1 drivers
E_0x5647901a88d0/0 .event anyedge, v0x564790269d40_0, v0x564790273c00_0, v0x5647902759f0_0, v0x5647902745b0_0;
E_0x5647901a88d0/1 .event anyedge, v0x56479026a050_0, v0x564790274650_0, v0x56479026d0e0_0;
E_0x5647901a88d0 .event/or E_0x5647901a88d0/0, E_0x5647901a88d0/1;
L_0x564790287fa0 .part v0x564790277170_0, 26, 6;
L_0x564790288040 .part v0x564790277170_0, 0, 6;
L_0x5647902880e0 .concat [ 6 26 0 0], L_0x564790287fa0, L_0x7f30377c8060;
L_0x564790288210 .cmp/eq 32, L_0x5647902880e0, L_0x7f30377c80a8;
L_0x5647902883b0 .cmp/eq 6, L_0x564790287fa0, L_0x7f30377c80f0;
L_0x5647902884f0 .cmp/eq 6, L_0x564790287fa0, L_0x7f30377c8138;
L_0x5647902885d0 .concat [ 6 26 0 0], L_0x564790287fa0, L_0x7f30377c8180;
L_0x5647902886c0 .cmp/eq 32, L_0x5647902885d0, L_0x7f30377c81c8;
L_0x564790288880 .concat [ 6 26 0 0], L_0x564790287fa0, L_0x7f30377c8210;
L_0x564790288a00 .cmp/eq 32, L_0x564790288880, L_0x7f30377c8258;
L_0x564790288ca0 .part L_0x564790287fa0, 3, 3;
L_0x564790288d40 .cmp/eq 3, L_0x564790288ca0, L_0x7f30377c82a0;
L_0x564790288f20 .part L_0x564790287fa0, 3, 3;
L_0x5647902890d0 .cmp/eq 3, L_0x564790288f20, L_0x7f30377c82e8;
L_0x5647902892c0 .reduce/nor L_0x56479028c890;
L_0x564790289850 .concat [ 6 26 0 0], L_0x564790287fa0, L_0x7f30377c8330;
L_0x564790289980 .cmp/eq 32, L_0x564790289850, L_0x7f30377c8378;
L_0x564790289af0 .concat [ 6 26 0 0], L_0x564790287fa0, L_0x7f30377c83c0;
L_0x564790289c80 .cmp/eq 32, L_0x564790289af0, L_0x7f30377c8408;
L_0x564790289df0 .part v0x564790277170_0, 20, 1;
L_0x564790289b90 .concat [ 1 31 0 0], L_0x564790289df0, L_0x7f30377c8450;
L_0x56479028a0f0 .cmp/eq 32, L_0x564790289b90, L_0x7f30377c8498;
L_0x56479028a600 .concat [ 6 26 0 0], L_0x564790287fa0, L_0x7f30377c84e0;
L_0x56479028a6f0 .cmp/eq 32, L_0x56479028a600, L_0x7f30377c8528;
L_0x56479028a900 .part v0x564790277170_0, 0, 6;
L_0x56479028a9a0 .cmp/eq 6, L_0x56479028a900, L_0x7f30377c8570;
L_0x56479028ad20 .concat [ 6 26 0 0], L_0x564790287fa0, L_0x7f30377c85b8;
L_0x56479028ae10 .cmp/eq 32, L_0x56479028ad20, L_0x7f30377c8600;
L_0x56479028b040 .concat [ 6 26 0 0], L_0x564790287fa0, L_0x7f30377c8648;
L_0x56479028b130 .cmp/eq 32, L_0x56479028b040, L_0x7f30377c8690;
L_0x56479028b500 .concat [ 6 26 0 0], L_0x564790287fa0, L_0x7f30377c86d8;
L_0x56479028b5f0 .cmp/eq 32, L_0x56479028b500, L_0x7f30377c8720;
L_0x56479028b840 .part v0x564790277170_0, 0, 6;
L_0x56479028b8e0 .cmp/eq 6, L_0x56479028b840, L_0x7f30377c8768;
L_0x56479028bb40 .part v0x564790277170_0, 0, 6;
L_0x56479028bbe0 .cmp/eq 6, L_0x56479028bb40, L_0x7f30377c87b0;
L_0x56479028bf80 .part L_0x564790288040, 3, 2;
L_0x56479028c070 .cmp/eq 2, L_0x56479028bf80, L_0x7f30377c87f8;
L_0x56479028c2f0 .cmp/eq 6, L_0x564790288040, L_0x7f30377c8840;
L_0x56479028c4f0 .cmp/eq 6, L_0x564790288040, L_0x7f30377c8888;
L_0x56479028c950 .cmp/eq 6, L_0x564790288040, L_0x7f30377c88d0;
L_0x56479028c7f0 .cmp/eq 6, L_0x564790288040, L_0x7f30377c8918;
L_0x56479028d030 .functor MUXZ 1, L_0x7f30377c8960, L_0x564790289730, L_0x564790291360, C4<>;
L_0x56479028d3e0 .part v0x564790277170_0, 21, 5;
L_0x56479028d640 .part v0x564790277170_0, 16, 5;
L_0x56479028d730 .part v0x564790277170_0, 11, 5;
L_0x56479028d950 .part v0x564790277170_0, 16, 5;
L_0x56479028d9f0 .functor MUXZ 5, L_0x56479028d950, L_0x56479028d730, L_0x56479024cd80, C4<>;
L_0x56479028dd10 .functor MUXZ 5, L_0x56479028d9f0, L_0x7f30377c89a8, L_0x56479028a430, C4<>;
L_0x56479028e0f0 .arith/sum 32, L_0x564790290950, L_0x7f30377c89f0;
L_0x56479028e3a0 .functor MUXZ 32, v0x56479026a670_0, v0x564790276da0_0, L_0x56479024f9d0, C4<>;
L_0x56479028e530 .functor MUXZ 32, L_0x56479028e3a0, v0x56479026c1e0_0, L_0x56479028cf70, C4<>;
L_0x56479028e870 .functor MUXZ 32, L_0x56479028e530, v0x56479026b990_0, L_0x56479028ca40, C4<>;
L_0x56479028ea00 .functor MUXZ 32, L_0x56479028e870, L_0x56479028e0f0, L_0x56479028dfb0, C4<>;
L_0x564790290950 .arith/sum 32, v0x56479026b2a0_0, L_0x7f30377c8b10;
L_0x564790290b50 .part v0x564790277170_0, 15, 1;
L_0x564790290dc0 .functor MUXZ 16, L_0x7f30377c8ba0, L_0x7f30377c8b58, L_0x564790290b50, C4<>;
L_0x564790290f50 .part v0x564790277170_0, 0, 16;
L_0x5647902911d0 .concat [ 16 16 0 0], L_0x564790290f50, L_0x564790290dc0;
S_0x564790269330 .scope module, "cpu_alu" "alu" 8 157, 4 1 0, S_0x564790269010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x5647902696d0_0 .net *"_ivl_10", 15 0, L_0x564790290050;  1 drivers
L_0x7f30377c8ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5647902697d0_0 .net/2u *"_ivl_14", 15 0, L_0x7f30377c8ac8;  1 drivers
v0x5647902698b0_0 .net *"_ivl_17", 15 0, L_0x5647902902c0;  1 drivers
v0x564790269970_0 .net *"_ivl_5", 0 0, L_0x56479028f930;  1 drivers
v0x564790269a50_0 .net *"_ivl_6", 15 0, L_0x56479028f9d0;  1 drivers
v0x564790269b80_0 .net *"_ivl_9", 15 0, L_0x56479028fda0;  1 drivers
v0x564790269c60_0 .net "addr_rt", 4 0, L_0x5647902905f0;  1 drivers
v0x564790269d40_0 .var "b_flag", 0 0;
v0x564790269e00_0 .net "funct", 5 0, L_0x56479028f890;  1 drivers
v0x564790269f70_0 .var "hi", 31 0;
v0x56479026a050_0 .net "instructionword", 31 0, v0x564790277170_0;  alias, 1 drivers
v0x56479026a130_0 .var "lo", 31 0;
v0x56479026a210_0 .var "memaddroffset", 31 0;
v0x56479026a2f0_0 .var "multresult", 63 0;
v0x56479026a3d0_0 .net "op1", 31 0, L_0x56479028f440;  alias, 1 drivers
v0x56479026a4b0_0 .net "op2", 31 0, L_0x56479028f590;  alias, 1 drivers
v0x56479026a590_0 .net "opcode", 5 0, L_0x56479028f7f0;  1 drivers
v0x56479026a670_0 .var "result", 31 0;
v0x56479026a750_0 .net "shamt", 4 0, L_0x5647902904f0;  1 drivers
v0x56479026a830_0 .net/s "sign_op1", 31 0, L_0x56479028f440;  alias, 1 drivers
v0x56479026a8f0_0 .net/s "sign_op2", 31 0, L_0x56479028f590;  alias, 1 drivers
v0x56479026a9c0_0 .net "simmediatedata", 31 0, L_0x564790290130;  1 drivers
v0x56479026aa80_0 .net "simmediatedatas", 31 0, L_0x564790290130;  alias, 1 drivers
v0x56479026ab70_0 .net "uimmediatedata", 31 0, L_0x5647902903b0;  1 drivers
v0x56479026ac30_0 .net "unsign_op1", 31 0, L_0x56479028f440;  alias, 1 drivers
v0x56479026acf0_0 .net "unsign_op2", 31 0, L_0x56479028f590;  alias, 1 drivers
v0x56479026ae00_0 .var "unsigned_result", 31 0;
E_0x5647901806d0/0 .event anyedge, v0x56479026a590_0, v0x564790269e00_0, v0x56479026a4b0_0, v0x56479026a750_0;
E_0x5647901806d0/1 .event anyedge, v0x56479026a3d0_0, v0x56479026a2f0_0, v0x564790269c60_0, v0x56479026a9c0_0;
E_0x5647901806d0/2 .event anyedge, v0x56479026ab70_0, v0x56479026ae00_0;
E_0x5647901806d0 .event/or E_0x5647901806d0/0, E_0x5647901806d0/1, E_0x5647901806d0/2;
L_0x56479028f7f0 .part v0x564790277170_0, 26, 6;
L_0x56479028f890 .part v0x564790277170_0, 0, 6;
L_0x56479028f930 .part v0x564790277170_0, 15, 1;
LS_0x56479028f9d0_0_0 .concat [ 1 1 1 1], L_0x56479028f930, L_0x56479028f930, L_0x56479028f930, L_0x56479028f930;
LS_0x56479028f9d0_0_4 .concat [ 1 1 1 1], L_0x56479028f930, L_0x56479028f930, L_0x56479028f930, L_0x56479028f930;
LS_0x56479028f9d0_0_8 .concat [ 1 1 1 1], L_0x56479028f930, L_0x56479028f930, L_0x56479028f930, L_0x56479028f930;
LS_0x56479028f9d0_0_12 .concat [ 1 1 1 1], L_0x56479028f930, L_0x56479028f930, L_0x56479028f930, L_0x56479028f930;
L_0x56479028f9d0 .concat [ 4 4 4 4], LS_0x56479028f9d0_0_0, LS_0x56479028f9d0_0_4, LS_0x56479028f9d0_0_8, LS_0x56479028f9d0_0_12;
L_0x56479028fda0 .part v0x564790277170_0, 0, 16;
L_0x564790290050 .concat [ 16 0 0 0], L_0x56479028fda0;
L_0x564790290130 .concat [ 16 16 0 0], L_0x564790290050, L_0x56479028f9d0;
L_0x5647902902c0 .part v0x564790277170_0, 0, 16;
L_0x5647902903b0 .concat [ 16 16 0 0], L_0x5647902902c0, L_0x7f30377c8ac8;
L_0x5647902904f0 .part v0x564790277170_0, 6, 5;
L_0x5647902905f0 .part v0x564790277170_0, 16, 5;
S_0x56479026b030 .scope module, "cpu_pc" "pc" 8 231, 9 1 0, S_0x564790269010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x56479026b1e0_0 .net "clk", 0 0, v0x564790276a80_0;  alias, 1 drivers
v0x56479026b2a0_0 .var "curr_addr", 31 0;
v0x56479026b380_0 .net "enable", 0 0, L_0x5647902914e0;  alias, 1 drivers
v0x56479026b420_0 .net "next_addr", 31 0, v0x564790275900_0;  1 drivers
v0x56479026b500_0 .net "reset", 0 0, v0x564790277300_0;  alias, 1 drivers
S_0x56479026b6b0 .scope module, "hi" "hl_reg" 8 184, 10 1 0, S_0x564790269010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x56479026b8c0_0 .net "clk", 0 0, v0x564790276a80_0;  alias, 1 drivers
v0x56479026b990_0 .var "data", 31 0;
v0x56479026ba50_0 .net "data_in", 31 0, v0x564790269f70_0;  alias, 1 drivers
v0x56479026bb50_0 .net "data_out", 31 0, v0x56479026b990_0;  alias, 1 drivers
v0x56479026bc10_0 .net "enable", 0 0, L_0x564790290700;  alias, 1 drivers
v0x56479026bd20_0 .net "reset", 0 0, v0x564790277300_0;  alias, 1 drivers
S_0x56479026be70 .scope module, "lo" "hl_reg" 8 176, 10 1 0, S_0x564790269010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x56479026c0d0_0 .net "clk", 0 0, v0x564790276a80_0;  alias, 1 drivers
v0x56479026c1e0_0 .var "data", 31 0;
v0x56479026c2c0_0 .net "data_in", 31 0, v0x56479026a130_0;  alias, 1 drivers
v0x56479026c390_0 .net "data_out", 31 0, v0x56479026c1e0_0;  alias, 1 drivers
v0x56479026c450_0 .net "enable", 0 0, L_0x564790290700;  alias, 1 drivers
v0x56479026c540_0 .net "reset", 0 0, v0x564790277300_0;  alias, 1 drivers
S_0x56479026c6b0 .scope module, "register" "regfile" 8 123, 11 1 0, S_0x564790269010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x56479028e190 .functor BUFZ 32, L_0x56479028eda0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56479028f200 .functor BUFZ 32, L_0x56479028f020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56479026d540_2 .array/port v0x56479026d540, 2;
L_0x56479028f310 .functor BUFZ 32, v0x56479026d540_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56479026c9f0_0 .net *"_ivl_0", 31 0, L_0x56479028eda0;  1 drivers
v0x56479026caf0_0 .net *"_ivl_10", 6 0, L_0x56479028f0c0;  1 drivers
L_0x7f30377c8a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56479026cbd0_0 .net *"_ivl_13", 1 0, L_0x7f30377c8a80;  1 drivers
v0x56479026cc90_0 .net *"_ivl_2", 6 0, L_0x56479028ee40;  1 drivers
L_0x7f30377c8a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56479026cd70_0 .net *"_ivl_5", 1 0, L_0x7f30377c8a38;  1 drivers
v0x56479026cea0_0 .net *"_ivl_8", 31 0, L_0x56479028f020;  1 drivers
v0x56479026cf80_0 .net "r_clk", 0 0, v0x564790276a80_0;  alias, 1 drivers
v0x56479026d020_0 .net "r_clk_enable", 0 0, v0x564790276b20_0;  alias, 1 drivers
v0x56479026d0e0_0 .net "read_data1", 31 0, L_0x56479028e190;  alias, 1 drivers
v0x56479026d1c0_0 .net "read_data2", 31 0, L_0x56479028f200;  alias, 1 drivers
v0x56479026d2a0_0 .net "read_reg1", 4 0, L_0x56479028d3e0;  alias, 1 drivers
v0x56479026d380_0 .net "read_reg2", 4 0, L_0x56479028d640;  alias, 1 drivers
v0x56479026d460_0 .net "register_v0", 31 0, L_0x56479028f310;  alias, 1 drivers
v0x56479026d540 .array "registers", 0 31, 31 0;
v0x56479026db10_0 .net "reset", 0 0, v0x564790277300_0;  alias, 1 drivers
v0x56479026dbb0_0 .net "write_control", 0 0, L_0x56479028dea0;  alias, 1 drivers
v0x56479026dc70_0 .net "write_data", 31 0, L_0x56479028ea00;  alias, 1 drivers
v0x56479026de60_0 .net "write_reg", 4 0, L_0x56479028dd10;  alias, 1 drivers
L_0x56479028eda0 .array/port v0x56479026d540, L_0x56479028ee40;
L_0x56479028ee40 .concat [ 5 2 0 0], L_0x56479028d3e0, L_0x7f30377c8a38;
L_0x56479028f020 .array/port v0x56479026d540, L_0x56479028f0c0;
L_0x56479028f0c0 .concat [ 5 2 0 0], L_0x56479028d640, L_0x7f30377c8a80;
    .scope S_0x564790235790;
T_0 ;
    %wait E_0x5647901a9960;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564790265f10_0, 0, 1;
    %load/vec4 v0x5647902666d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x564790265fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.23 ;
    %load/vec4 v0x564790266a30_0;
    %ix/getv 4, v0x564790266890_0;
    %shiftl 4;
    %store/vec4 v0x564790266ee0_0, 0, 32;
    %jmp T_0.44;
T_0.24 ;
    %load/vec4 v0x564790266a30_0;
    %ix/getv 4, v0x564790266890_0;
    %shiftr 4;
    %store/vec4 v0x564790266ee0_0, 0, 32;
    %jmp T_0.44;
T_0.25 ;
    %load/vec4 v0x564790266a30_0;
    %ix/getv 4, v0x564790266890_0;
    %shiftr/s 4;
    %store/vec4 v0x564790266ee0_0, 0, 32;
    %jmp T_0.44;
T_0.26 ;
    %load/vec4 v0x564790266a30_0;
    %load/vec4 v0x564790266d10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x564790266ee0_0, 0, 32;
    %jmp T_0.44;
T_0.27 ;
    %load/vec4 v0x564790266a30_0;
    %load/vec4 v0x564790266d10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x564790266ee0_0, 0, 32;
    %jmp T_0.44;
T_0.28 ;
    %load/vec4 v0x564790266a30_0;
    %load/vec4 v0x564790266d10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x564790266ee0_0, 0, 32;
    %jmp T_0.44;
T_0.29 ;
    %load/vec4 v0x564790266970_0;
    %pad/s 64;
    %load/vec4 v0x564790266a30_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x564790266430_0, 0, 64;
    %load/vec4 v0x564790266430_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5647902660b0_0, 0, 32;
    %load/vec4 v0x564790266430_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x564790266270_0, 0, 32;
    %jmp T_0.44;
T_0.30 ;
    %load/vec4 v0x564790266d10_0;
    %pad/u 64;
    %load/vec4 v0x564790266dd0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x564790266430_0, 0, 64;
    %load/vec4 v0x564790266430_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5647902660b0_0, 0, 32;
    %load/vec4 v0x564790266430_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x564790266270_0, 0, 32;
    %jmp T_0.44;
T_0.31 ;
    %load/vec4 v0x564790266970_0;
    %load/vec4 v0x564790266a30_0;
    %mod/s;
    %store/vec4 v0x5647902660b0_0, 0, 32;
    %load/vec4 v0x564790266970_0;
    %load/vec4 v0x564790266a30_0;
    %div/s;
    %store/vec4 v0x564790266270_0, 0, 32;
    %jmp T_0.44;
T_0.32 ;
    %load/vec4 v0x564790266d10_0;
    %load/vec4 v0x564790266dd0_0;
    %mod;
    %store/vec4 v0x5647902660b0_0, 0, 32;
    %load/vec4 v0x564790266d10_0;
    %load/vec4 v0x564790266dd0_0;
    %div;
    %store/vec4 v0x564790266270_0, 0, 32;
    %jmp T_0.44;
T_0.33 ;
    %load/vec4 v0x564790266510_0;
    %store/vec4 v0x5647902660b0_0, 0, 32;
    %jmp T_0.44;
T_0.34 ;
    %load/vec4 v0x564790266510_0;
    %store/vec4 v0x564790266270_0, 0, 32;
    %jmp T_0.44;
T_0.35 ;
    %load/vec4 v0x564790266970_0;
    %load/vec4 v0x564790266a30_0;
    %add;
    %store/vec4 v0x564790266ee0_0, 0, 32;
    %jmp T_0.44;
T_0.36 ;
    %load/vec4 v0x564790266d10_0;
    %load/vec4 v0x564790266dd0_0;
    %add;
    %store/vec4 v0x564790266ee0_0, 0, 32;
    %jmp T_0.44;
T_0.37 ;
    %load/vec4 v0x564790266d10_0;
    %load/vec4 v0x564790266dd0_0;
    %sub;
    %store/vec4 v0x564790266ee0_0, 0, 32;
    %jmp T_0.44;
T_0.38 ;
    %load/vec4 v0x564790266d10_0;
    %load/vec4 v0x564790266dd0_0;
    %and;
    %store/vec4 v0x564790266ee0_0, 0, 32;
    %jmp T_0.44;
T_0.39 ;
    %load/vec4 v0x564790266d10_0;
    %load/vec4 v0x564790266dd0_0;
    %or;
    %store/vec4 v0x564790266ee0_0, 0, 32;
    %jmp T_0.44;
T_0.40 ;
    %load/vec4 v0x564790266d10_0;
    %load/vec4 v0x564790266dd0_0;
    %xor;
    %store/vec4 v0x564790266ee0_0, 0, 32;
    %jmp T_0.44;
T_0.41 ;
    %load/vec4 v0x564790266d10_0;
    %load/vec4 v0x564790266dd0_0;
    %or;
    %inv;
    %store/vec4 v0x564790266ee0_0, 0, 32;
    %jmp T_0.44;
T_0.42 ;
    %load/vec4 v0x564790266970_0;
    %load/vec4 v0x564790266a30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v0x564790266ee0_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0x564790266d10_0;
    %load/vec4 v0x564790266dd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v0x564790266ee0_0, 0, 32;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x564790265e30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.49 ;
    %load/vec4 v0x564790266970_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564790265f10_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564790265f10_0, 0, 1;
T_0.55 ;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0x564790266970_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564790265f10_0, 0, 1;
    %jmp T_0.57;
T_0.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564790265f10_0, 0, 1;
T_0.57 ;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0x564790266970_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564790265f10_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564790265f10_0, 0, 1;
T_0.59 ;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x564790266970_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564790265f10_0, 0, 1;
    %jmp T_0.61;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564790265f10_0, 0, 1;
T_0.61 ;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x564790266970_0;
    %load/vec4 v0x564790266a30_0;
    %cmp/e;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564790265f10_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564790265f10_0, 0, 1;
T_0.63 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x564790266970_0;
    %load/vec4 v0x5647902665f0_0;
    %cmp/ne;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564790265f10_0, 0, 1;
    %jmp T_0.65;
T_0.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564790265f10_0, 0, 1;
T_0.65 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x564790266970_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564790265f10_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564790265f10_0, 0, 1;
T_0.67 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x564790266970_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564790265f10_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564790265f10_0, 0, 1;
T_0.69 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x564790266970_0;
    %load/vec4 v0x564790266ad0_0;
    %add;
    %store/vec4 v0x564790266ee0_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x564790266d10_0;
    %load/vec4 v0x564790266ad0_0;
    %add;
    %store/vec4 v0x564790266ee0_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x564790266970_0;
    %load/vec4 v0x564790266ad0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %store/vec4 v0x564790266ee0_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x564790266d10_0;
    %load/vec4 v0x564790266b90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %store/vec4 v0x564790266ee0_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x564790266d10_0;
    %load/vec4 v0x564790266c50_0;
    %and;
    %store/vec4 v0x564790266ee0_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x564790266d10_0;
    %load/vec4 v0x564790266c50_0;
    %or;
    %store/vec4 v0x564790266ee0_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x564790266d10_0;
    %load/vec4 v0x564790266c50_0;
    %xor;
    %store/vec4 v0x564790266ee0_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x564790266c50_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x564790266ee0_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x564790266970_0;
    %load/vec4 v0x564790266ad0_0;
    %add;
    %store/vec4 v0x564790266350_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x564790266970_0;
    %load/vec4 v0x564790266ad0_0;
    %add;
    %store/vec4 v0x564790266350_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x564790266970_0;
    %load/vec4 v0x564790266ad0_0;
    %add;
    %store/vec4 v0x564790266350_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x564790266970_0;
    %load/vec4 v0x564790266ad0_0;
    %add;
    %store/vec4 v0x564790266350_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x564790266970_0;
    %load/vec4 v0x564790266ad0_0;
    %add;
    %store/vec4 v0x564790266350_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x564790266970_0;
    %load/vec4 v0x564790266ad0_0;
    %add;
    %store/vec4 v0x564790266350_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x564790266970_0;
    %load/vec4 v0x564790266ad0_0;
    %add;
    %store/vec4 v0x564790266350_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x564790266970_0;
    %load/vec4 v0x564790266ad0_0;
    %add;
    %store/vec4 v0x564790266350_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x564790266ee0_0;
    %store/vec4 v0x5647902667b0_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x564790246d90;
T_1 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x5647902677c0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x564790267990_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x564790267a50_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x564790267330_0, 0, 16;
    %load/vec4 v0x5647902677c0_0;
    %load/vec4 v0x564790267990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x564790267a50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x564790267330_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5647902673f0_0, 0, 32;
    %vpi_call/w 3 33 "$display", "%b", v0x5647902673f0_0 {0 0 0};
    %load/vec4 v0x5647902673f0_0;
    %store/vec4 v0x5647902674d0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x564790267660_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x564790267700_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 39 "$display", "%h", v0x5647902678a0_0 {0 0 0};
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x564790267b30_0, 0, 26;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x5647902671d0_0, 0, 6;
    %load/vec4 v0x564790267b30_0;
    %load/vec4 v0x5647902671d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5647902674d0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x564790267990_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x564790267a50_0, 0, 5;
    %delay 1, 0;
    %vpi_call/w 3 48 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 49 "$display", "unsigned of result = %d", v0x5647902678a0_0 {0 0 0};
    %load/vec4 v0x5647902678a0_0;
    %vpi_call/w 3 50 "$display", "signed of result = %d", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x564790267290_0;
    %load/vec4 v0x564790267590_0;
    %vpi_call/w 3 51 "$display", "hi=%h, lo = %h", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 52 "$display", "b flag is %b", v0x564790267110_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x56479026c6b0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56479026d540, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x56479026c6b0;
T_3 ;
    %wait E_0x5647901a6cd0;
    %load/vec4 v0x56479026db10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56479026d020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x56479026dbb0_0;
    %load/vec4 v0x56479026de60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x56479026dc70_0;
    %load/vec4 v0x56479026de60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56479026d540, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x564790269330;
T_4 ;
    %wait E_0x5647901806d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564790269d40_0, 0, 1;
    %load/vec4 v0x56479026a590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x564790269e00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x56479026a8f0_0;
    %ix/getv 4, v0x56479026a750_0;
    %shiftl 4;
    %store/vec4 v0x56479026ae00_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x56479026a8f0_0;
    %ix/getv 4, v0x56479026a750_0;
    %shiftr 4;
    %store/vec4 v0x56479026ae00_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x56479026a8f0_0;
    %ix/getv 4, v0x56479026a750_0;
    %shiftr/s 4;
    %store/vec4 v0x56479026ae00_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x56479026a8f0_0;
    %load/vec4 v0x56479026ac30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x56479026ae00_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x56479026a8f0_0;
    %load/vec4 v0x56479026ac30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x56479026ae00_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x56479026a8f0_0;
    %load/vec4 v0x56479026ac30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x56479026ae00_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x56479026a830_0;
    %pad/s 64;
    %load/vec4 v0x56479026a8f0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x56479026a2f0_0, 0, 64;
    %load/vec4 v0x56479026a2f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x564790269f70_0, 0, 32;
    %load/vec4 v0x56479026a2f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56479026a130_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x56479026ac30_0;
    %pad/u 64;
    %load/vec4 v0x56479026acf0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x56479026a2f0_0, 0, 64;
    %load/vec4 v0x56479026a2f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x564790269f70_0, 0, 32;
    %load/vec4 v0x56479026a2f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56479026a130_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x56479026a830_0;
    %load/vec4 v0x56479026a8f0_0;
    %mod/s;
    %store/vec4 v0x564790269f70_0, 0, 32;
    %load/vec4 v0x56479026a830_0;
    %load/vec4 v0x56479026a8f0_0;
    %div/s;
    %store/vec4 v0x56479026a130_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x56479026ac30_0;
    %load/vec4 v0x56479026acf0_0;
    %mod;
    %store/vec4 v0x564790269f70_0, 0, 32;
    %load/vec4 v0x56479026ac30_0;
    %load/vec4 v0x56479026acf0_0;
    %div;
    %store/vec4 v0x56479026a130_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x56479026a3d0_0;
    %store/vec4 v0x564790269f70_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x56479026a3d0_0;
    %store/vec4 v0x56479026a130_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x56479026a830_0;
    %load/vec4 v0x56479026a8f0_0;
    %add;
    %store/vec4 v0x56479026ae00_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x56479026ac30_0;
    %load/vec4 v0x56479026acf0_0;
    %add;
    %store/vec4 v0x56479026ae00_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x56479026ac30_0;
    %load/vec4 v0x56479026acf0_0;
    %sub;
    %store/vec4 v0x56479026ae00_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x56479026ac30_0;
    %load/vec4 v0x56479026acf0_0;
    %and;
    %store/vec4 v0x56479026ae00_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x56479026ac30_0;
    %load/vec4 v0x56479026acf0_0;
    %or;
    %store/vec4 v0x56479026ae00_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x56479026ac30_0;
    %load/vec4 v0x56479026acf0_0;
    %xor;
    %store/vec4 v0x56479026ae00_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x56479026ac30_0;
    %load/vec4 v0x56479026acf0_0;
    %or;
    %inv;
    %store/vec4 v0x56479026ae00_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x56479026a830_0;
    %load/vec4 v0x56479026a8f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x56479026ae00_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x56479026ac30_0;
    %load/vec4 v0x56479026acf0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x56479026ae00_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x564790269c60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x56479026a830_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564790269d40_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564790269d40_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x56479026a830_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564790269d40_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564790269d40_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x56479026a830_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564790269d40_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564790269d40_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x56479026a830_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564790269d40_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564790269d40_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x56479026a830_0;
    %load/vec4 v0x56479026a8f0_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564790269d40_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564790269d40_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x56479026a830_0;
    %load/vec4 v0x56479026a4b0_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564790269d40_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564790269d40_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x56479026a830_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564790269d40_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564790269d40_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x56479026a830_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564790269d40_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564790269d40_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x56479026a830_0;
    %load/vec4 v0x56479026a9c0_0;
    %add;
    %store/vec4 v0x56479026ae00_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x56479026ac30_0;
    %load/vec4 v0x56479026a9c0_0;
    %add;
    %store/vec4 v0x56479026ae00_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x56479026a830_0;
    %load/vec4 v0x56479026a9c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x56479026ae00_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x56479026ac30_0;
    %load/vec4 v0x56479026aa80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x56479026ae00_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x56479026ac30_0;
    %load/vec4 v0x56479026ab70_0;
    %and;
    %store/vec4 v0x56479026ae00_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x56479026ac30_0;
    %load/vec4 v0x56479026ab70_0;
    %or;
    %store/vec4 v0x56479026ae00_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x56479026ac30_0;
    %load/vec4 v0x56479026ab70_0;
    %xor;
    %store/vec4 v0x56479026ae00_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x56479026ab70_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x56479026ae00_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x56479026a830_0;
    %load/vec4 v0x56479026a9c0_0;
    %add;
    %store/vec4 v0x56479026a210_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x56479026a830_0;
    %load/vec4 v0x56479026a9c0_0;
    %add;
    %store/vec4 v0x56479026a210_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x56479026a830_0;
    %load/vec4 v0x56479026a9c0_0;
    %add;
    %store/vec4 v0x56479026a210_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x56479026a830_0;
    %load/vec4 v0x56479026a9c0_0;
    %add;
    %store/vec4 v0x56479026a210_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x56479026a830_0;
    %load/vec4 v0x56479026a9c0_0;
    %add;
    %store/vec4 v0x56479026a210_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x56479026a830_0;
    %load/vec4 v0x56479026a9c0_0;
    %add;
    %store/vec4 v0x56479026a210_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x56479026a830_0;
    %load/vec4 v0x56479026a9c0_0;
    %add;
    %store/vec4 v0x56479026a210_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x56479026a830_0;
    %load/vec4 v0x56479026a9c0_0;
    %add;
    %store/vec4 v0x56479026a210_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x56479026ae00_0;
    %store/vec4 v0x56479026a670_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56479026be70;
T_5 ;
    %wait E_0x5647901a6cd0;
    %load/vec4 v0x56479026c540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56479026c1e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56479026c450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x56479026c2c0_0;
    %assign/vec4 v0x56479026c1e0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56479026b6b0;
T_6 ;
    %wait E_0x5647901a6cd0;
    %load/vec4 v0x56479026bd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56479026b990_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x56479026bc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x56479026ba50_0;
    %assign/vec4 v0x56479026b990_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x56479026b030;
T_7 ;
    %wait E_0x5647901a6cd0;
    %load/vec4 v0x56479026b500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x56479026b2a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x56479026b380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x56479026b420_0;
    %assign/vec4 v0x56479026b2a0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x564790269010;
T_8 ;
    %wait E_0x5647901a6cd0;
    %vpi_call/w 8 115 "$display", "i_word=%b, active=%h, reg_write=%h", v0x5647902744f0_0, v0x5647902735b0_0, v0x564790276020_0 {0 0 0};
    %vpi_call/w 8 116 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x564790275d10_0, v0x564790275eb0_0 {0 0 0};
    %vpi_call/w 8 117 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x564790275c20_0, v0x564790275de0_0 {0 0 0};
    %vpi_call/w 8 118 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x5647902760e0_0, v0x564790276570_0, v0x5647902762a0_0 {0 0 0};
    %vpi_call/w 8 119 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x564790275030_0, v0x5647902766e0_0, v0x564790276640_0, v0x564790274950_0, v0x5647902741c0_0 {0 0 0};
    %vpi_call/w 8 120 "$display", "pc=%h", v0x564790273b30_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x564790269010;
T_9 ;
    %wait E_0x5647901a88d0;
    %load/vec4 v0x5647902738b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x564790273c00_0;
    %load/vec4 v0x5647902759f0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x564790275900_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5647902745b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x564790273c00_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x5647902744f0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x564790275900_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x564790274650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x564790275c20_0;
    %store/vec4 v0x564790275900_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x564790273c00_0;
    %store/vec4 v0x564790275900_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x564790269010;
T_10 ;
    %wait E_0x5647901a6cd0;
    %load/vec4 v0x564790276440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564790273a90_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x564790273b30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x564790273a90_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x564790235360;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564790276a80_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x564790276a80_0;
    %inv;
    %store/vec4 v0x564790276a80_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x564790235360;
T_12 ;
    %fork t_1, S_0x5647902469c0;
    %jmp t_0;
    .scope S_0x5647902469c0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564790277300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564790276b20_0, 0, 1;
    %wait E_0x5647901a6cd0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564790277300_0, 0, 1;
    %wait E_0x5647901a6cd0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x564790268690_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x564790276da0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x564790268960_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x564790268c00_0, 0, 5;
    %load/vec4 v0x564790268690_0;
    %store/vec4 v0x564790268d70_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564790268750_0, 0, 16;
    %load/vec4 v0x564790268960_0;
    %load/vec4 v0x564790268c00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x564790268d70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x564790268750_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564790268830_0, 0, 32;
    %load/vec4 v0x564790268830_0;
    %store/vec4 v0x564790277170_0, 0, 32;
    %load/vec4 v0x564790276da0_0;
    %load/vec4 v0x564790268690_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x564790276da0_0, 0, 32;
    %wait E_0x5647901a6cd0;
    %delay 2, 0;
    %load/vec4 v0x564790276e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x564790276cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x564790268960_0, 0, 6;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0x5647902685b0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x564790268e50_0, 0, 5;
    %load/vec4 v0x564790268690_0;
    %store/vec4 v0x564790268c00_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x564790268d70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x564790268b20_0, 0, 5;
    %load/vec4 v0x564790268960_0;
    %load/vec4 v0x564790268c00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x564790268d70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x564790268b20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x564790268e50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5647902685b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564790268a40_0, 0, 32;
    %load/vec4 v0x564790268a40_0;
    %store/vec4 v0x564790277170_0, 0, 32;
    %wait E_0x5647901a6cd0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x564790268960_0, 0, 6;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x5647902685b0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x564790268e50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x564790268c00_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x564790268d70_0, 0, 5;
    %load/vec4 v0x564790268690_0;
    %addi 15, 0, 5;
    %store/vec4 v0x564790268b20_0, 0, 5;
    %load/vec4 v0x564790268960_0;
    %load/vec4 v0x564790268c00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x564790268d70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x564790268b20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x564790268e50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5647902685b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564790268a40_0, 0, 32;
    %load/vec4 v0x564790268a40_0;
    %store/vec4 v0x564790277170_0, 0, 32;
    %wait E_0x5647901a6cd0;
    %delay 2, 0;
    %load/vec4 v0x564790268690_0;
    %addi 1, 0, 5;
    %store/vec4 v0x564790268690_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x564790268690_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x564790268f30_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x564790268960_0, 0, 6;
    %load/vec4 v0x564790268690_0;
    %addi 15, 0, 5;
    %store/vec4 v0x564790268c00_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x564790268d70_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x564790268750_0, 0, 16;
    %load/vec4 v0x564790268960_0;
    %load/vec4 v0x564790268c00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x564790268d70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x564790268750_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564790268830_0, 0, 32;
    %load/vec4 v0x564790268830_0;
    %store/vec4 v0x564790277170_0, 0, 32;
    %wait E_0x5647901a6cd0;
    %delay 2, 0;
    %load/vec4 v0x564790268f30_0;
    %load/vec4 v0x564790268690_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x564790268f30_0, 0, 32;
    %load/vec4 v0x564790268f30_0;
    %store/vec4 v0x5647902684b0_0, 0, 32;
    %load/vec4 v0x564790277210_0;
    %load/vec4 v0x5647902684b0_0;
    %cmp/e;
    %jmp/0xz  T_12.8, 4;
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 7 126 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x5647902684b0_0, v0x564790277210_0 {0 0 0};
T_12.9 ;
    %load/vec4 v0x564790268690_0;
    %addi 1, 0, 5;
    %store/vec4 v0x564790268690_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x564790235360;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/mtlo_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
