// Seed: 334602392
module module_0 (
    output tri1 id_0,
    output tri0 id_1,
    input tri id_2,
    output tri0 id_3,
    input tri0 id_4,
    input supply1 id_5
);
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd90,
    parameter id_5 = 32'd59
) (
    input wand id_0,
    output tri id_1,
    output wire id_2,
    input wor id_3,
    input supply0 _id_4,
    input supply1 _id_5
);
  wire [id_4 : (  id_5  )] id_7;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_1,
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2;
  wire [1 'b0 : -1 'b0] id_1;
  assign module_3.id_2 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output tri1 id_2;
  input logic [7:0] id_1;
  module_2 modCall_1 ();
  assign id_2 = id_1[-1] != -1;
  integer id_7;
  ;
endmodule
