{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port resetN -pg 1 -lvl 0 -x 0 -y 430 -defaultsOSRD
preplace port clkIn -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port initializeOperation_0 -pg 1 -lvl 0 -x 0 -y 370 -defaultsOSRD
preplace port writeDone_0 -pg 1 -lvl 5 -x 1290 -y 590 -defaultsOSRD
preplace port initializeOperation_1 -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port readValid_0 -pg 1 -lvl 5 -x 1290 -y 260 -defaultsOSRD
preplace portBus writeAddr_0 -pg 1 -lvl 0 -x 0 -y 390 -defaultsOSRD
preplace portBus writeData_0 -pg 1 -lvl 0 -x 0 -y 410 -defaultsOSRD
preplace portBus readAddr_0 -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace portBus readValue_0 -pg 1 -lvl 5 -x 1290 -y 240 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 1140 -y 330 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 870 -y 480 -defaultsOSRD
preplace inst MasterWriteToBRAM_0 -pg 1 -lvl 1 -x 200 -y 410 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 2 -x 550 -y 460 -defaultsOSRD
preplace inst MasterReadFromBram_0 -pg 1 -lvl 1 -x 200 -y 90 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 3 -x 870 -y 340 -defaultsOSRD
preplace inst axi_mem_intercon_1 -pg 1 -lvl 2 -x 550 -y 130 -defaultsOSRD
preplace netloc S00_ACLK_1 1 0 3 30 180 390 320 720
preplace netloc S00_ARESETN_1 1 0 3 20 190 400 330 710
preplace netloc initializeOperation_0_1 1 0 1 NJ 370
preplace netloc writeAddr_0_1 1 0 1 NJ 390
preplace netloc writeData_0_1 1 0 1 NJ 410
preplace netloc MasterWriteToBRAM_0_writeDone 1 1 4 370J 340 700J 590 NJ 590 NJ
preplace netloc initializeOperation_1_1 1 0 1 NJ 60
preplace netloc readAddr_0_1 1 0 1 NJ 80
preplace netloc MasterReadFromBram_0_readValid 1 1 4 370J 10 NJ 10 NJ 10 1270J
preplace netloc MasterReadFromBram_0_readValue 1 1 4 380J 250 720J 240 NJ 240 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 1010 320n
preplace netloc MasterWriteToBRAM_0_M_AXI 1 1 1 N 400
preplace netloc axi_mem_intercon_M00_AXI 1 2 1 N 460
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 3 1 N 340
preplace netloc MasterReadFromBram_0_M_AXI 1 1 1 N 70
preplace netloc axi_mem_intercon_1_M00_AXI 1 2 1 730 130n
levelinfo -pg 1 0 200 550 870 1140 1290
pagesize -pg 1 -db -bbox -sgen -200 0 1480 610
"
}
{
   "da_axi4_cnt":"3",
   "da_bram_cntlr_cnt":"2",
   "da_clkrst_cnt":"2"
}
