// Seed: 2485960225
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  id_4(
      .id_0(id_2), .id_1(1), .id_2()
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  reg id_5;
  assign id_1 = id_5 < 1'b0;
  module_0(
      id_3, id_3, id_3
  );
  always @(negedge id_5 or 1) begin
    if (id_2) begin
      release id_2.id_2;
    end else id_5 <= id_2;
  end
endmodule
