// Seed: 3667821073
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    output id_4,
    output logic id_5,
    output logic id_6
);
  logic id_7;
  `define pp_7 0
  type_16 id_9 (.id_0(id_10));
  assign id_5 = 1;
  assign id_5 = `pp_8;
endmodule
