Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May 26 11:02:53 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    51 |
|    Minimum number of control sets                        |    51 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    51 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |    33 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             334 |           78 |
| No           | No                    | Yes                    |             118 |           34 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             108 |           41 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------------------------------------------------+------------------+------------------+----------------+--------------+
|          Clock Signal         |                      Enable Signal                      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+---------------------------------------------------------+------------------+------------------+----------------+--------------+
|  U_FNDController/U_ClkDiv/CLK |                                                         |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                | U_UART/U_UART/U_Transmitter/br_cnt_reg[3]_i_1_n_0       | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_UART/U_Receiver/br_cnt_next                    | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                | U_dataUnit/U_stopWatch/U_SWCounter/sec_reg[5]_i_1_n_0   | U_btn_D/AR[0]    |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                | U_dataUnit/U_stopWatch/U_SWCounter/min_reg[6]_i_1_n_0   | U_btn_D/AR[0]    |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                | U_dataUnit/U_Timer/U_timecounter/min_reg[6]_i_1__0_n_0  | U_btn_D/AR[0]    |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                | U_dataUnit/U_Timer/U_timecounter/ms_reg[6]_i_1_n_0      | U_btn_D/AR[0]    |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                | U_dataUnit/U_Timer/U_timecounter/sec_next               | U_btn_D/AR[0]    |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG                | U_dataUnit/U_Timer/U_timecounter/hour_reg[6]_i_1_n_0    | U_btn_D/AR[0]    |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG                | U_UART/U_UART/U_Receiver/rx_data_reg[7]_i_1_n_0         | reset_IBUF       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                | U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg[9]_i_1__0_n_0     | reset_IBUF       |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                | U_UART/U_UART/U_Transmitter/tx_done_reg_reg_0[0]        | reset_IBUF       |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                | U_UART/U_Tx_FIFO/U_FIFO_CU/wr_ptr_reg[9]_i_1_n_0        | reset_IBUF       |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                | U_UART/U_Rx_FIFO/U_FIFO_CU/empty_reg_reg_inv_0          | reset_IBUF       |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                | U_UART/U_UART/U_Transmitter/data_bit_cnt_reg[2]_i_1_n_0 | reset_IBUF       |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG                | U_UART/U_Tx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[8]_0          |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Rx_FIFO/U_FIFO_CU/full_reg_reg_0               |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Rx_FIFO/U_FIFO_CU/full_reg_reg_1               |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Rx_FIFO/U_FIFO_CU/full_reg_reg_2               |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Rx_FIFO/U_FIFO_CU/full_reg_reg_3               |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Rx_FIFO/U_FIFO_CU/full_reg_reg_4               |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[9]_1          |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[8]_1          |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[7]_1          |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[8]_2          |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[6]_0          |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[9]_0          |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[8]_0          |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Rx_FIFO/U_FIFO_CU/full_reg_reg_5               |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[9]_2          |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[7]_0          |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[9]_3          |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Tx_FIFO/U_FIFO_CU/empty_reg_reg_inv            |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Tx_FIFO/U_FIFO_CU/empty_reg_reg_inv_1          |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Tx_FIFO/U_FIFO_CU/empty_reg_reg_inv_3          |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Tx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[6]_0          |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Tx_FIFO/U_FIFO_CU/empty_reg_reg_inv_4          |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Tx_FIFO/U_FIFO_CU/empty_reg_reg_inv_2          |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Tx_FIFO/U_FIFO_CU/empty_reg_reg_inv_0          |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Tx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[7]_1          |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Tx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[8]_2          |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Tx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[9]_2          |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Tx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[9]_3          |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Tx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[9]_1          |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Tx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[8]_1          |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Tx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[9]_0          |                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                | U_UART/U_Tx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[7]_0          |                  |                3 |             12 |         4.00 |
|  U_FNDController/U_ClkDiv/CLK |                                                         | reset_IBUF       |                5 |             13 |         2.60 |
|  clk_IBUF_BUFG                |                                                         | reset_IBUF       |               13 |             42 |         3.23 |
|  clk_IBUF_BUFG                |                                                         | U_btn_D/AR[0]    |               16 |             63 |         3.94 |
|  clk_IBUF_BUFG                |                                                         |                  |               77 |            333 |         4.32 |
+-------------------------------+---------------------------------------------------------+------------------+------------------+----------------+--------------+


