--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
C:/Documents and Settings/Administrator/My Documents/COD/Exp02/Framework/iseconfig/filter.filter
-intstyle ise -v 3 -s 2L -n 3 -fastpaths -xml Framework.twx Framework.ncd -o
Framework.twr Framework.pcf -ucf OExp01.ucf

Design file:              Framework.ncd
Physical constraint file: Framework.pcf
Device,package,speed:     xc7k160t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14837 paths analyzed, 1380 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.422ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_22/XLXI_3/Q_39 (SLICE_X73Y54.A4), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_22/XLXI_3/Q_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.053ns (Levels of Logic = 4)
  Clock Path Skew:      -0.123ns (0.555 - 0.678)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_22/XLXI_3/Q_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO15 Trcko_DOA             1.800   XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X75Y50.D6      net (fanout=1)        0.731   XLXN_63<15>
    SLICE_X75Y50.D       Tilo                  0.043   Disp_num<15>
                                                       XLXI_4/MUX1_DispData/Mmux_o72
    SLICE_X78Y54.D6      net (fanout=8)        0.734   Disp_num<15>
    SLICE_X78Y54.D       Tilo                  0.043   XLXI_22/XLXN_13<39>
                                                       XLXI_22/XLXI_1/HTS4/MSEG/XLXI_50
    SLICE_X73Y54.B6      net (fanout=1)        0.418   XLXI_22/XLXN_13<39>
    SLICE_X73Y54.B       Tilo                  0.043   XLXI_22/XLXI_3/Q<39>
                                                       XLXI_22/XLXI_4/Mmux_o331
    SLICE_X73Y54.A4      net (fanout=1)        0.232   XLXI_22/XLXN_15<39>
    SLICE_X73Y54.CLK     Tas                   0.009   XLXI_22/XLXI_3/Q<39>
                                                       XLXI_22/XLXI_3/Q_39_rstpot
                                                       XLXI_22/XLXI_3/Q_39
    -------------------------------------------------  ---------------------------
    Total                                      4.053ns (1.938ns logic, 2.115ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_22/XLXI_3/Q_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.669ns (Levels of Logic = 4)
  Clock Path Skew:      -0.123ns (0.555 - 0.678)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_22/XLXI_3/Q_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO12 Trcko_DOA             1.800   XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X76Y52.D6      net (fanout=1)        0.455   XLXN_63<12>
    SLICE_X76Y52.D       Tilo                  0.043   Disp_num<12>
                                                       XLXI_4/MUX1_DispData/Mmux_o42
    SLICE_X78Y54.D3      net (fanout=9)        0.626   Disp_num<12>
    SLICE_X78Y54.D       Tilo                  0.043   XLXI_22/XLXN_13<39>
                                                       XLXI_22/XLXI_1/HTS4/MSEG/XLXI_50
    SLICE_X73Y54.B6      net (fanout=1)        0.418   XLXI_22/XLXN_13<39>
    SLICE_X73Y54.B       Tilo                  0.043   XLXI_22/XLXI_3/Q<39>
                                                       XLXI_22/XLXI_4/Mmux_o331
    SLICE_X73Y54.A4      net (fanout=1)        0.232   XLXI_22/XLXN_15<39>
    SLICE_X73Y54.CLK     Tas                   0.009   XLXI_22/XLXI_3/Q<39>
                                                       XLXI_22/XLXI_3/Q_39_rstpot
                                                       XLXI_22/XLXI_3/Q_39
    -------------------------------------------------  ---------------------------
    Total                                      3.669ns (1.938ns logic, 1.731ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_22/XLXI_3/Q_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.606ns (Levels of Logic = 4)
  Clock Path Skew:      -0.123ns (0.555 - 0.678)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_22/XLXI_3/Q_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO13 Trcko_DOA             1.800   XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y54.D6      net (fanout=1)        0.363   XLXN_63<13>
    SLICE_X77Y54.D       Tilo                  0.043   Disp_num<13>
                                                       XLXI_4/MUX1_DispData/Mmux_o52
    SLICE_X78Y54.D2      net (fanout=9)        0.655   Disp_num<13>
    SLICE_X78Y54.D       Tilo                  0.043   XLXI_22/XLXN_13<39>
                                                       XLXI_22/XLXI_1/HTS4/MSEG/XLXI_50
    SLICE_X73Y54.B6      net (fanout=1)        0.418   XLXI_22/XLXN_13<39>
    SLICE_X73Y54.B       Tilo                  0.043   XLXI_22/XLXI_3/Q<39>
                                                       XLXI_22/XLXI_4/Mmux_o331
    SLICE_X73Y54.A4      net (fanout=1)        0.232   XLXI_22/XLXN_15<39>
    SLICE_X73Y54.CLK     Tas                   0.009   XLXI_22/XLXI_3/Q<39>
                                                       XLXI_22/XLXI_3/Q_39_rstpot
                                                       XLXI_22/XLXI_3/Q_39
    -------------------------------------------------  ---------------------------
    Total                                      3.606ns (1.938ns logic, 1.668ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_22/XLXI_3/Q_34 (SLICE_X74Y52.C5), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_22/XLXI_3/Q_34 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.897ns (Levels of Logic = 4)
  Clock Path Skew:      -0.123ns (0.555 - 0.678)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_22/XLXI_3/Q_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO15 Trcko_DOA             1.800   XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X75Y50.D6      net (fanout=1)        0.731   XLXN_63<15>
    SLICE_X75Y50.D       Tilo                  0.043   Disp_num<15>
                                                       XLXI_4/MUX1_DispData/Mmux_o72
    SLICE_X79Y56.C6      net (fanout=8)        0.719   Disp_num<15>
    SLICE_X79Y56.C       Tilo                  0.043   XLXI_22/XLXN_13<41>
                                                       XLXI_22/XLXI_1/HTS4/MSEG/XLXI_45
    SLICE_X74Y52.D6      net (fanout=1)        0.377   XLXI_22/XLXN_13<34>
    SLICE_X74Y52.D       Tilo                  0.043   XLXI_22/XLXI_3/Q<34>
                                                       XLXI_22/XLXI_4/Mmux_o281
    SLICE_X74Y52.C5      net (fanout=1)        0.164   XLXI_22/XLXN_15<34>
    SLICE_X74Y52.CLK     Tas                  -0.023   XLXI_22/XLXI_3/Q<34>
                                                       XLXI_22/XLXI_3/Q_34_rstpot
                                                       XLXI_22/XLXI_3/Q_34
    -------------------------------------------------  ---------------------------
    Total                                      3.897ns (1.906ns logic, 1.991ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_22/XLXI_3/Q_34 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.488ns (Levels of Logic = 4)
  Clock Path Skew:      -0.123ns (0.555 - 0.678)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_22/XLXI_3/Q_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO12 Trcko_DOA             1.800   XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X76Y52.D6      net (fanout=1)        0.455   XLXN_63<12>
    SLICE_X76Y52.D       Tilo                  0.043   Disp_num<12>
                                                       XLXI_4/MUX1_DispData/Mmux_o42
    SLICE_X79Y56.C5      net (fanout=9)        0.586   Disp_num<12>
    SLICE_X79Y56.C       Tilo                  0.043   XLXI_22/XLXN_13<41>
                                                       XLXI_22/XLXI_1/HTS4/MSEG/XLXI_45
    SLICE_X74Y52.D6      net (fanout=1)        0.377   XLXI_22/XLXN_13<34>
    SLICE_X74Y52.D       Tilo                  0.043   XLXI_22/XLXI_3/Q<34>
                                                       XLXI_22/XLXI_4/Mmux_o281
    SLICE_X74Y52.C5      net (fanout=1)        0.164   XLXI_22/XLXN_15<34>
    SLICE_X74Y52.CLK     Tas                  -0.023   XLXI_22/XLXI_3/Q<34>
                                                       XLXI_22/XLXI_3/Q_34_rstpot
                                                       XLXI_22/XLXI_3/Q_34
    -------------------------------------------------  ---------------------------
    Total                                      3.488ns (1.906ns logic, 1.582ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_22/XLXI_3/Q_34 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.467ns (Levels of Logic = 4)
  Clock Path Skew:      -0.123ns (0.555 - 0.678)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_22/XLXI_3/Q_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO14 Trcko_DOA             1.800   XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X76Y52.B6      net (fanout=1)        0.458   XLXN_63<14>
    SLICE_X76Y52.B       Tilo                  0.043   Disp_num<12>
                                                       XLXI_4/MUX1_DispData/Mmux_o62
    SLICE_X79Y56.C3      net (fanout=9)        0.562   Disp_num<14>
    SLICE_X79Y56.C       Tilo                  0.043   XLXI_22/XLXN_13<41>
                                                       XLXI_22/XLXI_1/HTS4/MSEG/XLXI_45
    SLICE_X74Y52.D6      net (fanout=1)        0.377   XLXI_22/XLXN_13<34>
    SLICE_X74Y52.D       Tilo                  0.043   XLXI_22/XLXI_3/Q<34>
                                                       XLXI_22/XLXI_4/Mmux_o281
    SLICE_X74Y52.C5      net (fanout=1)        0.164   XLXI_22/XLXN_15<34>
    SLICE_X74Y52.CLK     Tas                  -0.023   XLXI_22/XLXI_3/Q<34>
                                                       XLXI_22/XLXI_3/Q_34_rstpot
                                                       XLXI_22/XLXI_3/Q_34
    -------------------------------------------------  ---------------------------
    Total                                      3.467ns (1.906ns logic, 1.561ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_22/XLXI_3/Q_37 (SLICE_X80Y53.A4), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_22/XLXI_3/Q_37 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.839ns (Levels of Logic = 4)
  Clock Path Skew:      -0.075ns (0.603 - 0.678)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_22/XLXI_3/Q_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO15 Trcko_DOA             1.800   XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X75Y50.D6      net (fanout=1)        0.731   XLXN_63<15>
    SLICE_X75Y50.D       Tilo                  0.043   Disp_num<15>
                                                       XLXI_4/MUX1_DispData/Mmux_o72
    SLICE_X78Y54.C6      net (fanout=8)        0.730   Disp_num<15>
    SLICE_X78Y54.C       Tilo                  0.043   XLXI_22/XLXN_13<39>
                                                       XLXI_22/XLXI_1/HTS4/MSEG/XLXI_48
    SLICE_X80Y53.B6      net (fanout=1)        0.201   XLXI_22/XLXN_13<37>
    SLICE_X80Y53.B       Tilo                  0.043   XLXI_22/XLXI_3/Q<38>
                                                       XLXI_22/XLXI_4/Mmux_o311
    SLICE_X80Y53.A4      net (fanout=1)        0.239   XLXI_22/XLXN_15<37>
    SLICE_X80Y53.CLK     Tas                   0.009   XLXI_22/XLXI_3/Q<38>
                                                       XLXI_22/XLXI_3/Q_37_rstpot
                                                       XLXI_22/XLXI_3/Q_37
    -------------------------------------------------  ---------------------------
    Total                                      3.839ns (1.938ns logic, 1.901ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_22/XLXI_3/Q_37 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.455ns (Levels of Logic = 4)
  Clock Path Skew:      -0.075ns (0.603 - 0.678)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_22/XLXI_3/Q_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO12 Trcko_DOA             1.800   XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X76Y52.D6      net (fanout=1)        0.455   XLXN_63<12>
    SLICE_X76Y52.D       Tilo                  0.043   Disp_num<12>
                                                       XLXI_4/MUX1_DispData/Mmux_o42
    SLICE_X78Y54.C3      net (fanout=9)        0.622   Disp_num<12>
    SLICE_X78Y54.C       Tilo                  0.043   XLXI_22/XLXN_13<39>
                                                       XLXI_22/XLXI_1/HTS4/MSEG/XLXI_48
    SLICE_X80Y53.B6      net (fanout=1)        0.201   XLXI_22/XLXN_13<37>
    SLICE_X80Y53.B       Tilo                  0.043   XLXI_22/XLXI_3/Q<38>
                                                       XLXI_22/XLXI_4/Mmux_o311
    SLICE_X80Y53.A4      net (fanout=1)        0.239   XLXI_22/XLXN_15<37>
    SLICE_X80Y53.CLK     Tas                   0.009   XLXI_22/XLXI_3/Q<38>
                                                       XLXI_22/XLXI_3/Q_37_rstpot
                                                       XLXI_22/XLXI_3/Q_37
    -------------------------------------------------  ---------------------------
    Total                                      3.455ns (1.938ns logic, 1.517ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_22/XLXI_3/Q_37 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.389ns (Levels of Logic = 4)
  Clock Path Skew:      -0.075ns (0.603 - 0.678)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_22/XLXI_3/Q_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO14 Trcko_DOA             1.800   XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X76Y52.B6      net (fanout=1)        0.458   XLXN_63<14>
    SLICE_X76Y52.B       Tilo                  0.043   Disp_num<12>
                                                       XLXI_4/MUX1_DispData/Mmux_o62
    SLICE_X78Y54.C5      net (fanout=9)        0.553   Disp_num<14>
    SLICE_X78Y54.C       Tilo                  0.043   XLXI_22/XLXN_13<39>
                                                       XLXI_22/XLXI_1/HTS4/MSEG/XLXI_48
    SLICE_X80Y53.B6      net (fanout=1)        0.201   XLXI_22/XLXN_13<37>
    SLICE_X80Y53.B       Tilo                  0.043   XLXI_22/XLXI_3/Q<38>
                                                       XLXI_22/XLXI_4/Mmux_o311
    SLICE_X80Y53.A4      net (fanout=1)        0.239   XLXI_22/XLXN_15<37>
    SLICE_X80Y53.CLK     Tas                   0.009   XLXI_22/XLXI_3/Q<38>
                                                       XLXI_22/XLXI_3/Q_37_rstpot
                                                       XLXI_22/XLXI_3/Q_37
    -------------------------------------------------  ---------------------------
    Total                                      3.389ns (1.938ns logic, 1.451ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_21/LED_P2S/shift_count_2 (SLICE_X18Y70.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_21/LED_P2S/shift_count_3 (FF)
  Destination:          XLXI_21/LED_P2S/shift_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_21/LED_P2S/shift_count_3 to XLXI_21/LED_P2S/shift_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y70.CQ      Tcko                  0.100   XLXI_21/LED_P2S/shift_count<3>
                                                       XLXI_21/LED_P2S/shift_count_3
    SLICE_X18Y70.A6      net (fanout=6)        0.080   XLXI_21/LED_P2S/shift_count<3>
    SLICE_X18Y70.CLK     Tah         (-Th)     0.059   XLXI_21/LED_P2S/shift_count<1>
                                                       XLXI_21/LED_P2S/shift_count_2_dpot
                                                       XLXI_21/LED_P2S/shift_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.041ns logic, 0.080ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/Ai_29 (SLICE_X78Y46.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/SW_OK_15 (FF)
  Destination:          XLXI_5/Ai_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 1)
  Clock Path Skew:      0.261ns (0.778 - 0.517)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_2/SW_OK_15 to XLXI_5/Ai_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y53.CQ      Tcko                  0.118   SW_OK<15>
                                                       XLXI_2/SW_OK_15
    SLICE_X78Y46.B5      net (fanout=79)       0.339   SW_OK<15>
    SLICE_X78Y46.CLK     Tah         (-Th)     0.059   Ai<30>
                                                       XLXI_5/Ai_29_rstpot
                                                       XLXI_5/Ai_29
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.059ns logic, 0.339ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/Bi_24 (SLICE_X76Y47.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.145ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/Bi_20 (FF)
  Destination:          XLXI_5/Bi_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.156ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_5/Bi_20 to XLXI_5/Bi_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y47.AQ      Tcko                  0.100   Bi<22>
                                                       XLXI_5/Bi_20
    SLICE_X76Y47.A5      net (fanout=6)        0.115   Bi<20>
    SLICE_X76Y47.CLK     Tah         (-Th)     0.059   Bi<26>
                                                       XLXI_5/Bi_24_rstpot
                                                       XLXI_5/Bi_24
    -------------------------------------------------  ---------------------------
    Total                                      0.156ns (0.041ns logic, 0.115ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y10.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y10.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y10.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    3.704|    4.211|    2.127|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 14837 paths, 0 nets, and 2810 connections

Design statistics:
   Minimum period:   8.422ns{1}   (Maximum frequency: 118.737MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 07 19:37:24 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 462 MB



