

================================================================
== Vitis HLS Report for 'lstm_function_Pipeline_VITIS_LOOP_59_1'
================================================================
* Date:           Fri Mar 28 16:05:01 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        new_hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg676-2L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.414 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       12|       12|  0.120 us|  0.120 us|   11|   11|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_59_1  |       10|       10|         2|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      28|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        0|    -|      16|       3|    -|
|Multiplexer      |        -|    -|       0|      36|    -|
|Register         |        -|    -|      11|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      27|      67|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------------+-------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory         |                                  Module                                 | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+-------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |lstm_weights_0_txt_0_U  |lstm_function_Pipeline_VITIS_LOOP_59_1_lstm_weights_0_txt_0_ROM_AUTO_1R  |        0|  16|   3|    0|    10|   16|     1|          160|
    +------------------------+-------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                   |                                                                         |        0|  16|   3|    0|    10|   16|     1|          160|
    +------------------------+-------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln59_fu_75_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln59_fu_69_p2  |      icmp|   0|  0|  13|           4|           4|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  28|           9|           7|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_3     |   9|          2|    4|          8|
    |j_fu_30                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |j_fu_30                  |  4|   0|    4|          0|
    |zext_ln59_reg_101        |  4|   0|   64|         60|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   71|         60|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  lstm_function_Pipeline_VITIS_LOOP_59_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  lstm_function_Pipeline_VITIS_LOOP_59_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  lstm_function_Pipeline_VITIS_LOOP_59_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  lstm_function_Pipeline_VITIS_LOOP_59_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  lstm_function_Pipeline_VITIS_LOOP_59_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  lstm_function_Pipeline_VITIS_LOOP_59_1|  return value|
|matrix_row_address0  |  out|    8|   ap_memory|                              matrix_row|         array|
|matrix_row_ce0       |  out|    1|   ap_memory|                              matrix_row|         array|
|matrix_row_we0       |  out|    1|   ap_memory|                              matrix_row|         array|
|matrix_row_d0        |  out|   16|   ap_memory|                              matrix_row|         array|
+---------------------+-----+-----+------------+----------------------------------------+--------------+

