*******************************************************************

  Operator    [gopIOGSD8A]

  Abstract  []

  Revision History:

********************************************************************************/
gate
operator gopIOGSD8A
{
    parameter
    (
        string IN_MUX_SEL         = "DIN",       // "DIN"     : IN_FROM_PAD
                                                 // "DIN_CDR" : IN_PAD_FOR_CDR
        bit    DPI_EN           = 1'b0,
        bit    GRS_EN           = 1'b0,

        string SER_DES_CLK_SRC  = "IOCLK",      //"IOCLK",  "SAMPLE_CLK" "PROBE_CLK"
        bit    IDDR_LRS_EN      = 1'b0,
        bit    ODDR_LRS_EN      = 1'b0,
        bit    CLK_I_INV        = 1'b0,
        bit    CLK_O_INV        = 1'b0,
        bit    LRS_INV          = 1'b0
    );
    port
    (
        input   D[5:0],
        input   T[3:0],        
        output  Q[5:0],
        output  OUT,
    
        input   DPI_CTRL[1:0],
        input   DPI_STS_CLR,
        output  DPI_STS[1:0],

        input   SER_DES_CLK,
        
        input   SYSCLK /* pragma PAP_ARC_GOP_CTRL_PIN = "GCLK|RCLK"*/,

        input   RESET /* pragma PAP_ARC_GOP_CTRL_PIN = RST*/,
        input   SLIP,

        input   PADI,
        output  PADO,
        output  PADT,

        input   ODDR_CIN[16:0],
        output  IDDR_COUT[6:0],
        input   IDDR_CIN[6:0],
        output  ODDR_COUT[16:0],

        output  DO_OUT,
        output  TO_OUT
    );
};

implementation impl of gopIOGSD8A
{
    // IDDR/ODDR config

    if((SER_DES_CLK_SRC != "SAMPLE_CLK") && (SER_DES_CLK_SRC != "PROBE_CLK") && (SER_DES_CLK_SRC != "IOCLK"))
    {
        error("Error config IDDR_DESCLK = %s in gopIMDES8A", SER_DES_CLK_SRC);
    }

    device devIOGSD8IOLA gate_iogsd8iola
        parameter map
        (
            IN_MUX_SEL      => IN_MUX_SEL,
            GRS_EN       =>   GRS_EN,
            DPI_EN       =>   DPI_EN,
                             
            DES_SER_CLK  =>   SER_DES_CLK_SRC,

            IDDR_LRS_EN  =>   IDDR_LRS_EN,
            ODDR_LRS_EN  =>  ODDR_LRS_EN,

            CLK_I_INV    =>   CLK_I_INV,
            CLK_O_INV    =>   CLK_O_INV,
            LRS_INV      =>   LRS_INV
        )

        port map 
        (
            RX_DATA      =>   Q,
            RX_DATA_DD   =>  OUT,

            TX_DATA      =>   D,
            TS_CTRL      =>   T,
        
            DPI_CTRL     =>   DPI_CTRL,
            DPI_STS_CLR  =>   DPI_STS_CLR,
            DPI_STS      =>   DPI_STS,

            IOCLK        =>   (SER_DES_CLK_SRC == "IOCLK") ? SER_DES_CLK : 1'bx,

            SAMPLE_CLK   =>   (SER_DES_CLK_SRC == "SAMPLE_CLK") ? SER_DES_CLK : 1'bx,
            PROBE_CLK    =>   (SER_DES_CLK_SRC == "PROBE_CLK") ? SER_DES_CLK : 1'bx,

            SYSCLK       =>   SYSCLK,
            LRS          =>   RESET,
            SLIP         =>   SLIP,
            DIN          =>   IN_MUX_SEL == "DIN"     ? PADI : 1'bx,
            DIN_CDR      =>   IN_MUX_SEL == "DIN_CDR" ? PADI : 1'bx,
            DO           =>   PADO, 
            TO           =>   PADT,

            IDDR_COUT    =>   IDDR_COUT,
            ODDR_CIN     =>   ODDR_CIN,
            ODDR_COUT    =>   ODDR_COUT,
            IDDR_CIN     =>   IDDR_CIN,

            DO_OUT       =>  DO_OUT,
            TO_OUT       =>  TO_OUT
        );
};


