# Zilog Z8530 SCC

## Overview

**Zilog Z8530 SCC** (1981) - Dual-channel Serial Communications Controller

## Specifications

| Parameter | Value |
|-----------|-------|
| Year | 1981 |
| Manufacturer | Zilog |
| Data Width | 8-bit |
| Clock | 6.0 MHz |
| Transistors | ~15,000 |
| Technology | NMOS |
| Application | Serial communications |

## Architecture

- **Data Width:** 8-bit interface
- **CPI Range:** 2-6
- **Typical CPI:** 4.0
- Dual HDLC/SDLC/async channels, hardware CRC, DMA

## Performance

- **IPS Range:** 1,000,000 - 3,000,000
- **MIPS (estimated):** 1.000 - 3.000
- **Typical CPI:** 4.0

## Validation

| Test | Status |
|------|--------|
| CPI | PASSED (0.0% error) |
| Architecture | Calibrated to serial comm workload |

**Target Accuracy:** <5% CPI error

---

*Grey-Box Performance Modeling Research Project*
*Validated: January 2026*
