

================================================================
== Vitis HLS Report for 'pull_tensor1d'
================================================================
* Date:           Thu Oct  2 22:23:45 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.503 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |      768|      768|         2|          1|          1|   768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       20|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       35|     -|
|Register             |        -|      -|       23|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       23|       55|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_435_p2         |         +|   0|  0|  10|          10|           1|
    |ap_condition_212           |       and|   0|  0|   2|           1|           1|
    |icmp_ln18_fu_441_p2        |      icmp|   0|  0|   4|          10|          10|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  20|          23|          15|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   1|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |  16|          2|   10|         20|
    |i_fu_142                 |  16|          2|   10|         20|
    |res_strm_blk_n           |   1|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  35|         10|   23|         46|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_142                 |  10|   0|   10|          0|
    |lshr_ln_reg_620          |   6|   0|    6|          0|
    |trunc_ln18_reg_616       |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  23|   0|   23|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|                  RTL Ports                  | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                                       |   in|    1|  ap_ctrl_hs|                       pull_tensor1d|  return value|
|ap_rst                                       |   in|    1|  ap_ctrl_hs|                       pull_tensor1d|  return value|
|ap_start                                     |   in|    1|  ap_ctrl_hs|                       pull_tensor1d|  return value|
|ap_done                                      |  out|    1|  ap_ctrl_hs|                       pull_tensor1d|  return value|
|ap_continue                                  |   in|    1|  ap_ctrl_hs|                       pull_tensor1d|  return value|
|ap_idle                                      |  out|    1|  ap_ctrl_hs|                       pull_tensor1d|  return value|
|ap_ready                                     |  out|    1|  ap_ctrl_hs|                       pull_tensor1d|  return value|
|res_strm_dout                                |   in|   32|     ap_fifo|                            res_strm|       pointer|
|res_strm_empty_n                             |   in|    1|     ap_fifo|                            res_strm|       pointer|
|res_strm_read                                |  out|    1|     ap_fifo|                            res_strm|       pointer|
|res_strm_num_data_valid                      |   in|    7|     ap_fifo|                            res_strm|       pointer|
|res_strm_fifo_cap                            |   in|    7|     ap_fifo|                            res_strm|       pointer|
|p_ZZ11llama_layerE11norm_output_10_address1  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_10|         array|
|p_ZZ11llama_layerE11norm_output_10_ce1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_10|         array|
|p_ZZ11llama_layerE11norm_output_10_we1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_10|         array|
|p_ZZ11llama_layerE11norm_output_10_d1        |  out|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_10|         array|
|p_ZZ11llama_layerE11norm_output_11_address1  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_11|         array|
|p_ZZ11llama_layerE11norm_output_11_ce1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_11|         array|
|p_ZZ11llama_layerE11norm_output_11_we1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_11|         array|
|p_ZZ11llama_layerE11norm_output_11_d1        |  out|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_11|         array|
|p_ZZ11llama_layerE11norm_output_12_address1  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_12|         array|
|p_ZZ11llama_layerE11norm_output_12_ce1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_12|         array|
|p_ZZ11llama_layerE11norm_output_12_we1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_12|         array|
|p_ZZ11llama_layerE11norm_output_12_d1        |  out|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_12|         array|
|p_ZZ11llama_layerE11norm_output_13_address1  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_13|         array|
|p_ZZ11llama_layerE11norm_output_13_ce1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_13|         array|
|p_ZZ11llama_layerE11norm_output_13_we1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_13|         array|
|p_ZZ11llama_layerE11norm_output_13_d1        |  out|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_13|         array|
|p_ZZ11llama_layerE11norm_output_14_address1  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_14|         array|
|p_ZZ11llama_layerE11norm_output_14_ce1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_14|         array|
|p_ZZ11llama_layerE11norm_output_14_we1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_14|         array|
|p_ZZ11llama_layerE11norm_output_14_d1        |  out|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_14|         array|
|p_ZZ11llama_layerE11norm_output_15_address1  |  out|    6|   ap_memory|  p_ZZ11llama_layerE11norm_output_15|         array|
|p_ZZ11llama_layerE11norm_output_15_ce1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_15|         array|
|p_ZZ11llama_layerE11norm_output_15_we1       |  out|    1|   ap_memory|  p_ZZ11llama_layerE11norm_output_15|         array|
|p_ZZ11llama_layerE11norm_output_15_d1        |  out|   32|   ap_memory|  p_ZZ11llama_layerE11norm_output_15|         array|
|norm_output_address1                         |  out|    6|   ap_memory|                         norm_output|         array|
|norm_output_ce1                              |  out|    1|   ap_memory|                         norm_output|         array|
|norm_output_we1                              |  out|    1|   ap_memory|                         norm_output|         array|
|norm_output_d1                               |  out|   32|   ap_memory|                         norm_output|         array|
|norm_output_35_address1                      |  out|    6|   ap_memory|                      norm_output_35|         array|
|norm_output_35_ce1                           |  out|    1|   ap_memory|                      norm_output_35|         array|
|norm_output_35_we1                           |  out|    1|   ap_memory|                      norm_output_35|         array|
|norm_output_35_d1                            |  out|   32|   ap_memory|                      norm_output_35|         array|
|norm_output_36_address1                      |  out|    6|   ap_memory|                      norm_output_36|         array|
|norm_output_36_ce1                           |  out|    1|   ap_memory|                      norm_output_36|         array|
|norm_output_36_we1                           |  out|    1|   ap_memory|                      norm_output_36|         array|
|norm_output_36_d1                            |  out|   32|   ap_memory|                      norm_output_36|         array|
|norm_output_37_address1                      |  out|    6|   ap_memory|                      norm_output_37|         array|
|norm_output_37_ce1                           |  out|    1|   ap_memory|                      norm_output_37|         array|
|norm_output_37_we1                           |  out|    1|   ap_memory|                      norm_output_37|         array|
|norm_output_37_d1                            |  out|   32|   ap_memory|                      norm_output_37|         array|
|norm_output_38_address1                      |  out|    6|   ap_memory|                      norm_output_38|         array|
|norm_output_38_ce1                           |  out|    1|   ap_memory|                      norm_output_38|         array|
|norm_output_38_we1                           |  out|    1|   ap_memory|                      norm_output_38|         array|
|norm_output_38_d1                            |  out|   32|   ap_memory|                      norm_output_38|         array|
|norm_output_39_address1                      |  out|    6|   ap_memory|                      norm_output_39|         array|
|norm_output_39_ce1                           |  out|    1|   ap_memory|                      norm_output_39|         array|
|norm_output_39_we1                           |  out|    1|   ap_memory|                      norm_output_39|         array|
|norm_output_39_d1                            |  out|   32|   ap_memory|                      norm_output_39|         array|
|norm_output_40_address1                      |  out|    6|   ap_memory|                      norm_output_40|         array|
|norm_output_40_ce1                           |  out|    1|   ap_memory|                      norm_output_40|         array|
|norm_output_40_we1                           |  out|    1|   ap_memory|                      norm_output_40|         array|
|norm_output_40_d1                            |  out|   32|   ap_memory|                      norm_output_40|         array|
|norm_output_41_address1                      |  out|    6|   ap_memory|                      norm_output_41|         array|
|norm_output_41_ce1                           |  out|    1|   ap_memory|                      norm_output_41|         array|
|norm_output_41_we1                           |  out|    1|   ap_memory|                      norm_output_41|         array|
|norm_output_41_d1                            |  out|   32|   ap_memory|                      norm_output_41|         array|
|norm_output_42_address1                      |  out|    6|   ap_memory|                      norm_output_42|         array|
|norm_output_42_ce1                           |  out|    1|   ap_memory|                      norm_output_42|         array|
|norm_output_42_we1                           |  out|    1|   ap_memory|                      norm_output_42|         array|
|norm_output_42_d1                            |  out|   32|   ap_memory|                      norm_output_42|         array|
|norm_output_43_address1                      |  out|    6|   ap_memory|                      norm_output_43|         array|
|norm_output_43_ce1                           |  out|    1|   ap_memory|                      norm_output_43|         array|
|norm_output_43_we1                           |  out|    1|   ap_memory|                      norm_output_43|         array|
|norm_output_43_d1                            |  out|   32|   ap_memory|                      norm_output_43|         array|
+---------------------------------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernel_FFN.cpp:18]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_35, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_36, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_37, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_38, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_39, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_40, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_41, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_42, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_43, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_35, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_36, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_37, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_38, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_39, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_40, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_41, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_42, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @norm_output_43, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @p_ZZ11llama_layerE11norm_output_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @p_ZZ11llama_layerE11norm_output_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @p_ZZ11llama_layerE11norm_output_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @p_ZZ11llama_layerE11norm_output_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @p_ZZ11llama_layerE11norm_output_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @p_ZZ11llama_layerE11norm_output_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.39ns)   --->   "%store_ln18 = store i10 0, i10 %i" [kernel_FFN.cpp:18]   --->   Operation 39 'store' 'store_ln18' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc.i" [kernel_FFN.cpp:18]   --->   Operation 40 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%i_3 = load i10 %i" [kernel_FFN.cpp:18]   --->   Operation 41 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.71ns)   --->   "%add_ln18 = add i10 %i_3, i10 1" [kernel_FFN.cpp:18]   --->   Operation 42 'add' 'add_ln18' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.60ns)   --->   "%icmp_ln18 = icmp_eq  i10 %i_3, i10 768" [kernel_FFN.cpp:18]   --->   Operation 43 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.inc.split.i, void %pull_tensor1d.exit" [kernel_FFN.cpp:18]   --->   Operation 44 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i10 %i_3" [kernel_FFN.cpp:18]   --->   Operation 45 'trunc' 'trunc_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i_3, i32 4, i32 9" [kernel_FFN.cpp:18]   --->   Operation 46 'partselect' 'lshr_ln' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.43ns)   --->   "%switch_ln20 = switch i4 %trunc_ln18, void %arrayidx1.case.15.i, i4 0, void %arrayidx1.case.0.i, i4 1, void %arrayidx1.case.1.i, i4 2, void %arrayidx1.case.2.i, i4 3, void %arrayidx1.case.3.i, i4 4, void %arrayidx1.case.4.i, i4 5, void %arrayidx1.case.5.i, i4 6, void %arrayidx1.case.6.i, i4 7, void %arrayidx1.case.7.i, i4 8, void %arrayidx1.case.8.i, i4 9, void %arrayidx1.case.9.i, i4 10, void %arrayidx1.case.10.i, i4 11, void %arrayidx1.case.11.i, i4 12, void %arrayidx1.case.12.i, i4 13, void %arrayidx1.case.13.i, i4 14, void %arrayidx1.case.14.i" [kernel_FFN.cpp:20]   --->   Operation 47 'switch' 'switch_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.43>
ST_1 : Operation 48 [1/1] (0.39ns)   --->   "%store_ln18 = store i10 %add_ln18, i10 %i" [kernel_FFN.cpp:18]   --->   Operation 48 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.39>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc.i" [kernel_FFN.cpp:18]   --->   Operation 49 'br' 'br_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 137 'ret' 'ret_ln0' <Predicate = (icmp_ln18)> <Delay = 0.28>

State 2 <SV = 1> <Delay = 1.14>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107" [kernel_FFN.cpp:19]   --->   Operation 50 'specpipeline' 'specpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_FFN.cpp:18]   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [kernel_FFN.cpp:18]   --->   Operation 52 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i6 %lshr_ln" [kernel_FFN.cpp:18]   --->   Operation 53 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_res_strm_read = muxlogic"   --->   Operation 54 'muxlogic' 'muxLogicFIFOCE_to_res_strm_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] ( I:0.98ns O:0.09ns )   --->   "%res_strm_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %res_strm" [kernel_FFN.cpp:20]   --->   Operation 55 'read' 'res_strm_read' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i32 %res_strm_read" [kernel_FFN.cpp:20]   --->   Operation 56 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%norm_output_addr = getelementptr i32 %norm_output, i64 0, i64 %zext_ln18" [kernel_FFN.cpp:20]   --->   Operation 57 'getelementptr' 'norm_output_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%norm_output_35_addr = getelementptr i32 %norm_output_35, i64 0, i64 %zext_ln18" [kernel_FFN.cpp:20]   --->   Operation 58 'getelementptr' 'norm_output_35_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%norm_output_36_addr = getelementptr i32 %norm_output_36, i64 0, i64 %zext_ln18" [kernel_FFN.cpp:20]   --->   Operation 59 'getelementptr' 'norm_output_36_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%norm_output_37_addr = getelementptr i32 %norm_output_37, i64 0, i64 %zext_ln18" [kernel_FFN.cpp:20]   --->   Operation 60 'getelementptr' 'norm_output_37_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%norm_output_38_addr = getelementptr i32 %norm_output_38, i64 0, i64 %zext_ln18" [kernel_FFN.cpp:20]   --->   Operation 61 'getelementptr' 'norm_output_38_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%norm_output_39_addr = getelementptr i32 %norm_output_39, i64 0, i64 %zext_ln18" [kernel_FFN.cpp:20]   --->   Operation 62 'getelementptr' 'norm_output_39_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%norm_output_40_addr = getelementptr i32 %norm_output_40, i64 0, i64 %zext_ln18" [kernel_FFN.cpp:20]   --->   Operation 63 'getelementptr' 'norm_output_40_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%norm_output_41_addr = getelementptr i32 %norm_output_41, i64 0, i64 %zext_ln18" [kernel_FFN.cpp:20]   --->   Operation 64 'getelementptr' 'norm_output_41_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%norm_output_42_addr = getelementptr i32 %norm_output_42, i64 0, i64 %zext_ln18" [kernel_FFN.cpp:20]   --->   Operation 65 'getelementptr' 'norm_output_42_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%norm_output_43_addr = getelementptr i32 %norm_output_43, i64 0, i64 %zext_ln18" [kernel_FFN.cpp:20]   --->   Operation 66 'getelementptr' 'norm_output_43_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_10_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_10, i64 0, i64 %zext_ln18" [kernel_FFN.cpp:20]   --->   Operation 67 'getelementptr' 'p_ZZ11llama_layerE11norm_output_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_11_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_11, i64 0, i64 %zext_ln18" [kernel_FFN.cpp:20]   --->   Operation 68 'getelementptr' 'p_ZZ11llama_layerE11norm_output_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_12_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_12, i64 0, i64 %zext_ln18" [kernel_FFN.cpp:20]   --->   Operation 69 'getelementptr' 'p_ZZ11llama_layerE11norm_output_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_13_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_13, i64 0, i64 %zext_ln18" [kernel_FFN.cpp:20]   --->   Operation 70 'getelementptr' 'p_ZZ11llama_layerE11norm_output_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_14_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_14, i64 0, i64 %zext_ln18" [kernel_FFN.cpp:20]   --->   Operation 71 'getelementptr' 'p_ZZ11llama_layerE11norm_output_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%llama_layer_norm_output = getelementptr i32 %p_ZZ11llama_layerE11norm_output_15, i64 0, i64 %zext_ln18" [kernel_FFN.cpp:20]   --->   Operation 72 'getelementptr' 'llama_layer_norm_output' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20"   --->   Operation 73 'muxlogic' 'muxLogicRAMData_to_store_ln20' <Predicate = (trunc_ln18 == 14)> <Delay = 0.42>
ST_2 : Operation 74 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_14_addr"   --->   Operation 74 'muxlogic' 'muxLogicRAMAddr_to_store_ln20' <Predicate = (trunc_ln18 == 14)> <Delay = 0.42>
ST_2 : Operation 75 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln20 = store i32 %bitcast_ln20, i6 %p_ZZ11llama_layerE11norm_output_14_addr" [kernel_FFN.cpp:20]   --->   Operation 75 'store' 'store_ln20' <Predicate = (trunc_ln18 == 14)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx1.exit.i" [kernel_FFN.cpp:20]   --->   Operation 76 'br' 'br_ln20' <Predicate = (trunc_ln18 == 14)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20"   --->   Operation 77 'muxlogic' 'muxLogicRAMData_to_store_ln20' <Predicate = (trunc_ln18 == 13)> <Delay = 0.42>
ST_2 : Operation 78 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_13_addr"   --->   Operation 78 'muxlogic' 'muxLogicRAMAddr_to_store_ln20' <Predicate = (trunc_ln18 == 13)> <Delay = 0.42>
ST_2 : Operation 79 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln20 = store i32 %bitcast_ln20, i6 %p_ZZ11llama_layerE11norm_output_13_addr" [kernel_FFN.cpp:20]   --->   Operation 79 'store' 'store_ln20' <Predicate = (trunc_ln18 == 13)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx1.exit.i" [kernel_FFN.cpp:20]   --->   Operation 80 'br' 'br_ln20' <Predicate = (trunc_ln18 == 13)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20"   --->   Operation 81 'muxlogic' 'muxLogicRAMData_to_store_ln20' <Predicate = (trunc_ln18 == 12)> <Delay = 0.42>
ST_2 : Operation 82 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_12_addr"   --->   Operation 82 'muxlogic' 'muxLogicRAMAddr_to_store_ln20' <Predicate = (trunc_ln18 == 12)> <Delay = 0.42>
ST_2 : Operation 83 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln20 = store i32 %bitcast_ln20, i6 %p_ZZ11llama_layerE11norm_output_12_addr" [kernel_FFN.cpp:20]   --->   Operation 83 'store' 'store_ln20' <Predicate = (trunc_ln18 == 12)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx1.exit.i" [kernel_FFN.cpp:20]   --->   Operation 84 'br' 'br_ln20' <Predicate = (trunc_ln18 == 12)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20"   --->   Operation 85 'muxlogic' 'muxLogicRAMData_to_store_ln20' <Predicate = (trunc_ln18 == 11)> <Delay = 0.42>
ST_2 : Operation 86 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_11_addr"   --->   Operation 86 'muxlogic' 'muxLogicRAMAddr_to_store_ln20' <Predicate = (trunc_ln18 == 11)> <Delay = 0.42>
ST_2 : Operation 87 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln20 = store i32 %bitcast_ln20, i6 %p_ZZ11llama_layerE11norm_output_11_addr" [kernel_FFN.cpp:20]   --->   Operation 87 'store' 'store_ln20' <Predicate = (trunc_ln18 == 11)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx1.exit.i" [kernel_FFN.cpp:20]   --->   Operation 88 'br' 'br_ln20' <Predicate = (trunc_ln18 == 11)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20"   --->   Operation 89 'muxlogic' 'muxLogicRAMData_to_store_ln20' <Predicate = (trunc_ln18 == 10)> <Delay = 0.42>
ST_2 : Operation 90 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_10_addr"   --->   Operation 90 'muxlogic' 'muxLogicRAMAddr_to_store_ln20' <Predicate = (trunc_ln18 == 10)> <Delay = 0.42>
ST_2 : Operation 91 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln20 = store i32 %bitcast_ln20, i6 %p_ZZ11llama_layerE11norm_output_10_addr" [kernel_FFN.cpp:20]   --->   Operation 91 'store' 'store_ln20' <Predicate = (trunc_ln18 == 10)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx1.exit.i" [kernel_FFN.cpp:20]   --->   Operation 92 'br' 'br_ln20' <Predicate = (trunc_ln18 == 10)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20"   --->   Operation 93 'muxlogic' 'muxLogicRAMData_to_store_ln20' <Predicate = (trunc_ln18 == 9)> <Delay = 0.42>
ST_2 : Operation 94 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %norm_output_43_addr"   --->   Operation 94 'muxlogic' 'muxLogicRAMAddr_to_store_ln20' <Predicate = (trunc_ln18 == 9)> <Delay = 0.42>
ST_2 : Operation 95 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln20 = store i32 %bitcast_ln20, i6 %norm_output_43_addr" [kernel_FFN.cpp:20]   --->   Operation 95 'store' 'store_ln20' <Predicate = (trunc_ln18 == 9)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx1.exit.i" [kernel_FFN.cpp:20]   --->   Operation 96 'br' 'br_ln20' <Predicate = (trunc_ln18 == 9)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20"   --->   Operation 97 'muxlogic' 'muxLogicRAMData_to_store_ln20' <Predicate = (trunc_ln18 == 8)> <Delay = 0.42>
ST_2 : Operation 98 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %norm_output_42_addr"   --->   Operation 98 'muxlogic' 'muxLogicRAMAddr_to_store_ln20' <Predicate = (trunc_ln18 == 8)> <Delay = 0.42>
ST_2 : Operation 99 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln20 = store i32 %bitcast_ln20, i6 %norm_output_42_addr" [kernel_FFN.cpp:20]   --->   Operation 99 'store' 'store_ln20' <Predicate = (trunc_ln18 == 8)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx1.exit.i" [kernel_FFN.cpp:20]   --->   Operation 100 'br' 'br_ln20' <Predicate = (trunc_ln18 == 8)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20"   --->   Operation 101 'muxlogic' 'muxLogicRAMData_to_store_ln20' <Predicate = (trunc_ln18 == 7)> <Delay = 0.42>
ST_2 : Operation 102 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %norm_output_41_addr"   --->   Operation 102 'muxlogic' 'muxLogicRAMAddr_to_store_ln20' <Predicate = (trunc_ln18 == 7)> <Delay = 0.42>
ST_2 : Operation 103 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln20 = store i32 %bitcast_ln20, i6 %norm_output_41_addr" [kernel_FFN.cpp:20]   --->   Operation 103 'store' 'store_ln20' <Predicate = (trunc_ln18 == 7)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx1.exit.i" [kernel_FFN.cpp:20]   --->   Operation 104 'br' 'br_ln20' <Predicate = (trunc_ln18 == 7)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20"   --->   Operation 105 'muxlogic' 'muxLogicRAMData_to_store_ln20' <Predicate = (trunc_ln18 == 6)> <Delay = 0.42>
ST_2 : Operation 106 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %norm_output_40_addr"   --->   Operation 106 'muxlogic' 'muxLogicRAMAddr_to_store_ln20' <Predicate = (trunc_ln18 == 6)> <Delay = 0.42>
ST_2 : Operation 107 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln20 = store i32 %bitcast_ln20, i6 %norm_output_40_addr" [kernel_FFN.cpp:20]   --->   Operation 107 'store' 'store_ln20' <Predicate = (trunc_ln18 == 6)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx1.exit.i" [kernel_FFN.cpp:20]   --->   Operation 108 'br' 'br_ln20' <Predicate = (trunc_ln18 == 6)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20"   --->   Operation 109 'muxlogic' 'muxLogicRAMData_to_store_ln20' <Predicate = (trunc_ln18 == 5)> <Delay = 0.42>
ST_2 : Operation 110 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %norm_output_39_addr"   --->   Operation 110 'muxlogic' 'muxLogicRAMAddr_to_store_ln20' <Predicate = (trunc_ln18 == 5)> <Delay = 0.42>
ST_2 : Operation 111 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln20 = store i32 %bitcast_ln20, i6 %norm_output_39_addr" [kernel_FFN.cpp:20]   --->   Operation 111 'store' 'store_ln20' <Predicate = (trunc_ln18 == 5)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx1.exit.i" [kernel_FFN.cpp:20]   --->   Operation 112 'br' 'br_ln20' <Predicate = (trunc_ln18 == 5)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20"   --->   Operation 113 'muxlogic' 'muxLogicRAMData_to_store_ln20' <Predicate = (trunc_ln18 == 4)> <Delay = 0.42>
ST_2 : Operation 114 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %norm_output_38_addr"   --->   Operation 114 'muxlogic' 'muxLogicRAMAddr_to_store_ln20' <Predicate = (trunc_ln18 == 4)> <Delay = 0.42>
ST_2 : Operation 115 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln20 = store i32 %bitcast_ln20, i6 %norm_output_38_addr" [kernel_FFN.cpp:20]   --->   Operation 115 'store' 'store_ln20' <Predicate = (trunc_ln18 == 4)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx1.exit.i" [kernel_FFN.cpp:20]   --->   Operation 116 'br' 'br_ln20' <Predicate = (trunc_ln18 == 4)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20"   --->   Operation 117 'muxlogic' 'muxLogicRAMData_to_store_ln20' <Predicate = (trunc_ln18 == 3)> <Delay = 0.42>
ST_2 : Operation 118 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %norm_output_37_addr"   --->   Operation 118 'muxlogic' 'muxLogicRAMAddr_to_store_ln20' <Predicate = (trunc_ln18 == 3)> <Delay = 0.42>
ST_2 : Operation 119 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln20 = store i32 %bitcast_ln20, i6 %norm_output_37_addr" [kernel_FFN.cpp:20]   --->   Operation 119 'store' 'store_ln20' <Predicate = (trunc_ln18 == 3)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx1.exit.i" [kernel_FFN.cpp:20]   --->   Operation 120 'br' 'br_ln20' <Predicate = (trunc_ln18 == 3)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20"   --->   Operation 121 'muxlogic' 'muxLogicRAMData_to_store_ln20' <Predicate = (trunc_ln18 == 2)> <Delay = 0.42>
ST_2 : Operation 122 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %norm_output_36_addr"   --->   Operation 122 'muxlogic' 'muxLogicRAMAddr_to_store_ln20' <Predicate = (trunc_ln18 == 2)> <Delay = 0.42>
ST_2 : Operation 123 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln20 = store i32 %bitcast_ln20, i6 %norm_output_36_addr" [kernel_FFN.cpp:20]   --->   Operation 123 'store' 'store_ln20' <Predicate = (trunc_ln18 == 2)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx1.exit.i" [kernel_FFN.cpp:20]   --->   Operation 124 'br' 'br_ln20' <Predicate = (trunc_ln18 == 2)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20"   --->   Operation 125 'muxlogic' 'muxLogicRAMData_to_store_ln20' <Predicate = (trunc_ln18 == 1)> <Delay = 0.42>
ST_2 : Operation 126 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %norm_output_35_addr"   --->   Operation 126 'muxlogic' 'muxLogicRAMAddr_to_store_ln20' <Predicate = (trunc_ln18 == 1)> <Delay = 0.42>
ST_2 : Operation 127 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln20 = store i32 %bitcast_ln20, i6 %norm_output_35_addr" [kernel_FFN.cpp:20]   --->   Operation 127 'store' 'store_ln20' <Predicate = (trunc_ln18 == 1)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx1.exit.i" [kernel_FFN.cpp:20]   --->   Operation 128 'br' 'br_ln20' <Predicate = (trunc_ln18 == 1)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20"   --->   Operation 129 'muxlogic' 'muxLogicRAMData_to_store_ln20' <Predicate = (trunc_ln18 == 0)> <Delay = 0.42>
ST_2 : Operation 130 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %norm_output_addr"   --->   Operation 130 'muxlogic' 'muxLogicRAMAddr_to_store_ln20' <Predicate = (trunc_ln18 == 0)> <Delay = 0.42>
ST_2 : Operation 131 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln20 = store i32 %bitcast_ln20, i6 %norm_output_addr" [kernel_FFN.cpp:20]   --->   Operation 131 'store' 'store_ln20' <Predicate = (trunc_ln18 == 0)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx1.exit.i" [kernel_FFN.cpp:20]   --->   Operation 132 'br' 'br_ln20' <Predicate = (trunc_ln18 == 0)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln20 = muxlogic i32 %bitcast_ln20"   --->   Operation 133 'muxlogic' 'muxLogicRAMData_to_store_ln20' <Predicate = (trunc_ln18 == 15)> <Delay = 0.42>
ST_2 : Operation 134 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln20 = muxlogic i6 %llama_layer_norm_output"   --->   Operation 134 'muxlogic' 'muxLogicRAMAddr_to_store_ln20' <Predicate = (trunc_ln18 == 15)> <Delay = 0.42>
ST_2 : Operation 135 [1/1] ( I:0.62ns O:0.62ns )   --->   "%store_ln20 = store i32 %bitcast_ln20, i6 %llama_layer_norm_output" [kernel_FFN.cpp:20]   --->   Operation 135 'store' 'store_ln20' <Predicate = (trunc_ln18 == 15)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln20 = br void %arrayidx1.exit.i" [kernel_FFN.cpp:20]   --->   Operation 136 'br' 'br_ln20' <Predicate = (trunc_ln18 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ res_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_ZZ11llama_layerE11norm_output_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ norm_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ norm_output_35]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ norm_output_36]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ norm_output_37]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ norm_output_38]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ norm_output_39]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ norm_output_40]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ norm_output_41]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ norm_output_42]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ norm_output_43]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                       (alloca           ) [ 010]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specmemcore_ln0                         (specmemcore      ) [ 000]
specinterface_ln0                       (specinterface    ) [ 000]
store_ln18                              (store            ) [ 000]
br_ln18                                 (br               ) [ 000]
i_3                                     (load             ) [ 000]
add_ln18                                (add              ) [ 000]
icmp_ln18                               (icmp             ) [ 010]
br_ln18                                 (br               ) [ 000]
trunc_ln18                              (trunc            ) [ 011]
lshr_ln                                 (partselect       ) [ 011]
switch_ln20                             (switch           ) [ 000]
store_ln18                              (store            ) [ 000]
br_ln18                                 (br               ) [ 000]
specpipeline_ln19                       (specpipeline     ) [ 000]
speclooptripcount_ln18                  (speclooptripcount) [ 000]
specloopname_ln18                       (specloopname     ) [ 000]
zext_ln18                               (zext             ) [ 000]
muxLogicFIFOCE_to_res_strm_read         (muxlogic         ) [ 000]
res_strm_read                           (read             ) [ 000]
bitcast_ln20                            (bitcast          ) [ 000]
norm_output_addr                        (getelementptr    ) [ 000]
norm_output_35_addr                     (getelementptr    ) [ 000]
norm_output_36_addr                     (getelementptr    ) [ 000]
norm_output_37_addr                     (getelementptr    ) [ 000]
norm_output_38_addr                     (getelementptr    ) [ 000]
norm_output_39_addr                     (getelementptr    ) [ 000]
norm_output_40_addr                     (getelementptr    ) [ 000]
norm_output_41_addr                     (getelementptr    ) [ 000]
norm_output_42_addr                     (getelementptr    ) [ 000]
norm_output_43_addr                     (getelementptr    ) [ 000]
p_ZZ11llama_layerE11norm_output_10_addr (getelementptr    ) [ 000]
p_ZZ11llama_layerE11norm_output_11_addr (getelementptr    ) [ 000]
p_ZZ11llama_layerE11norm_output_12_addr (getelementptr    ) [ 000]
p_ZZ11llama_layerE11norm_output_13_addr (getelementptr    ) [ 000]
p_ZZ11llama_layerE11norm_output_14_addr (getelementptr    ) [ 000]
llama_layer_norm_output                 (getelementptr    ) [ 000]
muxLogicRAMData_to_store_ln20           (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln20           (muxlogic         ) [ 000]
store_ln20                              (store            ) [ 000]
br_ln20                                 (br               ) [ 000]
muxLogicRAMData_to_store_ln20           (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln20           (muxlogic         ) [ 000]
store_ln20                              (store            ) [ 000]
br_ln20                                 (br               ) [ 000]
muxLogicRAMData_to_store_ln20           (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln20           (muxlogic         ) [ 000]
store_ln20                              (store            ) [ 000]
br_ln20                                 (br               ) [ 000]
muxLogicRAMData_to_store_ln20           (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln20           (muxlogic         ) [ 000]
store_ln20                              (store            ) [ 000]
br_ln20                                 (br               ) [ 000]
muxLogicRAMData_to_store_ln20           (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln20           (muxlogic         ) [ 000]
store_ln20                              (store            ) [ 000]
br_ln20                                 (br               ) [ 000]
muxLogicRAMData_to_store_ln20           (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln20           (muxlogic         ) [ 000]
store_ln20                              (store            ) [ 000]
br_ln20                                 (br               ) [ 000]
muxLogicRAMData_to_store_ln20           (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln20           (muxlogic         ) [ 000]
store_ln20                              (store            ) [ 000]
br_ln20                                 (br               ) [ 000]
muxLogicRAMData_to_store_ln20           (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln20           (muxlogic         ) [ 000]
store_ln20                              (store            ) [ 000]
br_ln20                                 (br               ) [ 000]
muxLogicRAMData_to_store_ln20           (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln20           (muxlogic         ) [ 000]
store_ln20                              (store            ) [ 000]
br_ln20                                 (br               ) [ 000]
muxLogicRAMData_to_store_ln20           (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln20           (muxlogic         ) [ 000]
store_ln20                              (store            ) [ 000]
br_ln20                                 (br               ) [ 000]
muxLogicRAMData_to_store_ln20           (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln20           (muxlogic         ) [ 000]
store_ln20                              (store            ) [ 000]
br_ln20                                 (br               ) [ 000]
muxLogicRAMData_to_store_ln20           (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln20           (muxlogic         ) [ 000]
store_ln20                              (store            ) [ 000]
br_ln20                                 (br               ) [ 000]
muxLogicRAMData_to_store_ln20           (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln20           (muxlogic         ) [ 000]
store_ln20                              (store            ) [ 000]
br_ln20                                 (br               ) [ 000]
muxLogicRAMData_to_store_ln20           (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln20           (muxlogic         ) [ 000]
store_ln20                              (store            ) [ 000]
br_ln20                                 (br               ) [ 000]
muxLogicRAMData_to_store_ln20           (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln20           (muxlogic         ) [ 000]
store_ln20                              (store            ) [ 000]
br_ln20                                 (br               ) [ 000]
muxLogicRAMData_to_store_ln20           (muxlogic         ) [ 000]
muxLogicRAMAddr_to_store_ln20           (muxlogic         ) [ 000]
store_ln20                              (store            ) [ 000]
br_ln20                                 (br               ) [ 000]
ret_ln0                                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="res_strm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_strm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_ZZ11llama_layerE11norm_output_10">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_ZZ11llama_layerE11norm_output_11">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_11"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_ZZ11llama_layerE11norm_output_12">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_12"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_ZZ11llama_layerE11norm_output_13">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_13"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_ZZ11llama_layerE11norm_output_14">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_14"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZZ11llama_layerE11norm_output_15">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_15"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="norm_output">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="norm_output_35">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_35"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="norm_output_36">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_36"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="norm_output_37">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_37"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="norm_output_38">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_38"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="norm_output_39">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_39"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="norm_output_40">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_40"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="norm_output_41">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_41"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="norm_output_42">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_42"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="norm_output_43">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_43"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_35"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_36"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_37"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_38"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_39"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_40"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_41"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_42"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_43"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_10"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_11"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_12"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_13"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_14"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_15"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_107"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="i_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="res_strm_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="res_strm_read/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="norm_output_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="6" slack="0"/>
<pin id="156" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_addr/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="norm_output_35_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="6" slack="0"/>
<pin id="163" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_35_addr/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="norm_output_36_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="6" slack="0"/>
<pin id="170" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_36_addr/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="norm_output_37_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="6" slack="0"/>
<pin id="177" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_37_addr/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="norm_output_38_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="6" slack="0"/>
<pin id="184" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_38_addr/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="norm_output_39_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="6" slack="0"/>
<pin id="191" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_39_addr/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="norm_output_40_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="6" slack="0"/>
<pin id="198" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_40_addr/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="norm_output_41_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="6" slack="0"/>
<pin id="205" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_41_addr/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="norm_output_42_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="6" slack="0"/>
<pin id="212" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_42_addr/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="norm_output_43_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="6" slack="0"/>
<pin id="219" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_43_addr/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_ZZ11llama_layerE11norm_output_10_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="6" slack="0"/>
<pin id="226" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE11norm_output_10_addr/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="p_ZZ11llama_layerE11norm_output_11_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="6" slack="0"/>
<pin id="233" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE11norm_output_11_addr/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_ZZ11llama_layerE11norm_output_12_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="6" slack="0"/>
<pin id="240" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE11norm_output_12_addr/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_ZZ11llama_layerE11norm_output_13_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="6" slack="0"/>
<pin id="247" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE11norm_output_13_addr/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_ZZ11llama_layerE11norm_output_14_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="6" slack="0"/>
<pin id="254" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE11norm_output_14_addr/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="llama_layer_norm_output_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="6" slack="0"/>
<pin id="261" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="llama_layer_norm_output/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln20_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="266" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="0" slack="0"/>
<pin id="269" dir="0" index="4" bw="6" slack="0"/>
<pin id="270" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="272" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln20_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="276" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="0" slack="0"/>
<pin id="279" dir="0" index="4" bw="6" slack="0"/>
<pin id="280" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="282" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln20_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="286" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="0" slack="0"/>
<pin id="289" dir="0" index="4" bw="6" slack="0"/>
<pin id="290" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="291" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="292" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln20_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="296" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="0" slack="0"/>
<pin id="299" dir="0" index="4" bw="6" slack="0"/>
<pin id="300" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="301" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="302" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln20_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="306" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="0" slack="0"/>
<pin id="309" dir="0" index="4" bw="6" slack="0"/>
<pin id="310" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="312" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln20_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="316" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="0" slack="0"/>
<pin id="319" dir="0" index="4" bw="6" slack="0"/>
<pin id="320" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="321" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="322" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln20_access_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="326" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="0" slack="0"/>
<pin id="329" dir="0" index="4" bw="6" slack="0"/>
<pin id="330" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="331" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="332" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln20_access_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="336" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="0" slack="0"/>
<pin id="339" dir="0" index="4" bw="6" slack="0"/>
<pin id="340" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="341" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="342" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln20_access_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="346" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="0" slack="0"/>
<pin id="349" dir="0" index="4" bw="6" slack="0"/>
<pin id="350" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="351" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="352" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln20_access_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="356" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="0" slack="0"/>
<pin id="359" dir="0" index="4" bw="6" slack="0"/>
<pin id="360" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="361" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="362" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln20_access_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="366" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="0" slack="0"/>
<pin id="369" dir="0" index="4" bw="6" slack="0"/>
<pin id="370" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="371" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="372" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln20_access_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="376" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="0" slack="0"/>
<pin id="379" dir="0" index="4" bw="6" slack="0"/>
<pin id="380" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="381" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="382" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln20_access_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="386" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="0" slack="0"/>
<pin id="389" dir="0" index="4" bw="6" slack="0"/>
<pin id="390" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="391" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="392" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln20_access_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="396" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="0" slack="0"/>
<pin id="399" dir="0" index="4" bw="6" slack="0"/>
<pin id="400" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="401" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="402" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln20_access_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="406" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="0" slack="0"/>
<pin id="409" dir="0" index="4" bw="6" slack="0"/>
<pin id="410" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="411" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="408" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="412" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="store_ln20_access_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="416" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="0" slack="0"/>
<pin id="419" dir="0" index="4" bw="6" slack="0"/>
<pin id="420" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="421" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="422" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="grp_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln20/2 muxLogicRAMData_to_store_ln20/2 muxLogicRAMData_to_store_ln20/2 muxLogicRAMData_to_store_ln20/2 muxLogicRAMData_to_store_ln20/2 muxLogicRAMData_to_store_ln20/2 muxLogicRAMData_to_store_ln20/2 muxLogicRAMData_to_store_ln20/2 muxLogicRAMData_to_store_ln20/2 muxLogicRAMData_to_store_ln20/2 muxLogicRAMData_to_store_ln20/2 muxLogicRAMData_to_store_ln20/2 muxLogicRAMData_to_store_ln20/2 muxLogicRAMData_to_store_ln20/2 muxLogicRAMData_to_store_ln20/2 muxLogicRAMData_to_store_ln20/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln18_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="10" slack="0"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="i_3_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="10" slack="0"/>
<pin id="434" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="add_ln18_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="10" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln18_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="10" slack="0"/>
<pin id="443" dir="0" index="1" bw="10" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="trunc_ln18_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="10" slack="0"/>
<pin id="449" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="lshr_ln_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="6" slack="0"/>
<pin id="453" dir="0" index="1" bw="10" slack="0"/>
<pin id="454" dir="0" index="2" bw="4" slack="0"/>
<pin id="455" dir="0" index="3" bw="5" slack="0"/>
<pin id="456" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="switch_ln20_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="0" index="2" bw="1" slack="0"/>
<pin id="465" dir="0" index="3" bw="3" slack="0"/>
<pin id="466" dir="0" index="4" bw="3" slack="0"/>
<pin id="467" dir="0" index="5" bw="4" slack="0"/>
<pin id="468" dir="0" index="6" bw="4" slack="0"/>
<pin id="469" dir="0" index="7" bw="4" slack="0"/>
<pin id="470" dir="0" index="8" bw="4" slack="0"/>
<pin id="471" dir="0" index="9" bw="4" slack="0"/>
<pin id="472" dir="0" index="10" bw="4" slack="0"/>
<pin id="473" dir="0" index="11" bw="4" slack="0"/>
<pin id="474" dir="0" index="12" bw="4" slack="0"/>
<pin id="475" dir="0" index="13" bw="3" slack="0"/>
<pin id="476" dir="0" index="14" bw="3" slack="0"/>
<pin id="477" dir="0" index="15" bw="2" slack="0"/>
<pin id="478" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln20/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="store_ln18_store_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="10" slack="0"/>
<pin id="497" dir="0" index="1" bw="10" slack="0"/>
<pin id="498" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln18_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="6" slack="1"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="muxLogicFIFOCE_to_res_strm_read_fu_519">
<pin_list>
<pin id="520" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOCE_to_res_strm_read/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="bitcast_ln20_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="muxLogicRAMAddr_to_store_ln20_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="6" slack="0"/>
<pin id="544" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln20/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="muxLogicRAMAddr_to_store_ln20_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="6" slack="0"/>
<pin id="548" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln20/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="muxLogicRAMAddr_to_store_ln20_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="6" slack="0"/>
<pin id="552" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln20/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="muxLogicRAMAddr_to_store_ln20_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="6" slack="0"/>
<pin id="556" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln20/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="muxLogicRAMAddr_to_store_ln20_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="6" slack="0"/>
<pin id="560" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln20/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="muxLogicRAMAddr_to_store_ln20_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="6" slack="0"/>
<pin id="564" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln20/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="muxLogicRAMAddr_to_store_ln20_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="6" slack="0"/>
<pin id="568" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln20/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="muxLogicRAMAddr_to_store_ln20_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="6" slack="0"/>
<pin id="572" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln20/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="muxLogicRAMAddr_to_store_ln20_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="6" slack="0"/>
<pin id="576" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln20/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="muxLogicRAMAddr_to_store_ln20_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="6" slack="0"/>
<pin id="580" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln20/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="muxLogicRAMAddr_to_store_ln20_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="6" slack="0"/>
<pin id="584" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln20/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="muxLogicRAMAddr_to_store_ln20_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="6" slack="0"/>
<pin id="588" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln20/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="muxLogicRAMAddr_to_store_ln20_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="6" slack="0"/>
<pin id="592" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln20/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="muxLogicRAMAddr_to_store_ln20_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="6" slack="0"/>
<pin id="596" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln20/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="muxLogicRAMAddr_to_store_ln20_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="6" slack="0"/>
<pin id="600" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln20/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="muxLogicRAMAddr_to_store_ln20_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="6" slack="0"/>
<pin id="604" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln20/2 "/>
</bind>
</comp>

<comp id="606" class="1005" name="i_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="10" slack="0"/>
<pin id="608" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="616" class="1005" name="trunc_ln18_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="4" slack="1"/>
<pin id="618" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln18 "/>
</bind>
</comp>

<comp id="620" class="1005" name="lshr_ln_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="6" slack="1"/>
<pin id="622" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="34" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="138" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="140" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="140" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="140" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="140" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="22" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="140" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="140" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="140" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="28" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="140" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="140" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="32" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="140" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="2" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="140" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="4" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="140" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="6" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="140" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="8" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="140" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="10" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="140" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="12" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="140" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="273"><net_src comp="250" pin="3"/><net_sink comp="264" pin=2"/></net>

<net id="283"><net_src comp="243" pin="3"/><net_sink comp="274" pin=2"/></net>

<net id="293"><net_src comp="236" pin="3"/><net_sink comp="284" pin=2"/></net>

<net id="303"><net_src comp="229" pin="3"/><net_sink comp="294" pin=2"/></net>

<net id="313"><net_src comp="222" pin="3"/><net_sink comp="304" pin=2"/></net>

<net id="323"><net_src comp="215" pin="3"/><net_sink comp="314" pin=2"/></net>

<net id="333"><net_src comp="208" pin="3"/><net_sink comp="324" pin=2"/></net>

<net id="343"><net_src comp="201" pin="3"/><net_sink comp="334" pin=2"/></net>

<net id="353"><net_src comp="194" pin="3"/><net_sink comp="344" pin=2"/></net>

<net id="363"><net_src comp="187" pin="3"/><net_sink comp="354" pin=2"/></net>

<net id="373"><net_src comp="180" pin="3"/><net_sink comp="364" pin=2"/></net>

<net id="383"><net_src comp="173" pin="3"/><net_sink comp="374" pin=2"/></net>

<net id="393"><net_src comp="166" pin="3"/><net_sink comp="384" pin=2"/></net>

<net id="403"><net_src comp="159" pin="3"/><net_sink comp="394" pin=2"/></net>

<net id="413"><net_src comp="152" pin="3"/><net_sink comp="404" pin=2"/></net>

<net id="423"><net_src comp="257" pin="3"/><net_sink comp="414" pin=2"/></net>

<net id="431"><net_src comp="86" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="439"><net_src comp="432" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="88" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="432" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="90" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="432" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="92" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="432" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="459"><net_src comp="94" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="460"><net_src comp="96" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="479"><net_src comp="447" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="480"><net_src comp="98" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="481"><net_src comp="100" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="482"><net_src comp="102" pin="0"/><net_sink comp="461" pin=3"/></net>

<net id="483"><net_src comp="104" pin="0"/><net_sink comp="461" pin=4"/></net>

<net id="484"><net_src comp="106" pin="0"/><net_sink comp="461" pin=5"/></net>

<net id="485"><net_src comp="108" pin="0"/><net_sink comp="461" pin=6"/></net>

<net id="486"><net_src comp="110" pin="0"/><net_sink comp="461" pin=7"/></net>

<net id="487"><net_src comp="112" pin="0"/><net_sink comp="461" pin=8"/></net>

<net id="488"><net_src comp="114" pin="0"/><net_sink comp="461" pin=9"/></net>

<net id="489"><net_src comp="116" pin="0"/><net_sink comp="461" pin=10"/></net>

<net id="490"><net_src comp="118" pin="0"/><net_sink comp="461" pin=11"/></net>

<net id="491"><net_src comp="120" pin="0"/><net_sink comp="461" pin=12"/></net>

<net id="492"><net_src comp="122" pin="0"/><net_sink comp="461" pin=13"/></net>

<net id="493"><net_src comp="124" pin="0"/><net_sink comp="461" pin=14"/></net>

<net id="494"><net_src comp="126" pin="0"/><net_sink comp="461" pin=15"/></net>

<net id="499"><net_src comp="435" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="500" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="506"><net_src comp="500" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="507"><net_src comp="500" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="508"><net_src comp="500" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="509"><net_src comp="500" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="510"><net_src comp="500" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="511"><net_src comp="500" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="512"><net_src comp="500" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="513"><net_src comp="500" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="514"><net_src comp="500" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="515"><net_src comp="500" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="516"><net_src comp="500" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="517"><net_src comp="500" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="518"><net_src comp="500" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="524"><net_src comp="146" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="264" pin=4"/></net>

<net id="527"><net_src comp="521" pin="1"/><net_sink comp="274" pin=4"/></net>

<net id="528"><net_src comp="521" pin="1"/><net_sink comp="284" pin=4"/></net>

<net id="529"><net_src comp="521" pin="1"/><net_sink comp="294" pin=4"/></net>

<net id="530"><net_src comp="521" pin="1"/><net_sink comp="304" pin=4"/></net>

<net id="531"><net_src comp="521" pin="1"/><net_sink comp="314" pin=4"/></net>

<net id="532"><net_src comp="521" pin="1"/><net_sink comp="324" pin=4"/></net>

<net id="533"><net_src comp="521" pin="1"/><net_sink comp="334" pin=4"/></net>

<net id="534"><net_src comp="521" pin="1"/><net_sink comp="344" pin=4"/></net>

<net id="535"><net_src comp="521" pin="1"/><net_sink comp="354" pin=4"/></net>

<net id="536"><net_src comp="521" pin="1"/><net_sink comp="364" pin=4"/></net>

<net id="537"><net_src comp="521" pin="1"/><net_sink comp="374" pin=4"/></net>

<net id="538"><net_src comp="521" pin="1"/><net_sink comp="384" pin=4"/></net>

<net id="539"><net_src comp="521" pin="1"/><net_sink comp="394" pin=4"/></net>

<net id="540"><net_src comp="521" pin="1"/><net_sink comp="404" pin=4"/></net>

<net id="541"><net_src comp="521" pin="1"/><net_sink comp="414" pin=4"/></net>

<net id="545"><net_src comp="250" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="243" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="236" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="229" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="222" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="215" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="208" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="201" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="194" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="187" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="180" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="173" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="166" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="159" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="152" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="257" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="142" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="612"><net_src comp="606" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="619"><net_src comp="447" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="451" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="500" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_ZZ11llama_layerE11norm_output_10 | {2 }
	Port: p_ZZ11llama_layerE11norm_output_11 | {2 }
	Port: p_ZZ11llama_layerE11norm_output_12 | {2 }
	Port: p_ZZ11llama_layerE11norm_output_13 | {2 }
	Port: p_ZZ11llama_layerE11norm_output_14 | {2 }
	Port: p_ZZ11llama_layerE11norm_output_15 | {2 }
	Port: norm_output | {2 }
	Port: norm_output_35 | {2 }
	Port: norm_output_36 | {2 }
	Port: norm_output_37 | {2 }
	Port: norm_output_38 | {2 }
	Port: norm_output_39 | {2 }
	Port: norm_output_40 | {2 }
	Port: norm_output_41 | {2 }
	Port: norm_output_42 | {2 }
	Port: norm_output_43 | {2 }
 - Input state : 
	Port: pull_tensor1d : res_strm | {2 }
	Port: pull_tensor1d : p_ZZ11llama_layerE11norm_output_10 | {}
	Port: pull_tensor1d : p_ZZ11llama_layerE11norm_output_11 | {}
	Port: pull_tensor1d : p_ZZ11llama_layerE11norm_output_12 | {}
	Port: pull_tensor1d : p_ZZ11llama_layerE11norm_output_13 | {}
	Port: pull_tensor1d : p_ZZ11llama_layerE11norm_output_14 | {}
	Port: pull_tensor1d : p_ZZ11llama_layerE11norm_output_15 | {}
	Port: pull_tensor1d : norm_output | {}
	Port: pull_tensor1d : norm_output_35 | {}
	Port: pull_tensor1d : norm_output_36 | {}
	Port: pull_tensor1d : norm_output_37 | {}
	Port: pull_tensor1d : norm_output_38 | {}
	Port: pull_tensor1d : norm_output_39 | {}
	Port: pull_tensor1d : norm_output_40 | {}
	Port: pull_tensor1d : norm_output_41 | {}
	Port: pull_tensor1d : norm_output_42 | {}
	Port: pull_tensor1d : norm_output_43 | {}
  - Chain level:
	State 1
		store_ln18 : 1
		i_3 : 1
		add_ln18 : 2
		icmp_ln18 : 2
		br_ln18 : 3
		trunc_ln18 : 2
		lshr_ln : 2
		switch_ln20 : 3
		store_ln18 : 3
	State 2
		norm_output_addr : 1
		norm_output_35_addr : 1
		norm_output_36_addr : 1
		norm_output_37_addr : 1
		norm_output_38_addr : 1
		norm_output_39_addr : 1
		norm_output_40_addr : 1
		norm_output_41_addr : 1
		norm_output_42_addr : 1
		norm_output_43_addr : 1
		p_ZZ11llama_layerE11norm_output_10_addr : 1
		p_ZZ11llama_layerE11norm_output_11_addr : 1
		p_ZZ11llama_layerE11norm_output_12_addr : 1
		p_ZZ11llama_layerE11norm_output_13_addr : 1
		p_ZZ11llama_layerE11norm_output_14_addr : 1
		llama_layer_norm_output : 1
		muxLogicRAMData_to_store_ln20 : 1
		muxLogicRAMAddr_to_store_ln20 : 2
		store_ln20 : 1
		muxLogicRAMData_to_store_ln20 : 1
		muxLogicRAMAddr_to_store_ln20 : 2
		store_ln20 : 1
		muxLogicRAMData_to_store_ln20 : 1
		muxLogicRAMAddr_to_store_ln20 : 2
		store_ln20 : 1
		muxLogicRAMData_to_store_ln20 : 1
		muxLogicRAMAddr_to_store_ln20 : 2
		store_ln20 : 1
		muxLogicRAMData_to_store_ln20 : 1
		muxLogicRAMAddr_to_store_ln20 : 2
		store_ln20 : 1
		muxLogicRAMData_to_store_ln20 : 1
		muxLogicRAMAddr_to_store_ln20 : 2
		store_ln20 : 1
		muxLogicRAMData_to_store_ln20 : 1
		muxLogicRAMAddr_to_store_ln20 : 2
		store_ln20 : 1
		muxLogicRAMData_to_store_ln20 : 1
		muxLogicRAMAddr_to_store_ln20 : 2
		store_ln20 : 1
		muxLogicRAMData_to_store_ln20 : 1
		muxLogicRAMAddr_to_store_ln20 : 2
		store_ln20 : 1
		muxLogicRAMData_to_store_ln20 : 1
		muxLogicRAMAddr_to_store_ln20 : 2
		store_ln20 : 1
		muxLogicRAMData_to_store_ln20 : 1
		muxLogicRAMAddr_to_store_ln20 : 2
		store_ln20 : 1
		muxLogicRAMData_to_store_ln20 : 1
		muxLogicRAMAddr_to_store_ln20 : 2
		store_ln20 : 1
		muxLogicRAMData_to_store_ln20 : 1
		muxLogicRAMAddr_to_store_ln20 : 2
		store_ln20 : 1
		muxLogicRAMData_to_store_ln20 : 1
		muxLogicRAMAddr_to_store_ln20 : 2
		store_ln20 : 1
		muxLogicRAMData_to_store_ln20 : 1
		muxLogicRAMAddr_to_store_ln20 : 2
		store_ln20 : 1
		muxLogicRAMData_to_store_ln20 : 1
		muxLogicRAMAddr_to_store_ln20 : 2
		store_ln20 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|
| Operation|             Functional Unit            |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|
|    add   |             add_ln18_fu_435            |    0    |    10   |
|----------|----------------------------------------|---------|---------|
|   icmp   |            icmp_ln18_fu_441            |    0    |    4    |
|----------|----------------------------------------|---------|---------|
|   read   |        res_strm_read_read_fu_146       |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |               grp_fu_424               |    0    |    0    |
|          | muxLogicFIFOCE_to_res_strm_read_fu_519 |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln20_fu_542  |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln20_fu_546  |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln20_fu_550  |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln20_fu_554  |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln20_fu_558  |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln20_fu_562  |    0    |    0    |
| muxlogic |  muxLogicRAMAddr_to_store_ln20_fu_566  |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln20_fu_570  |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln20_fu_574  |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln20_fu_578  |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln20_fu_582  |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln20_fu_586  |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln20_fu_590  |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln20_fu_594  |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln20_fu_598  |    0    |    0    |
|          |  muxLogicRAMAddr_to_store_ln20_fu_602  |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   trunc  |            trunc_ln18_fu_447           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|partselect|             lshr_ln_fu_451             |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|  switch  |           switch_ln20_fu_461           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   zext   |            zext_ln18_fu_500            |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   Total  |                                        |    0    |    14   |
|----------|----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|     i_reg_606    |   10   |
|  lshr_ln_reg_620 |    6   |
|trunc_ln18_reg_616|    4   |
+------------------+--------+
|       Total      |   20   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   14   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   20   |    -   |
+-----------+--------+--------+
|   Total   |   20   |   14   |
+-----------+--------+--------+
