Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Sep  7 14:19:28 2022
| Host         : D-14JM0W2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_fpga_wrapper_timing_summary_routed.rpt -pb design_fpga_wrapper_timing_summary_routed.pb -rpx design_fpga_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_fpga_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.228        0.000                      0                 7532        0.047        0.000                      0                 7532        9.020        0.000                       0                  3024  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.228        0.000                      0                 6807        0.047        0.000                      0                 6807        9.020        0.000                       0                  3024  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              11.499        0.000                      0                  725        0.601        0.000                      0                  725  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.497ns  (logic 9.730ns (55.610%)  route 7.767ns (44.390%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=1 LUT3=3 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.643     2.937    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aclk
    SLICE_X41Y83         FDCE                                         r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDCE (Prop_fdce_C_Q)         0.456     3.393 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[7]/Q
                         net (fo=11, routed)          0.897     4.290    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/cpt_dist_us[7]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.841     8.131 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1/P[6]
                         net (fo=11, routed)          1.209     9.339    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1_n_99
    SLICE_X38Y80         LUT3 (Prop_lut3_I1_O)        0.157     9.496 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3/O
                         net (fo=1, routed)           0.476     9.972    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.751    10.723 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.723    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.840 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.840    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.957 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.957    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.280 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__4/O[1]
                         net (fo=19, routed)          0.734    12.014    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__4_n_6
    SLICE_X38Y84         LUT3 (Prop_lut3_I1_O)        0.330    12.344 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1/O
                         net (fo=1, routed)           0.517    12.861    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    13.450 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry/CO[3]
                         net (fo=1, routed)           0.000    13.450    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.784 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0/O[1]
                         net (fo=4, routed)           0.701    14.485    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0_n_6
    SLICE_X38Y86         LUT3 (Prop_lut3_I2_O)        0.303    14.788 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_4/O
                         net (fo=1, routed)           0.512    15.300    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_4_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.850 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.850    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.069 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1/O[0]
                         net (fo=3, routed)           0.915    16.984    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1_n_7
    SLICE_X37Y83         LUT4 (Prop_lut4_I1_O)        0.295    17.279 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5/O
                         net (fo=1, routed)           0.000    17.279    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.849 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2/CO[2]
                         net (fo=4, routed)           0.617    18.466    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_n_1
    SLICE_X38Y85         LUT6 (Prop_lut6_I3_O)        0.313    18.779 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[5]_i_2/O
                         net (fo=4, routed)           0.590    19.369    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[5]_i_2_n_0
    SLICE_X38Y85         LUT4 (Prop_lut4_I1_O)        0.117    19.486 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[7]_i_3/O
                         net (fo=2, routed)           0.599    20.086    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[7]_i_3_n_0
    SLICE_X38Y87         LUT4 (Prop_lut4_I0_O)        0.348    20.434 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[7]_i_2/O
                         net (fo=1, routed)           0.000    20.434    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/p_2_in[7]
    SLICE_X38Y87         FDCE                                         r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.475    22.654    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s00_axi_aclk
    SLICE_X38Y87         FDCE                                         r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[7]/C
                         clock pessimism              0.229    22.883    
                         clock uncertainty           -0.302    22.581    
    SLICE_X38Y87         FDCE (Setup_fdce_C_D)        0.081    22.662    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[7]
  -------------------------------------------------------------------
                         required time                         22.662    
                         arrival time                         -20.434    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.356ns  (required time - arrival time)
  Source:                 design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.365ns  (logic 9.730ns (56.034%)  route 7.635ns (43.966%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=1 LUT3=3 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.643     2.937    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aclk
    SLICE_X41Y83         FDCE                                         r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDCE (Prop_fdce_C_Q)         0.456     3.393 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[7]/Q
                         net (fo=11, routed)          0.897     4.290    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/cpt_dist_us[7]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.841     8.131 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1/P[6]
                         net (fo=11, routed)          1.209     9.339    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1_n_99
    SLICE_X38Y80         LUT3 (Prop_lut3_I1_O)        0.157     9.496 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3/O
                         net (fo=1, routed)           0.476     9.972    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.751    10.723 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.723    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.840 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.840    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.957 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.957    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.280 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__4/O[1]
                         net (fo=19, routed)          0.734    12.014    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__4_n_6
    SLICE_X38Y84         LUT3 (Prop_lut3_I1_O)        0.330    12.344 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1/O
                         net (fo=1, routed)           0.517    12.861    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    13.450 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry/CO[3]
                         net (fo=1, routed)           0.000    13.450    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.784 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0/O[1]
                         net (fo=4, routed)           0.701    14.485    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0_n_6
    SLICE_X38Y86         LUT3 (Prop_lut3_I2_O)        0.303    14.788 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_4/O
                         net (fo=1, routed)           0.512    15.300    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_4_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.850 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.850    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.069 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1/O[0]
                         net (fo=3, routed)           0.915    16.984    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1_n_7
    SLICE_X37Y83         LUT4 (Prop_lut4_I1_O)        0.295    17.279 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5/O
                         net (fo=1, routed)           0.000    17.279    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.849 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2/CO[2]
                         net (fo=4, routed)           0.617    18.466    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_n_1
    SLICE_X38Y85         LUT6 (Prop_lut6_I3_O)        0.313    18.779 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[5]_i_2/O
                         net (fo=4, routed)           0.590    19.369    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[5]_i_2_n_0
    SLICE_X38Y85         LUT4 (Prop_lut4_I1_O)        0.117    19.486 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[7]_i_3/O
                         net (fo=2, routed)           0.467    19.954    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s_data_ult_reg[6]_0
    SLICE_X38Y87         LUT4 (Prop_lut4_I1_O)        0.348    20.302 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s_data_ult[6]_i_1/O
                         net (fo=1, routed)           0.000    20.302    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/p_2_in[6]
    SLICE_X38Y87         FDCE                                         r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.475    22.654    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s00_axi_aclk
    SLICE_X38Y87         FDCE                                         r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[6]/C
                         clock pessimism              0.229    22.883    
                         clock uncertainty           -0.302    22.581    
    SLICE_X38Y87         FDCE (Setup_fdce_C_D)        0.077    22.658    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[6]
  -------------------------------------------------------------------
                         required time                         22.658    
                         arrival time                         -20.302    
  -------------------------------------------------------------------
                         slack                                  2.356    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.168ns  (logic 9.389ns (54.688%)  route 7.779ns (45.312%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=1 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.643     2.937    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aclk
    SLICE_X41Y83         FDCE                                         r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDCE (Prop_fdce_C_Q)         0.456     3.393 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[7]/Q
                         net (fo=11, routed)          0.897     4.290    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/cpt_dist_us[7]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.841     8.131 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1/P[6]
                         net (fo=11, routed)          1.209     9.339    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1_n_99
    SLICE_X38Y80         LUT3 (Prop_lut3_I1_O)        0.157     9.496 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3/O
                         net (fo=1, routed)           0.476     9.972    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.751    10.723 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.723    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.840 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.840    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.957 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.957    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.280 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__4/O[1]
                         net (fo=19, routed)          0.734    12.014    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__4_n_6
    SLICE_X38Y84         LUT3 (Prop_lut3_I1_O)        0.330    12.344 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1/O
                         net (fo=1, routed)           0.517    12.861    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    13.450 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry/CO[3]
                         net (fo=1, routed)           0.000    13.450    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.784 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0/O[1]
                         net (fo=4, routed)           0.701    14.485    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0_n_6
    SLICE_X38Y86         LUT3 (Prop_lut3_I2_O)        0.303    14.788 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_4/O
                         net (fo=1, routed)           0.512    15.300    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_4_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.850 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.850    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.069 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1/O[0]
                         net (fo=3, routed)           0.915    16.984    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1_n_7
    SLICE_X37Y83         LUT4 (Prop_lut4_I1_O)        0.295    17.279 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5/O
                         net (fo=1, routed)           0.000    17.279    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.849 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2/CO[2]
                         net (fo=4, routed)           0.617    18.466    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_n_1
    SLICE_X38Y85         LUT6 (Prop_lut6_I3_O)        0.313    18.779 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[5]_i_2/O
                         net (fo=4, routed)           0.590    19.369    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[5]_i_2_n_0
    SLICE_X38Y85         LUT4 (Prop_lut4_I0_O)        0.124    19.493 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[4]_i_1/O
                         net (fo=1, routed)           0.612    20.105    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/p_2_in[4]
    SLICE_X39Y85         FDCE                                         r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.474    22.653    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s00_axi_aclk
    SLICE_X39Y85         FDCE                                         r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[4]/C
                         clock pessimism              0.229    22.882    
                         clock uncertainty           -0.302    22.580    
    SLICE_X39Y85         FDCE (Setup_fdce_C_D)       -0.047    22.533    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[4]
  -------------------------------------------------------------------
                         required time                         22.533    
                         arrival time                         -20.105    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             3.231ns  (required time - arrival time)
  Source:                 design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.441ns  (logic 9.389ns (57.108%)  route 7.052ns (42.892%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.643     2.937    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aclk
    SLICE_X41Y83         FDCE                                         r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDCE (Prop_fdce_C_Q)         0.456     3.393 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[7]/Q
                         net (fo=11, routed)          0.897     4.290    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/cpt_dist_us[7]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.841     8.131 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1/P[6]
                         net (fo=11, routed)          1.209     9.339    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1_n_99
    SLICE_X38Y80         LUT3 (Prop_lut3_I1_O)        0.157     9.496 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3/O
                         net (fo=1, routed)           0.476     9.972    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.751    10.723 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.723    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.840 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.840    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.957 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.957    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.280 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__4/O[1]
                         net (fo=19, routed)          0.734    12.014    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__4_n_6
    SLICE_X38Y84         LUT3 (Prop_lut3_I1_O)        0.330    12.344 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1/O
                         net (fo=1, routed)           0.517    12.861    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    13.450 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry/CO[3]
                         net (fo=1, routed)           0.000    13.450    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.784 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0/O[1]
                         net (fo=4, routed)           0.701    14.485    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0_n_6
    SLICE_X38Y86         LUT3 (Prop_lut3_I2_O)        0.303    14.788 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_4/O
                         net (fo=1, routed)           0.512    15.300    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_4_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.850 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.850    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.069 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1/O[0]
                         net (fo=3, routed)           0.915    16.984    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1_n_7
    SLICE_X37Y83         LUT4 (Prop_lut4_I1_O)        0.295    17.279 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5/O
                         net (fo=1, routed)           0.000    17.279    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.849 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2/CO[2]
                         net (fo=4, routed)           0.617    18.466    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_n_1
    SLICE_X38Y85         LUT6 (Prop_lut6_I3_O)        0.313    18.779 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[5]_i_2/O
                         net (fo=4, routed)           0.474    19.254    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[5]_i_2_n_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I0_O)        0.124    19.378 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[3]_i_1/O
                         net (fo=1, routed)           0.000    19.378    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/p_2_in[3]
    SLICE_X39Y86         FDCE                                         r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.474    22.653    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s00_axi_aclk
    SLICE_X39Y86         FDCE                                         r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[3]/C
                         clock pessimism              0.229    22.882    
                         clock uncertainty           -0.302    22.580    
    SLICE_X39Y86         FDCE (Setup_fdce_C_D)        0.029    22.609    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[3]
  -------------------------------------------------------------------
                         required time                         22.609    
                         arrival time                         -19.378    
  -------------------------------------------------------------------
                         slack                                  3.231    

Slack (MET) :             3.386ns  (required time - arrival time)
  Source:                 design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.287ns  (logic 9.389ns (57.646%)  route 6.898ns (42.354%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=1 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.643     2.937    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aclk
    SLICE_X41Y83         FDCE                                         r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDCE (Prop_fdce_C_Q)         0.456     3.393 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[7]/Q
                         net (fo=11, routed)          0.897     4.290    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/cpt_dist_us[7]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.841     8.131 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1/P[6]
                         net (fo=11, routed)          1.209     9.339    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1_n_99
    SLICE_X38Y80         LUT3 (Prop_lut3_I1_O)        0.157     9.496 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3/O
                         net (fo=1, routed)           0.476     9.972    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.751    10.723 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.723    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.840 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.840    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.957 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.957    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.280 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__4/O[1]
                         net (fo=19, routed)          0.734    12.014    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__4_n_6
    SLICE_X38Y84         LUT3 (Prop_lut3_I1_O)        0.330    12.344 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1/O
                         net (fo=1, routed)           0.517    12.861    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    13.450 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry/CO[3]
                         net (fo=1, routed)           0.000    13.450    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.784 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0/O[1]
                         net (fo=4, routed)           0.701    14.485    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0_n_6
    SLICE_X38Y86         LUT3 (Prop_lut3_I2_O)        0.303    14.788 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_4/O
                         net (fo=1, routed)           0.512    15.300    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_4_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.850 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.850    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.069 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1/O[0]
                         net (fo=3, routed)           0.915    16.984    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1_n_7
    SLICE_X37Y83         LUT4 (Prop_lut4_I1_O)        0.295    17.279 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5/O
                         net (fo=1, routed)           0.000    17.279    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.849 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2/CO[2]
                         net (fo=4, routed)           0.600    18.449    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_n_1
    SLICE_X39Y85         LUT5 (Prop_lut5_I1_O)        0.313    18.762 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[2]_i_2/O
                         net (fo=1, routed)           0.338    19.100    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s_data_ult_reg[2]
    SLICE_X39Y86         LUT4 (Prop_lut4_I1_O)        0.124    19.224 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s_data_ult[2]_i_1/O
                         net (fo=1, routed)           0.000    19.224    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/p_2_in[2]
    SLICE_X39Y86         FDCE                                         r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.474    22.653    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s00_axi_aclk
    SLICE_X39Y86         FDCE                                         r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[2]/C
                         clock pessimism              0.229    22.882    
                         clock uncertainty           -0.302    22.580    
    SLICE_X39Y86         FDCE (Setup_fdce_C_D)        0.031    22.611    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[2]
  -------------------------------------------------------------------
                         required time                         22.611    
                         arrival time                         -19.224    
  -------------------------------------------------------------------
                         slack                                  3.386    

Slack (MET) :             3.425ns  (required time - arrival time)
  Source:                 design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.295ns  (logic 9.389ns (57.618%)  route 6.906ns (42.382%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.643     2.937    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aclk
    SLICE_X41Y83         FDCE                                         r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDCE (Prop_fdce_C_Q)         0.456     3.393 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[7]/Q
                         net (fo=11, routed)          0.897     4.290    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/cpt_dist_us[7]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.841     8.131 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1/P[6]
                         net (fo=11, routed)          1.209     9.339    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1_n_99
    SLICE_X38Y80         LUT3 (Prop_lut3_I1_O)        0.157     9.496 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3/O
                         net (fo=1, routed)           0.476     9.972    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.751    10.723 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.723    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.840 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.840    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.957 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.957    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.280 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__4/O[1]
                         net (fo=19, routed)          0.734    12.014    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__4_n_6
    SLICE_X38Y84         LUT3 (Prop_lut3_I1_O)        0.330    12.344 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1/O
                         net (fo=1, routed)           0.517    12.861    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    13.450 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry/CO[3]
                         net (fo=1, routed)           0.000    13.450    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.784 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0/O[1]
                         net (fo=4, routed)           0.701    14.485    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0_n_6
    SLICE_X38Y86         LUT3 (Prop_lut3_I2_O)        0.303    14.788 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_4/O
                         net (fo=1, routed)           0.512    15.300    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_4_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.850 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.850    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.069 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1/O[0]
                         net (fo=3, routed)           0.915    16.984    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1_n_7
    SLICE_X37Y83         LUT4 (Prop_lut4_I1_O)        0.295    17.279 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5/O
                         net (fo=1, routed)           0.000    17.279    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.849 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2/CO[2]
                         net (fo=4, routed)           0.617    18.466    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_n_1
    SLICE_X38Y85         LUT6 (Prop_lut6_I3_O)        0.313    18.779 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[5]_i_2/O
                         net (fo=4, routed)           0.329    19.108    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s_data_ult_reg[5]
    SLICE_X38Y86         LUT6 (Prop_lut6_I2_O)        0.124    19.232 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s_data_ult[5]_i_1/O
                         net (fo=1, routed)           0.000    19.232    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/p_2_in[5]
    SLICE_X38Y86         FDCE                                         r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.474    22.653    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s00_axi_aclk
    SLICE_X38Y86         FDCE                                         r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[5]/C
                         clock pessimism              0.229    22.882    
                         clock uncertainty           -0.302    22.580    
    SLICE_X38Y86         FDCE (Setup_fdce_C_D)        0.077    22.657    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[5]
  -------------------------------------------------------------------
                         required time                         22.657    
                         arrival time                         -19.232    
  -------------------------------------------------------------------
                         slack                                  3.425    

Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.805ns  (logic 9.265ns (58.622%)  route 6.540ns (41.378%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.643     2.937    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aclk
    SLICE_X41Y83         FDCE                                         r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDCE (Prop_fdce_C_Q)         0.456     3.393 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[7]/Q
                         net (fo=11, routed)          0.897     4.290    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/cpt_dist_us[7]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.841     8.131 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1/P[6]
                         net (fo=11, routed)          1.209     9.339    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1_n_99
    SLICE_X38Y80         LUT3 (Prop_lut3_I1_O)        0.157     9.496 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3/O
                         net (fo=1, routed)           0.476     9.972    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.751    10.723 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.723    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.840 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.840    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.957 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.957    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.280 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__4/O[1]
                         net (fo=19, routed)          0.734    12.014    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__4_n_6
    SLICE_X38Y84         LUT3 (Prop_lut3_I1_O)        0.330    12.344 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1/O
                         net (fo=1, routed)           0.517    12.861    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    13.450 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry/CO[3]
                         net (fo=1, routed)           0.000    13.450    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.784 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0/O[1]
                         net (fo=4, routed)           0.701    14.485    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0_n_6
    SLICE_X38Y86         LUT3 (Prop_lut3_I2_O)        0.303    14.788 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_4/O
                         net (fo=1, routed)           0.512    15.300    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_4_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.850 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.850    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.069 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1/O[0]
                         net (fo=3, routed)           0.915    16.984    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1_n_7
    SLICE_X37Y83         LUT4 (Prop_lut4_I1_O)        0.295    17.279 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5/O
                         net (fo=1, routed)           0.000    17.279    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.849 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2/CO[2]
                         net (fo=4, routed)           0.579    18.429    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_n_1
    SLICE_X39Y85         LUT6 (Prop_lut6_I2_O)        0.313    18.742 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[1]_i_1/O
                         net (fo=1, routed)           0.000    18.742    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/p_2_in[1]
    SLICE_X39Y85         FDCE                                         r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.474    22.653    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s00_axi_aclk
    SLICE_X39Y85         FDCE                                         r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[1]/C
                         clock pessimism              0.229    22.882    
                         clock uncertainty           -0.302    22.580    
    SLICE_X39Y85         FDCE (Setup_fdce_C_D)        0.031    22.611    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[1]
  -------------------------------------------------------------------
                         required time                         22.611    
                         arrival time                         -18.742    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.801ns  (logic 9.265ns (58.637%)  route 6.536ns (41.363%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.643     2.937    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/s00_axi_aclk
    SLICE_X41Y83         FDCE                                         r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDCE (Prop_fdce_C_Q)         0.456     3.393 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/Count_dist/count_reg[7]/Q
                         net (fo=11, routed)          0.897     4.290    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/cpt_dist_us[7]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      3.841     8.131 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1/P[6]
                         net (fo=11, routed)          1.209     9.339    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult1_n_99
    SLICE_X38Y80         LUT3 (Prop_lut3_I1_O)        0.157     9.496 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3/O
                         net (fo=1, routed)           0.476     9.972    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_i_3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.751    10.723 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.723    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__1_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.840 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.840    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__2_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.957 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.957    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__3_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.280 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__4/O[1]
                         net (fo=19, routed)          0.734    12.014    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0_carry__4_n_6
    SLICE_X38Y84         LUT3 (Prop_lut3_I1_O)        0.330    12.344 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1/O
                         net (fo=1, routed)           0.517    12.861    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_i_1_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    13.450 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry/CO[3]
                         net (fo=1, routed)           0.000    13.450    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.784 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0/O[1]
                         net (fo=4, routed)           0.701    14.485    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__57_carry__0_n_6
    SLICE_X38Y86         LUT3 (Prop_lut3_I2_O)        0.303    14.788 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_4/O
                         net (fo=1, routed)           0.512    15.300    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_i_4_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.850 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.850    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__0_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.069 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1/O[0]
                         net (fo=3, routed)           0.915    16.984    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__92_carry__1_n_7
    SLICE_X37Y83         LUT4 (Prop_lut4_I1_O)        0.295    17.279 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5/O
                         net (fo=1, routed)           0.000    17.279    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_i_5_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    17.849 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2/CO[2]
                         net (fo=4, routed)           0.575    18.425    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult0__123_carry__2_n_1
    SLICE_X39Y85         LUT5 (Prop_lut5_I3_O)        0.313    18.738 r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult[0]_i_1/O
                         net (fo=1, routed)           0.000    18.738    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/p_2_in[0]
    SLICE_X39Y85         FDCE                                         r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.474    22.653    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s00_axi_aclk
    SLICE_X39Y85         FDCE                                         r  design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[0]/C
                         clock pessimism              0.229    22.882    
                         clock uncertainty           -0.302    22.580    
    SLICE_X39Y85         FDCE (Setup_fdce_C_D)        0.029    22.609    design_fpga_i/Ultrasons_0/U0/Ultrasons_v1_0_S00_AXI_inst/DUT1/s_data_ult_reg[0]
  -------------------------------------------------------------------
                         required time                         22.609    
                         arrival time                         -18.738    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             9.502ns  (required time - arrival time)
  Source:                 design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/init_node_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[3][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.937ns  (logic 2.112ns (21.255%)  route 7.825ns (78.745%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.807ns = ( 22.807 - 20.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.838     3.132    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X43Y114        FDRE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/init_node_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y114        FDRE (Prop_fdre_C_Q)         0.456     3.588 f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/init_node_reg/Q
                         net (fo=7, routed)           0.963     4.551    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/init_node
    SLICE_X44Y114        LUT3 (Prop_lut3_I2_O)        0.152     4.703 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/comp_out[0]_i_6/O
                         net (fo=4, routed)           0.902     5.605    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/comp_out[0]_i_6_n_0
    SLICE_X44Y114        LUT6 (Prop_lut6_I1_O)        0.326     5.931 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_33/O
                         net (fo=1, routed)           0.768     6.698    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_33_n_0
    SLICE_X38Y114        LUT6 (Prop_lut6_I4_O)        0.124     6.822 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_30/O
                         net (fo=1, routed)           0.583     7.406    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_30_n_0
    SLICE_X36Y114        LUT6 (Prop_lut6_I5_O)        0.124     7.530 f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_14/O
                         net (fo=9, routed)           0.462     7.992    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram_reg[30][5]_0
    SLICE_X38Y114        LUT3 (Prop_lut3_I2_O)        0.117     8.109 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][9]_i_13/O
                         net (fo=7, routed)           0.626     8.735    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][9]_i_13_n_0
    SLICE_X40Y114        LUT4 (Prop_lut4_I1_O)        0.357     9.092 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data_out_a[9]_i_5/O
                         net (fo=15, routed)          1.591    10.683    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/data_out_a_reg[5]_0
    SLICE_X47Y120        LUT6 (Prop_lut6_I2_O)        0.332    11.015 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram[30][8]_i_2/O
                         net (fo=1, routed)           0.958    11.973    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram_reg[30][8]
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.124    12.097 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][8]_i_1/O
                         net (fo=32, routed)          0.971    13.069    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[30][8]_0
    SLICE_X51Y121        FDRE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.628    22.807    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/s00_axi_aclk
    SLICE_X51Y121        FDRE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[3][8]/C
                         clock pessimism              0.147    22.954    
                         clock uncertainty           -0.302    22.652    
    SLICE_X51Y121        FDRE (Setup_fdre_C_D)       -0.081    22.571    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[3][8]
  -------------------------------------------------------------------
                         required time                         22.571    
                         arrival time                         -13.069    
  -------------------------------------------------------------------
                         slack                                  9.502    

Slack (MET) :             9.545ns  (required time - arrival time)
  Source:                 design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/init_node_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[6][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.918ns  (logic 2.112ns (21.295%)  route 7.806ns (78.705%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 22.808 - 20.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.838     3.132    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/s00_axi_aclk
    SLICE_X43Y114        FDRE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/init_node_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y114        FDRE (Prop_fdre_C_Q)         0.456     3.588 f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/init_node_reg/Q
                         net (fo=7, routed)           0.963     4.551    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/init_node
    SLICE_X44Y114        LUT3 (Prop_lut3_I2_O)        0.152     4.703 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/comp_out[0]_i_6/O
                         net (fo=4, routed)           0.902     5.605    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/comp_out[0]_i_6_n_0
    SLICE_X44Y114        LUT6 (Prop_lut6_I1_O)        0.326     5.931 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_33/O
                         net (fo=1, routed)           0.768     6.698    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_33_n_0
    SLICE_X38Y114        LUT6 (Prop_lut6_I4_O)        0.124     6.822 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_30/O
                         net (fo=1, routed)           0.583     7.406    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_30_n_0
    SLICE_X36Y114        LUT6 (Prop_lut6_I5_O)        0.124     7.530 f  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/CONTROLLER/memory_ram[30][9]_i_14/O
                         net (fo=9, routed)           0.462     7.992    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram_reg[30][5]_0
    SLICE_X38Y114        LUT3 (Prop_lut3_I2_O)        0.117     8.109 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][9]_i_13/O
                         net (fo=7, routed)           0.626     8.735    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][9]_i_13_n_0
    SLICE_X40Y114        LUT4 (Prop_lut4_I1_O)        0.357     9.092 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/data_out_a[9]_i_5/O
                         net (fo=15, routed)          1.591    10.683    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/data_out_a_reg[5]_0
    SLICE_X47Y120        LUT6 (Prop_lut6_I2_O)        0.332    11.015 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram[30][8]_i_2/O
                         net (fo=1, routed)           0.958    11.973    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram_reg[30][8]
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.124    12.097 r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/UPDATE_RAM_D/memory_ram[30][8]_i_1/O
                         net (fo=32, routed)          0.953    13.050    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[30][8]_0
    SLICE_X51Y120        FDRE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[6][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.629    22.808    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/s00_axi_aclk
    SLICE_X51Y120        FDRE                                         r  design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[6][8]/C
                         clock pessimism              0.147    22.955    
                         clock uncertainty           -0.302    22.653    
    SLICE_X51Y120        FDRE (Setup_fdre_C_D)       -0.058    22.595    design_fpga_i/Dijkstra_reg_0/U0/Dijkstra_reg_v1_0_S00_AXI_inst/DIJKSTRA/dpram_0/memory_ram_reg[6][8]
  -------------------------------------------------------------------
                         required time                         22.595    
                         arrival time                         -13.050    
  -------------------------------------------------------------------
                         slack                                  9.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_fpga_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.148ns (41.578%)  route 0.208ns (58.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.641     0.977    design_fpga_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y100        FDRE                                         r  design_fpga_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.148     1.125 r  design_fpga_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.208     1.333    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X34Y96         SRLC32E                                      r  design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.825     1.191    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.286    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_fpga_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.293%)  route 0.176ns (51.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.641     0.977    design_fpga_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y100        FDRE                                         r  design_fpga_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_fpga_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.176     1.317    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X34Y96         SRLC32E                                      r  design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.825     1.191    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.265    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.425%)  route 0.144ns (43.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.659     0.995    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.144     1.280    design_fpga_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[25]
    SLICE_X29Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.325 r  design_fpga_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.325    design_fpga_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X29Y98         FDRE                                         r  design_fpga_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.845     1.211    design_fpga_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y98         FDRE                                         r  design_fpga_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y98         FDRE (Hold_fdre_C_D)         0.091     1.267    design_fpga_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/data_wr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/mag_x_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.164ns (35.276%)  route 0.301ns (64.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.577     0.913    design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/s00_axi_aclk
    SLICE_X54Y99         FDCE                                         r  design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/data_wr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDCE (Prop_fdce_C_Q)         0.164     1.077 r  design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/data_wr_reg[12]/Q
                         net (fo=9, routed)           0.301     1.378    design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU_n_25
    SLICE_X50Y101        FDRE                                         r  design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/mag_x_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.907     1.273    design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y101        FDRE                                         r  design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/mag_x_reg[12]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.076     1.314    design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/mag_x_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_fpga_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/rst_ps7_0_50M/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.693%)  route 0.197ns (58.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.631     0.967    design_fpga_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X51Y112        FDRE                                         r  design_fpga_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  design_fpga_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.197     1.305    design_fpga_i/rst_ps7_0_50M/U0/SEQ/lpf_int
    SLICE_X48Y111        FDSE                                         r  design_fpga_i/rst_ps7_0_50M/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.908     1.274    design_fpga_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X48Y111        FDSE                                         r  design_fpga_i/rst_ps7_0_50M/U0/SEQ/Core_reg/C
                         clock pessimism             -0.039     1.235    
    SLICE_X48Y111        FDSE (Hold_fdse_C_S)        -0.018     1.217    design_fpga_i/rst_ps7_0_50M/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_fpga_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/rst_ps7_0_50M/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.693%)  route 0.197ns (58.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.631     0.967    design_fpga_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X51Y112        FDRE                                         r  design_fpga_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  design_fpga_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.197     1.305    design_fpga_i/rst_ps7_0_50M/U0/SEQ/lpf_int
    SLICE_X48Y111        FDSE                                         r  design_fpga_i/rst_ps7_0_50M/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.908     1.274    design_fpga_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X48Y111        FDSE                                         r  design_fpga_i/rst_ps7_0_50M/U0/SEQ/from_sys_reg/C
                         clock pessimism             -0.039     1.235    
    SLICE_X48Y111        FDSE (Hold_fdse_C_S)        -0.018     1.217    design_fpga_i/rst_ps7_0_50M/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/vit_ang_z_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.231ns (41.187%)  route 0.330ns (58.813%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.553     0.889    design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y98         FDRE                                         r  design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/vit_ang_z_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/vit_ang_z_reg[4]/Q
                         net (fo=1, routed)           0.134     1.164    design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/vit_ang_z[4]
    SLICE_X50Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.209 r  design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/axi_rdata[4]_i_2/O
                         net (fo=1, routed)           0.195     1.404    design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/axi_rdata[4]_i_2_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I3_O)        0.045     1.449 r  design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     1.449    design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X50Y100        FDRE                                         r  design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.907     1.273    design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y100        FDRE                                         r  design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.120     1.358    design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_fpga_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.201%)  route 0.171ns (54.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.556     0.892    design_fpga_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y94         FDRE                                         r  design_fpga_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_fpga_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.171     1.204    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X34Y94         SRLC32E                                      r  design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.825     1.191    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.321%)  route 0.157ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.575     0.911    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y90         FDRE                                         r  design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.157     1.209    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X30Y90         SRLC32E                                      r  design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.843     1.209    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_fpga_i/time_pulse_0/U0/pulse_1ms_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/cpt_ms_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.454%)  route 0.354ns (65.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.552     0.888    design_fpga_i/time_pulse_0/U0/clk
    SLICE_X51Y95         FDCE                                         r  design_fpga_i/time_pulse_0/U0/pulse_1ms_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_fpga_i/time_pulse_0/U0/pulse_1ms_reg/Q
                         net (fo=20, routed)          0.354     1.382    design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/pulse_1ms
    SLICE_X51Y107        LUT6 (Prop_lut6_I4_O)        0.045     1.427 r  design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/cpt_ms[1]_i_1/O
                         net (fo=1, routed)           0.000     1.427    design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/cpt_ms[1]
    SLICE_X51Y107        FDCE                                         r  design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/cpt_ms_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.905     1.271    design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/s00_axi_aclk
    SLICE_X51Y107        FDCE                                         r  design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/cpt_ms_reg[1]/C
                         clock pessimism             -0.035     1.236    
    SLICE_X51Y107        FDCE (Hold_fdce_C_D)         0.092     1.328    design_fpga_i/IMU_v3_0/U0/IMU_v3_v1_0_S00_AXI_inst/IMU/cpt_ms_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X59Y91    design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/RX/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X59Y91    design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/RX/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X60Y91    design_fpga_i/Balise_0/U0/Balise_v1_0_S00_AXI_inst/RX/r_Bit_Index_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X48Y74    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[21][5]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X40Y73    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[21][6]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X40Y73    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[21][7]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X46Y74    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[22][0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X36Y72    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[22][1]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X46Y74    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[22][2]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y92    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y92    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y92    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y92    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y90    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y90    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y96    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y96    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y96    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y96    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y94    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y99    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y98    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y98    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y99    design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.499ns  (required time - arrival time)
  Source:                 design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[19][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.430ns  (logic 0.642ns (8.640%)  route 6.788ns (91.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 22.630 - 20.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.828     3.122    design_fpga_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X50Y111        FDRE                                         r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.518     3.640 r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          2.152     5.792    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aresetn
    SLICE_X43Y83         LUT2 (Prop_lut2_I1_O)        0.124     5.916 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3/O
                         net (fo=498, routed)         4.636    10.552    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2
    SLICE_X51Y73         FDCE                                         f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[19][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.451    22.630    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X51Y73         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[19][5]/C
                         clock pessimism              0.129    22.759    
                         clock uncertainty           -0.302    22.457    
    SLICE_X51Y73         FDCE (Recov_fdce_C_CLR)     -0.405    22.052    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[19][5]
  -------------------------------------------------------------------
                         required time                         22.052    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                 11.499    

Slack (MET) :             11.585ns  (required time - arrival time)
  Source:                 design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[16][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.430ns  (logic 0.642ns (8.640%)  route 6.788ns (91.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 22.630 - 20.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.828     3.122    design_fpga_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X50Y111        FDRE                                         r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.518     3.640 r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          2.152     5.792    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aresetn
    SLICE_X43Y83         LUT2 (Prop_lut2_I1_O)        0.124     5.916 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3/O
                         net (fo=498, routed)         4.636    10.552    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2
    SLICE_X50Y73         FDCE                                         f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[16][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.451    22.630    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X50Y73         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[16][0]/C
                         clock pessimism              0.129    22.759    
                         clock uncertainty           -0.302    22.457    
    SLICE_X50Y73         FDCE (Recov_fdce_C_CLR)     -0.319    22.138    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[16][0]
  -------------------------------------------------------------------
                         required time                         22.138    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                 11.585    

Slack (MET) :             11.585ns  (required time - arrival time)
  Source:                 design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[16][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.430ns  (logic 0.642ns (8.640%)  route 6.788ns (91.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 22.630 - 20.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.828     3.122    design_fpga_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X50Y111        FDRE                                         r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.518     3.640 r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          2.152     5.792    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aresetn
    SLICE_X43Y83         LUT2 (Prop_lut2_I1_O)        0.124     5.916 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3/O
                         net (fo=498, routed)         4.636    10.552    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2
    SLICE_X50Y73         FDCE                                         f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[16][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.451    22.630    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X50Y73         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[16][2]/C
                         clock pessimism              0.129    22.759    
                         clock uncertainty           -0.302    22.457    
    SLICE_X50Y73         FDCE (Recov_fdce_C_CLR)     -0.319    22.138    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[16][2]
  -------------------------------------------------------------------
                         required time                         22.138    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                 11.585    

Slack (MET) :             11.585ns  (required time - arrival time)
  Source:                 design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[16][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.430ns  (logic 0.642ns (8.640%)  route 6.788ns (91.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 22.630 - 20.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.828     3.122    design_fpga_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X50Y111        FDRE                                         r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.518     3.640 r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          2.152     5.792    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aresetn
    SLICE_X43Y83         LUT2 (Prop_lut2_I1_O)        0.124     5.916 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3/O
                         net (fo=498, routed)         4.636    10.552    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2
    SLICE_X50Y73         FDCE                                         f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[16][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.451    22.630    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X50Y73         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[16][5]/C
                         clock pessimism              0.129    22.759    
                         clock uncertainty           -0.302    22.457    
    SLICE_X50Y73         FDCE (Recov_fdce_C_CLR)     -0.319    22.138    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[16][5]
  -------------------------------------------------------------------
                         required time                         22.138    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                 11.585    

Slack (MET) :             11.644ns  (required time - arrival time)
  Source:                 design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[12][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 0.642ns (8.795%)  route 6.658ns (91.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 22.644 - 20.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.828     3.122    design_fpga_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X50Y111        FDRE                                         r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.518     3.640 r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          2.152     5.792    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aresetn
    SLICE_X43Y83         LUT2 (Prop_lut2_I1_O)        0.124     5.916 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3/O
                         net (fo=498, routed)         4.505    10.422    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2
    SLICE_X43Y72         FDCE                                         f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[12][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.465    22.644    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X43Y72         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[12][3]/C
                         clock pessimism              0.129    22.773    
                         clock uncertainty           -0.302    22.471    
    SLICE_X43Y72         FDCE (Recov_fdce_C_CLR)     -0.405    22.066    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[12][3]
  -------------------------------------------------------------------
                         required time                         22.066    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                 11.644    

Slack (MET) :             11.644ns  (required time - arrival time)
  Source:                 design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[12][7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 0.642ns (8.795%)  route 6.658ns (91.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 22.644 - 20.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.828     3.122    design_fpga_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X50Y111        FDRE                                         r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.518     3.640 r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          2.152     5.792    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aresetn
    SLICE_X43Y83         LUT2 (Prop_lut2_I1_O)        0.124     5.916 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3/O
                         net (fo=498, routed)         4.505    10.422    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2
    SLICE_X43Y72         FDCE                                         f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[12][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.465    22.644    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X43Y72         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[12][7]/C
                         clock pessimism              0.129    22.773    
                         clock uncertainty           -0.302    22.471    
    SLICE_X43Y72         FDCE (Recov_fdce_C_CLR)     -0.405    22.066    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[12][7]
  -------------------------------------------------------------------
                         required time                         22.066    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                 11.644    

Slack (MET) :             11.688ns  (required time - arrival time)
  Source:                 design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[6][0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 0.642ns (8.795%)  route 6.658ns (91.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 22.644 - 20.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.828     3.122    design_fpga_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X50Y111        FDRE                                         r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.518     3.640 r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          2.152     5.792    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aresetn
    SLICE_X43Y83         LUT2 (Prop_lut2_I1_O)        0.124     5.916 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3/O
                         net (fo=498, routed)         4.505    10.422    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2
    SLICE_X42Y72         FDPE                                         f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[6][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.465    22.644    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X42Y72         FDPE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[6][0]/C
                         clock pessimism              0.129    22.773    
                         clock uncertainty           -0.302    22.471    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.361    22.110    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[6][0]
  -------------------------------------------------------------------
                         required time                         22.110    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                 11.688    

Slack (MET) :             11.688ns  (required time - arrival time)
  Source:                 design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[6][1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 0.642ns (8.795%)  route 6.658ns (91.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 22.644 - 20.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.828     3.122    design_fpga_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X50Y111        FDRE                                         r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.518     3.640 r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          2.152     5.792    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aresetn
    SLICE_X43Y83         LUT2 (Prop_lut2_I1_O)        0.124     5.916 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3/O
                         net (fo=498, routed)         4.505    10.422    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2
    SLICE_X42Y72         FDPE                                         f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[6][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.465    22.644    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X42Y72         FDPE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[6][1]/C
                         clock pessimism              0.129    22.773    
                         clock uncertainty           -0.302    22.471    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.361    22.110    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[6][1]
  -------------------------------------------------------------------
                         required time                         22.110    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                 11.688    

Slack (MET) :             11.688ns  (required time - arrival time)
  Source:                 design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[6][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 0.642ns (8.795%)  route 6.658ns (91.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 22.644 - 20.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.828     3.122    design_fpga_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X50Y111        FDRE                                         r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.518     3.640 r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          2.152     5.792    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aresetn
    SLICE_X43Y83         LUT2 (Prop_lut2_I1_O)        0.124     5.916 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3/O
                         net (fo=498, routed)         4.505    10.422    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2
    SLICE_X42Y72         FDCE                                         f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[6][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.465    22.644    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X42Y72         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[6][5]/C
                         clock pessimism              0.129    22.773    
                         clock uncertainty           -0.302    22.471    
    SLICE_X42Y72         FDCE (Recov_fdce_C_CLR)     -0.361    22.110    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[6][5]
  -------------------------------------------------------------------
                         required time                         22.110    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                 11.688    

Slack (MET) :             11.688ns  (required time - arrival time)
  Source:                 design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[6][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 0.642ns (8.795%)  route 6.658ns (91.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 22.644 - 20.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.828     3.122    design_fpga_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X50Y111        FDRE                                         r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.518     3.640 r  design_fpga_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          2.152     5.792    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aresetn
    SLICE_X43Y83         LUT2 (Prop_lut2_I1_O)        0.124     5.916 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3/O
                         net (fo=498, routed)         4.505    10.422    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2
    SLICE_X42Y72         FDCE                                         f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[6][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        1.465    22.644    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X42Y72         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[6][6]/C
                         clock pessimism              0.129    22.773    
                         clock uncertainty           -0.302    22.471    
    SLICE_X42Y72         FDCE (Recov_fdce_C_CLR)     -0.361    22.110    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Data_reg[6][6]
  -------------------------------------------------------------------
                         required time                         22.110    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                 11.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[0][4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.897%)  route 0.379ns (67.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.551     0.887    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X43Y83         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/Q
                         net (fo=3, routed)           0.169     1.197    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg_n_0
    SLICE_X43Y83         LUT2 (Prop_lut2_I0_O)        0.045     1.242 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3/O
                         net (fo=498, routed)         0.210     1.452    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2
    SLICE_X46Y82         FDCE                                         f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.816     1.182    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X46Y82         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[0][4]/C
                         clock pessimism             -0.264     0.918    
    SLICE_X46Y82         FDCE (Remov_fdce_C_CLR)     -0.067     0.851    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[0][6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.897%)  route 0.379ns (67.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.551     0.887    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X43Y83         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/Q
                         net (fo=3, routed)           0.169     1.197    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg_n_0
    SLICE_X43Y83         LUT2 (Prop_lut2_I0_O)        0.045     1.242 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3/O
                         net (fo=498, routed)         0.210     1.452    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2
    SLICE_X46Y82         FDCE                                         f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.816     1.182    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X46Y82         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[0][6]/C
                         clock pessimism             -0.264     0.918    
    SLICE_X46Y82         FDCE (Remov_fdce_C_CLR)     -0.067     0.851    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.026%)  route 0.395ns (67.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.551     0.887    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X43Y83         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/Q
                         net (fo=3, routed)           0.169     1.197    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg_n_0
    SLICE_X43Y83         LUT2 (Prop_lut2_I0_O)        0.045     1.242 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3/O
                         net (fo=498, routed)         0.226     1.467    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2
    SLICE_X42Y81         FDCE                                         f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.815     1.181    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X42Y81         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state_reg[3]/C
                         clock pessimism             -0.282     0.899    
    SLICE_X42Y81         FDCE (Remov_fdce_C_CLR)     -0.067     0.832    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.026%)  route 0.395ns (67.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.551     0.887    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X43Y83         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/Q
                         net (fo=3, routed)           0.169     1.197    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg_n_0
    SLICE_X43Y83         LUT2 (Prop_lut2_I0_O)        0.045     1.242 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3/O
                         net (fo=498, routed)         0.226     1.467    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2
    SLICE_X43Y81         FDCE                                         f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.815     1.181    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X43Y81         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.282     0.899    
    SLICE_X43Y81         FDCE (Remov_fdce_C_CLR)     -0.092     0.807    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[11][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.186ns (21.739%)  route 0.670ns (78.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.551     0.887    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X43Y83         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/Q
                         net (fo=3, routed)           0.169     1.197    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg_n_0
    SLICE_X43Y83         LUT2 (Prop_lut2_I0_O)        0.045     1.242 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3/O
                         net (fo=498, routed)         0.500     1.742    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2
    SLICE_X50Y84         FDCE                                         f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[11][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.814     1.180    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X50Y84         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[11][0]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X50Y84         FDCE (Remov_fdce_C_CLR)     -0.067     1.078    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[11][0]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[11][2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.186ns (21.739%)  route 0.670ns (78.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.551     0.887    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X43Y83         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/Q
                         net (fo=3, routed)           0.169     1.197    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg_n_0
    SLICE_X43Y83         LUT2 (Prop_lut2_I0_O)        0.045     1.242 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3/O
                         net (fo=498, routed)         0.500     1.742    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2
    SLICE_X50Y84         FDCE                                         f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[11][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.814     1.180    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X50Y84         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[11][2]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X50Y84         FDCE (Remov_fdce_C_CLR)     -0.067     1.078    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[11][2]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[11][3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.186ns (21.739%)  route 0.670ns (78.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.551     0.887    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X43Y83         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/Q
                         net (fo=3, routed)           0.169     1.197    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg_n_0
    SLICE_X43Y83         LUT2 (Prop_lut2_I0_O)        0.045     1.242 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3/O
                         net (fo=498, routed)         0.500     1.742    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2
    SLICE_X50Y84         FDCE                                         f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[11][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.814     1.180    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X50Y84         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[11][3]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X50Y84         FDCE (Remov_fdce_C_CLR)     -0.067     1.078    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[11][3]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[11][5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.186ns (21.739%)  route 0.670ns (78.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.551     0.887    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X43Y83         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/Q
                         net (fo=3, routed)           0.169     1.197    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg_n_0
    SLICE_X43Y83         LUT2 (Prop_lut2_I0_O)        0.045     1.242 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3/O
                         net (fo=498, routed)         0.500     1.742    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2
    SLICE_X50Y84         FDCE                                         f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[11][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.814     1.180    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X50Y84         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[11][5]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X50Y84         FDCE (Remov_fdce_C_CLR)     -0.067     1.078    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[11][5]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[11][6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.186ns (21.739%)  route 0.670ns (78.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.551     0.887    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X43Y83         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/Q
                         net (fo=3, routed)           0.169     1.197    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg_n_0
    SLICE_X43Y83         LUT2 (Prop_lut2_I0_O)        0.045     1.242 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3/O
                         net (fo=498, routed)         0.500     1.742    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2
    SLICE_X50Y84         FDCE                                         f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[11][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.814     1.180    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X50Y84         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[11][6]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X50Y84         FDCE (Remov_fdce_C_CLR)     -0.067     1.078    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[11][6]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[11][7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.186ns (21.739%)  route 0.670ns (78.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.551     0.887    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X43Y83         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDCE (Prop_fdce_C_Q)         0.141     1.028 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg/Q
                         net (fo=3, routed)           0.169     1.197    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/time_out_reg_n_0
    SLICE_X43Y83         LUT2 (Prop_lut2_I0_O)        0.045     1.242 f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/FSM_sequential_current_state[3]_i_3/O
                         net (fo=498, routed)         0.500     1.742    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/prev_state2
    SLICE_X50Y84         FDCE                                         f  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[11][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3024, routed)        0.814     1.180    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/s00_axi_aclk
    SLICE_X50Y84         FDCE                                         r  design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[11][7]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X50Y84         FDCE (Remov_fdce_C_CLR)     -0.067     1.078    design_fpga_i/RFID_reader_0/U0/RFID_reader_v1_0_S00_AXI_inst/RFID_comp/Buff_reg[11][7]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.664    





