Release 14.4 Drc P.49d (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Thu Jun 20 07:23:53 2013

drc -z project_r.ncd

WARNING:PhysDesignRules:372 - Gated clock. Clock net Transmitter/wCompareString
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
