
*** Running vivado
    with args -log Lab4_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab4_2.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Lab4_2.tcl -notrace
Command: synth_design -top Lab4_2 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8448 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 307.039 ; gain = 76.871
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Lab4_2' [D:/anny/Nthu_10601/HardwareDesign/lab4_2/lab4_2.srcs/sources_1/new/lab4_2.v:23]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [D:/anny/Nthu_10601/HardwareDesign/lab4_2/lab4_2.srcs/sources_1/imports/lab4_1/clock_divider.v:23]
	Parameter size bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [D:/anny/Nthu_10601/HardwareDesign/lab4_2/lab4_2.srcs/sources_1/imports/lab4_1/clock_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized0' [D:/anny/Nthu_10601/HardwareDesign/lab4_2/lab4_2.srcs/sources_1/imports/lab4_1/clock_divider.v:23]
	Parameter size bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized0' (1#1) [D:/anny/Nthu_10601/HardwareDesign/lab4_2/lab4_2.srcs/sources_1/imports/lab4_1/clock_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'debounce' [D:/anny/Nthu_10601/HardwareDesign/lab4_2/lab4_2.srcs/sources_1/imports/lab4_1/lab4_1.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [D:/anny/Nthu_10601/HardwareDesign/lab4_2/lab4_2.srcs/sources_1/imports/lab4_1/lab4_1.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-638] synthesizing module 'seven_segment' [D:/anny/Nthu_10601/HardwareDesign/lab4_2/lab4_2.srcs/sources_1/imports/lab4_1/lab4_1.srcs/sources_1/new/seven_segment.v:23]
INFO: [Synth 8-256] done synthesizing module 'seven_segment' (3#1) [D:/anny/Nthu_10601/HardwareDesign/lab4_2/lab4_2.srcs/sources_1/imports/lab4_1/lab4_1.srcs/sources_1/new/seven_segment.v:23]
INFO: [Synth 8-638] synthesizing module 'lab2_2' [D:/anny/Nthu_10601/HardwareDesign/lab4_2/lab4_2.srcs/sources_1/imports/lab4_1/lab2_2.v:23]
INFO: [Synth 8-638] synthesizing module 'lab2_1' [D:/anny/Nthu_10601/HardwareDesign/lab4_2/lab4_2.srcs/sources_1/imports/lab4_1/lab2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'lab2_1' (4#1) [D:/anny/Nthu_10601/HardwareDesign/lab4_2/lab4_2.srcs/sources_1/imports/lab4_1/lab2_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'lab2_2' (5#1) [D:/anny/Nthu_10601/HardwareDesign/lab4_2/lab4_2.srcs/sources_1/imports/lab4_1/lab2_2.v:23]
INFO: [Synth 8-256] done synthesizing module 'Lab4_2' (6#1) [D:/anny/Nthu_10601/HardwareDesign/lab4_2/lab4_2.srcs/sources_1/new/lab4_2.v:23]
WARNING: [Synth 8-3331] design seven_segment has unconnected port BCD2[3]
WARNING: [Synth 8-3331] design seven_segment has unconnected port BCD2[2]
WARNING: [Synth 8-3331] design seven_segment has unconnected port BCD2[1]
WARNING: [Synth 8-3331] design seven_segment has unconnected port BCD2[0]
WARNING: [Synth 8-3331] design seven_segment has unconnected port BCD3[3]
WARNING: [Synth 8-3331] design seven_segment has unconnected port BCD3[2]
WARNING: [Synth 8-3331] design seven_segment has unconnected port BCD3[1]
WARNING: [Synth 8-3331] design seven_segment has unconnected port BCD3[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 346.363 ; gain = 116.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 346.363 ; gain = 116.195
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/anny/Nthu_10601/HardwareDesign/lab4_2/lab4_2.srcs/constrs_1/imports/lab4_2/lab4_2_cons.xdc]
Finished Parsing XDC File [D:/anny/Nthu_10601/HardwareDesign/lab4_2/lab4_2.srcs/constrs_1/imports/lab4_2/lab4_2_cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/anny/Nthu_10601/HardwareDesign/lab4_2/lab4_2.srcs/constrs_1/imports/lab4_2/lab4_2_cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab4_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab4_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 640.059 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 640.059 ; gain = 409.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 640.059 ; gain = 409.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 640.059 ; gain = 409.891
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/anny/Nthu_10601/HardwareDesign/lab4_2/lab4_2.srcs/sources_1/imports/lab4_1/clock_divider.v:29]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/anny/Nthu_10601/HardwareDesign/lab4_2/lab4_2.srcs/sources_1/imports/lab4_1/clock_divider.v:29]
INFO: [Synth 8-5544] ROM "pb_debounced" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DIGIT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 640.059 ; gain = 409.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 14    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Lab4_2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module seven_segment 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module lab2_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element clk_13/count_reg was removed.  [D:/anny/Nthu_10601/HardwareDesign/lab4_2/lab4_2.srcs/sources_1/imports/lab4_1/clock_divider.v:29]
WARNING: [Synth 8-6014] Unused sequential element clk_25/count_reg was removed.  [D:/anny/Nthu_10601/HardwareDesign/lab4_2/lab4_2.srcs/sources_1/imports/lab4_1/clock_divider.v:29]
WARNING: [Synth 8-6014] Unused sequential element clk_13/count_reg was removed.  [D:/anny/Nthu_10601/HardwareDesign/lab4_2/lab4_2.srcs/sources_1/imports/lab4_1/clock_divider.v:29]
WARNING: [Synth 8-6014] Unused sequential element clk_25/count_reg was removed.  [D:/anny/Nthu_10601/HardwareDesign/lab4_2/lab4_2.srcs/sources_1/imports/lab4_1/clock_divider.v:29]
INFO: [Synth 8-3886] merging instance 'display/DIGIT_reg[2]' (FD) to 'display/DIGIT_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/DIGIT_reg[3] )
WARNING: [Synth 8-3332] Sequential element (display/DIGIT_reg[3]) is unused and will be removed from module Lab4_2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 640.059 ; gain = 409.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 640.059 ; gain = 409.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 640.059 ; gain = 409.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 640.059 ; gain = 409.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 640.059 ; gain = 409.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 640.059 ; gain = 409.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 640.059 ; gain = 409.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 640.059 ; gain = 409.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 640.059 ; gain = 409.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 640.059 ; gain = 409.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |    39|
|4     |LUT2   |     3|
|5     |LUT3   |     4|
|6     |LUT4   |    11|
|7     |LUT5   |     6|
|8     |LUT6   |     2|
|9     |FDCE   |     9|
|10    |FDRE   |    52|
|11    |IBUF   |     4|
|12    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------------+------------------------------+------+
|      |Instance       |Module                        |Cells |
+------+---------------+------------------------------+------+
|1     |top            |                              |   154|
|2     |  BCD0_counter |lab2_2                        |     9|
|3     |  BCD1_counter |lab2_2_0                      |    13|
|4     |  clk_13       |clock_divider                 |    30|
|5     |  clk_25       |clock_divider__parameterized0 |    57|
|6     |  display      |seven_segment                 |    16|
|7     |  enable       |debounce                      |     5|
|8     |  rst          |debounce_1                    |     5|
+------+---------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 640.059 ; gain = 409.891
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 640.059 ; gain = 116.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 640.059 ; gain = 409.891
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

32 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 640.059 ; gain = 417.656
INFO: [Common 17-1381] The checkpoint 'D:/anny/Nthu_10601/HardwareDesign/lab4_2/lab4_2.runs/synth_1/Lab4_2.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 640.059 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul 11 15:25:56 2017...
