<?xml version='1.0' encoding='utf-8'?>
<ns0:feed xmlns:ns0="http://www.w3.org/2005/Atom" xml:lang="en">
  <ns0:id>https://aazw.github.io/github-trending-feeds/feeds/systemverilog/daily.atom</ns0:id>
  <ns0:title>GitHub Trending - systemverilog (daily)</ns0:title>
  <ns0:link href="https://aazw.github.io/github-trending-feeds/feeds/systemverilog/daily.atom" rel="self"/>
  <ns0:link href="https://aazw.github.io/github-trending-feeds/" rel="alternate"/>
  <ns0:icon>https://github.githubassets.com/favicons/favicon.svg</ns0:icon>
  <ns0:updated>2025-10-09T00:00:00</ns0:updated>
  <ns0:author>
    <ns0:name>aazw</ns0:name>
  </ns0:author>
  <ns0:entry>
    <ns0:id>urn:github:adam-maj:tiny-gpu:1759968000</ns0:id>
    <ns0:title>adam-maj/tiny-gpu</ns0:title>
    <ns0:link href="https://github.com/adam-maj/tiny-gpu"/>
    <ns0:updated>2025-10-09T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/adam-maj/tiny-gpu"&gt;https://github.com/adam-maj/tiny-gpu&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;A minimal GPU design in Verilog to learn how GPUs work from the ground up&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:aws:aws-fpga:1759968000</ns0:id>
    <ns0:title>aws/aws-fpga</ns0:title>
    <ns0:link href="https://github.com/aws/aws-fpga"/>
    <ns0:updated>2025-10-09T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/aws/aws-fpga"&gt;https://github.com/aws/aws-fpga&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;Official repository of the AWS EC2 FPGA Hardware and Software Development Kit&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:chipsalliance:Cores-VeeR-EL2:1759968000</ns0:id>
    <ns0:title>chipsalliance/Cores-VeeR-EL2</ns0:title>
    <ns0:link href="https://github.com/chipsalliance/Cores-VeeR-EL2"/>
    <ns0:updated>2025-10-09T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/chipsalliance/Cores-VeeR-EL2"&gt;https://github.com/chipsalliance/Cores-VeeR-EL2&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;VeeR EL2 Core&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:chipsalliance:caliptra-ss:1759968000</ns0:id>
    <ns0:title>chipsalliance/caliptra-ss</ns0:title>
    <ns0:link href="https://github.com/chipsalliance/caliptra-ss"/>
    <ns0:updated>2025-10-09T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/chipsalliance/caliptra-ss"&gt;https://github.com/chipsalliance/caliptra-ss&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:lowRISC:opentitan:1759968000</ns0:id>
    <ns0:title>lowRISC/opentitan</ns0:title>
    <ns0:link href="https://github.com/lowRISC/opentitan"/>
    <ns0:updated>2025-10-09T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/lowRISC/opentitan"&gt;https://github.com/lowRISC/opentitan&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;OpenTitan: Open source silicon root of trust&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:openhwgroup:cvfpu:1759968000</ns0:id>
    <ns0:title>openhwgroup/cvfpu</ns0:title>
    <ns0:link href="https://github.com/openhwgroup/cvfpu"/>
    <ns0:updated>2025-10-09T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/openhwgroup/cvfpu"&gt;https://github.com/openhwgroup/cvfpu&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:pulp-platform:fpu_div_sqrt_mvp:1759968000</ns0:id>
    <ns0:title>pulp-platform/fpu_div_sqrt_mvp</ns0:title>
    <ns0:link href="https://github.com/pulp-platform/fpu_div_sqrt_mvp"/>
    <ns0:updated>2025-10-09T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/pulp-platform/fpu_div_sqrt_mvp"&gt;https://github.com/pulp-platform/fpu_div_sqrt_mvp&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;[UNRELEASED] FP div/sqrt unit for transprecision&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:pulp-platform:riscv-dbg:1759968000</ns0:id>
    <ns0:title>pulp-platform/riscv-dbg</ns0:title>
    <ns0:link href="https://github.com/pulp-platform/riscv-dbg"/>
    <ns0:updated>2025-10-09T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/pulp-platform/riscv-dbg"&gt;https://github.com/pulp-platform/riscv-dbg&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; systemverilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;RISC-V Debug Support for our PULP RISC-V Cores&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
</ns0:feed>