<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
C:/Users/Jeff/Documents/svn/reclone-sdk.git/branches/develop/hdl/reclone_m6_dev/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml reclone_top.twx reclone_top.ncd -o
reclone_top.twr reclone_top.pcf

</twCmdLine><twDesign>reclone_top.ncd</twDesign><twDesignPath>reclone_top.ncd</twDesignPath><twPCF>reclone_top.pcf</twPCF><twPcfPath>reclone_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx25</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;Clk32_IBUFG&quot; PERIOD = 31.25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;Clk32_IBUFG&quot; PERIOD = 31.25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="21.250" period="31.250" constraintValue="15.625" deviceLimit="5.000" physResource="Inst_clocking/PLL_BASE_32m_to_25p6m/PLL_ADV/CLKIN1" logResource="Inst_clocking/PLL_BASE_32m_to_25p6m/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="Inst_clocking/clk32m_buffered"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="21.250" period="31.250" constraintValue="15.625" deviceLimit="5.000" physResource="Inst_clocking/PLL_BASE_32m_to_25p6m/PLL_ADV/CLKIN1" logResource="Inst_clocking/PLL_BASE_32m_to_25p6m/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="Inst_clocking/clk32m_buffered"/><twPinLimit anchorID="9" type="MAXPERIOD" name="Tpllper_CLKIN" slack="21.380" period="31.250" constraintValue="31.250" deviceLimit="52.630" freqLimit="19.001" physResource="Inst_clocking/PLL_BASE_32m_to_25p6m/PLL_ADV/CLKIN1" logResource="Inst_clocking/PLL_BASE_32m_to_25p6m/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="Inst_clocking/clk32m_buffered"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;Inst_clocking/clk25p6m_unbuffered&quot; derived from  NET &quot;Clk32_IBUFG&quot; PERIOD = 31.25 ns HIGH 50%;  multiplied by 1.25 to 39.063 nS   </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="11"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;Inst_clocking/clk25p6m_unbuffered&quot; derived from
 NET &quot;Clk32_IBUFG&quot; PERIOD = 31.25 ns HIGH 50%;
 multiplied by 1.25 to 39.063 nS  
</twPinLimitBanner><twPinLimit anchorID="12" type="MAXPERIOD" name="Tpllper_CLKIN" slack="13.568" period="39.062" constraintValue="39.062" deviceLimit="52.630" freqLimit="19.001" physResource="Inst_clocking/PLL_BASE_inst/PLL_ADV/CLKIN1" logResource="Inst_clocking/PLL_BASE_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="Inst_clocking/clk25p6m_buffered"/><twPinLimit anchorID="13" type="MAXPERIOD" name="Tpllper_CLKFB" slack="13.568" period="39.062" constraintValue="39.062" deviceLimit="52.630" freqLimit="19.001" physResource="Inst_clocking/PLL_BASE_inst/PLL_ADV/CLKFBOUT" logResource="Inst_clocking/PLL_BASE_inst/PLL_ADV/CLKFBOUT" locationPin="PLL_ADV_X0Y0.CLKFBOUT" clockNet="Inst_clocking/clk_s2_feedback"/><twPinLimit anchorID="14" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="29.062" period="39.062" constraintValue="19.531" deviceLimit="5.000" physResource="Inst_clocking/PLL_BASE_inst/PLL_ADV/CLKIN1" logResource="Inst_clocking/PLL_BASE_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="Inst_clocking/clk25p6m_buffered"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;Inst_clocking/clock_x10_unbuffered&quot; derived from  PERIOD analysis for net &quot;Inst_clocking/clk25p6m_unbuffered&quot; derived from NET &quot;Clk32_IBUFG&quot; PERIOD = 31.25 ns HIGH 50%; multiplied by 1.25 to 39.063 nS    divided by 29.00 to 1.347 nS   </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.952</twMinPer></twConstHead><twPinLimitRpt anchorID="16"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;Inst_clocking/clock_x10_unbuffered&quot; derived from
 PERIOD analysis for net &quot;Inst_clocking/clk25p6m_unbuffered&quot; derived from NET &quot;Clk32_IBUFG&quot; PERIOD = 31.25 ns HIGH 50%; multiplied by 1.25 to 39.063 nS  
 divided by 29.00 to 1.347 nS  
</twPinLimitBanner><twPinLimit anchorID="17" type="MINPERIOD" name="Tbccko_PLLIN" slack="0.394" period="1.346" constraintValue="1.346" deviceLimit="0.952" freqLimit="1050.420" physResource="Inst_clocking/BUFPLL_inst/PLLIN" logResource="Inst_clocking/BUFPLL_inst/PLLIN" locationPin="BUFPLL_X1Y5.PLLIN" clockNet="Inst_clocking/clock_x10_unbuffered"/><twPinLimit anchorID="18" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.421" period="1.346" constraintValue="1.346" deviceLimit="0.925" freqLimit="1081.081" physResource="Inst_clocking/PLL_BASE_inst/PLL_ADV/CLKOUT0" logResource="Inst_clocking/PLL_BASE_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="Inst_clocking/clock_x10_unbuffered"/><twPinLimit anchorID="19" type="MAXPERIOD" name="Tpllper_CLKOUT(Foutmin)" slack="318.654" period="1.346" constraintValue="1.346" deviceLimit="320.000" freqLimit="3.125" physResource="Inst_clocking/PLL_BASE_inst/PLL_ADV/CLKOUT0" logResource="Inst_clocking/PLL_BASE_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="Inst_clocking/clock_x10_unbuffered"/></twPinLimitRpt></twConst><twConst anchorID="20" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;ioclock_t&quot; derived from  PERIOD analysis for net &quot;Inst_clocking/clock_x10_unbuffered&quot; derived from PERIOD analysis for net &quot;Inst_clocking/clk25p6m_unbuffered&quot; derived from NET &quot;Clk32_IBUFG&quot; PERIOD = 31.25 ns HIGH 50%; multiplied by 1.25 to 39.063 nS   divided by 29.00 to 1.347 nS    duty cycle corrected to 1.347 nS  HIGH 673 pS  </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="21"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;ioclock_t&quot; derived from
 PERIOD analysis for net &quot;Inst_clocking/clock_x10_unbuffered&quot; derived from PERIOD analysis for net &quot;Inst_clocking/clk25p6m_unbuffered&quot; derived from NET &quot;Clk32_IBUFG&quot; PERIOD = 31.25 ns HIGH 50%; multiplied by 1.25 to 39.063 nS   divided by 29.00 to 1.347 nS  
 duty cycle corrected to 1.347 nS  HIGH 673 pS 
</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="22" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;Inst_clocking/clock_x2_unbuffered&quot; derived from  PERIOD analysis for net &quot;Inst_clocking/clk25p6m_unbuffered&quot; derived from NET &quot;Clk32_IBUFG&quot; PERIOD = 31.25 ns HIGH 50%; multiplied by 1.25 to 39.063 nS    divided by 5.80 to 6.735 nS   </twConstName><twItemCnt>339</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>174</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.343</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DvidGen/dvid_ser/out_fifo/DataOut_6 (SLICE_X11Y57.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.391</twSlack><twSrc BELType="FF">Inst_DvidGen/dvid_ser/rd_enable</twSrc><twDest BELType="FF">Inst_DvidGen/dvid_ser/out_fifo/DataOut_6</twDest><twTotPathDel>6.118</twTotPathDel><twClkSkew dest = "0.376" src = "0.429">0.053</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.336" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.172</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DvidGen/dvid_ser/rd_enable</twSrc><twDest BELType='FF'>Inst_DvidGen/dvid_ser/out_fifo/DataOut_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">data_load_clock_t</twSrcClk><twPathDel><twSite>SLICE_X7Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DvidGen/dvid_ser/rd_enable</twComp><twBEL>Inst_DvidGen/dvid_ser/rd_enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.731</twDelInfo><twComp>Inst_DvidGen/dvid_ser/rd_enable</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.397</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/DataOut&lt;7&gt;</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/DataOut_6</twBEL></twPathDel><twLogDel>0.990</twLogDel><twRouteDel>5.128</twRouteDel><twTotDel>6.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">data_load_clock_t</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.046</twSlack><twSrc BELType="FF">Inst_DvidGen/dvid_ser/out_fifo/empty_out</twSrc><twDest BELType="FF">Inst_DvidGen/dvid_ser/out_fifo/DataOut_6</twDest><twTotPathDel>5.513</twTotPathDel><twClkSkew dest = "0.376" src = "0.379">0.003</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.336" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.172</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DvidGen/dvid_ser/out_fifo/empty_out</twSrc><twDest BELType='FF'>Inst_DvidGen/dvid_ser/out_fifo/DataOut_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">data_load_clock_t</twSrcClk><twPathDel><twSite>SLICE_X12Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/empty_out</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/empty_out</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y60.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.109</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/empty_out</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.397</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/DataOut&lt;7&gt;</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/DataOut_6</twBEL></twPathDel><twLogDel>1.007</twLogDel><twRouteDel>4.506</twRouteDel><twTotDel>5.513</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">data_load_clock_t</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DvidGen/dvid_ser/out_fifo/DataOut_5 (SLICE_X11Y57.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.407</twSlack><twSrc BELType="FF">Inst_DvidGen/dvid_ser/rd_enable</twSrc><twDest BELType="FF">Inst_DvidGen/dvid_ser/out_fifo/DataOut_5</twDest><twTotPathDel>6.102</twTotPathDel><twClkSkew dest = "0.376" src = "0.429">0.053</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.336" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.172</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DvidGen/dvid_ser/rd_enable</twSrc><twDest BELType='FF'>Inst_DvidGen/dvid_ser/out_fifo/DataOut_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">data_load_clock_t</twSrcClk><twPathDel><twSite>SLICE_X7Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DvidGen/dvid_ser/rd_enable</twComp><twBEL>Inst_DvidGen/dvid_ser/rd_enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.731</twDelInfo><twComp>Inst_DvidGen/dvid_ser/rd_enable</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.397</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/DataOut&lt;7&gt;</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/DataOut_5</twBEL></twPathDel><twLogDel>0.974</twLogDel><twRouteDel>5.128</twRouteDel><twTotDel>6.102</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">data_load_clock_t</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.062</twSlack><twSrc BELType="FF">Inst_DvidGen/dvid_ser/out_fifo/empty_out</twSrc><twDest BELType="FF">Inst_DvidGen/dvid_ser/out_fifo/DataOut_5</twDest><twTotPathDel>5.497</twTotPathDel><twClkSkew dest = "0.376" src = "0.379">0.003</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.336" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.172</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DvidGen/dvid_ser/out_fifo/empty_out</twSrc><twDest BELType='FF'>Inst_DvidGen/dvid_ser/out_fifo/DataOut_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">data_load_clock_t</twSrcClk><twPathDel><twSite>SLICE_X12Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/empty_out</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/empty_out</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y60.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.109</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/empty_out</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y57.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.397</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y57.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/DataOut&lt;7&gt;</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/DataOut_5</twBEL></twPathDel><twLogDel>0.991</twLogDel><twRouteDel>4.506</twRouteDel><twTotDel>5.497</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">data_load_clock_t</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DvidGen/dvid_ser/out_fifo/DataOut_9 (SLICE_X13Y59.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">Inst_DvidGen/dvid_ser/rd_enable</twSrc><twDest BELType="FF">Inst_DvidGen/dvid_ser/out_fifo/DataOut_9</twDest><twTotPathDel>6.090</twTotPathDel><twClkSkew dest = "0.370" src = "0.429">0.059</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.336" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.172</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DvidGen/dvid_ser/rd_enable</twSrc><twDest BELType='FF'>Inst_DvidGen/dvid_ser/out_fifo/DataOut_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">data_load_clock_t</twSrcClk><twPathDel><twSite>SLICE_X7Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DvidGen/dvid_ser/rd_enable</twComp><twBEL>Inst_DvidGen/dvid_ser/rd_enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.731</twDelInfo><twComp>Inst_DvidGen/dvid_ser/rd_enable</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.385</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/DataOut&lt;9&gt;</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/DataOut_9</twBEL></twPathDel><twLogDel>0.974</twLogDel><twRouteDel>5.116</twRouteDel><twTotDel>6.090</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">data_load_clock_t</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.068</twSlack><twSrc BELType="FF">Inst_DvidGen/dvid_ser/out_fifo/empty_out</twSrc><twDest BELType="FF">Inst_DvidGen/dvid_ser/out_fifo/DataOut_9</twDest><twTotPathDel>5.485</twTotPathDel><twClkSkew dest = "0.370" src = "0.379">0.009</twClkSkew><twDelConst>6.734</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.336" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.172</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DvidGen/dvid_ser/out_fifo/empty_out</twSrc><twDest BELType='FF'>Inst_DvidGen/dvid_ser/out_fifo/DataOut_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">data_load_clock_t</twSrcClk><twPathDel><twSite>SLICE_X12Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/empty_out</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/empty_out</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y60.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.109</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/empty_out</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.385</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/next_read_address_en</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/DataOut&lt;9&gt;</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/DataOut_9</twBEL></twPathDel><twLogDel>0.991</twLogDel><twRouteDel>4.494</twRouteDel><twTotDel>5.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.734">data_load_clock_t</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;Inst_clocking/clock_x2_unbuffered&quot; derived from
 PERIOD analysis for net &quot;Inst_clocking/clk25p6m_unbuffered&quot; derived from NET &quot;Clk32_IBUFG&quot; PERIOD = 31.25 ns HIGH 50%; multiplied by 1.25 to 39.063 nS  
 divided by 5.80 to 6.735 nS  

</twPathRptBanner><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DvidGen/dvid_ser/out_fifo/DataOut_4 (SLICE_X11Y57.AX), 5 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.269</twSlack><twSrc BELType="RAM">Inst_DvidGen/dvid_ser/out_fifo/Mram_mem1_RAMC</twSrc><twDest BELType="FF">Inst_DvidGen/dvid_ser/out_fifo/DataOut_4</twDest><twTotPathDel>0.640</twTotPathDel><twClkSkew dest = "0.930" src = "0.851">-0.079</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.336" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>Inst_DvidGen/dvid_ser/out_fifo/Mram_mem1_RAMC</twSrc><twDest BELType='FF'>Inst_DvidGen/dvid_ser/out_fifo/DataOut_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clock_t</twSrcClk><twPathDel><twSite>SLICE_X10Y57.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.485</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/_n0035&lt;5&gt;</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/Mram_mem1_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y57.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.096</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/_n0035&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y57.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/DataOut&lt;7&gt;</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/DataOut_4</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.096</twRouteDel><twTotDel>0.640</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">data_load_clock_t</twDestClk><twPctLog>85.0</twPctLog><twPctRoute>15.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.895</twSlack><twSrc BELType="FF">Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount_1</twSrc><twDest BELType="FF">Inst_DvidGen/dvid_ser/out_fifo/DataOut_4</twDest><twTotPathDel>2.016</twTotPathDel><twClkSkew dest = "0.248" src = "0.127">-0.121</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount_1</twSrc><twDest BELType='FF'>Inst_DvidGen/dvid_ser/out_fifo/DataOut_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">data_load_clock_t</twSrcClk><twPathDel><twSite>SLICE_X27Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount&lt;3&gt;</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y57.C2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y57.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/_n0035&lt;5&gt;</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/Mram_mem1_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y57.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.096</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/_n0035&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y57.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/DataOut&lt;7&gt;</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/DataOut_4</twBEL></twPathDel><twLogDel>0.448</twLogDel><twRouteDel>1.568</twRouteDel><twTotDel>2.016</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">data_load_clock_t</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.636</twSlack><twSrc BELType="FF">Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount_2</twSrc><twDest BELType="FF">Inst_DvidGen/dvid_ser/out_fifo/DataOut_4</twDest><twTotPathDel>2.757</twTotPathDel><twClkSkew dest = "0.248" src = "0.127">-0.121</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount_2</twSrc><twDest BELType='FF'>Inst_DvidGen/dvid_ser/out_fifo/DataOut_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">data_load_clock_t</twSrcClk><twPathDel><twSite>SLICE_X27Y70.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount&lt;3&gt;</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y57.C3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.167</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y57.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/_n0035&lt;5&gt;</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/Mram_mem1_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y57.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.096</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/_n0035&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y57.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/DataOut&lt;7&gt;</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/DataOut_4</twBEL></twPathDel><twLogDel>0.494</twLogDel><twRouteDel>2.263</twRouteDel><twTotDel>2.757</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">data_load_clock_t</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DvidGen/dvid_ser/out_fifo/going_empty (SLICE_X22Y59.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.285</twSlack><twSrc BELType="FF">Inst_DvidGen/dvid_ser/out_fifo/going_full</twSrc><twDest BELType="FF">Inst_DvidGen/dvid_ser/out_fifo/going_empty</twDest><twTotPathDel>0.656</twTotPathDel><twClkSkew dest = "0.841" src = "0.762">-0.079</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.336" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DvidGen/dvid_ser/out_fifo/going_full</twSrc><twDest BELType='FF'>Inst_DvidGen/dvid_ser/out_fifo/going_empty</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clock_t</twSrcClk><twPathDel><twSite>SLICE_X23Y59.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/going_full</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/going_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y59.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/going_full</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/going_empty</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/going_empty_rstpot</twBEL><twBEL>Inst_DvidGen/dvid_ser/out_fifo/going_empty</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>0.261</twRouteDel><twTotDel>0.656</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">data_load_clock_t</twDestClk><twPctLog>60.2</twPctLog><twPctRoute>39.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DvidGen/dvid_ser/out_fifo/DataOut_17 (SLICE_X24Y71.BX), 5 paths
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.313</twSlack><twSrc BELType="RAM">Inst_DvidGen/dvid_ser/out_fifo/Mram_mem3_RAMC_D1</twSrc><twDest BELType="FF">Inst_DvidGen/dvid_ser/out_fifo/DataOut_17</twDest><twTotPathDel>0.696</twTotPathDel><twClkSkew dest = "0.825" src = "0.734">-0.091</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.336" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>Inst_DvidGen/dvid_ser/out_fifo/Mram_mem3_RAMC_D1</twSrc><twDest BELType='FF'>Inst_DvidGen/dvid_ser/out_fifo/DataOut_17</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clock_t</twSrcClk><twPathDel><twSite>SLICE_X26Y71.C</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.450</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/_n0035&lt;17&gt;</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/Mram_mem3_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y71.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/_n0035&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/DataOut&lt;19&gt;</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/DataOut_17</twBEL></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>0.198</twRouteDel><twTotDel>0.696</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">data_load_clock_t</twDestClk><twPctLog>71.6</twPctLog><twPctRoute>28.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.869</twSlack><twSrc BELType="FF">Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount_0</twSrc><twDest BELType="FF">Inst_DvidGen/dvid_ser/out_fifo/DataOut_17</twDest><twTotPathDel>0.885</twTotPathDel><twClkSkew dest = "0.102" src = "0.086">-0.016</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount_0</twSrc><twDest BELType='FF'>Inst_DvidGen/dvid_ser/out_fifo/DataOut_17</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">data_load_clock_t</twSrcClk><twPathDel><twSite>SLICE_X27Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount&lt;0&gt;</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y71.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y71.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/_n0035&lt;17&gt;</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/Mram_mem3_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y71.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/_n0035&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/DataOut&lt;19&gt;</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/DataOut_17</twBEL></twPathDel><twLogDel>0.402</twLogDel><twRouteDel>0.483</twRouteDel><twTotDel>0.885</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">data_load_clock_t</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.072</twSlack><twSrc BELType="FF">Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount_2</twSrc><twDest BELType="FF">Inst_DvidGen/dvid_ser/out_fifo/DataOut_17</twDest><twTotPathDel>1.086</twTotPathDel><twClkSkew dest = "0.102" src = "0.088">-0.014</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount_2</twSrc><twDest BELType='FF'>Inst_DvidGen/dvid_ser/out_fifo/DataOut_17</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">data_load_clock_t</twSrcClk><twPathDel><twSite>SLICE_X27Y70.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount&lt;3&gt;</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y71.C3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/GrayCounter_pRd/GrayCount&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y71.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/_n0035&lt;17&gt;</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/Mram_mem3_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y71.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/_n0035&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/DataOut&lt;19&gt;</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/DataOut_17</twBEL></twPathDel><twLogDel>0.448</twLogDel><twRouteDel>0.638</twRouteDel><twTotDel>1.086</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">data_load_clock_t</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="49"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;Inst_clocking/clock_x2_unbuffered&quot; derived from
 PERIOD analysis for net &quot;Inst_clocking/clk25p6m_unbuffered&quot; derived from NET &quot;Clk32_IBUFG&quot; PERIOD = 31.25 ns HIGH 50%; multiplied by 1.25 to 39.063 nS  
 divided by 5.80 to 6.735 nS  
</twPinLimitBanner><twPinLimit anchorID="50" type="MINPERIOD" name="Tbcper_I" slack="5.004" period="6.734" constraintValue="6.734" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_clocking/BUFG_pclockx2/I0" logResource="Inst_clocking/BUFG_pclockx2/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="Inst_clocking/clock_x2_unbuffered"/><twPinLimit anchorID="51" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="5.809" period="6.734" constraintValue="6.734" deviceLimit="0.925" freqLimit="1081.081" physResource="Inst_clocking/PLL_BASE_inst/PLL_ADV/CLKOUT1" logResource="Inst_clocking/PLL_BASE_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="Inst_clocking/clock_x2_unbuffered"/><twPinLimit anchorID="52" type="MINPERIOD" name="Tcp" slack="6.304" period="6.734" constraintValue="6.734" deviceLimit="0.430" freqLimit="2325.581" physResource="Inst_DvidGen/dvid_ser/out_fifo/empty_out/CLK" logResource="Inst_DvidGen/dvid_ser/out_fifo/empty_out/CK" locationPin="SLICE_X12Y54.CLK" clockNet="data_load_clock_t"/></twPinLimitRpt></twConst><twConst anchorID="53" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;Inst_clocking/clock_x1_unbuffered&quot; derived from  PERIOD analysis for net &quot;Inst_clocking/clk25p6m_unbuffered&quot; derived from NET &quot;Clk32_IBUFG&quot; PERIOD = 31.25 ns HIGH 50%; multiplied by 1.25 to 39.063 nS    divided by 2.90 to 13.470 nS   </twConstName><twItemCnt>18926</twItemCnt><twErrCntSetup>2</twErrCntSetup><twErrCntEndPt>2</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>904</twEndPtCnt><twPathErrCnt>23</twPathErrCnt><twMinPer>13.835</twMinPer></twConstHead><twPathRptBanner iPaths="1127" iCriticalPaths="19" sType="EndPoint">Paths for end point renderer_character_rom/Mram_rom1 (RAMB16_X2Y16.ADDRA13), 1127 paths
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.183</twSlack><twSrc BELType="RAM">text_buffer/Mram_RAM_L2</twSrc><twDest BELType="RAM">renderer_character_rom/Mram_rom1</twDest><twTotPathDel>6.725</twTotPathDel><twClkSkew dest = "0.339" src = "0.359">0.020</twClkSkew><twDelConst>6.734</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.336" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.172</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>text_buffer/Mram_RAM_L2</twSrc><twDest BELType='RAM'>renderer_character_rom/Mram_rom1</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X2Y22.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clock_t</twSrcClk><twPathDel><twSite>RAMB16_X2Y22.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>text_buffer/Mram_RAM_L2</twComp><twBEL>text_buffer/Mram_RAM_L2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y40.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>character_data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y40.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>renderer/Maddsub_n0056_Madd1_cy&lt;6&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd1_lut&lt;6&gt;</twBEL><twBEL>renderer/Maddsub_n0056_Madd1_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>renderer/Maddsub_n0056_Madd1_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y41.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>renderer/Maddsub_n0056_Madd1_cy&lt;9&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd1_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>renderer/Maddsub_n0056_Madd_71</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y38.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>renderer/hpos_latched&lt;3&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd2_lut&lt;7&gt;</twBEL><twBEL>renderer/Maddsub_n0056_Madd2_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>renderer/Maddsub_n0056_Madd2_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y39.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>renderer/Maddsub_n0056_Madd2_cy&lt;10&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd2_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y36.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>renderer/Maddsub_n0056_10</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y36.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>renderer/glyph_rom_addr&lt;11&gt;</twComp><twBEL>renderer/Maddsub_n0056_10_rt</twBEL><twBEL>renderer/Maddsub_n0056_Madd_xor&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y16.ADDRA13</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>renderer/glyph_rom_addr&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y16.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>renderer_character_rom/Mram_rom1</twComp><twBEL>renderer_character_rom/Mram_rom1</twBEL></twPathDel><twLogDel>3.703</twLogDel><twRouteDel>3.022</twRouteDel><twTotDel>6.725</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.734">pixel_clock_t</twDestClk><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.177</twSlack><twSrc BELType="RAM">text_buffer/Mram_RAM_L2</twSrc><twDest BELType="RAM">renderer_character_rom/Mram_rom1</twDest><twTotPathDel>6.719</twTotPathDel><twClkSkew dest = "0.339" src = "0.359">0.020</twClkSkew><twDelConst>6.734</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.336" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.172</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>text_buffer/Mram_RAM_L2</twSrc><twDest BELType='RAM'>renderer_character_rom/Mram_rom1</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X2Y22.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clock_t</twSrcClk><twPathDel><twSite>RAMB16_X2Y22.DOB1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>text_buffer/Mram_RAM_L2</twComp><twBEL>text_buffer/Mram_RAM_L2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y40.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>character_data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y40.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>renderer/Maddsub_n0056_Madd1_cy&lt;6&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd1_lut&lt;6&gt;</twBEL><twBEL>renderer/Maddsub_n0056_Madd1_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>renderer/Maddsub_n0056_Madd1_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y41.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>renderer/Maddsub_n0056_Madd1_cy&lt;9&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd1_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>renderer/Maddsub_n0056_Madd_71</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y38.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>renderer/hpos_latched&lt;3&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd2_lut&lt;7&gt;</twBEL><twBEL>renderer/Maddsub_n0056_Madd2_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>renderer/Maddsub_n0056_Madd2_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y39.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>renderer/Maddsub_n0056_Madd2_cy&lt;10&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd2_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y36.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>renderer/Maddsub_n0056_10</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y36.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>renderer/glyph_rom_addr&lt;11&gt;</twComp><twBEL>renderer/Maddsub_n0056_10_rt</twBEL><twBEL>renderer/Maddsub_n0056_Madd_xor&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y16.ADDRA13</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>renderer/glyph_rom_addr&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y16.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>renderer_character_rom/Mram_rom1</twComp><twBEL>renderer_character_rom/Mram_rom1</twBEL></twPathDel><twLogDel>3.703</twLogDel><twRouteDel>3.016</twRouteDel><twTotDel>6.719</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.734">pixel_clock_t</twDestClk><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.103</twSlack><twSrc BELType="RAM">text_buffer/Mram_RAM_L2</twSrc><twDest BELType="RAM">renderer_character_rom/Mram_rom1</twDest><twTotPathDel>6.645</twTotPathDel><twClkSkew dest = "0.339" src = "0.359">0.020</twClkSkew><twDelConst>6.734</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.336" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.172</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>text_buffer/Mram_RAM_L2</twSrc><twDest BELType='RAM'>renderer_character_rom/Mram_rom1</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X2Y22.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clock_t</twSrcClk><twPathDel><twSite>RAMB16_X2Y22.DOB1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>text_buffer/Mram_RAM_L2</twComp><twBEL>text_buffer/Mram_RAM_L2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y40.DX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>character_data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y40.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>renderer/Maddsub_n0056_Madd1_cy&lt;6&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd1_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>renderer/Maddsub_n0056_Madd1_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y41.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>renderer/Maddsub_n0056_Madd1_cy&lt;9&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd1_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>renderer/Maddsub_n0056_Madd_71</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y38.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>renderer/hpos_latched&lt;3&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd2_lut&lt;7&gt;</twBEL><twBEL>renderer/Maddsub_n0056_Madd2_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>renderer/Maddsub_n0056_Madd2_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y39.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>renderer/Maddsub_n0056_Madd2_cy&lt;10&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd2_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y36.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>renderer/Maddsub_n0056_10</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y36.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>renderer/glyph_rom_addr&lt;11&gt;</twComp><twBEL>renderer/Maddsub_n0056_10_rt</twBEL><twBEL>renderer/Maddsub_n0056_Madd_xor&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y16.ADDRA13</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>renderer/glyph_rom_addr&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y16.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>renderer_character_rom/Mram_rom1</twComp><twBEL>renderer_character_rom/Mram_rom1</twBEL></twPathDel><twLogDel>3.540</twLogDel><twRouteDel>3.105</twRouteDel><twTotDel>6.645</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.734">pixel_clock_t</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1013" iCriticalPaths="4" sType="EndPoint">Paths for end point renderer_character_rom/Mram_rom2 (RAMB16_X2Y18.ADDRA12), 1013 paths
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.022</twSlack><twSrc BELType="RAM">text_buffer/Mram_RAM_L2</twSrc><twDest BELType="RAM">renderer_character_rom/Mram_rom2</twDest><twTotPathDel>6.557</twTotPathDel><twClkSkew dest = "0.332" src = "0.359">0.027</twClkSkew><twDelConst>6.734</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.336" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.172</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>text_buffer/Mram_RAM_L2</twSrc><twDest BELType='RAM'>renderer_character_rom/Mram_rom2</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X2Y22.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clock_t</twSrcClk><twPathDel><twSite>RAMB16_X2Y22.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>text_buffer/Mram_RAM_L2</twComp><twBEL>text_buffer/Mram_RAM_L2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y40.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>character_data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y40.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>renderer/Maddsub_n0056_Madd1_cy&lt;6&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd1_lut&lt;6&gt;</twBEL><twBEL>renderer/Maddsub_n0056_Madd1_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>renderer/Maddsub_n0056_Madd1_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y41.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>renderer/Maddsub_n0056_Madd1_cy&lt;9&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd1_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>renderer/Maddsub_n0056_Madd_71</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y38.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>renderer/hpos_latched&lt;3&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd2_lut&lt;7&gt;</twBEL><twBEL>renderer/Maddsub_n0056_Madd2_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>renderer/Maddsub_n0056_8</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y35.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>renderer/Maddsub_n0056_Madd_cy&lt;8&gt;</twComp><twBEL>renderer/Maddsub_n0056_8_rt</twBEL><twBEL>renderer/Maddsub_n0056_Madd_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>renderer/Maddsub_n0056_Madd_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>renderer/glyph_rom_addr&lt;11&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd_xor&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y18.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>renderer/glyph_rom_addr&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y18.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>renderer_character_rom/Mram_rom2</twComp><twBEL>renderer_character_rom/Mram_rom2</twBEL></twPathDel><twLogDel>3.671</twLogDel><twRouteDel>2.886</twRouteDel><twTotDel>6.557</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.734">pixel_clock_t</twDestClk><twPctLog>56.0</twPctLog><twPctRoute>44.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.021</twSlack><twSrc BELType="RAM">text_buffer/Mram_RAM_L2</twSrc><twDest BELType="RAM">renderer_character_rom/Mram_rom2</twDest><twTotPathDel>6.556</twTotPathDel><twClkSkew dest = "0.332" src = "0.359">0.027</twClkSkew><twDelConst>6.734</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.336" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.172</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>text_buffer/Mram_RAM_L2</twSrc><twDest BELType='RAM'>renderer_character_rom/Mram_rom2</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X2Y22.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clock_t</twSrcClk><twPathDel><twSite>RAMB16_X2Y22.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>text_buffer/Mram_RAM_L2</twComp><twBEL>text_buffer/Mram_RAM_L2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y40.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>character_data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y40.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>renderer/Maddsub_n0056_Madd1_cy&lt;6&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd1_lut&lt;6&gt;</twBEL><twBEL>renderer/Maddsub_n0056_Madd1_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>renderer/Maddsub_n0056_Madd1_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y41.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>renderer/Maddsub_n0056_Madd1_cy&lt;9&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd1_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>renderer/Maddsub_n0056_Madd_71</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y38.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>renderer/hpos_latched&lt;3&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd2_lut&lt;7&gt;</twBEL><twBEL>renderer/Maddsub_n0056_Madd2_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>renderer/Maddsub_n0056_7</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y35.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>renderer/Maddsub_n0056_Madd_cy&lt;8&gt;</twComp><twBEL>renderer/Maddsub_n0056_7_rt</twBEL><twBEL>renderer/Maddsub_n0056_Madd_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>renderer/Maddsub_n0056_Madd_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>renderer/glyph_rom_addr&lt;11&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd_xor&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y18.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>renderer/glyph_rom_addr&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y18.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>renderer_character_rom/Mram_rom2</twComp><twBEL>renderer_character_rom/Mram_rom2</twBEL></twPathDel><twLogDel>3.560</twLogDel><twRouteDel>2.996</twRouteDel><twTotDel>6.556</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.734">pixel_clock_t</twDestClk><twPctLog>54.3</twPctLog><twPctRoute>45.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.016</twSlack><twSrc BELType="RAM">text_buffer/Mram_RAM_L2</twSrc><twDest BELType="RAM">renderer_character_rom/Mram_rom2</twDest><twTotPathDel>6.551</twTotPathDel><twClkSkew dest = "0.332" src = "0.359">0.027</twClkSkew><twDelConst>6.734</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.336" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.172</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>text_buffer/Mram_RAM_L2</twSrc><twDest BELType='RAM'>renderer_character_rom/Mram_rom2</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X2Y22.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clock_t</twSrcClk><twPathDel><twSite>RAMB16_X2Y22.DOB1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>text_buffer/Mram_RAM_L2</twComp><twBEL>text_buffer/Mram_RAM_L2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y40.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>character_data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y40.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>renderer/Maddsub_n0056_Madd1_cy&lt;6&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd1_lut&lt;6&gt;</twBEL><twBEL>renderer/Maddsub_n0056_Madd1_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>renderer/Maddsub_n0056_Madd1_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y41.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>renderer/Maddsub_n0056_Madd1_cy&lt;9&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd1_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>renderer/Maddsub_n0056_Madd_71</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y38.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>renderer/hpos_latched&lt;3&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd2_lut&lt;7&gt;</twBEL><twBEL>renderer/Maddsub_n0056_Madd2_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>renderer/Maddsub_n0056_8</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y35.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>renderer/Maddsub_n0056_Madd_cy&lt;8&gt;</twComp><twBEL>renderer/Maddsub_n0056_8_rt</twBEL><twBEL>renderer/Maddsub_n0056_Madd_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>renderer/Maddsub_n0056_Madd_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>renderer/glyph_rom_addr&lt;11&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd_xor&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y18.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>renderer/glyph_rom_addr&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y18.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>renderer_character_rom/Mram_rom2</twComp><twBEL>renderer_character_rom/Mram_rom2</twBEL></twPathDel><twLogDel>3.671</twLogDel><twRouteDel>2.880</twRouteDel><twTotDel>6.551</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.734">pixel_clock_t</twDestClk><twPctLog>56.0</twPctLog><twPctRoute>44.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1013" iCriticalPaths="0" sType="EndPoint">Paths for end point renderer_character_rom/Mram_rom1 (RAMB16_X2Y16.ADDRA12), 1013 paths
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.102</twSlack><twSrc BELType="RAM">text_buffer/Mram_RAM_L2</twSrc><twDest BELType="RAM">renderer_character_rom/Mram_rom1</twDest><twTotPathDel>6.440</twTotPathDel><twClkSkew dest = "0.339" src = "0.359">0.020</twClkSkew><twDelConst>6.734</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.336" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.172</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>text_buffer/Mram_RAM_L2</twSrc><twDest BELType='RAM'>renderer_character_rom/Mram_rom1</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X2Y22.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clock_t</twSrcClk><twPathDel><twSite>RAMB16_X2Y22.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>text_buffer/Mram_RAM_L2</twComp><twBEL>text_buffer/Mram_RAM_L2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y40.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>character_data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y40.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>renderer/Maddsub_n0056_Madd1_cy&lt;6&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd1_lut&lt;6&gt;</twBEL><twBEL>renderer/Maddsub_n0056_Madd1_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>renderer/Maddsub_n0056_Madd1_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y41.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>renderer/Maddsub_n0056_Madd1_cy&lt;9&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd1_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>renderer/Maddsub_n0056_Madd_71</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y38.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>renderer/hpos_latched&lt;3&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd2_lut&lt;7&gt;</twBEL><twBEL>renderer/Maddsub_n0056_Madd2_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>renderer/Maddsub_n0056_8</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y35.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>renderer/Maddsub_n0056_Madd_cy&lt;8&gt;</twComp><twBEL>renderer/Maddsub_n0056_8_rt</twBEL><twBEL>renderer/Maddsub_n0056_Madd_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>renderer/Maddsub_n0056_Madd_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>renderer/glyph_rom_addr&lt;11&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd_xor&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y16.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>renderer/glyph_rom_addr&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y16.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>renderer_character_rom/Mram_rom1</twComp><twBEL>renderer_character_rom/Mram_rom1</twBEL></twPathDel><twLogDel>3.671</twLogDel><twRouteDel>2.769</twRouteDel><twTotDel>6.440</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.734">pixel_clock_t</twDestClk><twPctLog>57.0</twPctLog><twPctRoute>43.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.103</twSlack><twSrc BELType="RAM">text_buffer/Mram_RAM_L2</twSrc><twDest BELType="RAM">renderer_character_rom/Mram_rom1</twDest><twTotPathDel>6.439</twTotPathDel><twClkSkew dest = "0.339" src = "0.359">0.020</twClkSkew><twDelConst>6.734</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.336" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.172</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>text_buffer/Mram_RAM_L2</twSrc><twDest BELType='RAM'>renderer_character_rom/Mram_rom1</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X2Y22.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clock_t</twSrcClk><twPathDel><twSite>RAMB16_X2Y22.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>text_buffer/Mram_RAM_L2</twComp><twBEL>text_buffer/Mram_RAM_L2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y40.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>character_data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y40.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>renderer/Maddsub_n0056_Madd1_cy&lt;6&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd1_lut&lt;6&gt;</twBEL><twBEL>renderer/Maddsub_n0056_Madd1_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>renderer/Maddsub_n0056_Madd1_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y41.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>renderer/Maddsub_n0056_Madd1_cy&lt;9&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd1_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>renderer/Maddsub_n0056_Madd_71</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y38.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>renderer/hpos_latched&lt;3&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd2_lut&lt;7&gt;</twBEL><twBEL>renderer/Maddsub_n0056_Madd2_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>renderer/Maddsub_n0056_7</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y35.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>renderer/Maddsub_n0056_Madd_cy&lt;8&gt;</twComp><twBEL>renderer/Maddsub_n0056_7_rt</twBEL><twBEL>renderer/Maddsub_n0056_Madd_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>renderer/Maddsub_n0056_Madd_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>renderer/glyph_rom_addr&lt;11&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd_xor&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y16.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>renderer/glyph_rom_addr&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y16.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>renderer_character_rom/Mram_rom1</twComp><twBEL>renderer_character_rom/Mram_rom1</twBEL></twPathDel><twLogDel>3.560</twLogDel><twRouteDel>2.879</twRouteDel><twTotDel>6.439</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.734">pixel_clock_t</twDestClk><twPctLog>55.3</twPctLog><twPctRoute>44.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.108</twSlack><twSrc BELType="RAM">text_buffer/Mram_RAM_L2</twSrc><twDest BELType="RAM">renderer_character_rom/Mram_rom1</twDest><twTotPathDel>6.434</twTotPathDel><twClkSkew dest = "0.339" src = "0.359">0.020</twClkSkew><twDelConst>6.734</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.336" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.172</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>text_buffer/Mram_RAM_L2</twSrc><twDest BELType='RAM'>renderer_character_rom/Mram_rom1</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X2Y22.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clock_t</twSrcClk><twPathDel><twSite>RAMB16_X2Y22.DOB1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>text_buffer/Mram_RAM_L2</twComp><twBEL>text_buffer/Mram_RAM_L2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y40.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>character_data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y40.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>renderer/Maddsub_n0056_Madd1_cy&lt;6&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd1_lut&lt;6&gt;</twBEL><twBEL>renderer/Maddsub_n0056_Madd1_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>renderer/Maddsub_n0056_Madd1_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y41.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>renderer/Maddsub_n0056_Madd1_cy&lt;9&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd1_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>renderer/Maddsub_n0056_Madd_71</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y38.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>renderer/hpos_latched&lt;3&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd2_lut&lt;7&gt;</twBEL><twBEL>renderer/Maddsub_n0056_Madd2_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>renderer/Maddsub_n0056_8</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y35.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>renderer/Maddsub_n0056_Madd_cy&lt;8&gt;</twComp><twBEL>renderer/Maddsub_n0056_8_rt</twBEL><twBEL>renderer/Maddsub_n0056_Madd_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>renderer/Maddsub_n0056_Madd_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y36.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>renderer/glyph_rom_addr&lt;11&gt;</twComp><twBEL>renderer/Maddsub_n0056_Madd_xor&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y16.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>renderer/glyph_rom_addr&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y16.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>renderer_character_rom/Mram_rom1</twComp><twBEL>renderer_character_rom/Mram_rom1</twBEL></twPathDel><twLogDel>3.671</twLogDel><twRouteDel>2.763</twRouteDel><twTotDel>6.434</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.734">pixel_clock_t</twDestClk><twPctLog>57.1</twPctLog><twPctRoute>42.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;Inst_clocking/clock_x1_unbuffered&quot; derived from
 PERIOD analysis for net &quot;Inst_clocking/clk25p6m_unbuffered&quot; derived from NET &quot;Clk32_IBUFG&quot; PERIOD = 31.25 ns HIGH 50%; multiplied by 1.25 to 39.063 nS  
 divided by 2.90 to 13.470 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DvidGen/dvid_ser/out_fifo/Mram_mem3_RAMA_D1 (SLICE_X26Y71.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.317</twSlack><twSrc BELType="FF">Inst_DvidGen/dvid_ser/TMDS_encoder_green/Encoded_5</twSrc><twDest BELType="RAM">Inst_DvidGen/dvid_ser/out_fifo/Mram_mem3_RAMA_D1</twDest><twTotPathDel>0.331</twTotPathDel><twClkSkew dest = "0.090" src = "0.076">-0.014</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DvidGen/dvid_ser/TMDS_encoder_green/Encoded_5</twSrc><twDest BELType='RAM'>Inst_DvidGen/dvid_ser/out_fifo/Mram_mem3_RAMA_D1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clock_t</twSrcClk><twPathDel><twSite>SLICE_X29Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_DvidGen/dvid_ser/TMDS_encoder_green/Encoded&lt;8&gt;</twComp><twBEL>Inst_DvidGen/dvid_ser/TMDS_encoder_green/Encoded_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y71.AI</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>Inst_DvidGen/dvid_ser/TMDS_encoder_green/Encoded&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y71.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.004</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/_n0035&lt;17&gt;</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/Mram_mem3_RAMA_D1</twBEL></twPathDel><twLogDel>0.194</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">pixel_clock_t</twDestClk><twPctLog>58.6</twPctLog><twPctRoute>41.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DvidGen/dvid_ser/out_fifo/going_full (SLICE_X23Y59.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.340</twSlack><twSrc BELType="FF">Inst_DvidGen/dvid_ser/out_fifo/going_empty</twSrc><twDest BELType="FF">Inst_DvidGen/dvid_ser/out_fifo/going_full</twDest><twTotPathDel>0.711</twTotPathDel><twClkSkew dest = "0.841" src = "0.762">-0.079</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.336" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.292</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DvidGen/dvid_ser/out_fifo/going_empty</twSrc><twDest BELType='FF'>Inst_DvidGen/dvid_ser/out_fifo/going_full</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.469">data_load_clock_t</twSrcClk><twPathDel><twSite>SLICE_X22Y59.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/going_empty</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/going_empty</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y59.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.262</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/going_empty</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/going_full</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/going_full_rstpot</twBEL><twBEL>Inst_DvidGen/dvid_ser/out_fifo/going_full</twBEL></twPathDel><twLogDel>0.449</twLogDel><twRouteDel>0.262</twRouteDel><twTotDel>0.711</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.469">pixel_clock_t</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DvidGen/dvid_ser/out_fifo/Mram_mem4_RAMA_D1 (SLICE_X26Y70.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.372</twSlack><twSrc BELType="FF">Inst_DvidGen/dvid_ser/TMDS_encoder_green/Encoded_9</twSrc><twDest BELType="RAM">Inst_DvidGen/dvid_ser/out_fifo/Mram_mem4_RAMA_D1</twDest><twTotPathDel>0.388</twTotPathDel><twClkSkew dest = "0.092" src = "0.076">-0.016</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DvidGen/dvid_ser/TMDS_encoder_green/Encoded_9</twSrc><twDest BELType='RAM'>Inst_DvidGen/dvid_ser/out_fifo/Mram_mem4_RAMA_D1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pixel_clock_t</twSrcClk><twPathDel><twSite>SLICE_X29Y70.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>Inst_DvidGen/dvid_ser/TMDS_encoder_green/Encoded&lt;8&gt;</twComp><twBEL>Inst_DvidGen/dvid_ser/TMDS_encoder_green/Encoded_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y70.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.148</twDelInfo><twComp>Inst_DvidGen/dvid_ser/TMDS_encoder_green/Encoded&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y70.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.004</twDelInfo><twComp>Inst_DvidGen/dvid_ser/out_fifo/_n0035&lt;23&gt;</twComp><twBEL>Inst_DvidGen/dvid_ser/out_fifo/Mram_mem4_RAMA_D1</twBEL></twPathDel><twLogDel>0.240</twLogDel><twRouteDel>0.148</twRouteDel><twTotDel>0.388</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">pixel_clock_t</twDestClk><twPctLog>61.9</twPctLog><twPctRoute>38.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="78"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;Inst_clocking/clock_x1_unbuffered&quot; derived from
 PERIOD analysis for net &quot;Inst_clocking/clk25p6m_unbuffered&quot; derived from NET &quot;Clk32_IBUFG&quot; PERIOD = 31.25 ns HIGH 50%; multiplied by 1.25 to 39.063 nS  
 divided by 2.90 to 13.470 nS  
</twPinLimitBanner><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="10.345" period="13.469" constraintValue="13.469" deviceLimit="3.124" freqLimit="320.102" physResource="text_buffer/Mram_RAM_H1/CLKA" logResource="text_buffer/Mram_RAM_H1/CLKA" locationPin="RAMB16_X2Y26.CLKA" clockNet="pixel_clock_t"/><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="10.345" period="13.469" constraintValue="13.469" deviceLimit="3.124" freqLimit="320.102" physResource="text_buffer/Mram_RAM_H1/CLKB" logResource="text_buffer/Mram_RAM_H1/CLKB" locationPin="RAMB16_X2Y26.CLKB" clockNet="pixel_clock_t"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="10.345" period="13.469" constraintValue="13.469" deviceLimit="3.124" freqLimit="320.102" physResource="text_buffer/Mram_RAM_H2/CLKA" logResource="text_buffer/Mram_RAM_H2/CLKA" locationPin="RAMB16_X2Y24.CLKA" clockNet="pixel_clock_t"/></twPinLimitRpt></twConst><twConst anchorID="82" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET &quot;Clk50_BUFGP/IBUFG&quot; PERIOD = 20 ns HIGH 50%;</twConstName><twItemCnt>352</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>86</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.147</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LEDs_6 (SLICE_X32Y16.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.853</twSlack><twSrc BELType="FF">count50_25</twSrc><twDest BELType="FF">LEDs_6</twDest><twTotPathDel>2.090</twTotPathDel><twClkSkew dest = "0.340" src = "0.362">0.022</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count50_25</twSrc><twDest BELType='FF'>LEDs_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk50_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X32Y32.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count50&lt;25&gt;</twComp><twBEL>count50_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y16.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>count50&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y16.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>LEDs_6</twComp><twBEL>LEDs_6</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.546</twRouteDel><twTotDel>2.090</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk50_BUFGP</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="24" iCriticalPaths="0" sType="EndPoint">Paths for end point count50_25 (SLICE_X32Y32.CIN), 24 paths
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.089</twSlack><twSrc BELType="FF">count50_0</twSrc><twDest BELType="FF">count50_25</twDest><twTotPathDel>1.867</twTotPathDel><twClkSkew dest = "0.343" src = "0.352">0.009</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count50_0</twSrc><twDest BELType='FF'>count50_25</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X32Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk50_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X32Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count50&lt;3&gt;</twComp><twBEL>count50_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>count50&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y26.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>count50&lt;3&gt;</twComp><twBEL>Mcount_count50_lut&lt;0&gt;_INV_0</twBEL><twBEL>Mcount_count50_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>count50&lt;7&gt;</twComp><twBEL>Mcount_count50_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>count50&lt;11&gt;</twComp><twBEL>Mcount_count50_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>count50&lt;15&gt;</twComp><twBEL>Mcount_count50_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>count50&lt;19&gt;</twComp><twBEL>Mcount_count50_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>count50&lt;23&gt;</twComp><twBEL>Mcount_count50_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y32.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>count50&lt;25&gt;</twComp><twBEL>Mcount_count50_xor&lt;25&gt;</twBEL><twBEL>count50_25</twBEL></twPathDel><twLogDel>1.512</twLogDel><twRouteDel>0.355</twRouteDel><twTotDel>1.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk50_BUFGP</twDestClk><twPctLog>81.0</twPctLog><twPctRoute>19.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.165</twSlack><twSrc BELType="FF">count50_4</twSrc><twDest BELType="FF">count50_25</twDest><twTotPathDel>1.788</twTotPathDel><twClkSkew dest = "0.343" src = "0.355">0.012</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count50_4</twSrc><twDest BELType='FF'>count50_25</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X32Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk50_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X32Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count50&lt;7&gt;</twComp><twBEL>count50_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>count50&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y27.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>count50&lt;7&gt;</twComp><twBEL>count50&lt;4&gt;_rt</twBEL><twBEL>Mcount_count50_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>count50&lt;11&gt;</twComp><twBEL>Mcount_count50_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>count50&lt;15&gt;</twComp><twBEL>Mcount_count50_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>count50&lt;19&gt;</twComp><twBEL>Mcount_count50_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>count50&lt;23&gt;</twComp><twBEL>Mcount_count50_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y32.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>count50&lt;25&gt;</twComp><twBEL>Mcount_count50_xor&lt;25&gt;</twBEL><twBEL>count50_25</twBEL></twPathDel><twLogDel>1.436</twLogDel><twRouteDel>0.352</twRouteDel><twTotDel>1.788</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk50_BUFGP</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.189</twSlack><twSrc BELType="FF">count50_3</twSrc><twDest BELType="FF">count50_25</twDest><twTotPathDel>1.767</twTotPathDel><twClkSkew dest = "0.343" src = "0.352">0.009</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count50_3</twSrc><twDest BELType='FF'>count50_25</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X32Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk50_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X32Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count50&lt;3&gt;</twComp><twBEL>count50_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>count50&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>count50&lt;3&gt;</twComp><twBEL>count50&lt;3&gt;_rt</twBEL><twBEL>Mcount_count50_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>count50&lt;7&gt;</twComp><twBEL>Mcount_count50_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>count50&lt;11&gt;</twComp><twBEL>Mcount_count50_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>count50&lt;15&gt;</twComp><twBEL>Mcount_count50_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>count50&lt;19&gt;</twComp><twBEL>Mcount_count50_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>count50&lt;23&gt;</twComp><twBEL>Mcount_count50_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y32.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>count50&lt;25&gt;</twComp><twBEL>Mcount_count50_xor&lt;25&gt;</twBEL><twBEL>count50_25</twBEL></twPathDel><twLogDel>1.377</twLogDel><twRouteDel>0.390</twRouteDel><twTotDel>1.767</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk50_BUFGP</twDestClk><twPctLog>77.9</twPctLog><twPctRoute>22.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point count50_22 (SLICE_X32Y31.CIN), 20 paths
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.165</twSlack><twSrc BELType="FF">count50_0</twSrc><twDest BELType="FF">count50_22</twDest><twTotPathDel>1.800</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count50_0</twSrc><twDest BELType='FF'>count50_22</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X32Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk50_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X32Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count50&lt;3&gt;</twComp><twBEL>count50_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>count50&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y26.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>count50&lt;3&gt;</twComp><twBEL>Mcount_count50_lut&lt;0&gt;_INV_0</twBEL><twBEL>Mcount_count50_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>count50&lt;7&gt;</twComp><twBEL>Mcount_count50_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>count50&lt;11&gt;</twComp><twBEL>Mcount_count50_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>count50&lt;15&gt;</twComp><twBEL>Mcount_count50_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>count50&lt;19&gt;</twComp><twBEL>Mcount_count50_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y31.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>count50&lt;23&gt;</twComp><twBEL>Mcount_count50_cy&lt;23&gt;</twBEL><twBEL>count50_22</twBEL></twPathDel><twLogDel>1.448</twLogDel><twRouteDel>0.352</twRouteDel><twTotDel>1.800</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk50_BUFGP</twDestClk><twPctLog>80.4</twPctLog><twPctRoute>19.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.241</twSlack><twSrc BELType="FF">count50_4</twSrc><twDest BELType="FF">count50_22</twDest><twTotPathDel>1.721</twTotPathDel><twClkSkew dest = "0.156" src = "0.159">0.003</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count50_4</twSrc><twDest BELType='FF'>count50_22</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X32Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk50_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X32Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count50&lt;7&gt;</twComp><twBEL>count50_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y27.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>count50&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y27.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>count50&lt;7&gt;</twComp><twBEL>count50&lt;4&gt;_rt</twBEL><twBEL>Mcount_count50_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>count50&lt;11&gt;</twComp><twBEL>Mcount_count50_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>count50&lt;15&gt;</twComp><twBEL>Mcount_count50_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>count50&lt;19&gt;</twComp><twBEL>Mcount_count50_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y31.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>count50&lt;23&gt;</twComp><twBEL>Mcount_count50_cy&lt;23&gt;</twBEL><twBEL>count50_22</twBEL></twPathDel><twLogDel>1.372</twLogDel><twRouteDel>0.349</twRouteDel><twTotDel>1.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk50_BUFGP</twDestClk><twPctLog>79.7</twPctLog><twPctRoute>20.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.265</twSlack><twSrc BELType="FF">count50_3</twSrc><twDest BELType="FF">count50_22</twDest><twTotPathDel>1.700</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count50_3</twSrc><twDest BELType='FF'>count50_22</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X32Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk50_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X32Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count50&lt;3&gt;</twComp><twBEL>count50_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>count50&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y26.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>count50&lt;3&gt;</twComp><twBEL>count50&lt;3&gt;_rt</twBEL><twBEL>Mcount_count50_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>count50&lt;7&gt;</twComp><twBEL>Mcount_count50_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>count50&lt;11&gt;</twComp><twBEL>Mcount_count50_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>count50&lt;15&gt;</twComp><twBEL>Mcount_count50_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>count50&lt;19&gt;</twComp><twBEL>Mcount_count50_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_count50_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y31.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>count50&lt;23&gt;</twComp><twBEL>Mcount_count50_cy&lt;23&gt;</twBEL><twBEL>count50_22</twBEL></twPathDel><twLogDel>1.313</twLogDel><twRouteDel>0.387</twRouteDel><twTotDel>1.700</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk50_BUFGP</twDestClk><twPctLog>77.2</twPctLog><twPctRoute>22.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;Clk50_BUFGP/IBUFG&quot; PERIOD = 20 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point count50_1 (SLICE_X32Y26.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.504</twSlack><twSrc BELType="FF">count50_1</twSrc><twDest BELType="FF">count50_1</twDest><twTotPathDel>0.504</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>count50_1</twSrc><twDest BELType='FF'>count50_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk50_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X32Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>count50&lt;3&gt;</twComp><twBEL>count50_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y26.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.070</twDelInfo><twComp>count50&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y26.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>count50&lt;3&gt;</twComp><twBEL>count50&lt;1&gt;_rt</twBEL><twBEL>Mcount_count50_cy&lt;3&gt;</twBEL><twBEL>count50_1</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>0.070</twRouteDel><twTotDel>0.504</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk50_BUFGP</twDestClk><twPctLog>86.1</twPctLog><twPctRoute>13.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point count50_5 (SLICE_X32Y27.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.504</twSlack><twSrc BELType="FF">count50_5</twSrc><twDest BELType="FF">count50_5</twDest><twTotPathDel>0.504</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>count50_5</twSrc><twDest BELType='FF'>count50_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk50_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X32Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>count50&lt;7&gt;</twComp><twBEL>count50_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.070</twDelInfo><twComp>count50&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y27.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>count50&lt;7&gt;</twComp><twBEL>count50&lt;5&gt;_rt</twBEL><twBEL>Mcount_count50_cy&lt;7&gt;</twBEL><twBEL>count50_5</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>0.070</twRouteDel><twTotDel>0.504</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk50_BUFGP</twDestClk><twPctLog>86.1</twPctLog><twPctRoute>13.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point count50_9 (SLICE_X32Y28.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.504</twSlack><twSrc BELType="FF">count50_9</twSrc><twDest BELType="FF">count50_9</twDest><twTotPathDel>0.504</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>count50_9</twSrc><twDest BELType='FF'>count50_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Clk50_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X32Y28.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>count50&lt;11&gt;</twComp><twBEL>count50_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.070</twDelInfo><twComp>count50&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y28.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>count50&lt;11&gt;</twComp><twBEL>count50&lt;9&gt;_rt</twBEL><twBEL>Mcount_count50_cy&lt;11&gt;</twBEL><twBEL>count50_9</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>0.070</twRouteDel><twTotDel>0.504</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Clk50_BUFGP</twDestClk><twPctLog>86.1</twPctLog><twPctRoute>13.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="103"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;Clk50_BUFGP/IBUFG&quot; PERIOD = 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="104" type="MINPERIOD" name="Tbcper_I" slack="18.270" period="20.000" constraintValue="20.000" deviceLimit="1.730" freqLimit="578.035" physResource="Clk50_BUFGP/BUFG/I0" logResource="Clk50_BUFGP/BUFG/I0" locationPin="BUFGMUX_X2Y11.I0" clockNet="Clk50_BUFGP/IBUFG"/><twPinLimit anchorID="105" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="count50&lt;3&gt;/CLK" logResource="count50_0/CK" locationPin="SLICE_X32Y26.CLK" clockNet="Clk50_BUFGP"/><twPinLimit anchorID="106" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="count50&lt;3&gt;/CLK" logResource="count50_1/CK" locationPin="SLICE_X32Y26.CLK" clockNet="Clk50_BUFGP"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="107"><twConstRollup name="Clk32_IBUFG" fullName="NET &quot;Clk32_IBUFG&quot; PERIOD = 31.25 ns HIGH 50%;" type="origin" depth="0" requirement="31.250" prefType="period" actual="10.000" actualRollup="32.097" errors="0" errorRollup="2" items="0" itemsRollup="19265"/><twConstRollup name="Inst_clocking/clk25p6m_unbuffered" fullName="PERIOD analysis for net &quot;Inst_clocking/clk25p6m_unbuffered&quot; derived from  NET &quot;Clk32_IBUFG&quot; PERIOD = 31.25 ns HIGH 50%;  multiplied by 1.25 to 39.063 nS   " type="child" depth="1" requirement="39.063" prefType="period" actual="10.000" actualRollup="40.121" errors="0" errorRollup="2" items="0" itemsRollup="19265"/><twConstRollup name="Inst_clocking/clock_x10_unbuffered" fullName="PERIOD analysis for net &quot;Inst_clocking/clock_x10_unbuffered&quot; derived from  PERIOD analysis for net &quot;Inst_clocking/clk25p6m_unbuffered&quot; derived from NET &quot;Clk32_IBUFG&quot; PERIOD = 31.25 ns HIGH 50%; multiplied by 1.25 to 39.063 nS    divided by 29.00 to 1.347 nS   " type="child" depth="2" requirement="1.347" prefType="period" actual="0.952" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="ioclock_t" fullName="PERIOD analysis for net &quot;ioclock_t&quot; derived from  PERIOD analysis for net &quot;Inst_clocking/clock_x10_unbuffered&quot; derived from PERIOD analysis for net &quot;Inst_clocking/clk25p6m_unbuffered&quot; derived from NET &quot;Clk32_IBUFG&quot; PERIOD = 31.25 ns HIGH 50%; multiplied by 1.25 to 39.063 nS   divided by 29.00 to 1.347 nS    duty cycle corrected to 1.347 nS  HIGH 673 pS  " type="child" depth="3" requirement="1.347" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="Inst_clocking/clock_x2_unbuffered" fullName="PERIOD analysis for net &quot;Inst_clocking/clock_x2_unbuffered&quot; derived from  PERIOD analysis for net &quot;Inst_clocking/clk25p6m_unbuffered&quot; derived from NET &quot;Clk32_IBUFG&quot; PERIOD = 31.25 ns HIGH 50%; multiplied by 1.25 to 39.063 nS    divided by 5.80 to 6.735 nS   " type="child" depth="2" requirement="6.735" prefType="period" actual="6.343" actualRollup="N/A" errors="0" errorRollup="0" items="339" itemsRollup="0"/><twConstRollup name="Inst_clocking/clock_x1_unbuffered" fullName="PERIOD analysis for net &quot;Inst_clocking/clock_x1_unbuffered&quot; derived from  PERIOD analysis for net &quot;Inst_clocking/clk25p6m_unbuffered&quot; derived from NET &quot;Clk32_IBUFG&quot; PERIOD = 31.25 ns HIGH 50%; multiplied by 1.25 to 39.063 nS    divided by 2.90 to 13.470 nS   " type="child" depth="2" requirement="13.470" prefType="period" actual="13.835" actualRollup="N/A" errors="2" errorRollup="0" items="18926" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="108">1</twUnmetConstCnt><twDataSheet anchorID="109" twNameLen="15"><twClk2SUList anchorID="110" twDestWidth="5"><twDest>Clk32</twDest><twClk2SU><twSrc>Clk32</twSrc><twRiseRise>10.977</twRiseRise><twFallRise>5.673</twFallRise><twRiseFall>6.917</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="111" twDestWidth="5"><twDest>Clk50</twDest><twClk2SU><twSrc>Clk50</twSrc><twRiseRise>2.147</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="112"><twErrCnt>2</twErrCnt><twScore>205</twScore><twSetupScore>205</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>19617</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1422</twConnCnt></twConstCov><twStats anchorID="113"><twMinPer>13.835</twMinPer><twFootnote number="1" /><twMaxFreq>72.280</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Dec 03 13:42:23 2016 </twTimestamp></twFoot><twClientInfo anchorID="114"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 191 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
