const cpu6502 = [
    {
        col: 0,
        name: 'ADC',
        title: '<AD>D with <C>arry',
        modes: 'A Lb <Im> <Z> <Zx> <Ab> <Ax> <Ay> In <Ix> <Iy>',
        flags: '<NV>BDI<ZC>'
    },
    {
        col: 0,
        name: 'AND',
        flags: '<N>VBDI<Z>C',
        title: 'bitwise <AND> with accumulator',
        modes: 'A Lb <Im> <Z> <Zx> <Ab> <Ax> <Ay> In <Ix> <Iy>',
    },
    {
        col: 0,
        name: 'ASL',
        flags: '<N>VBDI<ZC>',
        title: '<A>rithmetic <S>hift <L>eft',
        modes: '<A> Lb Im <Z> <Zx> <Ab> <Ax> Ay In Ix Iy',
    },

    {
        col: 0,
        name: 'BIT',
        flags: '<NV>BDI<Z>C',
        title: 'test <BIT>s',
        modes: 'A Lb Im <Z> Zx <Ab> Ax Ay In Ix Iy',
    },
    {
        col: 0,
        name: 'BPL',
        flags: 'NVBDIZC',
        title: '<B>ranch on <PL>us',
        modes: 'A <Lb> Im Z Zx Ab Ax Ay In Ix Iy',
    },
    {
        col: 0,
        name: 'BMI',
        flags: 'NVBDIZC',
        title: '<B>ranch on <MI>nus',
        modes: 'A <Lb> Im Z Zx Ab Ax Ay In Ix Iy',
    },
    {
        col: 0,
        name: 'BVC',
        flags: 'NVBDIZC',
        title: '<B>ranch on o<V>erflow <C>lear',
        modes: 'A <Lb> Im Z Zx Ab Ax Ay In Ix Iy',
    },
    {
        col: 0,
        name: 'BVS',
        flags: 'NVBDIZC',
        title: '<B>ranch on o<V>erflow <S>et',
        modes: 'A <Lb> Im Z Zx Ab Ax Ay In Ix Iy',
    },
    {
        col: 0,
        name: 'BCC',
        flags: 'NVBDIZC',
        title: '<B>ranch on <C>arry <C>lear',
        modes: 'A <Lb> Im Z Zx Ab Ax Ay In Ix Iy',
    },
    {
        col: 0,
        name: 'BCS',
        flags: 'NVBDIZC',
        title: '<B>ranch on <C>arry <S>et',
        modes: 'A <Lb> Im Z Zx Ab Ax Ay In Ix Iy',
    },
    {
        col: 0,
        name: 'BNE',
        flags: 'NVBDIZC',
        title: '<B>ranch on <N>ot <E>qual',
        modes: 'A <Lb> Im Z Zx Ab Ax Ay In Ix Iy',
    },
    {
        col: 1,
        name: 'BEQ',
        flags: 'NVBDIZC',
        title: '<B>ranch on <EQ>ual',
        modes: 'A <Lb> Im Z Zx Ab Ax Ay In Ix Iy',
    },
    {
        col: 1,
        name: 'BRK',
        flags: 'NV<B>DIZC',
        title: '<BR>ea<K>',
        modes: 'A Lb <Im> Z Zx Ab Ax Ay In Ix Iy',
    },
    {
        col: 1,
        name: 'CMP',
        flags: '<N>VBDI<ZC>',
        title: '<C>o<MP>are accumulator',
        modes: 'A Lb <Im Z Zx Ab Ax Ay> In <Ix Iy>',
    },
    {
        col: 1,
        name: 'CPX',
        flags: '<N>VBDI<ZC>',
        title: '<C>om<P>are <X> register',
        modes: 'A Lb <Im> <Z> Zx <Ab> Ax Ay In Ix Iy',
    },
    {
        col: 1,
        name: 'CPY',
        flags: '<N>VBDI<ZC>',
        title: '<C>om<P>are <Y> register',
        modes: 'A Lb <Im> <Z> Zx <Ab> Ax Ay In Ix Iy',
    },
    {
        col: 1,
        name: 'DEC',
        flags: '<N>VBDI<Z>C',
        title: '<DEC>rement memory',
        modes: 'A Lb Im <Z Zx Ab Ax> Ay In Ix Iy',
    },
    {
        col: 1,
        name: 'EOR',
        flags: '<N>VBDI<Z>C',
        title: 'bitwise <E>xclusive <OR>',
        modes: 'A Lb <Im Z Zx Ab Ax Ay> In <Ix Iy>',
    },
    {
        col: 1,
        name: 'CLC',
        flags: 'NVBDIZC',
        title: '<CL>ear <C>arry',
        modes: 'A Lb Im Z Zx Ab Ax Ay In Ix Iy',
    },
    {
        col: 1,
        name: 'SEC',
        flags: 'NVBDIZC',
        title: '<SE>t <C>arry',
        modes: 'A Lb Im Z Zx Ab Ax Ay In Ix Iy',
    },
    {
        col: 1,
        name: 'CLI',
        flags: 'NVBDIZC',
        title: '<CL>ear <I>nterrupt',
        modes: 'A Lb Im Z Zx Ab Ax Ay In Ix Iy',
    },
    {
        col: 1,
        name: 'SEI',
        flags: 'NVBDIZC',
        title: '<SE>t <I>nterrupt',
        modes: 'A Lb Im Z Zx Ab Ax Ay In Ix Iy',
    },
    {
        col: 1,
        name: 'CLV',
        flags: 'NVBDIZC',
        title: '<CL>ear o<V>erflow',
        modes: 'A Lb Im Z Zx Ab Ax Ay In Ix Iy',
    },
    {
        col: 1,
        name: 'CLD',
        flags: 'NVBDIZC',
        title: '<CL>ear <D>ecimal',
        modes: 'A Lb Im Z Zx Ab Ax Ay In Ix Iy',
    },
    {
        col: 1,
        name: 'SED',
        flags: 'NVBDIZC',
        title: '<SE>t <D>ecimal',
        modes: 'A Lb Im Z Zx Ab Ax Ay In Ix Iy',
    },
    {
        col: 1,
        name: 'INC',
        flags: '<N>VBDI<Z>C',
        title: '<INC>rement memory',
        modes: 'A Lb Im <Z Zx Ab Ax> Ay In Ix Iy',
    },
    {
        col: 2,
        name: 'JMP',
        flags: 'NVBDIZC',
        title: '<J>u<MP>',
        modes: 'A Lb Im Z Zx <Ab> Ax Ay <In> Ix Iy',
    },
    {
        col: 2,
        name: 'JSR',
        flags: 'NVBDIZC',
        title: '<J>ump to <S>ub<R>outine',
        modes: 'A Lb Im Z Zx <Ab> Ax Ay In Ix Iy',
    },
    {
        col: 2,
        name: 'LDA',
        flags: '<N>VBDI<Z>C',
        title: '<L>oa<D> <A>ccumulator',
        modes: 'A Lb <Im Z Zx Ab Ax Ay> In <Ix Iy>',
    },
    {
        col: 2,
        name: 'LDX',
        flags: '<N>VBDI<Z>C',
        title: '<L>oa<D> <X> register',
        modes: 'A Lb <Im Z> Zx <Zy Ab> Ax <Ay> In Ix Iy',
    },
    {
        col: 2,
        name: 'LDY',
        flags: '<N>VBDI<Z>C',
        title: '<L>oa<D> <Y> register',
        modes: 'A Lb <Im Z Zx> Zy <Ab Ax> Ay In Ix Iy',
    },
    {
        col: 2,
        name: 'LSR',
        flags: '<N>VBDI<ZC>',
        title: '<L>ogical <S>hift <R>ight',
        modes: '<A> Lb Im <Z Zx> Zy <Ab Ax> Ay In Ix Iy',
    },
    {
        col: 2,
        name: 'NOP',
        flags: 'NVBDIZC',
        title: '<N>o <OP>eration',
        modes: 'A Lb Im Z Zx Zy Ab Ax Ay In Ix Iy',
    },
    {
        col: 2,
        name: 'ORA',
        flags: '<N>VBDI<Z>C',
        title: 'bitwize <OR> with <A>ccumulator',
        modes: 'A Lb <Im Z Zx> Zy <Ab Ax Ay> In <Ix Iy>',
    },
    {
        col: 2,
        name: 'TAX',
        flags: '<N>VBDI<Z>C',
        title: '<T>ransfer <A> to <X>',
        modes: 'A Lb Im Z Zx Zy Ab Ax Ay In Ix Iy',
    },
    {
        col: 2,
        name: 'TXA',
        flags: '<N>VBDI<Z>C',
        title: '<T>ransfer <X> to <A>',
        modes: 'A Lb Im Z Zx Zy Ab Ax Ay In Ix Iy',
    },
    {
        col: 2,
        name: 'DEX',
        flags: '<N>VBDI<Z>C',
        title: '<DE>crement <X>',
        modes: 'A Lb Im Z Zx Zy Ab Ax Ay In Ix Iy',
    },
    {
        col: 2,
        name: 'INX',
        flags: '<N>VBDI<Z>C',
        title: '<IN>crement <X>',
        modes: 'A Lb Im Z Zx Zy Ab Ax Ay In Ix Iy',
    },
    {
        col: 2,
        name: 'TAY',
        flags: '<N>VBDI<Z>C',
        title: '<T>ransfer <A> to <Y>',
        modes: 'A Lb Im Z Zx Zy Ab Ax Ay In Ix Iy',
    },
    {
        col: 2,
        name: 'TYA',
        flags: '<N>VBDI<Z>C',
        title: '<T>ransfer <Y> to <A>',
        modes: 'A Lb Im Z Zx Zy Ab Ax Ay In Ix Iy',
    },
    {
        col: 2,
        name: 'DEY',
        flags: '<N>VBDI<Z>C',
        title: '<DE>crement <Y>',
        modes: 'A Lb Im Z Zx Zy Ab Ax Ay In Ix Iy',
    },
    {
        col: 2,
        name: 'INY',
        flags: '<N>VBDI<Z>C',
        title: '<IN>crement <Y>',
        modes: 'A Lb Im Z Zx Zy Ab Ax Ay In Ix Iy',
    },
    {
        col: 3,
        name: 'ROL',
        flags: '<N>VBDI<ZC>',
        title: '<RO>tate <L>eft',
        modes: '<A> Lb Im <Z Zx> Zy <Ab Ax> Ay In Ix Iy',
    },
    {
        col: 3,
        name: 'ROR',
        flags: '<N>VBDI<ZC>',
        title: '<RO>tate <R>ight',
        modes: '<A> Lb Im <Z Zx> Zy <Ab Ax> Ay In Ix Iy',
    },
    {
        col: 3,
        name: 'RTI',
        flags: '<NVBDIZC>',
        title: '<R>e<T>urn from <I>nterrupt',
        modes: 'A Lb Im Z Zx Zy Ab Ax Ay In Ix Iy',
    },
    {
        col: 3,
        name: 'RTS',
        flags: 'NVBDIZC',
        title: '<R>e<T>urn from <S>ubroutine',
        modes: 'A Lb Im Z Zx Zy Ab Ax Ay In Ix Iy',
    },
    {
        col: 3,
        name: 'SBC',
        flags: '<NV>BDI<ZC>',
        title: '<S>u<B>tract with <C>arry',
        modes: 'A Lb <Im Z Zx> Zy <Ab Ax Ay> In <Ix Iy>',
    },
    {
        col: 3,
        name: 'STA',
        flags: 'NVBDIZC',
        title: '<ST>ore <A>ccumulator',
        modes: 'A Lb Im <Z Zx> Zy <Ab Ax Ay> In <Ix Iy>',
    },
    {
        col: 3,
        name: 'TXS',
        flags: 'NVBDIZC',
        title: '<T>ransfer <X> to <S>tack',
        modes: 'A Lb Im Z Zx Zy Ab Ax Ay In Ix Iy',
    },
    {
        col: 3,
        name: 'TSX',
        flags: 'NVBDIZC',
        title: '<T>ransfer <S>tack to <X>',
        modes: 'A Lb Im Z Zx Zy Ab Ax Ay In Ix Iy',
    },
    {
        col: 3,
        name: 'PHA',
        flags: 'NVBDIZC',
        title: '<P>us<H> <A>ccumulator',
        modes: 'A Lb Im Z Zx Zy Ab Ax Ay In Ix Iy',
    },
    {
        col: 3,
        name: 'PLA',
        flags: 'NVBDIZC',
        title: '<P>u<L>l <A>ccumulator',
        modes: 'A Lb Im Z Zx Zy Ab Ax Ay In Ix Iy',
    },
    {
        col: 3,
        name: 'PHP',
        flags: 'NVBDIZC',
        title: '<P>us<H> <P>rocessor status',
        modes: 'A Lb Im Z Zx Zy Ab Ax Ay In Ix Iy',
    },
    {
        col: 3,
        name: 'PLP',
        flags: 'NVBDIZC',
        title: '<P>u<L>l <P>rocessor status',
        modes: 'A Lb Im Z Zx Zy Ab Ax Ay In Ix Iy',
    },
    {
        col: 3,
        name: 'STX',
        flags: 'NVBDIZC',
        title: '<ST>ore <X> register',
        modes: 'A Lb Im <Z> Zx <Zy> <Ab> Ax Ay In Ix Iy',
    },
    {
        col: 3,
        name: 'STY',
        flags: 'NVBDIZC',
        title: '<ST>ore <Y> register',
        modes: 'A Lb Im <Z> <Zx> Zy <Ab> Ax Ay In Ix Iy',
    }
];

export default cpu6502;