Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Feb 18 12:08:12 2020
| Host         : Monotonous running 64-bit major release  (build 9200)
| Command      : report_methodology -file ms_pulse_methodology_drc_routed.rpt -pb ms_pulse_methodology_drc_routed.pb -rpx ms_pulse_methodology_drc_routed.rpx
| Design       : ms_pulse
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 3
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay                   | 2          |
| XDCC-5    | Warning  | User Non-Timing constraint/property overwritten | 1          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on tick_1ms relative to clock(s) clock
Related violations: <none>

XDCC-5#1 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on reset overrides a previous user property.
New Source: C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A4_problem2/A4_problem2.srcs/constrs_1/imports/Week 2/Zedboard-Master.xdc (Line: 382)
Previous Source: C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A4_problem2/A4_problem2.srcs/constrs_1/imports/Week 2/Zedboard-Master.xdc (Line: 88)
Related violations: <none>


