#Start recording tcl command: 4/29/2025 21:49:17
#Project Location: D:/RTL_FPGA/VERILOG/logic_func_3bit; Project name: logic_func_3bits
prj_project open "D:/RTL_FPGA/VERILOG/logic_func_3bit/logic_func_3bits.ldf"
prj_src add "D:/RTL_FPGA/VERILOG/logic_func_3bit/decod24.v"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
source "D:/RTL_FPGA/VERILOG/logic_func_3bit/hdle_generate_tbtemplate.tcl"
prj_src add -simulate_only "logic_func_3bit_tf.v"
prj_src add "D:/RTL_FPGA/VERILOG/logic_func_3bit/sim_logic_3bits/sim_logic_3bits.spf"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src add "D:/RTL_FPGA/VERILOG/logic_func_3bit/sim_logic_func_3bit/sim_logic_func_3bit.spf"
prj_project save
prj_project close
#Stop recording: 4/30/2025 19:23:29
