<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › mfd › ti-ssp.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>ti-ssp.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Sequencer Serial Port (SSP) driver for Texas Instruments&#39; SoCs</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010 Texas Instruments Inc</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/wait.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/mfd/core.h&gt;</span>
<span class="cp">#include &lt;linux/mfd/ti_ssp.h&gt;</span>

<span class="cm">/* Register Offsets */</span>
<span class="cp">#define REG_REV		0x00</span>
<span class="cp">#define REG_IOSEL_1	0x04</span>
<span class="cp">#define REG_IOSEL_2	0x08</span>
<span class="cp">#define REG_PREDIV	0x0c</span>
<span class="cp">#define REG_INTR_ST	0x10</span>
<span class="cp">#define REG_INTR_EN	0x14</span>
<span class="cp">#define REG_TEST_CTRL	0x18</span>

<span class="cm">/* Per port registers */</span>
<span class="cp">#define PORT_CFG_2	0x00</span>
<span class="cp">#define PORT_ADDR	0x04</span>
<span class="cp">#define PORT_DATA	0x08</span>
<span class="cp">#define PORT_CFG_1	0x0c</span>
<span class="cp">#define PORT_STATE	0x10</span>

<span class="cp">#define SSP_PORT_CONFIG_MASK	(SSP_EARLY_DIN | SSP_DELAY_DOUT)</span>
<span class="cp">#define SSP_PORT_CLKRATE_MASK	0x0f</span>

<span class="cp">#define SSP_SEQRAM_WR_EN	BIT(4)</span>
<span class="cp">#define SSP_SEQRAM_RD_EN	BIT(5)</span>
<span class="cp">#define SSP_START		BIT(15)</span>
<span class="cp">#define SSP_BUSY		BIT(10)</span>
<span class="cp">#define SSP_PORT_ASL		BIT(7)</span>
<span class="cp">#define SSP_PORT_CFO1		BIT(6)</span>

<span class="cp">#define SSP_PORT_SEQRAM_SIZE	32</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">ssp_port_base</span><span class="p">[]</span>   <span class="o">=</span> <span class="p">{</span><span class="mh">0x040</span><span class="p">,</span> <span class="mh">0x080</span><span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">ssp_port_seqram</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span><span class="mh">0x100</span><span class="p">,</span> <span class="mh">0x180</span><span class="p">};</span>

<span class="k">struct</span> <span class="n">ti_ssp</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">resource</span>		<span class="o">*</span><span class="n">res</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device</span>		<span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">regs</span><span class="p">;</span>
	<span class="n">spinlock_t</span>		<span class="n">lock</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span>		<span class="o">*</span><span class="n">clk</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">irq</span><span class="p">;</span>
	<span class="n">wait_queue_head_t</span>	<span class="n">wqh</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Some of the iosel2 register bits always read-back as 0, we need to</span>
<span class="cm">	 * remember these values so that we don&#39;t clobber previously set</span>
<span class="cm">	 * values.</span>
<span class="cm">	 */</span>
	<span class="n">u32</span>			<span class="n">iosel2</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">ti_ssp</span> <span class="o">*</span><span class="nf">dev_to_ssp</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">dev_to_port</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">to_platform_device</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Register Access Helpers, rmw() functions need to run locked */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">ssp_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">ti_ssp</span> <span class="o">*</span><span class="n">ssp</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">ssp_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">ti_ssp</span> <span class="o">*</span><span class="n">ssp</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">ssp</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">ssp_rmw</span><span class="p">(</span><span class="k">struct</span> <span class="n">ti_ssp</span> <span class="o">*</span><span class="n">ssp</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">bits</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ssp_write</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="p">(</span><span class="n">ssp_read</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mask</span><span class="p">)</span> <span class="o">|</span> <span class="n">bits</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">ssp_port_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">ti_ssp</span> <span class="o">*</span><span class="n">ssp</span><span class="p">,</span> <span class="kt">int</span> <span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ssp_read</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">ssp_port_base</span><span class="p">[</span><span class="n">port</span><span class="p">]</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">ssp_port_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">ti_ssp</span> <span class="o">*</span><span class="n">ssp</span><span class="p">,</span> <span class="kt">int</span> <span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span>
				  <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ssp_write</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">ssp_port_base</span><span class="p">[</span><span class="n">port</span><span class="p">]</span> <span class="o">+</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">ssp_port_rmw</span><span class="p">(</span><span class="k">struct</span> <span class="n">ti_ssp</span> <span class="o">*</span><span class="n">ssp</span><span class="p">,</span> <span class="kt">int</span> <span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span>
				<span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">bits</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ssp_rmw</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">ssp_port_base</span><span class="p">[</span><span class="n">port</span><span class="p">]</span> <span class="o">+</span> <span class="n">reg</span><span class="p">,</span> <span class="n">mask</span><span class="p">,</span> <span class="n">bits</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">ssp_port_clr_bits</span><span class="p">(</span><span class="k">struct</span> <span class="n">ti_ssp</span> <span class="o">*</span><span class="n">ssp</span><span class="p">,</span> <span class="kt">int</span> <span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span>
				     <span class="n">u32</span> <span class="n">bits</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ssp_port_rmw</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">bits</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">ssp_port_set_bits</span><span class="p">(</span><span class="k">struct</span> <span class="n">ti_ssp</span> <span class="o">*</span><span class="n">ssp</span><span class="p">,</span> <span class="kt">int</span> <span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span>
				     <span class="n">u32</span> <span class="n">bits</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ssp_port_rmw</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">bits</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Called to setup port clock mode, caller must hold ssp-&gt;lock */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">__set_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ti_ssp</span> <span class="o">*</span><span class="n">ssp</span><span class="p">,</span> <span class="kt">int</span> <span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mode</span> <span class="o">&amp;=</span> <span class="n">SSP_PORT_CONFIG_MASK</span><span class="p">;</span>
	<span class="n">ssp_port_rmw</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">PORT_CFG_1</span><span class="p">,</span> <span class="n">SSP_PORT_CONFIG_MASK</span><span class="p">,</span> <span class="n">mode</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">ti_ssp_set_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ti_ssp</span> <span class="o">*</span><span class="n">ssp</span> <span class="o">=</span> <span class="n">dev_to_ssp</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">port</span> <span class="o">=</span> <span class="n">dev_to_port</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">__set_mode</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">mode</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">ti_ssp_set_mode</span><span class="p">);</span>

<span class="cm">/* Called to setup iosel2, caller must hold ssp-&gt;lock */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">__set_iosel2</span><span class="p">(</span><span class="k">struct</span> <span class="n">ti_ssp</span> <span class="o">*</span><span class="n">ssp</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ssp</span><span class="o">-&gt;</span><span class="n">iosel2</span> <span class="o">=</span> <span class="p">(</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">iosel2</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mask</span><span class="p">)</span> <span class="o">|</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">ssp_write</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">REG_IOSEL_2</span><span class="p">,</span> <span class="n">ssp</span><span class="o">-&gt;</span><span class="n">iosel2</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Called to setup port iosel, caller must hold ssp-&gt;lock */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">__set_iosel</span><span class="p">(</span><span class="k">struct</span> <span class="n">ti_ssp</span> <span class="o">*</span><span class="n">ssp</span><span class="p">,</span> <span class="kt">int</span> <span class="n">port</span><span class="p">,</span> <span class="n">u32</span> <span class="n">iosel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">val</span><span class="p">,</span> <span class="n">shift</span> <span class="o">=</span> <span class="n">port</span> <span class="o">?</span> <span class="mi">16</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* IOSEL1 gets the least significant 16 bits */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">ssp_read</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">REG_IOSEL_1</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="mh">0xffff</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">port</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">iosel</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">port</span> <span class="o">?</span> <span class="mi">16</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">ssp_write</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">REG_IOSEL_1</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="cm">/* IOSEL2 gets the most significant 16 bits */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">iosel</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">;</span>
	<span class="n">__set_iosel2</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="mh">0x7</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">,</span> <span class="n">val</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">ti_ssp_set_iosel</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">iosel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ti_ssp</span> <span class="o">*</span><span class="n">ssp</span> <span class="o">=</span> <span class="n">dev_to_ssp</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">port</span> <span class="o">=</span> <span class="n">dev_to_port</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">__set_iosel</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">iosel</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">ti_ssp_set_iosel</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">ti_ssp_load</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">offs</span><span class="p">,</span> <span class="n">u32</span><span class="o">*</span> <span class="n">prog</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ti_ssp</span> <span class="o">*</span><span class="n">ssp</span> <span class="o">=</span> <span class="n">dev_to_ssp</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">port</span> <span class="o">=</span> <span class="n">dev_to_port</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">&gt;</span> <span class="n">SSP_PORT_SEQRAM_SIZE</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOSPC</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="cm">/* Enable SeqRAM access */</span>
	<span class="n">ssp_port_set_bits</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">PORT_CFG_2</span><span class="p">,</span> <span class="n">SSP_SEQRAM_WR_EN</span><span class="p">);</span>

	<span class="cm">/* Copy code */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">len</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">prog</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">ssp</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">offs</span> <span class="o">+</span> <span class="mi">4</span><span class="o">*</span><span class="n">i</span> <span class="o">+</span>
			     <span class="n">ssp_port_seqram</span><span class="p">[</span><span class="n">port</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="cm">/* Disable SeqRAM access */</span>
	<span class="n">ssp_port_clr_bits</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">PORT_CFG_2</span><span class="p">,</span> <span class="n">SSP_SEQRAM_WR_EN</span><span class="p">);</span>

	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">ti_ssp_load</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">ti_ssp_raw_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ti_ssp</span> <span class="o">*</span><span class="n">ssp</span> <span class="o">=</span> <span class="n">dev_to_ssp</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">port</span> <span class="o">=</span> <span class="n">dev_to_port</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">shift</span> <span class="o">=</span> <span class="n">port</span> <span class="o">?</span> <span class="mi">27</span> <span class="o">:</span> <span class="mi">11</span><span class="p">;</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">ssp_read</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">REG_IOSEL_2</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">shift</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">ti_ssp_raw_read</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">ti_ssp_raw_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ti_ssp</span> <span class="o">*</span><span class="n">ssp</span> <span class="o">=</span> <span class="n">dev_to_ssp</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">port</span> <span class="o">=</span> <span class="n">dev_to_port</span><span class="p">(</span><span class="n">dev</span><span class="p">),</span> <span class="n">shift</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">shift</span> <span class="o">=</span> <span class="n">port</span> <span class="o">?</span> <span class="mi">22</span> <span class="o">:</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="mh">0xf</span><span class="p">;</span>
	<span class="n">__set_iosel2</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="mh">0xf</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">,</span> <span class="n">val</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>

	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">ti_ssp_raw_write</span><span class="p">);</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">__xfer_done</span><span class="p">(</span><span class="k">struct</span> <span class="n">ti_ssp</span> <span class="o">*</span><span class="n">ssp</span><span class="p">,</span> <span class="kt">int</span> <span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">!</span><span class="p">(</span><span class="n">ssp_port_read</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">PORT_CFG_1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">SSP_BUSY</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">ti_ssp_run</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">pc</span><span class="p">,</span> <span class="n">u32</span> <span class="n">input</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">output</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ti_ssp</span> <span class="o">*</span><span class="n">ssp</span> <span class="o">=</span> <span class="n">dev_to_ssp</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">port</span> <span class="o">=</span> <span class="n">dev_to_port</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pc</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x3f</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* Grab ssp-&gt;lock to serialize rmw on ssp registers */</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">ssp_port_write</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">PORT_ADDR</span><span class="p">,</span> <span class="n">input</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">ssp_port_write</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">PORT_DATA</span><span class="p">,</span> <span class="n">input</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">);</span>
	<span class="n">ssp_port_rmw</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">PORT_CFG_1</span><span class="p">,</span> <span class="mh">0x3f</span><span class="p">,</span> <span class="n">pc</span><span class="p">);</span>

	<span class="cm">/* grab wait queue head lock to avoid race with the isr */</span>
	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">wqh</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>

	<span class="cm">/* kick off sequence execution in hardware */</span>
	<span class="n">ssp_port_set_bits</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">PORT_CFG_1</span><span class="p">,</span> <span class="n">SSP_START</span><span class="p">);</span>

	<span class="cm">/* drop ssp lock; no register writes beyond this */</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">wait_event_interruptible_locked_irq</span><span class="p">(</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">wqh</span><span class="p">,</span>
						  <span class="n">__xfer_done</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">port</span><span class="p">));</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">wqh</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">output</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">output</span> <span class="o">=</span> <span class="p">(</span><span class="n">ssp_port_read</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">PORT_ADDR</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span>
			  <span class="p">(</span><span class="n">ssp_port_read</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">PORT_DATA</span><span class="p">)</span> <span class="o">&amp;</span>  <span class="mh">0xffff</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">ssp_port_read</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">PORT_STATE</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">;</span> <span class="cm">/* stop address */</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">ti_ssp_run</span><span class="p">);</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">ti_ssp_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ti_ssp</span> <span class="o">*</span><span class="n">ssp</span> <span class="o">=</span> <span class="n">dev_data</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">wqh</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">ssp_write</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">REG_INTR_ST</span><span class="p">,</span> <span class="mh">0x3</span><span class="p">);</span>
	<span class="n">wake_up_locked</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">wqh</span><span class="p">);</span>

	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">wqh</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">ti_ssp_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">struct</span> <span class="n">ti_ssp</span> <span class="o">*</span><span class="n">ssp</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">ti_ssp_data</span> <span class="o">*</span><span class="n">pdata</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">error</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">prediv</span> <span class="o">=</span> <span class="mh">0xff</span><span class="p">,</span> <span class="n">id</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">sysclk</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mfd_cell</span> <span class="n">cells</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>

	<span class="n">ssp</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">ssp</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ssp</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;cannot allocate device info</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ssp</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev</span><span class="p">;</span>
	<span class="n">dev_set_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ssp</span><span class="p">);</span>

	<span class="n">ssp</span><span class="o">-&gt;</span><span class="n">res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">error</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;cannot determine register area</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">error_res</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">request_mem_region</span><span class="p">(</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">),</span>
				<span class="n">pdev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">error</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;cannot claim register memory</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">error_res</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ssp</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">error</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;cannot map register memory</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">error_map</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ssp</span><span class="o">-&gt;</span><span class="n">clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">error</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;cannot claim device clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">error_clk</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ssp</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">error</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;unknown irq</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">error_irq</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">error</span> <span class="o">=</span> <span class="n">request_threaded_irq</span><span class="p">(</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">ti_ssp_interrupt</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				     <span class="n">dev_name</span><span class="p">(</span><span class="n">dev</span><span class="p">),</span> <span class="n">ssp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">error</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;cannot acquire irq</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">error_irq</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">init_waitqueue_head</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">wqh</span><span class="p">);</span>

	<span class="cm">/* Power on and initialize SSP */</span>
	<span class="n">error</span> <span class="o">=</span> <span class="n">clk_enable</span><span class="p">(</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">error</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;cannot enable device clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">error_enable</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Reset registers to a sensible known state */</span>
	<span class="n">ssp_write</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">REG_IOSEL_1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">ssp_write</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">REG_IOSEL_2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">ssp_write</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">REG_INTR_EN</span><span class="p">,</span> <span class="mh">0x3</span><span class="p">);</span>
	<span class="n">ssp_write</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">REG_INTR_ST</span><span class="p">,</span> <span class="mh">0x3</span><span class="p">);</span>
	<span class="n">ssp_write</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">REG_TEST_CTRL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">ssp_port_write</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PORT_CFG_1</span><span class="p">,</span> <span class="n">SSP_PORT_ASL</span><span class="p">);</span>
	<span class="n">ssp_port_write</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">PORT_CFG_1</span><span class="p">,</span> <span class="n">SSP_PORT_ASL</span><span class="p">);</span>
	<span class="n">ssp_port_write</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PORT_CFG_2</span><span class="p">,</span> <span class="n">SSP_PORT_CFO1</span><span class="p">);</span>
	<span class="n">ssp_port_write</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">PORT_CFG_2</span><span class="p">,</span> <span class="n">SSP_PORT_CFO1</span><span class="p">);</span>

	<span class="n">sysclk</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span> <span class="o">&amp;&amp;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">out_clock</span><span class="p">)</span>
		<span class="n">prediv</span> <span class="o">=</span> <span class="p">(</span><span class="n">sysclk</span> <span class="o">/</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">out_clock</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">prediv</span> <span class="o">=</span> <span class="n">clamp</span><span class="p">(</span><span class="n">prediv</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="n">ssp_rmw</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span> <span class="n">REG_PREDIV</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">,</span> <span class="n">prediv</span><span class="p">);</span>

	<span class="n">memset</span><span class="p">(</span><span class="n">cells</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">cells</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">id</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">id</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">id</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">const</span> <span class="k">struct</span> <span class="n">ti_ssp_dev_data</span> <span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">dev_data</span><span class="p">[</span><span class="n">id</span><span class="p">];</span>

		<span class="n">cells</span><span class="p">[</span><span class="n">id</span><span class="p">].</span><span class="n">id</span>		<span class="o">=</span> <span class="n">id</span><span class="p">;</span>
		<span class="n">cells</span><span class="p">[</span><span class="n">id</span><span class="p">].</span><span class="n">name</span>		<span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">dev_name</span><span class="p">;</span>
		<span class="n">cells</span><span class="p">[</span><span class="n">id</span><span class="p">].</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">pdata</span><span class="p">;</span>
		<span class="n">cells</span><span class="p">[</span><span class="n">id</span><span class="p">].</span><span class="n">data_size</span>	<span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">pdata_size</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">error</span> <span class="o">=</span> <span class="n">mfd_add_devices</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">cells</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">error</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;cannot add mfd cells</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">error_enable</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">error_enable:</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">ssp</span><span class="p">);</span>
<span class="nl">error_irq:</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
<span class="nl">error_clk:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">);</span>
<span class="nl">error_map:</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">));</span>
<span class="nl">error_res:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">ssp</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">error</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">ti_ssp_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ti_ssp</span> <span class="o">*</span><span class="n">ssp</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">mfd_remove_devices</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">ssp</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">);</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">ssp</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">));</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">ssp</span><span class="p">);</span>
	<span class="n">dev_set_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">ti_ssp_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">ti_ssp_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">ti_ssp_remove</span><span class="p">),</span>
	<span class="p">.</span><span class="n">driver</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;ti-ssp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span>	<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="n">module_platform_driver</span><span class="p">(</span><span class="n">ti_ssp_driver</span><span class="p">);</span>

<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Sequencer Serial Port (SSP) Driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Cyril Chemparathy&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_ALIAS</span><span class="p">(</span><span class="s">&quot;platform:ti-ssp&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
