vlib modelsim_lib/work
vlib modelsim_lib/msim

vlib modelsim_lib/msim/xbip_utils_v3_0_11
vlib modelsim_lib/msim/axi_utils_v2_0_7
vlib modelsim_lib/msim/xbip_pipe_v3_0_7
vlib modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_5
vlib modelsim_lib/msim/xbip_dsp48_addsub_v3_0_7
vlib modelsim_lib/msim/xbip_dsp48_multadd_v3_0_7
vlib modelsim_lib/msim/xbip_bram18k_v3_0_7
vlib modelsim_lib/msim/mult_gen_v12_0_19
vlib modelsim_lib/msim/floating_point_v7_1_16
vlib modelsim_lib/msim/xil_defaultlib

vmap xbip_utils_v3_0_11 modelsim_lib/msim/xbip_utils_v3_0_11
vmap axi_utils_v2_0_7 modelsim_lib/msim/axi_utils_v2_0_7
vmap xbip_pipe_v3_0_7 modelsim_lib/msim/xbip_pipe_v3_0_7
vmap xbip_dsp48_wrapper_v3_0_5 modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_5
vmap xbip_dsp48_addsub_v3_0_7 modelsim_lib/msim/xbip_dsp48_addsub_v3_0_7
vmap xbip_dsp48_multadd_v3_0_7 modelsim_lib/msim/xbip_dsp48_multadd_v3_0_7
vmap xbip_bram18k_v3_0_7 modelsim_lib/msim/xbip_bram18k_v3_0_7
vmap mult_gen_v12_0_19 modelsim_lib/msim/mult_gen_v12_0_19
vmap floating_point_v7_1_16 modelsim_lib/msim/floating_point_v7_1_16
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib

vcom -work xbip_utils_v3_0_11  -93  \
"c:/Xilinx/Caravel_NPU_FPGA_2025/CARAVEL/CARAVEL.gen/sources_1/ip/floating_point_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vcom -work axi_utils_v2_0_7  -93  \
"c:/Xilinx/Caravel_NPU_FPGA_2025/CARAVEL/CARAVEL.gen/sources_1/ip/floating_point_0/hdl/axi_utils_v2_0_vh_rfs.vhd" \

vcom -work xbip_pipe_v3_0_7  -93  \
"c:/Xilinx/Caravel_NPU_FPGA_2025/CARAVEL/CARAVEL.gen/sources_1/ip/floating_point_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_wrapper_v3_0_5  -93  \
"c:/Xilinx/Caravel_NPU_FPGA_2025/CARAVEL/CARAVEL.gen/sources_1/ip/floating_point_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_addsub_v3_0_7  -93  \
"c:/Xilinx/Caravel_NPU_FPGA_2025/CARAVEL/CARAVEL.gen/sources_1/ip/floating_point_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_multadd_v3_0_7  -93  \
"c:/Xilinx/Caravel_NPU_FPGA_2025/CARAVEL/CARAVEL.gen/sources_1/ip/floating_point_0/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" \

vcom -work xbip_bram18k_v3_0_7  -93  \
"c:/Xilinx/Caravel_NPU_FPGA_2025/CARAVEL/CARAVEL.gen/sources_1/ip/floating_point_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \

vcom -work mult_gen_v12_0_19  -93  \
"c:/Xilinx/Caravel_NPU_FPGA_2025/CARAVEL/CARAVEL.gen/sources_1/ip/floating_point_0/hdl/mult_gen_v12_0_vh_rfs.vhd" \

vcom -work floating_point_v7_1_16  -93  \
"c:/Xilinx/Caravel_NPU_FPGA_2025/CARAVEL/CARAVEL.gen/sources_1/ip/floating_point_0/hdl/floating_point_v7_1_rfs.vhd" \

vlog -work floating_point_v7_1_16  -incr -mfcu  \
"c:/Xilinx/Caravel_NPU_FPGA_2025/CARAVEL/CARAVEL.gen/sources_1/ip/floating_point_0/hdl/floating_point_v7_1_rfs.v" \

vlog -work xil_defaultlib  -incr -mfcu  \
"c:/Xilinx/Caravel_NPU_FPGA_2025/CARAVEL/CARAVEL.gen/sources_1/ip/floating_point_0/sim/floating_point_0.v" \


vlog -work xil_defaultlib \
"glbl.v"

