Input file: ./doc/Tests/checkpoint2/checkpoint2_trace.txt
Output file: dram.txt
[0] Enqueued: 0 0 [0 0 0 0 0 0 0]
Queue size: 1
[1] Enqueued: 0 0 [0 0 3 0 0 0 0]
Queue size: 2
         2 0 ACT0 0 0 0
[2] Enqueued: 1 1 [0 0 0 7 0 0 0]
Queue size: 3
[3] Enqueued: 2 2 [3FFF 0 0 0 0 0 0]
Queue size: 4
         4 0 ACT1 0 0 0
[4] Enqueued: 3 1 [0 3F 0 0 0 F 0]
Queue size: 5
[5] Enqueued: 4 0 [0 0 0 0 0 1 0]
Queue size: 6
         6 0  RD0 0 0 0
[6] Enqueued: 5 1 [1 0 0 0 0 0 0]
Queue size: 7
[7] Enqueued: 6 2 [0 0 0 1 0 0 0]
Queue size: 8
         8 0  RD1 0 0 0
[8] Enqueued: 7 1 [0 0 1 0 0 0 0]
Queue size: 9
[9] Enqueued: 8 0 [0 0 0 0 0 2 0]
Queue size: 10
        10 0  PRE 0 0
[10] Dequeued: 0 0 [0 0 0 0 0 0 0]
Queue size: 9
[10] Enqueued: 9 1 [2 0 0 0 0 0 0]
Queue size: 10
[11] Enqueued: 10 0 [0 0 0 2 0 0 0]
Queue size: 11
        12 0 ACT0 0 3 0
[12] Enqueued: 11 1 [0 0 2 0 0 0 0]
Queue size: 12
[13] Enqueued: 11 0 [0 0 0 0 0 3 0]
Queue size: 13
        14 0 ACT1 0 3 0
[14] Enqueued: 10 1 [3 0 0 0 0 0 0]
Queue size: 14
[15] Enqueued: 9 2 [0 0 0 3 0 0 0]
Queue size: 15
        16 0  RD0 0 3 0
[16] Enqueued: 8 1 [0 0 3 0 0 0 0]
Queue size: 16
        18 0  RD1 0 3 0
        20 0  PRE 0 3
[20] Dequeued: 0 0 [0 0 3 0 0 0 0]
Queue size: 15
[21] Enqueued: 7 0 [0 0 0 0 0 4 0]
Queue size: 16
        22 0 ACT0 7 0 0
        24 0 ACT1 7 0 0
        26 0  WR0 7 0 0
        28 0  WR1 7 0 0
        30 0  PRE 7 0
[30] Dequeued: 1 1 [0 0 0 7 0 0 0]
Queue size: 15
[31] Enqueued: 6 1 [4 0 0 0 0 0 0]
Queue size: 16
        32 0 ACT0 0 0 3FFF
        34 0 ACT1 0 0 3FFF
        36 0  RD0 0 0 0
        38 0  RD1 0 0 0
        40 0  PRE 0 0
[40] Dequeued: 2 2 [3FFF 0 0 0 0 0 0]
Queue size: 15
[41] Enqueued: 5 0 [0 0 0 4 0 0 0]
Queue size: 16
        42 0 ACT0 0 0 0
        44 0 ACT1 0 0 0
        46 0  WR0 0 0 3F
        48 0  WR1 0 0 3F
        50 0  PRE 0 0
[50] Dequeued: 3 1 [0 3F 0 0 0 F 0]
Queue size: 15
[51] Enqueued: 4 1 [0 1 0 0 0 0 0]
Queue size: 16
        52 0  RD0 0 0 0
        54 0  RD1 0 0 0
        56 0  PRE 0 0
[56] Dequeued: 4 0 [0 0 0 0 0 1 0]
Queue size: 15
[57] Enqueued: 3 0 [0 0 0 0 0 5 0]
Queue size: 16
        58 0 ACT0 0 0 1
        60 0 ACT1 0 0 1
        62 0  WR0 0 0 0
        64 0  WR1 0 0 0
        66 0  PRE 0 0
[66] Dequeued: 5 1 [1 0 0 0 0 0 0]
Queue size: 15
[67] Enqueued: 2 1 [5 0 0 0 0 0 0]
Queue size: 16
        68 0 ACT0 1 0 0
        70 0 ACT1 1 0 0
        72 0  RD0 1 0 0
        74 0  RD1 1 0 0
        76 0  PRE 1 0
[76] Dequeued: 6 2 [0 0 0 1 0 0 0]
Queue size: 15
[77] Enqueued: 1 0 [0 0 0 5 0 0 0]
Queue size: 16
        78 0 ACT0 0 1 0
        80 0 ACT1 0 1 0
        82 0  WR0 0 1 0
        84 0  WR1 0 1 0
        86 0  PRE 0 1
[86] Dequeued: 7 1 [0 0 1 0 0 0 0]
Queue size: 15
[87] Enqueued: 0 1 [0 0 1 0 0 0 0]
Queue size: 16
        88 0 ACT0 0 0 0
        90 0 ACT1 0 0 0
        92 0  RD0 0 0 0
        94 0  RD1 0 0 0
        96 0  PRE 0 0
[96] Dequeued: 8 0 [0 0 0 0 0 2 0]
Queue size: 15
[97] Enqueued: 0 0 [0 0 0 0 0 6 0]
Queue size: 16
        98 0 ACT0 0 0 2
       100 0 ACT1 0 0 2
       102 0  WR0 0 0 0
       104 0  WR1 0 0 0
       106 0  PRE 0 0
[106] Dequeued: 9 1 [2 0 0 0 0 0 0]
Queue size: 15
[107] Enqueued: 1 1 [6 0 0 0 0 0 0]
Queue size: 16
       108 0 ACT0 2 0 0
       110 0 ACT1 2 0 0
       112 0  RD0 2 0 0
       114 0  RD1 2 0 0
       116 0  PRE 2 0
[116] Dequeued: 10 0 [0 0 0 2 0 0 0]
Queue size: 15
[117] Enqueued: 2 0 [0 0 0 6 0 0 0]
Queue size: 16
       118 0 ACT0 0 2 0
       120 0 ACT1 0 2 0
       122 0  WR0 0 2 0
       124 0  WR1 0 2 0
       126 0  PRE 0 2
[126] Dequeued: 11 1 [0 0 2 0 0 0 0]
Queue size: 15
[127] Enqueued: 3 1 [0 0 2 0 0 0 0]
Queue size: 16
       128 0 ACT0 0 0 0
       130 0 ACT1 0 0 0
       132 0  RD0 0 0 0
       134 0  RD1 0 0 0
       136 0  PRE 0 0
[136] Dequeued: 11 0 [0 0 0 0 0 3 0]
Queue size: 15
[137] Enqueued: 4 0 [0 0 3 0 0 0 0]
Queue size: 16
       138 0 ACT0 0 0 3
       140 0 ACT1 0 0 3
       142 0  WR0 0 0 0
       144 0  WR1 0 0 0
       146 0  PRE 0 0
[146] Dequeued: 10 1 [3 0 0 0 0 0 0]
Queue size: 15
[147] Enqueued: 5 1 [0 0 0 7 0 0 0]
Queue size: 16
       148 0 ACT0 3 0 0
       150 0 ACT1 3 0 0
       152 0  RD0 3 0 0
       154 0  RD1 3 0 0
       156 0  PRE 3 0
[156] Dequeued: 9 2 [0 0 0 3 0 0 0]
Queue size: 15
[157] Enqueued: 6 0 [3FFF 0 0 0 0 0 0]
Queue size: 16
       158 0 ACT0 0 3 0
       160 0 ACT1 0 3 0
       162 0  WR0 0 3 0
       164 0  WR1 0 3 0
       166 0  PRE 0 3
[166] Dequeued: 8 1 [0 0 3 0 0 0 0]
Queue size: 15
[167] Enqueued: 7 1 [0 3F 0 0 0 F 0]
Queue size: 16
       168 0 ACT0 0 0 0
       170 0 ACT1 0 0 0
       172 0  RD0 0 0 0
       174 0  RD1 0 0 0
       176 0  PRE 0 0
[176] Dequeued: 7 0 [0 0 0 0 0 4 0]
Queue size: 15
       178 0 ACT0 0 0 4
       180 0 ACT1 0 0 4
       182 0  WR0 0 0 0
       184 0  WR1 0 0 0
       186 0  PRE 0 0
[186] Dequeued: 6 1 [4 0 0 0 0 0 0]
Queue size: 14
       188 0 ACT0 4 0 0
       190 0 ACT1 4 0 0
       192 0  RD0 4 0 0
       194 0  RD1 4 0 0
       196 0  PRE 4 0
[196] Dequeued: 5 0 [0 0 0 4 0 0 0]
Queue size: 13
       198 0 ACT0 0 0 0
       200 0 ACT1 0 0 0
       202 0  WR0 0 0 1
       204 0  WR1 0 0 1
       206 0  PRE 0 0
[206] Dequeued: 4 1 [0 1 0 0 0 0 0]
Queue size: 12
       208 0  RD0 0 0 0
       210 0  RD1 0 0 0
       212 0  PRE 0 0
[212] Dequeued: 3 0 [0 0 0 0 0 5 0]
Queue size: 11
       214 0 ACT0 0 0 5
       216 0 ACT1 0 0 5
       218 0  WR0 0 0 0
       220 0  WR1 0 0 0
       222 0  PRE 0 0
[222] Dequeued: 2 1 [5 0 0 0 0 0 0]
Queue size: 10
       224 0 ACT0 5 0 0
       226 0 ACT1 5 0 0
       228 0  RD0 5 0 0
       230 0  RD1 5 0 0
       232 0  PRE 5 0
[232] Dequeued: 1 0 [0 0 0 5 0 0 0]
Queue size: 9
       234 0 ACT0 0 1 0
       236 0 ACT1 0 1 0
       238 0  WR0 0 1 0
       240 0  WR1 0 1 0
       242 0  PRE 0 1
[242] Dequeued: 0 1 [0 0 1 0 0 0 0]
Queue size: 8
       244 0 ACT0 0 0 0
       246 0 ACT1 0 0 0
       248 0  RD0 0 0 0
       250 0  RD1 0 0 0
       252 0  PRE 0 0
[252] Dequeued: 0 0 [0 0 0 0 0 6 0]
Queue size: 7
       254 0 ACT0 0 0 6
       256 0 ACT1 0 0 6
       258 0  WR0 0 0 0
       260 0  WR1 0 0 0
       262 0  PRE 0 0
[262] Dequeued: 1 1 [6 0 0 0 0 0 0]
Queue size: 6
       264 0 ACT0 6 0 0
       266 0 ACT1 6 0 0
       268 0  RD0 6 0 0
       270 0  RD1 6 0 0
       272 0  PRE 6 0
[272] Dequeued: 2 0 [0 0 0 6 0 0 0]
Queue size: 5
       274 0 ACT0 0 2 0
       276 0 ACT1 0 2 0
       278 0  WR0 0 2 0
       280 0  WR1 0 2 0
       282 0  PRE 0 2
[282] Dequeued: 3 1 [0 0 2 0 0 0 0]
Queue size: 4
       284 0 ACT0 0 3 0
       286 0 ACT1 0 3 0
       288 0  RD0 0 3 0
       290 0  RD1 0 3 0
       292 0  PRE 0 3
[292] Dequeued: 4 0 [0 0 3 0 0 0 0]
Queue size: 3
       294 0  WR0 7 0 0
       296 0  WR1 7 0 0
       298 0  PRE 7 0
[298] Dequeued: 5 1 [0 0 0 7 0 0 0]
Queue size: 2
       300 0 ACT0 0 0 3FFF
       302 0 ACT1 0 0 3FFF
       304 0  RD0 0 0 0
       306 0  RD1 0 0 0
       308 0  PRE 0 0
[308] Dequeued: 6 0 [3FFF 0 0 0 0 0 0]
Queue size: 1
       310 0 ACT0 0 0 0
       312 0 ACT1 0 0 0
       314 0  WR0 0 0 3F
       316 0  WR1 0 0 3F
       318 0  PRE 0 0
[318] Dequeued: 7 1 [0 3F 0 0 0 F 0]
Queue size: 0
END OF SIMULATION## WHAT THIS IS TESTING
>The queue should only ever have 16 outstanding requests at a time. For checkpoint 2, a request will be inserted every CPU clock and removed every DIMM clock. This means if requests are continuously inserted every CPU clock, the queue will eventually get a request but be full. In this situation the simulation needs to somehow track that a request's insertion time has passed, and it needs to inserted into the queue as soon as there is room. 

>Another requirement is the output when a request is satisfied. On those DIMM clocks when it is removed, the simulator will output the DRAM commands used. These will always be ACT0->ACT1->READ0/WRITE0->READ1/WRITE1->PRE. The output will need to accompany these commands with the correct **bank**, **bank** **group**, **row**, and **column** being manipulated. 

## TRACE DOCUMENTATION
- There will be a request every CPU clock cycle starting from cycle 0 all the way until 32. 
  - The most important CPU time to take notice will be cycle 29, 30, 31, 32.
    - At CPU time 29, the queue becomes full on a DIMM falling edge
    - At CPU time 30, the queue will finish a request and then become full again
    - At CPU time 31, the queue is full and a request is available (should be noted but not added)
    - At CPU time 32, a request is satisfied and the delayed request being added should be from CPU time 31, not CPU time 32
- First request will be all 0's
- The next 4 request will test our parsing functions with following BA,BG,R,C:
  - 3,0,0,0     (All BA bits are 1, rest 0)
  - 0,7,0,0     (All BG bits are 1, rest 0)
  - 0,0,65535,0 (All Row bits are 1, rest 0)
  - 0,0,0,1023  (All Column bits are 1, rest 0)
  - If the DRAM commands are not 0 for all but one variable, clearly the parsing is shifted by n-bits
- Requests will be alternating reads and writes. 
- Cores will count from 0 to 11 and then back down: 0,1,2,...11,11,10,9,...1, etc.
- Requests 5 to 28 will loop the following pattern:
  - 0,0,0,1
  - 0,0,1,0
  - 0,1,0,0
  - 1,0,0,0
  - And the number will increase until it loops back to 1
- Request 29, 30, 31, 32 will use the same commands as reqeusts 1 to 4 for distinguishability.
