Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2fab7e0bb92d4a518f98b8c213cd6021 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NanoProcessor_behav xil_defaultlib.NanoProcessor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 4 elements ; formal regs1 expects 3 [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:137]
ERROR: [VRFC 10-665] expression has 4 elements ; formal regs2 expects 3 [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:138]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit nanoprocessor in library work failed.
