Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Apr  8 17:41:17 2025
| Host         : gimli.ifi.uio.no running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.799        0.000                      0                  230        0.092        0.000                      0                  230        4.020        0.000                       0                   155  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               4.799        0.000                      0                  230        0.092        0.000                      0                  230        4.020        0.000                       0                   155  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        4.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.799ns  (required time - arrival time)
  Source:                 DUT_velocity_reader/rcount_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_velocity_reader/pos_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        5.205ns  (logic 1.936ns (37.194%)  route 3.269ns (62.806%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.833     5.595    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X7Y7           FDCE                                         r  DUT_velocity_reader/rcount_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.456     6.051 r  DUT_velocity_reader/rcount_reg[17]/Q
                         net (fo=3, routed)           0.880     6.931    DUT_velocity_reader/rcount_reg[17]
    SLICE_X6Y5           LUT4 (Prop_lut4_I0_O)        0.124     7.055 r  DUT_velocity_reader/moving_sum[11]_i_5/O
                         net (fo=1, routed)           0.446     7.501    DUT_velocity_reader/moving_sum[11]_i_5_n_0
    SLICE_X6Y4           LUT5 (Prop_lut5_I4_O)        0.124     7.625 r  DUT_velocity_reader/moving_sum[11]_i_4/O
                         net (fo=1, routed)           0.452     8.077    DUT_velocity_reader/moving_sum[11]_i_4_n_0
    SLICE_X6Y4           LUT6 (Prop_lut6_I5_O)        0.124     8.201 f  DUT_velocity_reader/moving_sum[11]_i_1/O
                         net (fo=58, routed)          0.637     8.838    DUT_velocity_reader/ten_ms_pulse
    SLICE_X6Y2           LUT3 (Prop_lut3_I0_O)        0.124     8.962 r  DUT_velocity_reader/i__carry_i_10/O
                         net (fo=3, routed)           0.312     9.274    DUT_quadrature_decoder/pos_count_reg[3]
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.124     9.398 r  DUT_quadrature_decoder/i__carry_i_4/O
                         net (fo=1, routed)           0.543     9.941    DUT_velocity_reader/DI[0]
    SLICE_X7Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.467 r  DUT_velocity_reader/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.467    DUT_velocity_reader/_inferred__0/i__carry_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.801 r  DUT_velocity_reader/_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.000    10.801    DUT_velocity_reader/_inferred__0/i__carry__0_n_6
    SLICE_X7Y1           FDCE                                         r  DUT_velocity_reader/pos_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.656    15.139    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  DUT_velocity_reader/pos_count_reg[5]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X7Y1           FDCE (Setup_fdce_C_D)        0.062    15.599    DUT_velocity_reader/pos_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.599    
                         arrival time                         -10.801    
  -------------------------------------------------------------------
                         slack                                  4.799    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 DUT_velocity_reader/rcount_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_velocity_reader/pos_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 1.915ns (36.940%)  route 3.269ns (63.060%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.833     5.595    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X7Y7           FDCE                                         r  DUT_velocity_reader/rcount_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.456     6.051 r  DUT_velocity_reader/rcount_reg[17]/Q
                         net (fo=3, routed)           0.880     6.931    DUT_velocity_reader/rcount_reg[17]
    SLICE_X6Y5           LUT4 (Prop_lut4_I0_O)        0.124     7.055 r  DUT_velocity_reader/moving_sum[11]_i_5/O
                         net (fo=1, routed)           0.446     7.501    DUT_velocity_reader/moving_sum[11]_i_5_n_0
    SLICE_X6Y4           LUT5 (Prop_lut5_I4_O)        0.124     7.625 r  DUT_velocity_reader/moving_sum[11]_i_4/O
                         net (fo=1, routed)           0.452     8.077    DUT_velocity_reader/moving_sum[11]_i_4_n_0
    SLICE_X6Y4           LUT6 (Prop_lut6_I5_O)        0.124     8.201 f  DUT_velocity_reader/moving_sum[11]_i_1/O
                         net (fo=58, routed)          0.637     8.838    DUT_velocity_reader/ten_ms_pulse
    SLICE_X6Y2           LUT3 (Prop_lut3_I0_O)        0.124     8.962 r  DUT_velocity_reader/i__carry_i_10/O
                         net (fo=3, routed)           0.312     9.274    DUT_quadrature_decoder/pos_count_reg[3]
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.124     9.398 r  DUT_quadrature_decoder/i__carry_i_4/O
                         net (fo=1, routed)           0.543     9.941    DUT_velocity_reader/DI[0]
    SLICE_X7Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.467 r  DUT_velocity_reader/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.467    DUT_velocity_reader/_inferred__0/i__carry_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.780 r  DUT_velocity_reader/_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.000    10.780    DUT_velocity_reader/_inferred__0/i__carry__0_n_4
    SLICE_X7Y1           FDCE                                         r  DUT_velocity_reader/pos_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.656    15.139    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  DUT_velocity_reader/pos_count_reg[7]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X7Y1           FDCE (Setup_fdce_C_D)        0.062    15.599    DUT_velocity_reader/pos_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.599    
                         arrival time                         -10.780    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 DUT_velocity_reader/rcount_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_velocity_reader/pos_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 1.841ns (36.026%)  route 3.269ns (63.974%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.833     5.595    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X7Y7           FDCE                                         r  DUT_velocity_reader/rcount_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.456     6.051 r  DUT_velocity_reader/rcount_reg[17]/Q
                         net (fo=3, routed)           0.880     6.931    DUT_velocity_reader/rcount_reg[17]
    SLICE_X6Y5           LUT4 (Prop_lut4_I0_O)        0.124     7.055 r  DUT_velocity_reader/moving_sum[11]_i_5/O
                         net (fo=1, routed)           0.446     7.501    DUT_velocity_reader/moving_sum[11]_i_5_n_0
    SLICE_X6Y4           LUT5 (Prop_lut5_I4_O)        0.124     7.625 r  DUT_velocity_reader/moving_sum[11]_i_4/O
                         net (fo=1, routed)           0.452     8.077    DUT_velocity_reader/moving_sum[11]_i_4_n_0
    SLICE_X6Y4           LUT6 (Prop_lut6_I5_O)        0.124     8.201 f  DUT_velocity_reader/moving_sum[11]_i_1/O
                         net (fo=58, routed)          0.637     8.838    DUT_velocity_reader/ten_ms_pulse
    SLICE_X6Y2           LUT3 (Prop_lut3_I0_O)        0.124     8.962 r  DUT_velocity_reader/i__carry_i_10/O
                         net (fo=3, routed)           0.312     9.274    DUT_quadrature_decoder/pos_count_reg[3]
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.124     9.398 r  DUT_quadrature_decoder/i__carry_i_4/O
                         net (fo=1, routed)           0.543     9.941    DUT_velocity_reader/DI[0]
    SLICE_X7Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.467 r  DUT_velocity_reader/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.467    DUT_velocity_reader/_inferred__0/i__carry_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.706 r  DUT_velocity_reader/_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.000    10.706    DUT_velocity_reader/_inferred__0/i__carry__0_n_5
    SLICE_X7Y1           FDCE                                         r  DUT_velocity_reader/pos_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.656    15.139    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  DUT_velocity_reader/pos_count_reg[6]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X7Y1           FDCE (Setup_fdce_C_D)        0.062    15.599    DUT_velocity_reader/pos_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.599    
                         arrival time                         -10.706    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 DUT_velocity_reader/rcount_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_velocity_reader/pos_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 1.825ns (35.825%)  route 3.269ns (64.175%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.833     5.595    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X7Y7           FDCE                                         r  DUT_velocity_reader/rcount_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.456     6.051 r  DUT_velocity_reader/rcount_reg[17]/Q
                         net (fo=3, routed)           0.880     6.931    DUT_velocity_reader/rcount_reg[17]
    SLICE_X6Y5           LUT4 (Prop_lut4_I0_O)        0.124     7.055 r  DUT_velocity_reader/moving_sum[11]_i_5/O
                         net (fo=1, routed)           0.446     7.501    DUT_velocity_reader/moving_sum[11]_i_5_n_0
    SLICE_X6Y4           LUT5 (Prop_lut5_I4_O)        0.124     7.625 r  DUT_velocity_reader/moving_sum[11]_i_4/O
                         net (fo=1, routed)           0.452     8.077    DUT_velocity_reader/moving_sum[11]_i_4_n_0
    SLICE_X6Y4           LUT6 (Prop_lut6_I5_O)        0.124     8.201 f  DUT_velocity_reader/moving_sum[11]_i_1/O
                         net (fo=58, routed)          0.637     8.838    DUT_velocity_reader/ten_ms_pulse
    SLICE_X6Y2           LUT3 (Prop_lut3_I0_O)        0.124     8.962 r  DUT_velocity_reader/i__carry_i_10/O
                         net (fo=3, routed)           0.312     9.274    DUT_quadrature_decoder/pos_count_reg[3]
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.124     9.398 r  DUT_quadrature_decoder/i__carry_i_4/O
                         net (fo=1, routed)           0.543     9.941    DUT_velocity_reader/DI[0]
    SLICE_X7Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.467 r  DUT_velocity_reader/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.467    DUT_velocity_reader/_inferred__0/i__carry_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.690 r  DUT_velocity_reader/_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.000    10.690    DUT_velocity_reader/_inferred__0/i__carry__0_n_7
    SLICE_X7Y1           FDCE                                         r  DUT_velocity_reader/pos_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.656    15.139    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  DUT_velocity_reader/pos_count_reg[4]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X7Y1           FDCE (Setup_fdce_C_D)        0.062    15.599    DUT_velocity_reader/pos_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.599    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 DUT_self_test_module/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_self_test_module/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 0.952ns (21.036%)  route 3.574ns (78.964%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.591ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.829     5.591    DUT_self_test_module/mclk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  DUT_self_test_module/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     6.047 f  DUT_self_test_module/counter_reg[18]/Q
                         net (fo=2, routed)           0.890     6.937    DUT_self_test_module/counter_reg[18]
    SLICE_X4Y35          LUT4 (Prop_lut4_I0_O)        0.124     7.061 f  DUT_self_test_module/ROM_index[0]_i_9/O
                         net (fo=1, routed)           0.670     7.731    DUT_self_test_module/ROM_index[0]_i_9_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I1_O)        0.124     7.855 f  DUT_self_test_module/ROM_index[0]_i_5/O
                         net (fo=1, routed)           0.452     8.307    DUT_self_test_module/ROM_index[0]_i_5_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I5_O)        0.124     8.431 r  DUT_self_test_module/ROM_index[0]_i_1/O
                         net (fo=6, routed)           0.569     9.001    DUT_self_test_module/ROM_index
    SLICE_X4Y38          LUT2 (Prop_lut2_I1_O)        0.124     9.125 r  DUT_self_test_module/counter[0]_i_1/O
                         net (fo=29, routed)          0.992    10.117    DUT_self_test_module/counter[0]_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  DUT_self_test_module/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.645    15.128    DUT_self_test_module/mclk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  DUT_self_test_module/counter_reg[0]/C
                         clock pessimism              0.433    15.561    
                         clock uncertainty           -0.035    15.526    
    SLICE_X5Y31          FDRE (Setup_fdre_C_R)       -0.429    15.097    DUT_self_test_module/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -10.117    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 DUT_self_test_module/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_self_test_module/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 0.952ns (21.036%)  route 3.574ns (78.964%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.591ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.829     5.591    DUT_self_test_module/mclk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  DUT_self_test_module/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     6.047 f  DUT_self_test_module/counter_reg[18]/Q
                         net (fo=2, routed)           0.890     6.937    DUT_self_test_module/counter_reg[18]
    SLICE_X4Y35          LUT4 (Prop_lut4_I0_O)        0.124     7.061 f  DUT_self_test_module/ROM_index[0]_i_9/O
                         net (fo=1, routed)           0.670     7.731    DUT_self_test_module/ROM_index[0]_i_9_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I1_O)        0.124     7.855 f  DUT_self_test_module/ROM_index[0]_i_5/O
                         net (fo=1, routed)           0.452     8.307    DUT_self_test_module/ROM_index[0]_i_5_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I5_O)        0.124     8.431 r  DUT_self_test_module/ROM_index[0]_i_1/O
                         net (fo=6, routed)           0.569     9.001    DUT_self_test_module/ROM_index
    SLICE_X4Y38          LUT2 (Prop_lut2_I1_O)        0.124     9.125 r  DUT_self_test_module/counter[0]_i_1/O
                         net (fo=29, routed)          0.992    10.117    DUT_self_test_module/counter[0]_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  DUT_self_test_module/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.645    15.128    DUT_self_test_module/mclk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  DUT_self_test_module/counter_reg[1]/C
                         clock pessimism              0.433    15.561    
                         clock uncertainty           -0.035    15.526    
    SLICE_X5Y31          FDRE (Setup_fdre_C_R)       -0.429    15.097    DUT_self_test_module/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -10.117    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 DUT_self_test_module/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_self_test_module/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 0.952ns (21.036%)  route 3.574ns (78.964%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.591ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.829     5.591    DUT_self_test_module/mclk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  DUT_self_test_module/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     6.047 f  DUT_self_test_module/counter_reg[18]/Q
                         net (fo=2, routed)           0.890     6.937    DUT_self_test_module/counter_reg[18]
    SLICE_X4Y35          LUT4 (Prop_lut4_I0_O)        0.124     7.061 f  DUT_self_test_module/ROM_index[0]_i_9/O
                         net (fo=1, routed)           0.670     7.731    DUT_self_test_module/ROM_index[0]_i_9_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I1_O)        0.124     7.855 f  DUT_self_test_module/ROM_index[0]_i_5/O
                         net (fo=1, routed)           0.452     8.307    DUT_self_test_module/ROM_index[0]_i_5_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I5_O)        0.124     8.431 r  DUT_self_test_module/ROM_index[0]_i_1/O
                         net (fo=6, routed)           0.569     9.001    DUT_self_test_module/ROM_index
    SLICE_X4Y38          LUT2 (Prop_lut2_I1_O)        0.124     9.125 r  DUT_self_test_module/counter[0]_i_1/O
                         net (fo=29, routed)          0.992    10.117    DUT_self_test_module/counter[0]_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  DUT_self_test_module/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.645    15.128    DUT_self_test_module/mclk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  DUT_self_test_module/counter_reg[2]/C
                         clock pessimism              0.433    15.561    
                         clock uncertainty           -0.035    15.526    
    SLICE_X5Y31          FDRE (Setup_fdre_C_R)       -0.429    15.097    DUT_self_test_module/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -10.117    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 DUT_self_test_module/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_self_test_module/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 0.952ns (21.036%)  route 3.574ns (78.964%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.591ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.829     5.591    DUT_self_test_module/mclk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  DUT_self_test_module/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     6.047 f  DUT_self_test_module/counter_reg[18]/Q
                         net (fo=2, routed)           0.890     6.937    DUT_self_test_module/counter_reg[18]
    SLICE_X4Y35          LUT4 (Prop_lut4_I0_O)        0.124     7.061 f  DUT_self_test_module/ROM_index[0]_i_9/O
                         net (fo=1, routed)           0.670     7.731    DUT_self_test_module/ROM_index[0]_i_9_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I1_O)        0.124     7.855 f  DUT_self_test_module/ROM_index[0]_i_5/O
                         net (fo=1, routed)           0.452     8.307    DUT_self_test_module/ROM_index[0]_i_5_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I5_O)        0.124     8.431 r  DUT_self_test_module/ROM_index[0]_i_1/O
                         net (fo=6, routed)           0.569     9.001    DUT_self_test_module/ROM_index
    SLICE_X4Y38          LUT2 (Prop_lut2_I1_O)        0.124     9.125 r  DUT_self_test_module/counter[0]_i_1/O
                         net (fo=29, routed)          0.992    10.117    DUT_self_test_module/counter[0]_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  DUT_self_test_module/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.645    15.128    DUT_self_test_module/mclk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  DUT_self_test_module/counter_reg[3]/C
                         clock pessimism              0.433    15.561    
                         clock uncertainty           -0.035    15.526    
    SLICE_X5Y31          FDRE (Setup_fdre_C_R)       -0.429    15.097    DUT_self_test_module/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -10.117    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 DUT_velocity_reader/rcount_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_velocity_reader/pos_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.960ns  (logic 1.691ns (34.092%)  route 3.269ns (65.908%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.833     5.595    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X7Y7           FDCE                                         r  DUT_velocity_reader/rcount_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.456     6.051 r  DUT_velocity_reader/rcount_reg[17]/Q
                         net (fo=3, routed)           0.880     6.931    DUT_velocity_reader/rcount_reg[17]
    SLICE_X6Y5           LUT4 (Prop_lut4_I0_O)        0.124     7.055 r  DUT_velocity_reader/moving_sum[11]_i_5/O
                         net (fo=1, routed)           0.446     7.501    DUT_velocity_reader/moving_sum[11]_i_5_n_0
    SLICE_X6Y4           LUT5 (Prop_lut5_I4_O)        0.124     7.625 r  DUT_velocity_reader/moving_sum[11]_i_4/O
                         net (fo=1, routed)           0.452     8.077    DUT_velocity_reader/moving_sum[11]_i_4_n_0
    SLICE_X6Y4           LUT6 (Prop_lut6_I5_O)        0.124     8.201 f  DUT_velocity_reader/moving_sum[11]_i_1/O
                         net (fo=58, routed)          0.637     8.838    DUT_velocity_reader/ten_ms_pulse
    SLICE_X6Y2           LUT3 (Prop_lut3_I0_O)        0.124     8.962 r  DUT_velocity_reader/i__carry_i_10/O
                         net (fo=3, routed)           0.312     9.274    DUT_quadrature_decoder/pos_count_reg[3]
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.124     9.398 r  DUT_quadrature_decoder/i__carry_i_4/O
                         net (fo=1, routed)           0.543     9.941    DUT_velocity_reader/DI[0]
    SLICE_X7Y0           CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    10.556 r  DUT_velocity_reader/_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.000    10.556    DUT_velocity_reader/_inferred__0/i__carry_n_4
    SLICE_X7Y0           FDCE                                         r  DUT_velocity_reader/pos_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.656    15.139    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X7Y0           FDCE                                         r  DUT_velocity_reader/pos_count_reg[3]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X7Y0           FDCE (Setup_fdce_C_D)        0.062    15.599    DUT_velocity_reader/pos_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.599    
                         arrival time                         -10.556    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 DUT_velocity_reader/rcount_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_velocity_reader/pos_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 1.632ns (33.298%)  route 3.269ns (66.702%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.833     5.595    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X7Y7           FDCE                                         r  DUT_velocity_reader/rcount_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDCE (Prop_fdce_C_Q)         0.456     6.051 r  DUT_velocity_reader/rcount_reg[17]/Q
                         net (fo=3, routed)           0.880     6.931    DUT_velocity_reader/rcount_reg[17]
    SLICE_X6Y5           LUT4 (Prop_lut4_I0_O)        0.124     7.055 r  DUT_velocity_reader/moving_sum[11]_i_5/O
                         net (fo=1, routed)           0.446     7.501    DUT_velocity_reader/moving_sum[11]_i_5_n_0
    SLICE_X6Y4           LUT5 (Prop_lut5_I4_O)        0.124     7.625 r  DUT_velocity_reader/moving_sum[11]_i_4/O
                         net (fo=1, routed)           0.452     8.077    DUT_velocity_reader/moving_sum[11]_i_4_n_0
    SLICE_X6Y4           LUT6 (Prop_lut6_I5_O)        0.124     8.201 f  DUT_velocity_reader/moving_sum[11]_i_1/O
                         net (fo=58, routed)          0.637     8.838    DUT_velocity_reader/ten_ms_pulse
    SLICE_X6Y2           LUT3 (Prop_lut3_I0_O)        0.124     8.962 r  DUT_velocity_reader/i__carry_i_10/O
                         net (fo=3, routed)           0.312     9.274    DUT_quadrature_decoder/pos_count_reg[3]
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.124     9.398 r  DUT_quadrature_decoder/i__carry_i_4/O
                         net (fo=1, routed)           0.543     9.941    DUT_velocity_reader/DI[0]
    SLICE_X7Y0           CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.497 r  DUT_velocity_reader/_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.000    10.497    DUT_velocity_reader/_inferred__0/i__carry_n_5
    SLICE_X7Y0           FDCE                                         r  DUT_velocity_reader/pos_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.656    15.139    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X7Y0           FDCE                                         r  DUT_velocity_reader/pos_count_reg[2]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X7Y0           FDCE (Setup_fdce_C_D)        0.062    15.599    DUT_velocity_reader/pos_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.599    
                         arrival time                         -10.497    
  -------------------------------------------------------------------
                         slack                                  5.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 DUT_velocity_reader/pos_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_velocity_reader/pos_shift_reg[7][0]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.528%)  route 0.150ns (51.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.624     1.571    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X7Y0           FDCE                                         r  DUT_velocity_reader/pos_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDCE (Prop_fdce_C_Q)         0.141     1.712 r  DUT_velocity_reader/pos_count_reg[0]/Q
                         net (fo=8, routed)           0.150     1.861    DUT_velocity_reader/pos_count[0]
    SLICE_X6Y1           SRL16E                                       r  DUT_velocity_reader/pos_shift_reg[7][0]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.893     2.087    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X6Y1           SRL16E                                       r  DUT_velocity_reader/pos_shift_reg[7][0]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
                         clock pessimism             -0.500     1.587    
    SLICE_X6Y1           SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.770    DUT_velocity_reader/pos_shift_reg[7][0]_srl8_DUT_velocity_reader_pos_shift_reg_c_6
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 DUT_velocity_reader/pos_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_velocity_reader/pos_shift_reg[7][1]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.594%)  route 0.155ns (52.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.624     1.571    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X7Y0           FDCE                                         r  DUT_velocity_reader/pos_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDCE (Prop_fdce_C_Q)         0.141     1.712 r  DUT_velocity_reader/pos_count_reg[1]/Q
                         net (fo=7, routed)           0.155     1.867    DUT_velocity_reader/pos_count[1]
    SLICE_X6Y1           SRL16E                                       r  DUT_velocity_reader/pos_shift_reg[7][1]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.893     2.087    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X6Y1           SRL16E                                       r  DUT_velocity_reader/pos_shift_reg[7][1]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
                         clock pessimism             -0.500     1.587    
    SLICE_X6Y1           SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.704    DUT_velocity_reader/pos_shift_reg[7][1]_srl8_DUT_velocity_reader_pos_shift_reg_c_6
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 DUT_velocity_reader/pos_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_velocity_reader/pos_shift_reg[7][2]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.915%)  route 0.160ns (53.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.624     1.571    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X7Y0           FDCE                                         r  DUT_velocity_reader/pos_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDCE (Prop_fdce_C_Q)         0.141     1.712 r  DUT_velocity_reader/pos_count_reg[2]/Q
                         net (fo=7, routed)           0.160     1.871    DUT_velocity_reader/pos_count[2]
    SLICE_X6Y0           SRL16E                                       r  DUT_velocity_reader/pos_shift_reg[7][2]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.893     2.087    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X6Y0           SRL16E                                       r  DUT_velocity_reader/pos_shift_reg[7][2]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
                         clock pessimism             -0.503     1.584    
    SLICE_X6Y0           SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.701    DUT_velocity_reader/pos_shift_reg[7][2]_srl8_DUT_velocity_reader_pos_shift_reg_c_6
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DUT_velocity_reader/pos_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_velocity_reader/pos_shift_reg[7][3]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.910%)  route 0.160ns (53.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.624     1.571    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X7Y0           FDCE                                         r  DUT_velocity_reader/pos_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDCE (Prop_fdce_C_Q)         0.141     1.712 r  DUT_velocity_reader/pos_count_reg[3]/Q
                         net (fo=7, routed)           0.160     1.871    DUT_velocity_reader/pos_count[3]
    SLICE_X6Y0           SRL16E                                       r  DUT_velocity_reader/pos_shift_reg[7][3]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.893     2.087    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X6Y0           SRL16E                                       r  DUT_velocity_reader/pos_shift_reg[7][3]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
                         clock pessimism             -0.503     1.584    
    SLICE_X6Y0           SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.699    DUT_velocity_reader/pos_shift_reg[7][3]_srl8_DUT_velocity_reader_pos_shift_reg_c_6
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 DUT_quadrature_decoder/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_quadrature_decoder/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.578%)  route 0.134ns (41.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.624     1.571    DUT_quadrature_decoder/mclk_IBUF_BUFG
    SLICE_X7Y2           FDCE                                         r  DUT_quadrature_decoder/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDCE (Prop_fdce_C_Q)         0.141     1.712 r  DUT_quadrature_decoder/FSM_sequential_current_state_reg[0]/Q
                         net (fo=7, routed)           0.134     1.845    DUT_quadrature_decoder/current_state[0]
    SLICE_X6Y2           LUT5 (Prop_lut5_I1_O)        0.048     1.893 r  DUT_quadrature_decoder/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.893    DUT_quadrature_decoder/FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X6Y2           FDCE                                         r  DUT_quadrature_decoder/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.893     2.087    DUT_quadrature_decoder/mclk_IBUF_BUFG
    SLICE_X6Y2           FDCE                                         r  DUT_quadrature_decoder/FSM_sequential_current_state_reg[2]/C
                         clock pessimism             -0.503     1.584    
    SLICE_X6Y2           FDCE (Hold_fdce_C_D)         0.133     1.717    DUT_quadrature_decoder/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 DUT_velocity_reader/pos_shift_reg_c_4/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_velocity_reader/pos_shift_reg_c_5/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.623     1.570    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X4Y3           FDCE                                         r  DUT_velocity_reader/pos_shift_reg_c_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.164     1.734 r  DUT_velocity_reader/pos_shift_reg_c_4/Q
                         net (fo=1, routed)           0.110     1.844    DUT_velocity_reader/pos_shift_reg_c_4_n_0
    SLICE_X5Y2           FDCE                                         r  DUT_velocity_reader/pos_shift_reg_c_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.893     2.087    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  DUT_velocity_reader/pos_shift_reg_c_5/C
                         clock pessimism             -0.500     1.587    
    SLICE_X5Y2           FDCE (Hold_fdce_C_D)         0.070     1.657    DUT_velocity_reader/pos_shift_reg_c_5
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 DUT_pulse_width_modulator/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_output_sync/dir_synch_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.852%)  route 0.136ns (49.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.621     1.568    DUT_pulse_width_modulator/mclk_IBUF_BUFG
    SLICE_X1Y39          FDCE                                         r  DUT_pulse_width_modulator/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     1.709 r  DUT_pulse_width_modulator/FSM_sequential_current_state_reg[1]/Q
                         net (fo=3, routed)           0.136     1.845    DUT_output_sync/Q[0]
    SLICE_X0Y40          FDRE                                         r  DUT_output_sync/dir_synch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.892     2.086    DUT_output_sync/mclk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  DUT_output_sync/dir_synch_reg/C
                         clock pessimism             -0.501     1.585    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.059     1.644    DUT_output_sync/dir_synch_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 DUT_velocity_reader/pos_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_velocity_reader/pos_shift_reg[7][7]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.900%)  route 0.196ns (58.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.624     1.571    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  DUT_velocity_reader/pos_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.141     1.712 r  DUT_velocity_reader/pos_count_reg[7]/Q
                         net (fo=7, routed)           0.196     1.907    DUT_velocity_reader/pos_count[7]
    SLICE_X6Y1           SRL16E                                       r  DUT_velocity_reader/pos_shift_reg[7][7]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.893     2.087    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X6Y1           SRL16E                                       r  DUT_velocity_reader/pos_shift_reg[7][7]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
                         clock pessimism             -0.503     1.584    
    SLICE_X6Y1           SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.693    DUT_velocity_reader/pos_shift_reg[7][7]_srl8_DUT_velocity_reader_pos_shift_reg_c_6
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 DUT_velocity_reader/pos_shift_reg_c_2/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_velocity_reader/pos_shift_reg_c_3/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.623     1.570    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  DUT_velocity_reader/pos_shift_reg_c_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.164     1.734 r  DUT_velocity_reader/pos_shift_reg_c_2/Q
                         net (fo=1, routed)           0.112     1.846    DUT_velocity_reader/pos_shift_reg_c_2_n_0
    SLICE_X6Y3           FDCE                                         r  DUT_velocity_reader/pos_shift_reg_c_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.892     2.086    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  DUT_velocity_reader/pos_shift_reg_c_3/C
                         clock pessimism             -0.516     1.570    
    SLICE_X6Y3           FDCE (Hold_fdce_C_D)         0.060     1.630    DUT_velocity_reader/pos_shift_reg_c_3
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 DUT_quadrature_decoder/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT_quadrature_decoder/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.212ns (62.223%)  route 0.129ns (37.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.624     1.571    DUT_quadrature_decoder/mclk_IBUF_BUFG
    SLICE_X6Y2           FDCE                                         r  DUT_quadrature_decoder/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.164     1.735 r  DUT_quadrature_decoder/FSM_sequential_current_state_reg[2]/Q
                         net (fo=7, routed)           0.129     1.864    DUT_quadrature_decoder/current_state[2]
    SLICE_X7Y2           LUT5 (Prop_lut5_I4_O)        0.048     1.912 r  DUT_quadrature_decoder/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.912    DUT_quadrature_decoder/FSM_sequential_current_state[1]_i_1__0_n_0
    SLICE_X7Y2           FDCE                                         r  DUT_quadrature_decoder/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.893     2.087    DUT_quadrature_decoder/mclk_IBUF_BUFG
    SLICE_X7Y2           FDCE                                         r  DUT_quadrature_decoder/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.503     1.584    
    SLICE_X7Y2           FDCE (Hold_fdce_C_D)         0.107     1.691    DUT_quadrature_decoder/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  mclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y5     DUT_input_synchronizer/SA_synch_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y5     DUT_input_synchronizer/SB_synch_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y5     DUT_input_synchronizer/ffa_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y5     DUT_input_synchronizer/ffb_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y40    DUT_output_sync/dir_synch_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y38    DUT_output_sync/en_synch_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y38    DUT_pulse_width_modulator/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y39    DUT_pulse_width_modulator/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y34    DUT_pulse_width_modulator/counter_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y1     DUT_velocity_reader/pos_shift_reg[7][0]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y1     DUT_velocity_reader/pos_shift_reg[7][0]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y1     DUT_velocity_reader/pos_shift_reg[7][1]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y1     DUT_velocity_reader/pos_shift_reg[7][1]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y0     DUT_velocity_reader/pos_shift_reg[7][2]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y0     DUT_velocity_reader/pos_shift_reg[7][2]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y0     DUT_velocity_reader/pos_shift_reg[7][3]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y0     DUT_velocity_reader/pos_shift_reg[7][3]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y0     DUT_velocity_reader/pos_shift_reg[7][4]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y0     DUT_velocity_reader/pos_shift_reg[7][4]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y1     DUT_velocity_reader/pos_shift_reg[7][0]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y1     DUT_velocity_reader/pos_shift_reg[7][0]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y1     DUT_velocity_reader/pos_shift_reg[7][1]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y1     DUT_velocity_reader/pos_shift_reg[7][1]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y0     DUT_velocity_reader/pos_shift_reg[7][2]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y0     DUT_velocity_reader/pos_shift_reg[7][2]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y0     DUT_velocity_reader/pos_shift_reg[7][3]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y0     DUT_velocity_reader/pos_shift_reg[7][3]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y0     DUT_velocity_reader/pos_shift_reg[7][4]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y0     DUT_velocity_reader/pos_shift_reg[7][4]_srl8_DUT_velocity_reader_pos_shift_reg_c_6/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUT_velocity_reader/moving_sum_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.990ns  (logic 6.408ns (49.332%)  route 6.582ns (50.668%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.835     5.597    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X4Y0           FDCE                                         r  DUT_velocity_reader/moving_sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDCE (Prop_fdce_C_Q)         0.518     6.115 f  DUT_velocity_reader/moving_sum_reg[2]/Q
                         net (fo=4, routed)           0.824     6.940    DUT_velocity_reader/moving_sum[2]
    SLICE_X3Y0           LUT1 (Prop_lut1_I0_O)        0.124     7.064 r  DUT_velocity_reader/velocity1_carry_i_21/O
                         net (fo=1, routed)           0.000     7.064    DUT_velocity_reader/velocity1_carry_i_21_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.614 r  DUT_velocity_reader/velocity1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.614    DUT_velocity_reader/velocity1_carry_i_10_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.836 f  DUT_velocity_reader/velocity1_carry_i_9/O[0]
                         net (fo=2, routed)           0.802     8.638    DUT_velocity_reader/velocity3[5]
    SLICE_X1Y1           LUT5 (Prop_lut5_I4_O)        0.299     8.937 r  DUT_velocity_reader/velocity1_carry_i_7/O
                         net (fo=1, routed)           0.000     8.937    DUT_velocity_reader/velocity1_carry_i_7_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.469 f  DUT_velocity_reader/velocity1_carry/CO[3]
                         net (fo=13, routed)          1.312    10.781    DUT_velocity_reader/velocity1
    SLICE_X0Y0           LUT4 (Prop_lut4_I0_O)        0.124    10.905 r  DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_13/O
                         net (fo=7, routed)           0.767    11.672    DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_13_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I4_O)        0.150    11.822 r  DUT_velocity_reader/abcdefg_out_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.827    12.649    DUT_velocity_reader/abcdefg_out_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I5_O)        0.348    12.997 r  DUT_velocity_reader/abcdefg_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.049    15.046    abcdefg_out_OBUF[5]
    AB6                  OBUF (Prop_obuf_I_O)         3.541    18.588 r  abcdefg_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.588    abcdefg_out[5]
    AB6                                                               r  abcdefg_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_velocity_reader/moving_sum_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.466ns  (logic 6.107ns (48.991%)  route 6.359ns (51.009%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.835     5.597    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X4Y0           FDCE                                         r  DUT_velocity_reader/moving_sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDCE (Prop_fdce_C_Q)         0.518     6.115 f  DUT_velocity_reader/moving_sum_reg[2]/Q
                         net (fo=4, routed)           0.824     6.940    DUT_velocity_reader/moving_sum[2]
    SLICE_X3Y0           LUT1 (Prop_lut1_I0_O)        0.124     7.064 r  DUT_velocity_reader/velocity1_carry_i_21/O
                         net (fo=1, routed)           0.000     7.064    DUT_velocity_reader/velocity1_carry_i_21_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.614 r  DUT_velocity_reader/velocity1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.614    DUT_velocity_reader/velocity1_carry_i_10_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.836 f  DUT_velocity_reader/velocity1_carry_i_9/O[0]
                         net (fo=2, routed)           0.802     8.638    DUT_velocity_reader/velocity3[5]
    SLICE_X1Y1           LUT5 (Prop_lut5_I4_O)        0.299     8.937 r  DUT_velocity_reader/velocity1_carry_i_7/O
                         net (fo=1, routed)           0.000     8.937    DUT_velocity_reader/velocity1_carry_i_7_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.469 r  DUT_velocity_reader/velocity1_carry/CO[3]
                         net (fo=13, routed)          1.156    10.625    DUT_velocity_reader/velocity1
    SLICE_X0Y0           LUT6 (Prop_lut6_I3_O)        0.124    10.749 r  DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           1.050    11.798    DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_14_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I2_O)        0.124    11.922 r  DUT_velocity_reader/abcdefg_out_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.663    12.586    DUT_velocity_reader/abcdefg_out_OBUF[0]_inst_i_2_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I5_O)        0.124    12.710 r  DUT_velocity_reader/abcdefg_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.863    14.573    abcdefg_out_OBUF[0]
    V5                   OBUF (Prop_obuf_I_O)         3.490    18.063 r  abcdefg_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.063    abcdefg_out[0]
    V5                                                                r  abcdefg_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_velocity_reader/moving_sum_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.459ns  (logic 6.397ns (51.345%)  route 6.062ns (48.655%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.835     5.597    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X4Y0           FDCE                                         r  DUT_velocity_reader/moving_sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDCE (Prop_fdce_C_Q)         0.518     6.115 f  DUT_velocity_reader/moving_sum_reg[2]/Q
                         net (fo=4, routed)           0.824     6.940    DUT_velocity_reader/moving_sum[2]
    SLICE_X3Y0           LUT1 (Prop_lut1_I0_O)        0.124     7.064 r  DUT_velocity_reader/velocity1_carry_i_21/O
                         net (fo=1, routed)           0.000     7.064    DUT_velocity_reader/velocity1_carry_i_21_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.614 r  DUT_velocity_reader/velocity1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.614    DUT_velocity_reader/velocity1_carry_i_10_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.836 f  DUT_velocity_reader/velocity1_carry_i_9/O[0]
                         net (fo=2, routed)           0.802     8.638    DUT_velocity_reader/velocity3[5]
    SLICE_X1Y1           LUT5 (Prop_lut5_I4_O)        0.299     8.937 r  DUT_velocity_reader/velocity1_carry_i_7/O
                         net (fo=1, routed)           0.000     8.937    DUT_velocity_reader/velocity1_carry_i_7_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.469 r  DUT_velocity_reader/velocity1_carry/CO[3]
                         net (fo=13, routed)          1.156    10.625    DUT_velocity_reader/velocity1
    SLICE_X0Y0           LUT6 (Prop_lut6_I3_O)        0.124    10.749 r  DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           1.050    11.798    DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_14_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I1_O)        0.150    11.948 r  DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.309    12.257    DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y4           LUT6 (Prop_lut6_I5_O)        0.328    12.585 r  DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.921    14.506    abcdefg_out_OBUF[6]
    AB7                  OBUF (Prop_obuf_I_O)         3.550    18.056 r  abcdefg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.056    abcdefg_out[6]
    AB7                                                               r  abcdefg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_velocity_reader/moving_sum_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.415ns  (logic 6.131ns (49.387%)  route 6.284ns (50.613%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.835     5.597    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X4Y0           FDCE                                         r  DUT_velocity_reader/moving_sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDCE (Prop_fdce_C_Q)         0.518     6.115 f  DUT_velocity_reader/moving_sum_reg[2]/Q
                         net (fo=4, routed)           0.824     6.940    DUT_velocity_reader/moving_sum[2]
    SLICE_X3Y0           LUT1 (Prop_lut1_I0_O)        0.124     7.064 r  DUT_velocity_reader/velocity1_carry_i_21/O
                         net (fo=1, routed)           0.000     7.064    DUT_velocity_reader/velocity1_carry_i_21_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.614 r  DUT_velocity_reader/velocity1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.614    DUT_velocity_reader/velocity1_carry_i_10_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.836 f  DUT_velocity_reader/velocity1_carry_i_9/O[0]
                         net (fo=2, routed)           0.802     8.638    DUT_velocity_reader/velocity3[5]
    SLICE_X1Y1           LUT5 (Prop_lut5_I4_O)        0.299     8.937 r  DUT_velocity_reader/velocity1_carry_i_7/O
                         net (fo=1, routed)           0.000     8.937    DUT_velocity_reader/velocity1_carry_i_7_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.469 r  DUT_velocity_reader/velocity1_carry/CO[3]
                         net (fo=13, routed)          1.312    10.781    DUT_velocity_reader/velocity1
    SLICE_X0Y0           LUT4 (Prop_lut4_I0_O)        0.124    10.905 f  DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_13/O
                         net (fo=7, routed)           0.767    11.672    DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_13_n_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I2_O)        0.124    11.796 f  DUT_velocity_reader/abcdefg_out_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.659    12.455    DUT_velocity_reader/abcdefg_out_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I5_O)        0.124    12.579 r  DUT_velocity_reader/abcdefg_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.919    14.498    abcdefg_out_OBUF[4]
    Y4                   OBUF (Prop_obuf_I_O)         3.514    18.012 r  abcdefg_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.012    abcdefg_out[4]
    Y4                                                                r  abcdefg_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_velocity_reader/moving_sum_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.306ns  (logic 6.151ns (49.982%)  route 6.155ns (50.018%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT4=1 LUT5=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.835     5.597    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X4Y0           FDCE                                         r  DUT_velocity_reader/moving_sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDCE (Prop_fdce_C_Q)         0.518     6.115 f  DUT_velocity_reader/moving_sum_reg[2]/Q
                         net (fo=4, routed)           0.824     6.940    DUT_velocity_reader/moving_sum[2]
    SLICE_X3Y0           LUT1 (Prop_lut1_I0_O)        0.124     7.064 r  DUT_velocity_reader/velocity1_carry_i_21/O
                         net (fo=1, routed)           0.000     7.064    DUT_velocity_reader/velocity1_carry_i_21_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.614 r  DUT_velocity_reader/velocity1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.614    DUT_velocity_reader/velocity1_carry_i_10_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.836 f  DUT_velocity_reader/velocity1_carry_i_9/O[0]
                         net (fo=2, routed)           0.802     8.638    DUT_velocity_reader/velocity3[5]
    SLICE_X1Y1           LUT5 (Prop_lut5_I4_O)        0.299     8.937 r  DUT_velocity_reader/velocity1_carry_i_7/O
                         net (fo=1, routed)           0.000     8.937    DUT_velocity_reader/velocity1_carry_i_7_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.469 f  DUT_velocity_reader/velocity1_carry/CO[3]
                         net (fo=13, routed)          1.312    10.781    DUT_velocity_reader/velocity1
    SLICE_X0Y0           LUT4 (Prop_lut4_I0_O)        0.124    10.905 r  DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_13/O
                         net (fo=7, routed)           0.668    11.573    DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_13_n_0
    SLICE_X0Y1           LUT5 (Prop_lut5_I3_O)        0.124    11.697 r  DUT_velocity_reader/abcdefg_out_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.627    12.323    DUT_velocity_reader/abcdefg_out_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y4           LUT5 (Prop_lut5_I4_O)        0.124    12.447 r  DUT_velocity_reader/abcdefg_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.922    14.369    abcdefg_out_OBUF[3]
    AA4                  OBUF (Prop_obuf_I_O)         3.534    17.903 r  abcdefg_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.903    abcdefg_out[3]
    AA4                                                               r  abcdefg_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_velocity_reader/moving_sum_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.147ns  (logic 6.112ns (50.321%)  route 6.034ns (49.679%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.835     5.597    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X4Y0           FDCE                                         r  DUT_velocity_reader/moving_sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDCE (Prop_fdce_C_Q)         0.518     6.115 f  DUT_velocity_reader/moving_sum_reg[2]/Q
                         net (fo=4, routed)           0.824     6.940    DUT_velocity_reader/moving_sum[2]
    SLICE_X3Y0           LUT1 (Prop_lut1_I0_O)        0.124     7.064 r  DUT_velocity_reader/velocity1_carry_i_21/O
                         net (fo=1, routed)           0.000     7.064    DUT_velocity_reader/velocity1_carry_i_21_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.614 r  DUT_velocity_reader/velocity1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.614    DUT_velocity_reader/velocity1_carry_i_10_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.836 f  DUT_velocity_reader/velocity1_carry_i_9/O[0]
                         net (fo=2, routed)           0.802     8.638    DUT_velocity_reader/velocity3[5]
    SLICE_X1Y1           LUT5 (Prop_lut5_I4_O)        0.299     8.937 r  DUT_velocity_reader/velocity1_carry_i_7/O
                         net (fo=1, routed)           0.000     8.937    DUT_velocity_reader/velocity1_carry_i_7_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.469 f  DUT_velocity_reader/velocity1_carry/CO[3]
                         net (fo=13, routed)          1.312    10.781    DUT_velocity_reader/velocity1
    SLICE_X0Y0           LUT4 (Prop_lut4_I0_O)        0.124    10.905 r  DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_13/O
                         net (fo=7, routed)           0.767    11.672    DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_13_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I4_O)        0.124    11.796 f  DUT_velocity_reader/abcdefg_out_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.655    12.451    DUT_velocity_reader/abcdefg_out_OBUF[1]_inst_i_2_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124    12.575 r  DUT_velocity_reader/abcdefg_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.674    14.249    abcdefg_out_OBUF[1]
    W7                   OBUF (Prop_obuf_I_O)         3.495    17.744 r  abcdefg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.744    abcdefg_out[1]
    W7                                                                r  abcdefg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_velocity_reader/moving_sum_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.928ns  (logic 6.109ns (51.213%)  route 5.819ns (48.787%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.835     5.597    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X4Y0           FDCE                                         r  DUT_velocity_reader/moving_sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDCE (Prop_fdce_C_Q)         0.518     6.115 f  DUT_velocity_reader/moving_sum_reg[2]/Q
                         net (fo=4, routed)           0.824     6.940    DUT_velocity_reader/moving_sum[2]
    SLICE_X3Y0           LUT1 (Prop_lut1_I0_O)        0.124     7.064 r  DUT_velocity_reader/velocity1_carry_i_21/O
                         net (fo=1, routed)           0.000     7.064    DUT_velocity_reader/velocity1_carry_i_21_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.614 r  DUT_velocity_reader/velocity1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.614    DUT_velocity_reader/velocity1_carry_i_10_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.836 f  DUT_velocity_reader/velocity1_carry_i_9/O[0]
                         net (fo=2, routed)           0.802     8.638    DUT_velocity_reader/velocity3[5]
    SLICE_X1Y1           LUT5 (Prop_lut5_I4_O)        0.299     8.937 r  DUT_velocity_reader/velocity1_carry_i_7/O
                         net (fo=1, routed)           0.000     8.937    DUT_velocity_reader/velocity1_carry_i_7_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.469 r  DUT_velocity_reader/velocity1_carry/CO[3]
                         net (fo=13, routed)          1.156    10.625    DUT_velocity_reader/velocity1
    SLICE_X0Y0           LUT6 (Prop_lut6_I3_O)        0.124    10.749 r  DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           1.039    11.787    DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_14_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I1_O)        0.124    11.911 r  DUT_velocity_reader/abcdefg_out_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.302    12.213    DUT_velocity_reader/abcdefg_out_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y3           LUT5 (Prop_lut5_I4_O)        0.124    12.337 r  DUT_velocity_reader/abcdefg_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.697    14.034    abcdefg_out_OBUF[2]
    V7                   OBUF (Prop_obuf_I_O)         3.492    17.526 r  abcdefg_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.526    abcdefg_out[2]
    V7                                                                r  abcdefg_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_output_sync/en_synch_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_synch_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.968ns  (logic 4.116ns (68.963%)  route 1.852ns (31.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.832     5.594    DUT_output_sync/mclk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  DUT_output_sync/en_synch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     6.050 r  DUT_output_sync/en_synch_reg/Q
                         net (fo=1, routed)           1.852     7.903    en_synch_out_OBUF
    W11                  OBUF (Prop_obuf_I_O)         3.660    11.563 r  en_synch_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.563    en_synch_out
    W11                                                               r  en_synch_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_output_sync/dir_synch_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dir_synch_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.913ns  (logic 4.244ns (71.777%)  route 1.669ns (28.223%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.833     5.595    DUT_output_sync/mclk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  DUT_output_sync/dir_synch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.518     6.113 r  DUT_output_sync/dir_synch_reg/Q
                         net (fo=1, routed)           1.669     7.782    dir_synch_out_OBUF
    W12                  OBUF (Prop_obuf_I_O)         3.726    11.509 r  dir_synch_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.509    dir_synch_out
    W12                                                               r  dir_synch_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_seg7ctrl/c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.803ns  (logic 3.950ns (68.076%)  route 1.853ns (31.924%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.834     5.596    DUT_seg7ctrl/mclk_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  DUT_seg7ctrl/c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456     6.052 r  DUT_seg7ctrl/c_reg_reg/Q
                         net (fo=11, routed)          1.853     7.905    c_out_OBUF
    V4                   OBUF (Prop_obuf_I_O)         3.494    11.399 r  c_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.399    c_out
    V4                                                                r  c_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUT_seg7ctrl/c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.753ns  (logic 1.337ns (76.240%)  route 0.417ns (23.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.623     1.570    DUT_seg7ctrl/mclk_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  DUT_seg7ctrl/c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     1.711 r  DUT_seg7ctrl/c_reg_reg/Q
                         net (fo=11, routed)          0.417     2.127    c_out_OBUF
    V4                   OBUF (Prop_obuf_I_O)         1.196     3.323 r  c_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.323    c_out
    V4                                                                r  c_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_output_sync/dir_synch_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dir_synch_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.909ns  (logic 1.589ns (83.245%)  route 0.320ns (16.755%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.622     1.569    DUT_output_sync/mclk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  DUT_output_sync/dir_synch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.164     1.733 r  DUT_output_sync/dir_synch_reg/Q
                         net (fo=1, routed)           0.320     2.053    dir_synch_out_OBUF
    W12                  OBUF (Prop_obuf_I_O)         1.425     3.478 r  dir_synch_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.478    dir_synch_out
    W12                                                               r  dir_synch_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_output_sync/en_synch_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_synch_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.500ns (78.444%)  route 0.412ns (21.556%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.621     1.568    DUT_output_sync/mclk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  DUT_output_sync/en_synch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  DUT_output_sync/en_synch_reg/Q
                         net (fo=1, routed)           0.412     2.121    en_synch_out_OBUF
    W11                  OBUF (Prop_obuf_I_O)         1.359     3.481 r  en_synch_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.481    en_synch_out
    W11                                                               r  en_synch_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_seg7ctrl/c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.379ns (67.415%)  route 0.667ns (32.585%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.623     1.570    DUT_seg7ctrl/mclk_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  DUT_seg7ctrl/c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     1.711 r  DUT_seg7ctrl/c_reg_reg/Q
                         net (fo=11, routed)          0.322     2.033    DUT_velocity_reader/c_out_OBUF
    SLICE_X0Y3           LUT5 (Prop_lut5_I2_O)        0.045     2.078 r  DUT_velocity_reader/abcdefg_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.345     2.422    abcdefg_out_OBUF[2]
    V7                   OBUF (Prop_obuf_I_O)         1.193     3.616 r  abcdefg_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.616    abcdefg_out[2]
    V7                                                                r  abcdefg_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_velocity_reader/moving_sum_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 1.451ns (70.782%)  route 0.599ns (29.218%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.624     1.571    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X4Y2           FDCE                                         r  DUT_velocity_reader/moving_sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.164     1.735 f  DUT_velocity_reader/moving_sum_reg[11]/Q
                         net (fo=28, routed)          0.211     1.946    DUT_velocity_reader/moving_sum[11]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.045     1.991 r  DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           0.063     2.054    DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I3_O)        0.045     2.099 r  DUT_velocity_reader/abcdefg_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.325     2.424    abcdefg_out_OBUF[1]
    W7                   OBUF (Prop_obuf_I_O)         1.197     3.620 r  abcdefg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.620    abcdefg_out[1]
    W7                                                                r  abcdefg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_velocity_reader/moving_sum_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 1.446ns (65.689%)  route 0.755ns (34.311%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.624     1.571    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X4Y2           FDCE                                         r  DUT_velocity_reader/moving_sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.164     1.735 r  DUT_velocity_reader/moving_sum_reg[11]/Q
                         net (fo=28, routed)          0.211     1.946    DUT_velocity_reader/moving_sum[11]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.045     1.991 f  DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           0.143     2.134    DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I0_O)        0.045     2.179 r  DUT_velocity_reader/abcdefg_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.401     2.580    abcdefg_out_OBUF[0]
    V5                   OBUF (Prop_obuf_I_O)         1.192     3.771 r  abcdefg_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.771    abcdefg_out[0]
    V5                                                                r  abcdefg_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_seg7ctrl/c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.437ns (65.045%)  route 0.772ns (34.955%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.623     1.570    DUT_seg7ctrl/mclk_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  DUT_seg7ctrl/c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     1.711 r  DUT_seg7ctrl/c_reg_reg/Q
                         net (fo=11, routed)          0.324     2.035    DUT_velocity_reader/c_out_OBUF
    SLICE_X0Y4           LUT6 (Prop_lut6_I4_O)        0.045     2.080 r  DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.448     2.528    abcdefg_out_OBUF[6]
    AB7                  OBUF (Prop_obuf_I_O)         1.251     3.778 r  abcdefg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.778    abcdefg_out[6]
    AB7                                                               r  abcdefg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_seg7ctrl/c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.421ns (64.047%)  route 0.797ns (35.953%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.623     1.570    DUT_seg7ctrl/mclk_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  DUT_seg7ctrl/c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     1.711 r  DUT_seg7ctrl/c_reg_reg/Q
                         net (fo=11, routed)          0.360     2.071    DUT_velocity_reader/c_out_OBUF
    SLICE_X0Y4           LUT5 (Prop_lut5_I3_O)        0.045     2.116 r  DUT_velocity_reader/abcdefg_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.437     2.553    abcdefg_out_OBUF[3]
    AA4                  OBUF (Prop_obuf_I_O)         1.235     3.788 r  abcdefg_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.788    abcdefg_out[3]
    AA4                                                               r  abcdefg_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_seg7ctrl/c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.428ns (63.750%)  route 0.812ns (36.250%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.623     1.570    DUT_seg7ctrl/mclk_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  DUT_seg7ctrl/c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     1.711 r  DUT_seg7ctrl/c_reg_reg/Q
                         net (fo=11, routed)          0.320     2.031    DUT_velocity_reader/c_out_OBUF
    SLICE_X0Y4           LUT6 (Prop_lut6_I4_O)        0.045     2.076 r  DUT_velocity_reader/abcdefg_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.492     2.568    abcdefg_out_OBUF[5]
    AB6                  OBUF (Prop_obuf_I_O)         1.242     3.810 r  abcdefg_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.810    abcdefg_out[5]
    AB6                                                               r  abcdefg_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT_velocity_reader/moving_sum_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            abcdefg_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.469ns (65.181%)  route 0.785ns (34.819%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.624     1.571    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X4Y2           FDCE                                         r  DUT_velocity_reader/moving_sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.164     1.735 f  DUT_velocity_reader/moving_sum_reg[11]/Q
                         net (fo=28, routed)          0.211     1.946    DUT_velocity_reader/moving_sum[11]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.045     1.991 r  DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           0.141     2.132    DUT_velocity_reader/abcdefg_out_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I2_O)        0.045     2.177 r  DUT_velocity_reader/abcdefg_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.433     2.610    abcdefg_out_OBUF[4]
    Y4                   OBUF (Prop_obuf_I_O)         1.215     3.825 r  abcdefg_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.825    abcdefg_out[4]
    Y4                                                                r  abcdefg_out[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay           140 Endpoints
Min Delay           140 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_input_synchronizer/SB_synch_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.906ns  (logic 1.609ns (18.071%)  route 7.297ns (81.929%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=110, routed)         7.297     8.756    DUT_input_synchronizer/reset_IBUF
    SLICE_X6Y5           LUT2 (Prop_lut2_I1_O)        0.150     8.906 r  DUT_input_synchronizer/SB_synch_i_1/O
                         net (fo=1, routed)           0.000     8.906    DUT_input_synchronizer/SB_synch_i_1_n_0
    SLICE_X6Y5           FDRE                                         r  DUT_input_synchronizer/SB_synch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.655     5.138    DUT_input_synchronizer/mclk_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  DUT_input_synchronizer/SB_synch_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_input_synchronizer/SA_synch_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.880ns  (logic 1.583ns (17.831%)  route 7.297ns (82.169%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=110, routed)         7.297     8.756    DUT_input_synchronizer/reset_IBUF
    SLICE_X6Y5           LUT2 (Prop_lut2_I1_O)        0.124     8.880 r  DUT_input_synchronizer/SA_synch_i_1/O
                         net (fo=1, routed)           0.000     8.880    DUT_input_synchronizer/SA_synch_i_1_n_0
    SLICE_X6Y5           FDRE                                         r  DUT_input_synchronizer/SA_synch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.655     5.138    DUT_input_synchronizer/mclk_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  DUT_input_synchronizer/SA_synch_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_quadrature_decoder/FSM_sequential_current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.797ns  (logic 1.459ns (16.590%)  route 7.338ns (83.410%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=110, routed)         7.338     8.797    DUT_quadrature_decoder/reset_IBUF
    SLICE_X7Y2           FDCE                                         f  DUT_quadrature_decoder/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.656     5.139    DUT_quadrature_decoder/mclk_IBUF_BUFG
    SLICE_X7Y2           FDCE                                         r  DUT_quadrature_decoder/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_quadrature_decoder/FSM_sequential_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.797ns  (logic 1.459ns (16.590%)  route 7.338ns (83.410%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=110, routed)         7.338     8.797    DUT_quadrature_decoder/reset_IBUF
    SLICE_X7Y2           FDCE                                         f  DUT_quadrature_decoder/FSM_sequential_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.656     5.139    DUT_quadrature_decoder/mclk_IBUF_BUFG
    SLICE_X7Y2           FDCE                                         r  DUT_quadrature_decoder/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_quadrature_decoder/FSM_sequential_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.797ns  (logic 1.459ns (16.590%)  route 7.338ns (83.410%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=110, routed)         7.338     8.797    DUT_quadrature_decoder/reset_IBUF
    SLICE_X6Y2           FDCE                                         f  DUT_quadrature_decoder/FSM_sequential_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.656     5.139    DUT_quadrature_decoder/mclk_IBUF_BUFG
    SLICE_X6Y2           FDCE                                         r  DUT_quadrature_decoder/FSM_sequential_current_state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_velocity_reader/rcount_reg[12]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.732ns  (logic 1.459ns (16.713%)  route 7.273ns (83.287%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=110, routed)         7.273     8.732    DUT_velocity_reader/reset_IBUF
    SLICE_X7Y6           FDCE                                         f  DUT_velocity_reader/rcount_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.655     5.138    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X7Y6           FDCE                                         r  DUT_velocity_reader/rcount_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_velocity_reader/rcount_reg[13]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.732ns  (logic 1.459ns (16.713%)  route 7.273ns (83.287%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=110, routed)         7.273     8.732    DUT_velocity_reader/reset_IBUF
    SLICE_X7Y6           FDCE                                         f  DUT_velocity_reader/rcount_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.655     5.138    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X7Y6           FDCE                                         r  DUT_velocity_reader/rcount_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_velocity_reader/rcount_reg[14]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.732ns  (logic 1.459ns (16.713%)  route 7.273ns (83.287%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=110, routed)         7.273     8.732    DUT_velocity_reader/reset_IBUF
    SLICE_X7Y6           FDCE                                         f  DUT_velocity_reader/rcount_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.655     5.138    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X7Y6           FDCE                                         r  DUT_velocity_reader/rcount_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_velocity_reader/rcount_reg[15]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.732ns  (logic 1.459ns (16.713%)  route 7.273ns (83.287%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=110, routed)         7.273     8.732    DUT_velocity_reader/reset_IBUF
    SLICE_X7Y6           FDCE                                         f  DUT_velocity_reader/rcount_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.655     5.138    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X7Y6           FDCE                                         r  DUT_velocity_reader/rcount_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_velocity_reader/rcount_reg[4]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.660ns  (logic 1.459ns (16.853%)  route 7.200ns (83.147%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  reset_IBUF_inst/O
                         net (fo=110, routed)         7.200     8.660    DUT_velocity_reader/reset_IBUF
    SLICE_X7Y4           FDCE                                         f  DUT_velocity_reader/rcount_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.655     5.138    DUT_velocity_reader/mclk_IBUF_BUFG
    SLICE_X7Y4           FDCE                                         r  DUT_velocity_reader/rcount_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SA
                            (input port)
  Destination:            DUT_input_synchronizer/ffa_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.266ns (21.412%)  route 0.978ns (78.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SA (IN)
                         net (fo=0)                   0.000     0.000    SA
    V10                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SA_IBUF_inst/O
                         net (fo=1, routed)           0.978     1.245    DUT_input_synchronizer/SA_IBUF
    SLICE_X0Y5           FDRE                                         r  DUT_input_synchronizer/ffa_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.893     2.087    DUT_input_synchronizer/mclk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  DUT_input_synchronizer/ffa_reg/C

Slack:                    inf
  Source:                 SB
                            (input port)
  Destination:            DUT_input_synchronizer/ffb_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.332ns  (logic 0.350ns (26.241%)  route 0.983ns (73.759%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  SB (IN)
                         net (fo=0)                   0.000     0.000    SB
    W8                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SB_IBUF_inst/O
                         net (fo=1, routed)           0.983     1.332    DUT_input_synchronizer/SB_IBUF
    SLICE_X0Y5           FDRE                                         r  DUT_input_synchronizer/ffb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.893     2.087    DUT_input_synchronizer/mclk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  DUT_input_synchronizer/ffb_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_pulse_width_modulator/counter_reg[12]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.573ns  (logic 0.227ns (8.841%)  route 2.345ns (91.159%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  reset_IBUF_inst/O
                         net (fo=110, routed)         2.345     2.573    DUT_pulse_width_modulator/reset_IBUF
    SLICE_X2Y37          FDCE                                         f  DUT_pulse_width_modulator/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.889     2.083    DUT_pulse_width_modulator/mclk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  DUT_pulse_width_modulator/counter_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_pulse_width_modulator/counter_reg[13]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.573ns  (logic 0.227ns (8.841%)  route 2.345ns (91.159%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  reset_IBUF_inst/O
                         net (fo=110, routed)         2.345     2.573    DUT_pulse_width_modulator/reset_IBUF
    SLICE_X2Y37          FDCE                                         f  DUT_pulse_width_modulator/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.889     2.083    DUT_pulse_width_modulator/mclk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  DUT_pulse_width_modulator/counter_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_pulse_width_modulator/counter_reg[10]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.637ns  (logic 0.227ns (8.625%)  route 2.410ns (91.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  reset_IBUF_inst/O
                         net (fo=110, routed)         2.410     2.637    DUT_pulse_width_modulator/reset_IBUF
    SLICE_X2Y36          FDCE                                         f  DUT_pulse_width_modulator/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.888     2.082    DUT_pulse_width_modulator/mclk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  DUT_pulse_width_modulator/counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_pulse_width_modulator/counter_reg[11]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.637ns  (logic 0.227ns (8.625%)  route 2.410ns (91.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  reset_IBUF_inst/O
                         net (fo=110, routed)         2.410     2.637    DUT_pulse_width_modulator/reset_IBUF
    SLICE_X2Y36          FDCE                                         f  DUT_pulse_width_modulator/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.888     2.082    DUT_pulse_width_modulator/mclk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  DUT_pulse_width_modulator/counter_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_pulse_width_modulator/counter_reg[8]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.637ns  (logic 0.227ns (8.625%)  route 2.410ns (91.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  reset_IBUF_inst/O
                         net (fo=110, routed)         2.410     2.637    DUT_pulse_width_modulator/reset_IBUF
    SLICE_X2Y36          FDCE                                         f  DUT_pulse_width_modulator/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.888     2.082    DUT_pulse_width_modulator/mclk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  DUT_pulse_width_modulator/counter_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_pulse_width_modulator/counter_reg[9]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.637ns  (logic 0.227ns (8.625%)  route 2.410ns (91.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  reset_IBUF_inst/O
                         net (fo=110, routed)         2.410     2.637    DUT_pulse_width_modulator/reset_IBUF
    SLICE_X2Y36          FDCE                                         f  DUT_pulse_width_modulator/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.888     2.082    DUT_pulse_width_modulator/mclk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  DUT_pulse_width_modulator/counter_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_pulse_width_modulator/FSM_sequential_current_state_reg[0]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.707ns  (logic 0.227ns (8.402%)  route 2.480ns (91.598%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  reset_IBUF_inst/O
                         net (fo=110, routed)         2.480     2.707    DUT_pulse_width_modulator/reset_IBUF
    SLICE_X2Y38          FDCE                                         f  DUT_pulse_width_modulator/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.891     2.085    DUT_pulse_width_modulator/mclk_IBUF_BUFG
    SLICE_X2Y38          FDCE                                         r  DUT_pulse_width_modulator/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DUT_pulse_width_modulator/counter_reg[4]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.769ns  (logic 0.227ns (8.215%)  route 2.541ns (91.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  reset_IBUF_inst/O
                         net (fo=110, routed)         2.541     2.769    DUT_pulse_width_modulator/reset_IBUF
    SLICE_X2Y35          FDCE                                         f  DUT_pulse_width_modulator/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.888     2.082    DUT_pulse_width_modulator/mclk_IBUF_BUFG
    SLICE_X2Y35          FDCE                                         r  DUT_pulse_width_modulator/counter_reg[4]/C





