Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Apr 21 01:27:50 2019
| Host         : natchanon-MacBookPro running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file start_screen_test_control_sets_placed.rpt
| Design       : start_screen_test
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |   139 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           19 |
|      2 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------+------------------+------------------+----------------+
|         Clock Signal         | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------+---------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG               |               |                  |                1 |              1 |
|  genblk1[9].c1/outClk_reg_0  |               |                  |                1 |              1 |
|  genblk1[12].c1/outClk_reg_0 |               |                  |                1 |              1 |
|  genblk1[10].c1/outClk_reg_0 |               |                  |                1 |              1 |
|  genblk1[3].c1/outClk_reg_0  |               |                  |                1 |              1 |
|  genblk1[2].c1/outClk_reg_0  |               |                  |                1 |              1 |
|  genblk1[0].c1/outClk_reg_0  |               |                  |                1 |              1 |
|  genblk1[6].c1/outClk_reg_0  |               |                  |                1 |              1 |
|  genblk1[8].c1/outClk_reg_0  |               |                  |                1 |              1 |
|  genblk1[13].c1/outClk_reg_0 |               |                  |                1 |              1 |
|  genblk1[11].c1/outClk_reg_0 |               |                  |                1 |              1 |
|  genblk1[1].c1/outClk_reg_0  |               |                  |                1 |              1 |
|  genblk1[17].c1/outClk_reg_0 |               |                  |                1 |              1 |
|  genblk1[16].c1/outClk_reg_0 |               |                  |                1 |              1 |
|  genblk1[15].c1/outClk_reg_0 |               |                  |                1 |              1 |
|  genblk1[14].c1/outClk_reg_0 |               |                  |                1 |              1 |
|  genblk1[5].c1/outClk_reg_0  |               |                  |                1 |              1 |
|  genblk1[7].c1/outClk_reg_0  |               |                  |                1 |              1 |
|  genblk1[4].c1/outClk_reg_0  |               |                  |                1 |              1 |
|  c2/CLK                      |               |                  |                1 |              2 |
+------------------------------+---------------+------------------+------------------+----------------+


