#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jun  1 11:02:15 2023
# Process ID: 23388
# Current directory: C:/Users/Julia/Desktop/hdmi_vga_zybo2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16924 C:\Users\Julia\Desktop\hdmi_vga_zybo2\hdmi_vga_zybo.xpr
# Log file: C:/Users/Julia/Desktop/hdmi_vga_zybo2/vivado.log
# Journal file: C:/Users/Julia/Desktop/hdmi_vga_zybo2\vivado.jou
# Running On: LAPTOP-73BI56TU, OS: Windows, CPU Frequency: 2895 MHz, CPU Physical cores: 16, Host memory: 16559 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/Julia/Desktop/cenip'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/cenip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 1344.145 ; gain = 420.484
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/Julia/Desktop/ak.coe] -no_script -reset -force -quiet
remove_files  c:/Users/Julia/Desktop/ak.coe
export_ip_user_files -of_objects  [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/suma_ak/suma_ak.xci] -no_script -reset -force -quiet
remove_files  -fileset suma_ak C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/suma_ak/suma_ak.xci
INFO: [Project 1-386] Moving file 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/suma_ak/suma_ak.xci' from fileset 'suma_ak' to fileset 'sources_1'.
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/vp.v:166]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/vp.v:166]
update_module_reference hdmi_vga_vp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/cenip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Reading block design file <C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd>...
Adding component instance block -- digilentinc.com:ip:rgb2vga:1.0 - rgb2vga_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- digilentinc.com:ip:dvi2rgb:2.0 - dvi2rgb_0
Adding component instance block -- xilinx.com:module_ref:vp:1.0 - vp_0
Successfully read diagram <hdmi_vga> from block design file <C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd>
Upgrading 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
Wrote  : <C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ui/bd_390e6c89.ui> 
upgrade_ip: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1516.223 ; gain = 143.156
update_module_reference: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1516.223 ; gain = 143.156
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/utils_1/imports/synth_1/hdmi_vga_wrapper.dcp with file C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/synth_1/hdmi_vga_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_2/median5x5_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci' is already up-to-date
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pVDE has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pData has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pHSync has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pVSync has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.v
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/sim/hdmi_vga.v
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block vp_0 .
Exporting to file c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hw_handoff/hdmi_vga.hwh
Generated Hardware Definition File c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.hwdef
[Thu Jun  1 11:04:06 2023] Launched hdmi_vga_vp_0_0_synth_1, synth_1...
Run output will be captured here:
hdmi_vga_vp_0_0_synth_1: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/runme.log
synth_1: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/synth_1/runme.log
[Thu Jun  1 11:04:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1730.746 ; gain = 214.523
WARNING: [HDL 9-3756] overwriting previous definition of module 'delayLineBRAM_WP' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/delayLineBRAM_WP.v:21]
WARNING: [HDL 9-3756] overwriting previous definition of module 'delay_line' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/delay_line.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'median5x5' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/median5x5.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'single_register' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/single_register.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'delayLineBRAM_WP' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/delayLineBRAM_WP.v:21]
WARNING: [HDL 9-3756] overwriting previous definition of module 'delay_line' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/delay_line.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'median5x5' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/median5x5.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'single_register' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/single_register.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'delayLineBRAM_WP' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/delayLineBRAM_WP.v:21]
WARNING: [HDL 9-3756] overwriting previous definition of module 'delay_line' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/delay_line.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'median5x5' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/median5x5.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'single_register' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/single_register.v:23]
generate_target all [get_files  C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
export_ip_user_files -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
launch_runs hdmi_vga_vp_0_0_synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_2/median5x5_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci' is already up-to-date
[Thu Jun  1 11:08:18 2023] Launched hdmi_vga_vp_0_0_synth_1...
Run output will be captured here: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -directory C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
export_ip_user_files -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
launch_runs hdmi_vga_vp_0_0_synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_2/median5x5_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci' is already up-to-date
[Thu Jun  1 11:11:44 2023] Launched hdmi_vga_vp_0_0_synth_1...
Run output will be captured here: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -directory C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [HDL 9-3756] overwriting previous definition of module 'delayLineBRAM_WP' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/delayLineBRAM_WP.v:21]
WARNING: [HDL 9-3756] overwriting previous definition of module 'delay_line' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/delay_line.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'median5x5' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/median5x5.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'single_register' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/single_register.v:23]
update_module_reference hdmi_vga_vp_0_0
WARNING: [HDL 9-3756] overwriting previous definition of module 'delayLineBRAM_WP' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/delayLineBRAM_WP.v:21]
WARNING: [HDL 9-3756] overwriting previous definition of module 'delay_line' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/delay_line.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'median5x5' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/median5x5.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'single_register' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/single_register.v:23]
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/cenip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
WARNING: [HDL 9-3756] overwriting previous definition of module 'delayLineBRAM_WP' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/delayLineBRAM_WP.v:21]
WARNING: [HDL 9-3756] overwriting previous definition of module 'delay_line' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/delay_line.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'median5x5' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/median5x5.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'single_register' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/single_register.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'delayLineBRAM_WP' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/delayLineBRAM_WP.v:21]
WARNING: [HDL 9-3756] overwriting previous definition of module 'delay_line' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/delay_line.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'median5x5' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/median5x5.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'single_register' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/single_register.v:23]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/cenip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [Vivado 12-5457] ref source:C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_2/median5x5_0.xci
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_2/median5x5_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'median5x5_0'...
INFO: [Vivado 12-5457] ref source:C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'thresh_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'rgb2ycbcr_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'divider_32_20_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_hdmi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.sim/sim_1/behav/xsim/LUT.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.sim/sim_1/behav/xsim/ak.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1080p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_1280_1024_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.sim/sim_1/behav/xsim/dgl_720p_cea.data'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.sim/sim_1/behav/xsim/lut.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.sim/sim_1/behav/xsim/lut.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.sim/sim_1/behav/xsim/geirangerfjord_64.ppm'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.sim/sim_1/behav/xsim/reka.ppm'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.sim/sim_1/behav/xsim/testowy.ppm'
INFO: [SIM-utils-43] Exported 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.sim/sim_1/behav/xsim/testowy2.ppm'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [Vivado 12-5357] 'setup' step aborted
update_module_reference hdmi_vga_vp_0_0
WARNING: [HDL 9-3756] overwriting previous definition of module 'delayLineBRAM_WP' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/delayLineBRAM_WP.v:21]
WARNING: [HDL 9-3756] overwriting previous definition of module 'delay_line' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/delay_line.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'median5x5' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/median5x5.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'single_register' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/single_register.v:23]
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/cenip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
WARNING: [HDL 9-3756] overwriting previous definition of module 'delayLineBRAM_WP' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/delayLineBRAM_WP.v:21]
WARNING: [HDL 9-3756] overwriting previous definition of module 'delay_line' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/delay_line.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'median5x5' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/median5x5.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'single_register' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/single_register.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'delayLineBRAM_WP' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/delayLineBRAM_WP.v:21]
WARNING: [HDL 9-3756] overwriting previous definition of module 'delay_line' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/delay_line.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'median5x5' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/median5x5.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'single_register' [c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_2/src/single_register.v:23]
export_ip_user_files -of_objects  [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_2/median5x5_0.xci] -no_script -reset -force -quiet
remove_files  -fileset median5x5_0 C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_2/median5x5_0.xci
INFO: [Project 1-386] Moving file 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_2/median5x5_0.xci' from fileset 'median5x5_0' to fileset 'sources_1'.
update_module_reference hdmi_vga_vp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/cenip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
create_ip -name median5x5 -vendor xilinx.com -library user -version 1.0 -module_name median5x5_0
set_property CONFIG.H_SIZE {1650} [get_ips median5x5_0]
generate_target {instantiation_template} [get_files c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_3/median5x5_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'median5x5_0'...
generate_target all [get_files  c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_3/median5x5_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'median5x5_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'median5x5_0'...
catch { config_ip_cache -export [get_ips -all median5x5_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: median5x5_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry bb00ff0197fc61b5 to dir: c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/ip/2022.2/b/b/bb00ff0197fc61b5/median5x5_0.dcp to c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_3/median5x5_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_3/median5x5_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/ip/2022.2/b/b/bb00ff0197fc61b5/median5x5_0_sim_netlist.v to c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_3/median5x5_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_3/median5x5_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/ip/2022.2/b/b/bb00ff0197fc61b5/median5x5_0_sim_netlist.vhdl to c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_3/median5x5_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_3/median5x5_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/ip/2022.2/b/b/bb00ff0197fc61b5/median5x5_0_stub.v to c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_3/median5x5_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_3/median5x5_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/ip/2022.2/b/b/bb00ff0197fc61b5/median5x5_0_stub.vhdl to c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_3/median5x5_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/median5x5_0_3/median5x5_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP median5x5_0, cache-ID = bb00ff0197fc61b5; cache size = 41.490 MB.
export_ip_user_files -of_objects [get_files c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_3/median5x5_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_3/median5x5_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_3/median5x5_0.xci'
export_simulation -of_objects [get_files c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_3/median5x5_0.xci] -directory C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference hdmi_vga_vp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/cenip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
update_compile_order -fileset sources_1
update_module_reference hdmi_vga_vp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/cenip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
generate_target all [get_files  C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pVDE has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pData has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pHSync has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pVSync has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.v
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/sim/hdmi_vga.v
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block vp_0 .
Exporting to file c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hw_handoff/hdmi_vga.hwh
Generated Hardware Definition File c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.hwdef
export_ip_user_files -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
launch_runs hdmi_vga_vp_0_0_synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_3/median5x5_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci' is already up-to-date
[Thu Jun  1 11:15:05 2023] Launched hdmi_vga_vp_0_0_synth_1...
Run output will be captured here: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -directory C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
import_files -force -norecurse C:/Users/Julia/Desktop/delayLineBRAM_WP.v
update_module_reference hdmi_vga_vp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/cenip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pVDE has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pData has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pHSync has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pVSync has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
Wrote  : <C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ui/bd_390e6c89.ui> 
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.v
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/sim/hdmi_vga.v
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block vp_0 .
Exporting to file c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hw_handoff/hdmi_vga.hwh
Generated Hardware Definition File c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.hwdef
export_ip_user_files -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
launch_runs hdmi_vga_vp_0_0_synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_3/median5x5_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci' is already up-to-date
[Thu Jun  1 11:18:42 2023] Launched hdmi_vga_vp_0_0_synth_1...
Run output will be captured here: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -directory C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/cenip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
update_module_reference hdmi_vga_vp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/cenip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
Wrote  : <C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ui/bd_390e6c89.ui> 
upgrade_ip -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
Upgrading 'median5x5_0'
INFO: [IP_Flow 19-3422] Upgraded median5x5_0 (median5x5_v1_0 1.0) from revision 3 to revision 4
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'median5x5_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
generate_target all [get_files  c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_3/median5x5_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'median5x5_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'median5x5_0'...
catch { config_ip_cache -export [get_ips -all median5x5_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: median5x5_0
export_ip_user_files -of_objects [get_files c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_3/median5x5_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_3/median5x5_0.xci]
launch_runs median5x5_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: median5x5_0
[Thu Jun  1 11:36:09 2023] Launched median5x5_0_synth_1...
Run output will be captured here: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/median5x5_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_3/median5x5_0.xci] -directory C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference hdmi_vga_vp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/cenip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
update_compile_order -fileset sources_1
update_module_reference hdmi_vga_vp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/cenip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
export_ip_user_files -of_objects  [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/imports/Desktop/delayLineBRAM_WP.v] -no_script -reset -force -quiet
remove_files  C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/imports/Desktop/delayLineBRAM_WP.v
import_files -norecurse C:/Users/Julia/Desktop/delayLinieBRAM_WP.v
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Operating_Mode_A {READ_FIRST} \
  CONFIG.Write_Depth_A {2048} \
  CONFIG.Write_Width_A {17} \
] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
generate_target all [get_files  c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_0
export_ip_user_files -of_objects [get_files c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs blk_mem_gen_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_0
[Thu Jun  1 11:38:21 2023] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_3/median5x5_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci' is already up-to-date
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pVDE has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pData has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pHSync has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pVSync has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.v
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/sim/hdmi_vga.v
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block vp_0 .
Exporting to file c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hw_handoff/hdmi_vga.hwh
Generated Hardware Definition File c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.hwdef
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'launch_runs' was cancelled
update_module_reference hdmi_vga_vp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/cenip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
Wrote  : <C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ui/bd_390e6c89.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_3/median5x5_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci' is already up-to-date
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pVDE has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pData has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pHSync has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pVSync has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.v
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/sim/hdmi_vga.v
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block vp_0 .
Exporting to file c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hw_handoff/hdmi_vga.hwh
Generated Hardware Definition File c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.hwdef
[Thu Jun  1 11:39:09 2023] Launched hdmi_vga_vp_0_0_synth_1, synth_1...
Run output will be captured here:
hdmi_vga_vp_0_0_synth_1: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/runme.log
synth_1: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/synth_1/runme.log
[Thu Jun  1 11:39:09 2023] Launched impl_1...
Run output will be captured here: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1863.820 ; gain = 0.000
generate_target all [get_files  C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
export_ip_user_files -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
launch_runs hdmi_vga_vp_0_0_synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_3/median5x5_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci' is already up-to-date
[Thu Jun  1 11:41:02 2023] Launched hdmi_vga_vp_0_0_synth_1...
Run output will be captured here: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -directory C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference hdmi_vga_vp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/cenip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_3/median5x5_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci' is already up-to-date
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pVDE has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pData has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pHSync has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pVSync has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.v
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/sim/hdmi_vga.v
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block vp_0 .
Exporting to file c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hw_handoff/hdmi_vga.hwh
Generated Hardware Definition File c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.hwdef
[Thu Jun  1 11:42:18 2023] Launched hdmi_vga_vp_0_0_synth_1, synth_1...
Run output will be captured here:
hdmi_vga_vp_0_0_synth_1: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/runme.log
synth_1: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/synth_1/runme.log
[Thu Jun  1 11:42:18 2023] Launched impl_1...
Run output will be captured here: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/blk_mem_gen_0_synth_1

INFO: [Project 1-386] Moving file 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' from fileset 'blk_mem_gen_0' to fileset 'sources_1'.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name delayLineBRAM_WP
set_property -dict [list \
  CONFIG.Component_Name {delayLineBRAM_WP} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Operating_Mode_A {READ_FIRST} \
  CONFIG.Write_Depth_A {2048} \
  CONFIG.Write_Width_A {17} \
] [get_ips delayLineBRAM_WP]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'delayLineBRAM_WP' to 'delayLineBRAM_WP' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM_WP/delayLineBRAM_WP.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'delayLineBRAM_WP'...
generate_target all [get_files  c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM_WP/delayLineBRAM_WP.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'delayLineBRAM_WP'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'delayLineBRAM_WP'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'delayLineBRAM_WP'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'delayLineBRAM_WP'...
catch { config_ip_cache -export [get_ips -all delayLineBRAM_WP] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: delayLineBRAM_WP
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 69855a242dc91f0f to dir: c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/delayLineBRAM_WP
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/ip/2022.2/6/9/69855a242dc91f0f/blk_mem_gen_0.dcp to c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/delayLineBRAM_WP/delayLineBRAM_WP.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/delayLineBRAM_WP/delayLineBRAM_WP.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/ip/2022.2/6/9/69855a242dc91f0f/blk_mem_gen_0_sim_netlist.v to c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/delayLineBRAM_WP/delayLineBRAM_WP_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/delayLineBRAM_WP/delayLineBRAM_WP_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/ip/2022.2/6/9/69855a242dc91f0f/blk_mem_gen_0_sim_netlist.vhdl to c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/delayLineBRAM_WP/delayLineBRAM_WP_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/delayLineBRAM_WP/delayLineBRAM_WP_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/ip/2022.2/6/9/69855a242dc91f0f/blk_mem_gen_0_stub.v to c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/delayLineBRAM_WP/delayLineBRAM_WP_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/delayLineBRAM_WP/delayLineBRAM_WP_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/ip/2022.2/6/9/69855a242dc91f0f/blk_mem_gen_0_stub.vhdl to c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/delayLineBRAM_WP/delayLineBRAM_WP_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/delayLineBRAM_WP/delayLineBRAM_WP_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP delayLineBRAM_WP, cache-ID = 69855a242dc91f0f; cache size = 41.933 MB.
export_ip_user_files -of_objects [get_files c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM_WP/delayLineBRAM_WP.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM_WP/delayLineBRAM_WP.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM_WP/delayLineBRAM_WP.xci'
export_simulation -of_objects [get_files c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM_WP/delayLineBRAM_WP.xci] -directory C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-01:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1888.801 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279786022A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 4044.797 ; gain = 2155.996
set_property PROGRAM.FILE {C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file []. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z010_1 and the probes file(s) .
The device design has 2 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
export_ip_user_files -of_objects  [get_files c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM_WP/delayLineBRAM_WP.xci] -no_script -reset -force -quiet
remove_files  c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM_WP/delayLineBRAM_WP.xci
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name delayLineBRAM
set_property -dict [list \
  CONFIG.Component_Name {delayLineBRAM} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Operating_Mode_A {READ_FIRST} \
  CONFIG.Write_Depth_A {2048} \
  CONFIG.Write_Width_A {17} \
] [get_ips delayLineBRAM]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'delayLineBRAM' to 'delayLineBRAM' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'delayLineBRAM'...
generate_target all [get_files  c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'delayLineBRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'delayLineBRAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'delayLineBRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'delayLineBRAM'...
catch { config_ip_cache -export [get_ips -all delayLineBRAM] }
WARNING: [Coretcl 2-1822] config_ip_cache: ignoring specified IP instance 'delayLineBRAM'; does not support IP Caching: IP instance does not support OOC synthesis.
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP delayLineBRAM
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: delayLineBRAM
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 69855a242dc91f0f to dir: c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/delayLineBRAM
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/ip/2022.2/6/9/69855a242dc91f0f/blk_mem_gen_0.dcp to c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/delayLineBRAM/delayLineBRAM.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/delayLineBRAM/delayLineBRAM.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/ip/2022.2/6/9/69855a242dc91f0f/blk_mem_gen_0_sim_netlist.v to c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/delayLineBRAM/delayLineBRAM_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/delayLineBRAM/delayLineBRAM_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/ip/2022.2/6/9/69855a242dc91f0f/blk_mem_gen_0_sim_netlist.vhdl to c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/delayLineBRAM/delayLineBRAM_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/delayLineBRAM/delayLineBRAM_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/ip/2022.2/6/9/69855a242dc91f0f/blk_mem_gen_0_stub.v to c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/delayLineBRAM/delayLineBRAM_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/delayLineBRAM/delayLineBRAM_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/ip/2022.2/6/9/69855a242dc91f0f/blk_mem_gen_0_stub.vhdl to c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/delayLineBRAM/delayLineBRAM_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/ip/delayLineBRAM/delayLineBRAM_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP delayLineBRAM, cache-ID = 69855a242dc91f0f; cache size = 41.933 MB.
export_ip_user_files -of_objects [get_files c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci'
export_simulation -of_objects [get_files c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci] -directory C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/utils_1/imports/synth_1/hdmi_vga_wrapper.dcp with file C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/synth_1/hdmi_vga_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_3/median5x5_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci' is already up-to-date
[Thu Jun  1 11:51:52 2023] Launched synth_1...
Run output will be captured here: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/synth_1/runme.log
[Thu Jun  1 11:51:52 2023] Launched impl_1...
Run output will be captured here: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file []. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z010_1 and the probes file(s) .
The device design has 2 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
update_module_reference hdmi_vga_vp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/cenip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/utils_1/imports/synth_1/hdmi_vga_wrapper.dcp with file C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/synth_1/hdmi_vga_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_3/median5x5_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci' is already up-to-date
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pVDE has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pData has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pHSync has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pVSync has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.v
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/sim/hdmi_vga.v
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block vp_0 .
Exporting to file c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hw_handoff/hdmi_vga.hwh
Generated Hardware Definition File c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.hwdef
[Thu Jun  1 12:00:58 2023] Launched hdmi_vga_vp_0_0_synth_1, synth_1...
Run output will be captured here:
hdmi_vga_vp_0_0_synth_1: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/runme.log
synth_1: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/synth_1/runme.log
[Thu Jun  1 12:00:58 2023] Launched impl_1...
Run output will be captured here: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/impl_1/runme.log
generate_target all [get_files  C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
export_ip_user_files -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
launch_runs hdmi_vga_vp_0_0_synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_3/median5x5_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci' is already up-to-date
[Thu Jun  1 12:01:44 2023] Launched hdmi_vga_vp_0_0_synth_1...
Run output will be captured here: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -directory C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/synth_1

reset_run hdmi_vga_vp_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_3/median5x5_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci' is already up-to-date
[Thu Jun  1 12:04:29 2023] Launched hdmi_vga_vp_0_0_synth_1, synth_1...
Run output will be captured here:
hdmi_vga_vp_0_0_synth_1: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/runme.log
synth_1: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/synth_1/runme.log
[Thu Jun  1 12:04:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/impl_1/runme.log
update_module_reference hdmi_vga_vp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/cenip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
Wrote  : <C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ui/bd_390e6c89.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_3/median5x5_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci' is already up-to-date
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pVDE has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pData has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pHSync has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pVSync has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.v
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/sim/hdmi_vga.v
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block vp_0 .
Exporting to file c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hw_handoff/hdmi_vga.hwh
Generated Hardware Definition File c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.hwdef
[Thu Jun  1 12:06:09 2023] Launched hdmi_vga_vp_0_0_synth_1, synth_1...
Run output will be captured here:
hdmi_vga_vp_0_0_synth_1: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/runme.log
synth_1: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/synth_1/runme.log
[Thu Jun  1 12:06:09 2023] Launched impl_1...
Run output will be captured here: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/imports/sources_1/new/close.v] -no_script -reset -force -quiet
remove_files  C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/imports/sources_1/new/close.v
close [ open C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/close.v w ]
add_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/close.v
update_compile_order -fileset sources_1
update_module_reference hdmi_vga_vp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/cenip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
Wrote  : <C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ui/bd_390e6c89.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_3/median5x5_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci' is already up-to-date
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pVDE has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pData has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pHSync has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pVSync has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.v
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/sim/hdmi_vga.v
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block vp_0 .
Exporting to file c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hw_handoff/hdmi_vga.hwh
Generated Hardware Definition File c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.hwdef
[Thu Jun  1 12:07:59 2023] Launched hdmi_vga_vp_0_0_synth_1, synth_1...
Run output will be captured here:
hdmi_vga_vp_0_0_synth_1: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/runme.log
synth_1: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/synth_1/runme.log
[Thu Jun  1 12:07:59 2023] Launched impl_1...
Run output will be captured here: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/imports/sources_1/imports/Downloads/dylatacja.v] -no_script -reset -force -quiet
remove_files  C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/imports/sources_1/imports/Downloads/dylatacja.v
update_compile_order -fileset sources_1
close [ open C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/dylatacja.v w ]
add_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/dylatacja.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/imports/sources_1/imports/Downloads/erozja.v] -no_script -reset -force -quiet
remove_files  C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/imports/sources_1/imports/Downloads/erozja.v
close [ open C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/erozja.v w ]
add_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/erozja.v
update_compile_order -fileset sources_1
WARNING: [HDL 9-3756] overwriting previous definition of module 'close' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/erozja.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'close' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/erozja.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'close' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/erozja.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'close' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/erozja.v:23]
export_ip_user_files -of_objects  [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/dylatacja.v] -no_script -reset -force -quiet
remove_files  C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/dylatacja.v
WARNING: [HDL 9-3756] overwriting previous definition of module 'close' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/erozja.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'close' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/erozja.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'close' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/erozja.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'close' [C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/erozja.v:23]
update_compile_order -fileset sources_1
close [ open C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/dylat.v w ]
add_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/dylat.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/erozja.v] -no_script -reset -force -quiet
remove_files  C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/erozja.v
update_compile_order -fileset sources_1
close [ open C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/erosion.v w ]
add_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/erosion.v
update_compile_order -fileset sources_1
update_module_reference hdmi_vga_vp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/cenip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
export_ip_user_files -of_objects  [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/close.v] -no_script -reset -force -quiet
remove_files  C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/close.v
update_compile_order -fileset sources_1
close [ open C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/closing.v w ]
add_files C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/new/closing.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_module_reference hdmi_vga_vp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/cenip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_3/median5x5_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci' is already up-to-date
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pVDE has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pData has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pHSync has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pVSync has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.v
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/sim/hdmi_vga.v
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block vp_0 .
Exporting to file c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hw_handoff/hdmi_vga.hwh
Generated Hardware Definition File c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.hwdef
[Thu Jun  1 12:17:50 2023] Launched hdmi_vga_vp_0_0_synth_1, synth_1...
Run output will be captured here:
hdmi_vga_vp_0_0_synth_1: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/runme.log
synth_1: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/synth_1/runme.log
[Thu Jun  1 12:17:50 2023] Launched impl_1...
Run output will be captured here: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4152.500 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file []. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z010_1 and the probes file(s) .
The device design has 2 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
update_module_reference hdmi_vga_vp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/ip_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/divider_32_20_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/Projekty/accum'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/threshold_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Julia/Desktop/SR/filtr_ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Julia/Desktop/cenip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/utils_1/imports/synth_1/hdmi_vga_wrapper.dcp with file C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/synth_1/hdmi_vga_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0_3/median5x5_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_2/thresh_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0_1/divider_32_20_0.xci' is already up-to-date
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pVDE has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pData has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pHSync has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
WARNING: [BD 41-1271] The connection to the pin: /dvi2rgb_0/vid_pVSync has been overridden by the user. This pin will not be connected as a part of the interface connection: dvi2rgb_0_RGB 
Wrote  : <C:\Users\Julia\Desktop\hdmi_vga_zybo2\hdmi_vga_zybo.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.v
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/sim/hdmi_vga.v
Verilog Output written to : c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block vp_0 .
Exporting to file c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/hw_handoff/hdmi_vga.hwh
Generated Hardware Definition File c:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.hwdef
[Thu Jun  1 12:26:59 2023] Launched hdmi_vga_vp_0_0_synth_1, synth_1...
Run output will be captured here:
hdmi_vga_vp_0_0_synth_1: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/runme.log
synth_1: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/synth_1/runme.log
[Thu Jun  1 12:26:59 2023] Launched impl_1...
Run output will be captured here: C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/Julia/Desktop/hdmi_vga_zybo2/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file []. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z010_1 and the probes file(s) .
The device design has 2 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun  1 12:44:40 2023...
