// Seed: 2328246270
module module_0 (
    output tri1 id_0,
    input wire id_1,
    output supply0 id_2,
    input uwire id_3,
    input tri id_4,
    output wor id_5,
    output wor id_6,
    input wire id_7,
    input tri id_8,
    input wand id_9,
    input wire id_10,
    output supply1 id_11,
    input tri1 id_12
);
  tri0 id_14;
  assign id_11 = 1;
  assign id_14 = 1'b0;
  wire id_15;
  supply1 id_16, id_17;
  id_18(
      1, 1, 1, id_10
  );
  tri1 id_19, id_20 = 1'b0, id_21;
  wire id_22;
  assign id_17 = 1 / id_12;
  assign id_2  = 1;
endmodule
module module_1 (
    output wor void id_0,
    output logic id_1,
    input wor id_2,
    input supply1 id_3,
    input wire id_4,
    input logic id_5,
    output supply1 id_6,
    input tri0 id_7
);
  always #1 id_1 <= 1 == ("");
  logic id_9;
  always id_9 = id_5;
  assign id_1 = id_9;
  assign id_0 = 1;
  module_0(
      id_0, id_3, id_0, id_3, id_3, id_6, id_6, id_3, id_3, id_2, id_4, id_0, id_7
  );
  reg id_10, id_11;
  always_ff if (id_3) if (id_11) id_11 <= {1};
endmodule
