// Seed: 241993889
module module_0 (
    id_1#(
        .id_2(1'b0),
        .id_3(-1),
        .id_4({1{(id_5)}}),
        .id_6(1 === 1'b0),
        .id_7(1'b0),
        .id_8({-1{((-1))}}),
        .id_9(1)
    ),
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = !id_4;
endmodule
module module_1 #(
    parameter id_5 = 32'd56
) (
    output logic id_0,
    input tri0 id_1,
    input supply0 id_2,
    input wand id_3,
    output wire id_4,
    input supply0 _id_5,
    output uwire id_6,
    input uwire id_7,
    input tri id_8,
    output supply1 id_9,
    inout tri0 id_10,
    input tri1 id_11,
    output wand id_12,
    output uwire id_13,
    input wand id_14,
    input uwire id_15,
    output wire id_16
);
  wire [-1 : id_5] id_18;
  always id_0 <= id_7;
  wor id_19 = -1;
  module_0 modCall_1 (
      id_18,
      id_19,
      id_18,
      id_19,
      id_19,
      id_18,
      id_18,
      id_18
  );
endmodule
