
            Lattice Mapping Report File for Design Module 'osc00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     os00_os0.ngd -o os00_os0_map.ncd -pr os00_os0.prf -mp os00_os0.mrp -lpf C:/
     Users/sando_m929gqi/Desktop/ESCOM/7moSemestre/ArquitecturaDeComputadoras/Pr
     imerParcial/Practicas/09-os00/os0/os00_os0_synplify.lpf -lpf C:/Users/sando
     _m929gqi/Desktop/ESCOM/7moSemestre/ArquitecturaDeComputadoras/PrimerParcial
     /Practicas/09-os00/os00.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  11/11/22  00:45:34

Design Summary
--------------

   Number of registers:     23 out of  7209 (0%)
      PFU registers:           23 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        28 out of  3432 (1%)
      SLICEs as Logic/ROM:     28 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         12 out of  3432 (0%)
   Number of LUT4s:         56 out of  6864 (1%)
      Number used as logic LUTs:         32
      Number used as distributed RAM:     0
      Number used as ripple logic:       24
      Number used as shift registers:     0
   Number of PIO sites used: 7 + 4(JTAG) out of 115 (10%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net sclk: 13 loads, 13 rising, 0 falling (Driver: OS00/OSCInst0 )
   Number of Clock Enables:  0

                                    Page 1




Design:  osc00                                         Date:  11/11/22  00:45:34

Design Summary (cont)
---------------------
   Number of LSRs:  1
     Net OS01/N_4_i: 12 loads, 12 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net OS01/N_4_i: 12 loads
     Net cdiv_c[1]: 9 loads
     Net cdiv_c[5]: 9 loads
     Net cdiv_c[0]: 8 loads
     Net cdiv_c[2]: 8 loads
     Net cdiv_c[3]: 7 loads
     Net cdiv_c[4]: 7 loads
     Net OS01/sdiv[19]: 5 loads
     Net OS01/N_47: 4 loads
     Net OS01/sdiv[14]: 4 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| oscout0             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv[0]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv[5]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv[4]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv[3]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv[2]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv[1]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Block OS01/VCC undriven or does not drive anything - clipped.

                                    Page 2




Design:  osc00                                         Date:  11/11/22  00:45:34

Removed logic (cont)
--------------------
Signal OS00/GND undriven or does not drive anything - clipped.
Signal OS01/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal OS00/OSCInst0_SEDSTDBY undriven or does not drive anything - clipped.
Signal OS01/un2_sdiv_s_21_0_S1 undriven or does not drive anything - clipped.
Signal OS01/un2_sdiv_s_21_0_COUT undriven or does not drive anything - clipped.
Signal OS01/un2_sdiv_cry_0_0_S0 undriven or does not drive anything - clipped.
Signal OS01/N_1 undriven or does not drive anything - clipped.
Block OS00/GND was optimized away.
Block OS01/GND was optimized away.

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OS00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     sclk
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: OS00/OSCInst0
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 57 MB
        





















                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
