	component local_qsys is
		port (
			avs_ctrl_waitrequest    : out std_logic;                                         -- waitrequest
			avs_ctrl_readdata       : out std_logic_vector(63 downto 0);                     -- readdata
			avs_ctrl_readdatavalid  : out std_logic;                                         -- readdatavalid
			avs_ctrl_burstcount     : in  std_logic_vector(0 downto 0)   := (others => 'X'); -- burstcount
			avs_ctrl_writedata      : in  std_logic_vector(63 downto 0)  := (others => 'X'); -- writedata
			avs_ctrl_address        : in  std_logic_vector(15 downto 0)  := (others => 'X'); -- address
			avs_ctrl_write          : in  std_logic                      := 'X';             -- write
			avs_ctrl_read           : in  std_logic                      := 'X';             -- read
			avs_ctrl_byteenable     : in  std_logic_vector(7 downto 0)   := (others => 'X'); -- byteenable
			avs_ctrl_debugaccess    : in  std_logic                      := 'X';             -- debugaccess
			clk_clk                 : in  std_logic                      := 'X';             -- clk
			emif_clk_clk            : in  std_logic                      := 'X';             -- clk
			avm_emif_waitrequest    : in  std_logic                      := 'X';             -- waitrequest
			avm_emif_readdata       : in  std_logic_vector(511 downto 0) := (others => 'X'); -- readdata
			avm_emif_readdatavalid  : in  std_logic                      := 'X';             -- readdatavalid
			avm_emif_burstcount     : out std_logic_vector(4 downto 0);                      -- burstcount
			avm_emif_writedata      : out std_logic_vector(511 downto 0);                    -- writedata
			avm_emif_address        : out std_logic_vector(30 downto 0);                     -- address
			avm_emif_write          : out std_logic;                                         -- write
			avm_emif_read           : out std_logic;                                         -- read
			avm_emif_byteenable     : out std_logic_vector(63 downto 0);                     -- byteenable
			avm_emif_debugaccess    : out std_logic;                                         -- debugaccess
			pr_handshake_start_req  : in  std_logic                      := 'X';             -- start_req
			pr_handshake_start_ack  : out std_logic;                                         -- start_ack
			pr_handshake_stop_req   : in  std_logic                      := 'X';             -- stop_req
			pr_handshake_stop_ack   : out std_logic;                                         -- stop_ack
			reset_reset_n           : in  std_logic                      := 'X';             -- reset_n
			reset_emif_reset_n      : in  std_logic                      := 'X';             -- reset_n
			sld_jtag_bridge_tck     : in  std_logic                      := 'X';             -- tck
			sld_jtag_bridge_tms     : in  std_logic                      := 'X';             -- tms
			sld_jtag_bridge_tdi     : in  std_logic                      := 'X';             -- tdi
			sld_jtag_bridge_vir_tdi : in  std_logic                      := 'X';             -- vir_tdi
			sld_jtag_bridge_ena     : in  std_logic                      := 'X';             -- ena
			sld_jtag_bridge_tdo     : out std_logic                                          -- tdo
		);
	end component local_qsys;

