@W: MT530 :"g:\eda\w_74hc161\hdl\w_74hc161.v":8:0:8:5|Found inferred clock W_74HC161|CP which controls 4 sequential elements including Q[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
