

================================================================
== Vivado HLS Report for 'axis_to_axiVideoStream'
================================================================
* Date:           Thu Sep 17 23:11:53 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        axiStream2AxiVideoStream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     6.794|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    368|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    330|
|Register         |        -|      -|    198|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    198|    698|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |      3|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |tmp_6_fu_185_p2                          |     +    |      0|  0|  39|          32|           1|
    |tmp_8_fu_197_p2                          |     +    |      0|  0|  39|          32|           1|
    |INPUT_STREAM_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_dest_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_dest_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_id_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_id_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_keep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_keep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_strb_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_strb_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_id_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_id_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_strb_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_strb_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |OUTPUT_STREAM_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_853                         |    and   |      0|  0|   2|           1|           1|
    |tmp_last_V_fu_178_p2                     |    and   |      0|  0|   2|           1|           1|
    |INPUT_STREAM_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |INPUT_STREAM_V_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |INPUT_STREAM_V_id_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |INPUT_STREAM_V_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |INPUT_STREAM_V_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |OUTPUT_STREAM_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |OUTPUT_STREAM_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |OUTPUT_STREAM_V_id_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |OUTPUT_STREAM_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |OUTPUT_STREAM_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |OUTPUT_STREAM_V_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |OUTPUT_STREAM_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_3_fu_166_p2                          |   icmp   |      0|  0|  18|          32|           9|
    |tmp_7_fu_191_p2                          |   icmp   |      0|  0|  18|          32|           9|
    |tmp_9_fu_203_p2                          |   icmp   |      0|  0|  18|          32|           8|
    |tmp_user_V_fu_159_p2                     |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_state1                          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                          |    or    |      0|  0|   2|           1|           1|
    |tmp_1_fu_153_p2                          |    or    |      0|  0|  32|          32|          32|
    |p_s_fu_209_p3                            |  select  |      0|  0|  32|           1|           1|
    |not_tmp_2_fu_172_p2                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                    |          |      0|  0| 368|         278|         104|
    +-----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |INPUT_STREAM_TDATA_blk_n           |   9|          2|    1|          2|
    |INPUT_STREAM_V_data_V_0_data_out   |   9|          2|    8|         16|
    |INPUT_STREAM_V_data_V_0_state      |  15|          3|    2|          6|
    |INPUT_STREAM_V_dest_V_0_data_out   |   9|          2|    1|          2|
    |INPUT_STREAM_V_dest_V_0_state      |  15|          3|    2|          6|
    |INPUT_STREAM_V_id_V_0_data_out     |   9|          2|    1|          2|
    |INPUT_STREAM_V_id_V_0_state        |  15|          3|    2|          6|
    |INPUT_STREAM_V_keep_V_0_data_out   |   9|          2|    1|          2|
    |INPUT_STREAM_V_keep_V_0_state      |  15|          3|    2|          6|
    |INPUT_STREAM_V_strb_V_0_data_out   |   9|          2|    1|          2|
    |INPUT_STREAM_V_strb_V_0_state      |  15|          3|    2|          6|
    |OUTPUT_STREAM_TDATA_blk_n          |   9|          2|    1|          2|
    |OUTPUT_STREAM_V_data_V_1_data_out  |   9|          2|    8|         16|
    |OUTPUT_STREAM_V_data_V_1_state     |  15|          3|    2|          6|
    |OUTPUT_STREAM_V_dest_V_1_data_out  |   9|          2|    1|          2|
    |OUTPUT_STREAM_V_dest_V_1_state     |  15|          3|    2|          6|
    |OUTPUT_STREAM_V_id_V_1_data_out    |   9|          2|    1|          2|
    |OUTPUT_STREAM_V_id_V_1_state       |  15|          3|    2|          6|
    |OUTPUT_STREAM_V_keep_V_1_data_out  |   9|          2|    1|          2|
    |OUTPUT_STREAM_V_keep_V_1_state     |  15|          3|    2|          6|
    |OUTPUT_STREAM_V_last_V_1_data_out  |   9|          2|    1|          2|
    |OUTPUT_STREAM_V_last_V_1_state     |  15|          3|    2|          6|
    |OUTPUT_STREAM_V_strb_V_1_data_out  |   9|          2|    1|          2|
    |OUTPUT_STREAM_V_strb_V_1_state     |  15|          3|    2|          6|
    |OUTPUT_STREAM_V_user_V_1_data_out  |   9|          2|    1|          2|
    |OUTPUT_STREAM_V_user_V_1_state     |  15|          3|    2|          6|
    |ap_NS_fsm                          |  15|          3|    1|          3|
    |width_count_new_reg_109            |   9|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 330|         69|   85|        195|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |INPUT_STREAM_V_data_V_0_payload_A   |   8|   0|    8|          0|
    |INPUT_STREAM_V_data_V_0_payload_B   |   8|   0|    8|          0|
    |INPUT_STREAM_V_data_V_0_sel_rd      |   1|   0|    1|          0|
    |INPUT_STREAM_V_data_V_0_sel_wr      |   1|   0|    1|          0|
    |INPUT_STREAM_V_data_V_0_state       |   2|   0|    2|          0|
    |INPUT_STREAM_V_dest_V_0_payload_A   |   1|   0|    1|          0|
    |INPUT_STREAM_V_dest_V_0_payload_B   |   1|   0|    1|          0|
    |INPUT_STREAM_V_dest_V_0_sel_rd      |   1|   0|    1|          0|
    |INPUT_STREAM_V_dest_V_0_sel_wr      |   1|   0|    1|          0|
    |INPUT_STREAM_V_dest_V_0_state       |   2|   0|    2|          0|
    |INPUT_STREAM_V_id_V_0_payload_A     |   1|   0|    1|          0|
    |INPUT_STREAM_V_id_V_0_payload_B     |   1|   0|    1|          0|
    |INPUT_STREAM_V_id_V_0_sel_rd        |   1|   0|    1|          0|
    |INPUT_STREAM_V_id_V_0_sel_wr        |   1|   0|    1|          0|
    |INPUT_STREAM_V_id_V_0_state         |   2|   0|    2|          0|
    |INPUT_STREAM_V_keep_V_0_payload_A   |   1|   0|    1|          0|
    |INPUT_STREAM_V_keep_V_0_payload_B   |   1|   0|    1|          0|
    |INPUT_STREAM_V_keep_V_0_sel_rd      |   1|   0|    1|          0|
    |INPUT_STREAM_V_keep_V_0_sel_wr      |   1|   0|    1|          0|
    |INPUT_STREAM_V_keep_V_0_state       |   2|   0|    2|          0|
    |INPUT_STREAM_V_strb_V_0_payload_A   |   1|   0|    1|          0|
    |INPUT_STREAM_V_strb_V_0_payload_B   |   1|   0|    1|          0|
    |INPUT_STREAM_V_strb_V_0_sel_rd      |   1|   0|    1|          0|
    |INPUT_STREAM_V_strb_V_0_sel_wr      |   1|   0|    1|          0|
    |INPUT_STREAM_V_strb_V_0_state       |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_data_V_1_payload_A  |   8|   0|    8|          0|
    |OUTPUT_STREAM_V_data_V_1_payload_B  |   8|   0|    8|          0|
    |OUTPUT_STREAM_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_data_V_1_state      |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_dest_V_1_payload_A  |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_dest_V_1_payload_B  |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_dest_V_1_sel_wr     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_dest_V_1_state      |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_id_V_1_payload_A    |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_id_V_1_payload_B    |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_id_V_1_sel_wr       |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_id_V_1_state        |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_keep_V_1_payload_A  |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_keep_V_1_payload_B  |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_keep_V_1_sel_wr     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_keep_V_1_state      |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_last_V_1_state      |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_strb_V_1_payload_A  |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_strb_V_1_payload_B  |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_strb_V_1_sel_wr     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_strb_V_1_state      |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_user_V_1_payload_A  |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_user_V_1_payload_B  |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_user_V_1_sel_wr     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_user_V_1_state      |   2|   0|    2|          0|
    |ap_CS_fsm                           |   2|   0|    2|          0|
    |height_count                        |  32|   0|   32|          0|
    |width_count                         |  32|   0|   32|          0|
    |width_count_new_reg_109             |  32|   0|   32|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 198|   0|  198|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | axis_to_axiVideoStream | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs | axis_to_axiVideoStream | return value |
|ap_start              |  in |    1| ap_ctrl_hs | axis_to_axiVideoStream | return value |
|ap_done               | out |    1| ap_ctrl_hs | axis_to_axiVideoStream | return value |
|ap_idle               | out |    1| ap_ctrl_hs | axis_to_axiVideoStream | return value |
|ap_ready              | out |    1| ap_ctrl_hs | axis_to_axiVideoStream | return value |
|INPUT_STREAM_TDATA    |  in |    8|    axis    |  INPUT_STREAM_V_data_V |    pointer   |
|INPUT_STREAM_TVALID   |  in |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TREADY   | out |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TDEST    |  in |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TKEEP    |  in |    1|    axis    |  INPUT_STREAM_V_keep_V |    pointer   |
|INPUT_STREAM_TSTRB    |  in |    1|    axis    |  INPUT_STREAM_V_strb_V |    pointer   |
|INPUT_STREAM_TUSER    |  in |    1|    axis    |  INPUT_STREAM_V_user_V |    pointer   |
|INPUT_STREAM_TLAST    |  in |    1|    axis    |  INPUT_STREAM_V_last_V |    pointer   |
|INPUT_STREAM_TID      |  in |    1|    axis    |   INPUT_STREAM_V_id_V  |    pointer   |
|OUTPUT_STREAM_TDATA   | out |    8|    axis    | OUTPUT_STREAM_V_data_V |    pointer   |
|OUTPUT_STREAM_TREADY  |  in |    1|    axis    | OUTPUT_STREAM_V_data_V |    pointer   |
|OUTPUT_STREAM_TVALID  | out |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TDEST   | out |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TKEEP   | out |    1|    axis    | OUTPUT_STREAM_V_keep_V |    pointer   |
|OUTPUT_STREAM_TSTRB   | out |    1|    axis    | OUTPUT_STREAM_V_strb_V |    pointer   |
|OUTPUT_STREAM_TUSER   | out |    1|    axis    | OUTPUT_STREAM_V_user_V |    pointer   |
|OUTPUT_STREAM_TLAST   | out |    1|    axis    | OUTPUT_STREAM_V_last_V |    pointer   |
|OUTPUT_STREAM_TID     | out |    1|    axis    |  OUTPUT_STREAM_V_id_V  |    pointer   |
+----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.79>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %INPUT_STREAM_V_data_V), !map !32"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_keep_V), !map !38"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_strb_V), !map !42"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_user_V), !map !46"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_last_V), !map !50"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_id_V), !map !54"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_dest_V), !map !58"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %OUTPUT_STREAM_V_data_V), !map !62"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_keep_V), !map !66"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_strb_V), !map !70"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_user_V), !map !74"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_last_V), !map !78"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_id_V), !map !82"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_dest_V), !map !86"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([23 x i8]* @axis_to_axiVideoStre) nounwind"   --->   Operation 17 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %OUTPUT_STREAM_V_data_V, i1* %OUTPUT_STREAM_V_keep_V, i1* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [14 x i8]* @p_str3, [1 x i8]* @p_str2) nounwind" [axiStream2AxiVideoStream/axiStream2AxiVideoStream.cpp:6]   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %INPUT_STREAM_V_data_V, i1* %INPUT_STREAM_V_keep_V, i1* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str4, [1 x i8]* @p_str2) nounwind" [axiStream2AxiVideoStream/axiStream2AxiVideoStream.cpp:7]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call { i8, i1, i1, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %INPUT_STREAM_V_data_V, i1* %INPUT_STREAM_V_keep_V, i1* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V)" [axiStream2AxiVideoStream/axiStream2AxiVideoStream.cpp:13]   --->   Operation 20 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 0" [axiStream2AxiVideoStream/axiStream2AxiVideoStream.cpp:13]   --->   Operation 21 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 1" [axiStream2AxiVideoStream/axiStream2AxiVideoStream.cpp:13]   --->   Operation 22 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 2" [axiStream2AxiVideoStream/axiStream2AxiVideoStream.cpp:13]   --->   Operation 23 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 5" [axiStream2AxiVideoStream/axiStream2AxiVideoStream.cpp:13]   --->   Operation 24 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 6" [axiStream2AxiVideoStream/axiStream2AxiVideoStream.cpp:13]   --->   Operation 25 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%width_count_load = load i32* @width_count, align 4" [axiStream2AxiVideoStream/axiStream2AxiVideoStream.cpp:15]   --->   Operation 26 'load' 'width_count_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%height_count_load = load i32* @height_count, align 4" [axiStream2AxiVideoStream/axiStream2AxiVideoStream.cpp:15]   --->   Operation 27 'load' 'height_count_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%tmp_1 = or i32 %height_count_load, %width_count_load" [axiStream2AxiVideoStream/axiStream2AxiVideoStream.cpp:15]   --->   Operation 28 'or' 'tmp_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.47ns) (out node of the LUT)   --->   "%tmp_user_V = icmp eq i32 %tmp_1, 0" [axiStream2AxiVideoStream/axiStream2AxiVideoStream.cpp:15]   --->   Operation 29 'icmp' 'tmp_user_V' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.47ns)   --->   "%tmp_3 = icmp eq i32 %width_count_load, 319" [axiStream2AxiVideoStream/axiStream2AxiVideoStream.cpp:19]   --->   Operation 30 'icmp' 'tmp_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node tmp_last_V)   --->   "%not_tmp_2 = xor i1 %tmp_user_V, true" [axiStream2AxiVideoStream/axiStream2AxiVideoStream.cpp:15]   --->   Operation 31 'xor' 'not_tmp_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_last_V = and i1 %tmp_3, %not_tmp_2" [axiStream2AxiVideoStream/axiStream2AxiVideoStream.cpp:15]   --->   Operation 32 'and' 'tmp_last_V' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.55ns)   --->   "%tmp_6 = add i32 %width_count_load, 1" [axiStream2AxiVideoStream/axiStream2AxiVideoStream.cpp:29]   --->   Operation 33 'add' 'tmp_6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.47ns)   --->   "%tmp_7 = icmp eq i32 %tmp_6, 320" [axiStream2AxiVideoStream/axiStream2AxiVideoStream.cpp:30]   --->   Operation 34 'icmp' 'tmp_7' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.76ns)   --->   "br i1 %tmp_7, label %1, label %._crit_edge" [axiStream2AxiVideoStream/axiStream2AxiVideoStream.cpp:30]   --->   Operation 35 'br' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 36 [1/1] (2.55ns)   --->   "%tmp_8 = add i32 %height_count_load, 1" [axiStream2AxiVideoStream/axiStream2AxiVideoStream.cpp:32]   --->   Operation 36 'add' 'tmp_8' <Predicate = (tmp_7)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.47ns)   --->   "%tmp_9 = icmp eq i32 %tmp_8, 240" [axiStream2AxiVideoStream/axiStream2AxiVideoStream.cpp:33]   --->   Operation 37 'icmp' 'tmp_9' <Predicate = (tmp_7)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.69ns)   --->   "%p_s = select i1 %tmp_9, i32 0, i32 %tmp_8" [axiStream2AxiVideoStream/axiStream2AxiVideoStream.cpp:33]   --->   Operation 38 'select' 'p_s' <Predicate = (tmp_7)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "store i32 %p_s, i32* @height_count, align 4" [axiStream2AxiVideoStream/axiStream2AxiVideoStream.cpp:32]   --->   Operation 39 'store' <Predicate = (tmp_7)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.76ns)   --->   "br label %._crit_edge" [axiStream2AxiVideoStream/axiStream2AxiVideoStream.cpp:36]   --->   Operation 40 'br' <Predicate = (tmp_7)> <Delay = 1.76>
ST_1 : Operation 41 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %OUTPUT_STREAM_V_data_V, i1* %OUTPUT_STREAM_V_keep_V, i1* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V, i8 %tmp_data_V, i1 %tmp_keep_V, i1 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [axiStream2AxiVideoStream/axiStream2AxiVideoStream.cpp:39]   --->   Operation 41 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%width_count_new = phi i32 [ 0, %1 ], [ %tmp_6, %0 ]" [axiStream2AxiVideoStream/axiStream2AxiVideoStream.cpp:29]   --->   Operation 42 'phi' 'width_count_new' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %OUTPUT_STREAM_V_data_V, i1* %OUTPUT_STREAM_V_keep_V, i1* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V, i8 %tmp_data_V, i1 %tmp_keep_V, i1 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [axiStream2AxiVideoStream/axiStream2AxiVideoStream.cpp:39]   --->   Operation 43 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "store i32 %width_count_new, i32* @width_count, align 4" [axiStream2AxiVideoStream/axiStream2AxiVideoStream.cpp:29]   --->   Operation 44 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "ret void" [axiStream2AxiVideoStream/axiStream2AxiVideoStream.cpp:41]   --->   Operation 45 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ width_count]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ height_count]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3        (specbitsmap  ) [ 000]
StgValue_4        (specbitsmap  ) [ 000]
StgValue_5        (specbitsmap  ) [ 000]
StgValue_6        (specbitsmap  ) [ 000]
StgValue_7        (specbitsmap  ) [ 000]
StgValue_8        (specbitsmap  ) [ 000]
StgValue_9        (specbitsmap  ) [ 000]
StgValue_10       (specbitsmap  ) [ 000]
StgValue_11       (specbitsmap  ) [ 000]
StgValue_12       (specbitsmap  ) [ 000]
StgValue_13       (specbitsmap  ) [ 000]
StgValue_14       (specbitsmap  ) [ 000]
StgValue_15       (specbitsmap  ) [ 000]
StgValue_16       (specbitsmap  ) [ 000]
StgValue_17       (spectopmodule) [ 000]
StgValue_18       (specinterface) [ 000]
StgValue_19       (specinterface) [ 000]
empty             (read         ) [ 000]
tmp_data_V        (extractvalue ) [ 001]
tmp_keep_V        (extractvalue ) [ 001]
tmp_strb_V        (extractvalue ) [ 001]
tmp_id_V          (extractvalue ) [ 001]
tmp_dest_V        (extractvalue ) [ 001]
width_count_load  (load         ) [ 000]
height_count_load (load         ) [ 000]
tmp_1             (or           ) [ 000]
tmp_user_V        (icmp         ) [ 001]
tmp_3             (icmp         ) [ 000]
not_tmp_2         (xor          ) [ 000]
tmp_last_V        (and          ) [ 001]
tmp_6             (add          ) [ 011]
tmp_7             (icmp         ) [ 010]
StgValue_35       (br           ) [ 011]
tmp_8             (add          ) [ 000]
tmp_9             (icmp         ) [ 000]
p_s               (select       ) [ 000]
StgValue_39       (store        ) [ 000]
StgValue_40       (br           ) [ 011]
width_count_new   (phi          ) [ 001]
StgValue_43       (write        ) [ 000]
StgValue_44       (store        ) [ 000]
StgValue_45       (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_STREAM_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="INPUT_STREAM_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="INPUT_STREAM_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="INPUT_STREAM_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="INPUT_STREAM_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="INPUT_STREAM_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="INPUT_STREAM_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="OUTPUT_STREAM_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OUTPUT_STREAM_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUTPUT_STREAM_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="OUTPUT_STREAM_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="OUTPUT_STREAM_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="OUTPUT_STREAM_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="OUTPUT_STREAM_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="width_count">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_count"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="height_count">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_count"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axis_to_axiVideoStre"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="empty_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="14" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="0" index="3" bw="1" slack="0"/>
<pin id="71" dir="0" index="4" bw="1" slack="0"/>
<pin id="72" dir="0" index="5" bw="1" slack="0"/>
<pin id="73" dir="0" index="6" bw="1" slack="0"/>
<pin id="74" dir="0" index="7" bw="1" slack="0"/>
<pin id="75" dir="1" index="8" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="0" index="3" bw="1" slack="0"/>
<pin id="89" dir="0" index="4" bw="1" slack="0"/>
<pin id="90" dir="0" index="5" bw="1" slack="0"/>
<pin id="91" dir="0" index="6" bw="1" slack="0"/>
<pin id="92" dir="0" index="7" bw="1" slack="0"/>
<pin id="93" dir="0" index="8" bw="8" slack="0"/>
<pin id="94" dir="0" index="9" bw="1" slack="0"/>
<pin id="95" dir="0" index="10" bw="1" slack="0"/>
<pin id="96" dir="0" index="11" bw="1" slack="0"/>
<pin id="97" dir="0" index="12" bw="1" slack="0"/>
<pin id="98" dir="0" index="13" bw="1" slack="0"/>
<pin id="99" dir="0" index="14" bw="1" slack="0"/>
<pin id="100" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_41/1 "/>
</bind>
</comp>

<comp id="109" class="1005" name="width_count_new_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="width_count_new (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="width_count_new_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="32" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="width_count_new/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_data_V_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="14" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_keep_V_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="14" slack="0"/>
<pin id="127" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_strb_V_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="14" slack="0"/>
<pin id="132" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_id_V_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="14" slack="0"/>
<pin id="137" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_dest_V_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="14" slack="0"/>
<pin id="142" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="width_count_load_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="width_count_load/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="height_count_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="height_count_load/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_user_V_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_user_V/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_3_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="not_tmp_2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_last_V_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_6_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_7_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_8_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_9_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_s_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="32" slack="0"/>
<pin id="213" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="StgValue_39_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_39/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="StgValue_44_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_44/2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="tmp_data_V_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="1"/>
<pin id="231" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="234" class="1005" name="tmp_keep_V_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="239" class="1005" name="tmp_strb_V_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="244" class="1005" name="tmp_id_V_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="249" class="1005" name="tmp_dest_V_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="254" class="1005" name="tmp_user_V_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="259" class="1005" name="tmp_last_V_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="264" class="1005" name="tmp_6_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="54" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="66" pin=4"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="66" pin=5"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="66" pin=6"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="66" pin=7"/></net>

<net id="101"><net_src comp="64" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="84" pin=4"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="84" pin=5"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="84" pin=6"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="84" pin=7"/></net>

<net id="112"><net_src comp="46" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="66" pin="8"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="84" pin=8"/></net>

<net id="128"><net_src comp="66" pin="8"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="84" pin=9"/></net>

<net id="133"><net_src comp="66" pin="8"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="84" pin=10"/></net>

<net id="138"><net_src comp="66" pin="8"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="84" pin=13"/></net>

<net id="143"><net_src comp="66" pin="8"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="84" pin=14"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="145" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="153" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="46" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="165"><net_src comp="159" pin="2"/><net_sink comp="84" pin=11"/></net>

<net id="170"><net_src comp="145" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="56" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="159" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="58" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="166" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="172" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="184"><net_src comp="178" pin="2"/><net_sink comp="84" pin=12"/></net>

<net id="189"><net_src comp="145" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="60" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="149" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="42" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="62" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="203" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="46" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="197" pin="2"/><net_sink comp="209" pin=2"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="30" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="113" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="120" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="84" pin=8"/></net>

<net id="237"><net_src comp="125" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="84" pin=9"/></net>

<net id="242"><net_src comp="130" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="84" pin=10"/></net>

<net id="247"><net_src comp="135" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="84" pin=13"/></net>

<net id="252"><net_src comp="140" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="84" pin=14"/></net>

<net id="257"><net_src comp="159" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="84" pin=11"/></net>

<net id="262"><net_src comp="178" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="84" pin=12"/></net>

<net id="267"><net_src comp="185" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="113" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_STREAM_V_data_V | {2 }
	Port: OUTPUT_STREAM_V_keep_V | {2 }
	Port: OUTPUT_STREAM_V_strb_V | {2 }
	Port: OUTPUT_STREAM_V_user_V | {2 }
	Port: OUTPUT_STREAM_V_last_V | {2 }
	Port: OUTPUT_STREAM_V_id_V | {2 }
	Port: OUTPUT_STREAM_V_dest_V | {2 }
	Port: width_count | {2 }
	Port: height_count | {1 }
 - Input state : 
	Port: axis_to_axiVideoStream : INPUT_STREAM_V_data_V | {1 }
	Port: axis_to_axiVideoStream : INPUT_STREAM_V_keep_V | {1 }
	Port: axis_to_axiVideoStream : INPUT_STREAM_V_strb_V | {1 }
	Port: axis_to_axiVideoStream : INPUT_STREAM_V_user_V | {1 }
	Port: axis_to_axiVideoStream : INPUT_STREAM_V_last_V | {1 }
	Port: axis_to_axiVideoStream : INPUT_STREAM_V_id_V | {1 }
	Port: axis_to_axiVideoStream : INPUT_STREAM_V_dest_V | {1 }
	Port: axis_to_axiVideoStream : width_count | {1 }
	Port: axis_to_axiVideoStream : height_count | {1 }
  - Chain level:
	State 1
		tmp_1 : 1
		tmp_user_V : 1
		tmp_3 : 1
		not_tmp_2 : 2
		tmp_last_V : 2
		tmp_6 : 1
		tmp_7 : 2
		StgValue_35 : 3
		tmp_8 : 1
		tmp_9 : 2
		p_s : 3
		StgValue_39 : 4
		StgValue_41 : 2
	State 2
		StgValue_44 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   |    tmp_6_fu_185   |    0    |    39   |
|          |    tmp_8_fu_197   |    0    |    39   |
|----------|-------------------|---------|---------|
|          | tmp_user_V_fu_159 |    0    |    18   |
|   icmp   |    tmp_3_fu_166   |    0    |    18   |
|          |    tmp_7_fu_191   |    0    |    18   |
|          |    tmp_9_fu_203   |    0    |    18   |
|----------|-------------------|---------|---------|
|    or    |    tmp_1_fu_153   |    0    |    32   |
|----------|-------------------|---------|---------|
|  select  |     p_s_fu_209    |    0    |    32   |
|----------|-------------------|---------|---------|
|    xor   |  not_tmp_2_fu_172 |    0    |    2    |
|----------|-------------------|---------|---------|
|    and   | tmp_last_V_fu_178 |    0    |    2    |
|----------|-------------------|---------|---------|
|   read   |  empty_read_fu_66 |    0    |    0    |
|----------|-------------------|---------|---------|
|   write  |  grp_write_fu_84  |    0    |    0    |
|----------|-------------------|---------|---------|
|          | tmp_data_V_fu_120 |    0    |    0    |
|          | tmp_keep_V_fu_125 |    0    |    0    |
|extractvalue| tmp_strb_V_fu_130 |    0    |    0    |
|          |  tmp_id_V_fu_135  |    0    |    0    |
|          | tmp_dest_V_fu_140 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |   218   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     tmp_6_reg_264     |   32   |
|   tmp_data_V_reg_229  |    8   |
|   tmp_dest_V_reg_249  |    1   |
|    tmp_id_V_reg_244   |    1   |
|   tmp_keep_V_reg_234  |    1   |
|   tmp_last_V_reg_259  |    1   |
|   tmp_strb_V_reg_239  |    1   |
|   tmp_user_V_reg_254  |    1   |
|width_count_new_reg_109|   32   |
+-----------------------+--------+
|         Total         |   78   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_84 |  p8  |   2  |   8  |   16   ||    9    |
| grp_write_fu_84 |  p9  |   2  |   1  |    2   ||    9    |
| grp_write_fu_84 |  p10 |   2  |   1  |    2   ||    9    |
| grp_write_fu_84 |  p11 |   2  |   1  |    2   ||    9    |
| grp_write_fu_84 |  p12 |   2  |   1  |    2   ||    9    |
| grp_write_fu_84 |  p13 |   2  |   1  |    2   ||    9    |
| grp_write_fu_84 |  p14 |   2  |   1  |    2   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   28   ||  12.383 ||    63   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   218  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   63   |
|  Register |    -   |   78   |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   78   |   281  |
+-----------+--------+--------+--------+
