vendor_name = ModelSim
source_file = 1, C:/Users/ka266/Documents/Project4/reg_32.v
source_file = 1, C:/Users/ka266/Documents/Project4/decoder5_32.v
source_file = 1, C:/Users/ka266/Documents/Project4/regfile.v
source_file = 1, C:/Users/ka266/Documents/Project4/program_counter.v
source_file = 1, C:/Users/ka266/Documents/Project4/fulladder.v
source_file = 1, C:/Users/ka266/Documents/Project4/imem.v
source_file = 1, C:/Users/ka266/Documents/Project4/dffe.v
source_file = 1, C:/Users/ka266/Documents/Project4/alu.v
source_file = 1, C:/Users/ka266/Documents/Project4/skeleton.v
source_file = 1, C:/Users/ka266/Documents/Project4/processor.v
source_file = 1, C:/Users/ka266/Documents/Project4/dmem.v
source_file = 1, C:/Users/ka266/Documents/Project4/imem.qip
source_file = 1, C:/Users/ka266/Documents/Project4/dmem.qip
source_file = 1, C:/Users/ka266/Documents/Project4/pc_adder.v
source_file = 1, C:/Users/ka266/Documents/Project4/sign_extension.v
source_file = 1, C:/Users/ka266/Documents/Project4/mux_32bit.v
source_file = 1, C:/Users/ka266/Documents/Project4/extend_clock.v
source_file = 1, C:/Users/ka266/Documents/Project4/invert_clock.v
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform1.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform2.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform3.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/initalize.v
source_file = 1, C:/Users/ka266/Documents/Project4/initalize_12.v
source_file = 1, C:/Users/ka266/Documents/Project4/initalize_32.v
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform4.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/processor_tb.v
source_file = 1, C:/Users/ka266/Documents/Project4/is_ne.v
source_file = 1, C:/Users/ka266/Documents/Project4/check_two.v
source_file = 1, C:/Users/ka266/Documents/Project4/check_overflow.v
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform5.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform6.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/mux_5bit.v
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform7.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform8.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform9.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform10.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/extend_clock_negedge.v
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform11.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform12.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform13.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform14.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform15.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/fulladder_12bits.v
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform16.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform17.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/fulladder_PC.v
source_file = 1, C:/Users/ka266/Documents/Project4/db/skeleton.cbx.xml
design_name = processor
instance = comp, \address_imem[0]~output , address_imem[0]~output, processor, 1
instance = comp, \address_imem[1]~output , address_imem[1]~output, processor, 1
instance = comp, \address_imem[2]~output , address_imem[2]~output, processor, 1
instance = comp, \address_imem[3]~output , address_imem[3]~output, processor, 1
instance = comp, \address_imem[4]~output , address_imem[4]~output, processor, 1
instance = comp, \address_imem[5]~output , address_imem[5]~output, processor, 1
instance = comp, \address_imem[6]~output , address_imem[6]~output, processor, 1
instance = comp, \address_imem[7]~output , address_imem[7]~output, processor, 1
instance = comp, \address_imem[8]~output , address_imem[8]~output, processor, 1
instance = comp, \address_imem[9]~output , address_imem[9]~output, processor, 1
instance = comp, \address_imem[10]~output , address_imem[10]~output, processor, 1
instance = comp, \address_imem[11]~output , address_imem[11]~output, processor, 1
instance = comp, \address_dmem[0]~output , address_dmem[0]~output, processor, 1
instance = comp, \address_dmem[1]~output , address_dmem[1]~output, processor, 1
instance = comp, \address_dmem[2]~output , address_dmem[2]~output, processor, 1
instance = comp, \address_dmem[3]~output , address_dmem[3]~output, processor, 1
instance = comp, \address_dmem[4]~output , address_dmem[4]~output, processor, 1
instance = comp, \address_dmem[5]~output , address_dmem[5]~output, processor, 1
instance = comp, \address_dmem[6]~output , address_dmem[6]~output, processor, 1
instance = comp, \address_dmem[7]~output , address_dmem[7]~output, processor, 1
instance = comp, \address_dmem[8]~output , address_dmem[8]~output, processor, 1
instance = comp, \address_dmem[9]~output , address_dmem[9]~output, processor, 1
instance = comp, \address_dmem[10]~output , address_dmem[10]~output, processor, 1
instance = comp, \address_dmem[11]~output , address_dmem[11]~output, processor, 1
instance = comp, \data[0]~output , data[0]~output, processor, 1
instance = comp, \data[1]~output , data[1]~output, processor, 1
instance = comp, \data[2]~output , data[2]~output, processor, 1
instance = comp, \data[3]~output , data[3]~output, processor, 1
instance = comp, \data[4]~output , data[4]~output, processor, 1
instance = comp, \data[5]~output , data[5]~output, processor, 1
instance = comp, \data[6]~output , data[6]~output, processor, 1
instance = comp, \data[7]~output , data[7]~output, processor, 1
instance = comp, \data[8]~output , data[8]~output, processor, 1
instance = comp, \data[9]~output , data[9]~output, processor, 1
instance = comp, \data[10]~output , data[10]~output, processor, 1
instance = comp, \data[11]~output , data[11]~output, processor, 1
instance = comp, \data[12]~output , data[12]~output, processor, 1
instance = comp, \data[13]~output , data[13]~output, processor, 1
instance = comp, \data[14]~output , data[14]~output, processor, 1
instance = comp, \data[15]~output , data[15]~output, processor, 1
instance = comp, \data[16]~output , data[16]~output, processor, 1
instance = comp, \data[17]~output , data[17]~output, processor, 1
instance = comp, \data[18]~output , data[18]~output, processor, 1
instance = comp, \data[19]~output , data[19]~output, processor, 1
instance = comp, \data[20]~output , data[20]~output, processor, 1
instance = comp, \data[21]~output , data[21]~output, processor, 1
instance = comp, \data[22]~output , data[22]~output, processor, 1
instance = comp, \data[23]~output , data[23]~output, processor, 1
instance = comp, \data[24]~output , data[24]~output, processor, 1
instance = comp, \data[25]~output , data[25]~output, processor, 1
instance = comp, \data[26]~output , data[26]~output, processor, 1
instance = comp, \data[27]~output , data[27]~output, processor, 1
instance = comp, \data[28]~output , data[28]~output, processor, 1
instance = comp, \data[29]~output , data[29]~output, processor, 1
instance = comp, \data[30]~output , data[30]~output, processor, 1
instance = comp, \data[31]~output , data[31]~output, processor, 1
instance = comp, \wren~output , wren~output, processor, 1
instance = comp, \ctrl_writeEnable~output , ctrl_writeEnable~output, processor, 1
instance = comp, \ctrl_writeReg[0]~output , ctrl_writeReg[0]~output, processor, 1
instance = comp, \ctrl_writeReg[1]~output , ctrl_writeReg[1]~output, processor, 1
instance = comp, \ctrl_writeReg[2]~output , ctrl_writeReg[2]~output, processor, 1
instance = comp, \ctrl_writeReg[3]~output , ctrl_writeReg[3]~output, processor, 1
instance = comp, \ctrl_writeReg[4]~output , ctrl_writeReg[4]~output, processor, 1
instance = comp, \ctrl_readRegA[0]~output , ctrl_readRegA[0]~output, processor, 1
instance = comp, \ctrl_readRegA[1]~output , ctrl_readRegA[1]~output, processor, 1
instance = comp, \ctrl_readRegA[2]~output , ctrl_readRegA[2]~output, processor, 1
instance = comp, \ctrl_readRegA[3]~output , ctrl_readRegA[3]~output, processor, 1
instance = comp, \ctrl_readRegA[4]~output , ctrl_readRegA[4]~output, processor, 1
instance = comp, \ctrl_readRegB[0]~output , ctrl_readRegB[0]~output, processor, 1
instance = comp, \ctrl_readRegB[1]~output , ctrl_readRegB[1]~output, processor, 1
instance = comp, \ctrl_readRegB[2]~output , ctrl_readRegB[2]~output, processor, 1
instance = comp, \ctrl_readRegB[3]~output , ctrl_readRegB[3]~output, processor, 1
instance = comp, \ctrl_readRegB[4]~output , ctrl_readRegB[4]~output, processor, 1
instance = comp, \data_writeReg[0]~output , data_writeReg[0]~output, processor, 1
instance = comp, \data_writeReg[1]~output , data_writeReg[1]~output, processor, 1
instance = comp, \data_writeReg[2]~output , data_writeReg[2]~output, processor, 1
instance = comp, \data_writeReg[3]~output , data_writeReg[3]~output, processor, 1
instance = comp, \data_writeReg[4]~output , data_writeReg[4]~output, processor, 1
instance = comp, \data_writeReg[5]~output , data_writeReg[5]~output, processor, 1
instance = comp, \data_writeReg[6]~output , data_writeReg[6]~output, processor, 1
instance = comp, \data_writeReg[7]~output , data_writeReg[7]~output, processor, 1
instance = comp, \data_writeReg[8]~output , data_writeReg[8]~output, processor, 1
instance = comp, \data_writeReg[9]~output , data_writeReg[9]~output, processor, 1
instance = comp, \data_writeReg[10]~output , data_writeReg[10]~output, processor, 1
instance = comp, \data_writeReg[11]~output , data_writeReg[11]~output, processor, 1
instance = comp, \data_writeReg[12]~output , data_writeReg[12]~output, processor, 1
instance = comp, \data_writeReg[13]~output , data_writeReg[13]~output, processor, 1
instance = comp, \data_writeReg[14]~output , data_writeReg[14]~output, processor, 1
instance = comp, \data_writeReg[15]~output , data_writeReg[15]~output, processor, 1
instance = comp, \data_writeReg[16]~output , data_writeReg[16]~output, processor, 1
instance = comp, \data_writeReg[17]~output , data_writeReg[17]~output, processor, 1
instance = comp, \data_writeReg[18]~output , data_writeReg[18]~output, processor, 1
instance = comp, \data_writeReg[19]~output , data_writeReg[19]~output, processor, 1
instance = comp, \data_writeReg[20]~output , data_writeReg[20]~output, processor, 1
instance = comp, \data_writeReg[21]~output , data_writeReg[21]~output, processor, 1
instance = comp, \data_writeReg[22]~output , data_writeReg[22]~output, processor, 1
instance = comp, \data_writeReg[23]~output , data_writeReg[23]~output, processor, 1
instance = comp, \data_writeReg[24]~output , data_writeReg[24]~output, processor, 1
instance = comp, \data_writeReg[25]~output , data_writeReg[25]~output, processor, 1
instance = comp, \data_writeReg[26]~output , data_writeReg[26]~output, processor, 1
instance = comp, \data_writeReg[27]~output , data_writeReg[27]~output, processor, 1
instance = comp, \data_writeReg[28]~output , data_writeReg[28]~output, processor, 1
instance = comp, \data_writeReg[29]~output , data_writeReg[29]~output, processor, 1
instance = comp, \data_writeReg[30]~output , data_writeReg[30]~output, processor, 1
instance = comp, \data_writeReg[31]~output , data_writeReg[31]~output, processor, 1
instance = comp, \clock~input , clock~input, processor, 1
instance = comp, \clock~inputclkctrl , clock~inputclkctrl, processor, 1
instance = comp, \q_imem[0]~input , q_imem[0]~input, processor, 1
instance = comp, \q_imem[16]~input , q_imem[16]~input, processor, 1
instance = comp, \data_readRegB[31]~input , data_readRegB[31]~input, processor, 1
instance = comp, \q_imem[29]~input , q_imem[29]~input, processor, 1
instance = comp, \q_imem[27]~input , q_imem[27]~input, processor, 1
instance = comp, \q_imem[30]~input , q_imem[30]~input, processor, 1
instance = comp, \q_imem[31]~input , q_imem[31]~input, processor, 1
instance = comp, \padd|o1~1 , padd|o1~1, processor, 1
instance = comp, \q_imem[28]~input , q_imem[28]~input, processor, 1
instance = comp, \alu_in2[31]~0 , alu_in2[31]~0, processor, 1
instance = comp, \alu_in2[31]~1 , alu_in2[31]~1, processor, 1
instance = comp, \data_readRegA[31]~input , data_readRegA[31]~input, processor, 1
instance = comp, \data_readRegA[30]~input , data_readRegA[30]~input, processor, 1
instance = comp, \data_readRegB[30]~input , data_readRegB[30]~input, processor, 1
instance = comp, \alu_in2[30]~2 , alu_in2[30]~2, processor, 1
instance = comp, \data_readRegA[29]~input , data_readRegA[29]~input, processor, 1
instance = comp, \data_readRegB[29]~input , data_readRegB[29]~input, processor, 1
instance = comp, \alu_in2[29]~3 , alu_in2[29]~3, processor, 1
instance = comp, \data_readRegA[28]~input , data_readRegA[28]~input, processor, 1
instance = comp, \data_readRegB[28]~input , data_readRegB[28]~input, processor, 1
instance = comp, \alu_in2[28]~4 , alu_in2[28]~4, processor, 1
instance = comp, \data_readRegA[27]~input , data_readRegA[27]~input, processor, 1
instance = comp, \data_readRegB[27]~input , data_readRegB[27]~input, processor, 1
instance = comp, \alu_in2[27]~5 , alu_in2[27]~5, processor, 1
instance = comp, \data_readRegB[26]~input , data_readRegB[26]~input, processor, 1
instance = comp, \alu_in2[26]~6 , alu_in2[26]~6, processor, 1
instance = comp, \data_readRegA[26]~input , data_readRegA[26]~input, processor, 1
instance = comp, \data_readRegA[25]~input , data_readRegA[25]~input, processor, 1
instance = comp, \data_readRegB[25]~input , data_readRegB[25]~input, processor, 1
instance = comp, \alu_in2[25]~7 , alu_in2[25]~7, processor, 1
instance = comp, \data_readRegA[24]~input , data_readRegA[24]~input, processor, 1
instance = comp, \data_readRegB[24]~input , data_readRegB[24]~input, processor, 1
instance = comp, \alu_in2[24]~8 , alu_in2[24]~8, processor, 1
instance = comp, \data_readRegB[23]~input , data_readRegB[23]~input, processor, 1
instance = comp, \alu_in2[23]~9 , alu_in2[23]~9, processor, 1
instance = comp, \data_readRegA[23]~input , data_readRegA[23]~input, processor, 1
instance = comp, \data_readRegB[22]~input , data_readRegB[22]~input, processor, 1
instance = comp, \alu_in2[22]~10 , alu_in2[22]~10, processor, 1
instance = comp, \data_readRegA[22]~input , data_readRegA[22]~input, processor, 1
instance = comp, \data_readRegB[21]~input , data_readRegB[21]~input, processor, 1
instance = comp, \alu_in2[21]~11 , alu_in2[21]~11, processor, 1
instance = comp, \data_readRegA[21]~input , data_readRegA[21]~input, processor, 1
instance = comp, \data_readRegA[20]~input , data_readRegA[20]~input, processor, 1
instance = comp, \data_readRegB[20]~input , data_readRegB[20]~input, processor, 1
instance = comp, \alu_in2[20]~12 , alu_in2[20]~12, processor, 1
instance = comp, \data_readRegB[19]~input , data_readRegB[19]~input, processor, 1
instance = comp, \alu_in2[19]~13 , alu_in2[19]~13, processor, 1
instance = comp, \data_readRegA[19]~input , data_readRegA[19]~input, processor, 1
instance = comp, \data_readRegB[18]~input , data_readRegB[18]~input, processor, 1
instance = comp, \alu_in2[18]~14 , alu_in2[18]~14, processor, 1
instance = comp, \data_readRegA[18]~input , data_readRegA[18]~input, processor, 1
instance = comp, \data_readRegA[17]~input , data_readRegA[17]~input, processor, 1
instance = comp, \data_readRegB[17]~input , data_readRegB[17]~input, processor, 1
instance = comp, \alu_in2[17]~15 , alu_in2[17]~15, processor, 1
instance = comp, \data_readRegA[16]~input , data_readRegA[16]~input, processor, 1
instance = comp, \data_readRegB[16]~input , data_readRegB[16]~input, processor, 1
instance = comp, \alu_in2[16]~16 , alu_in2[16]~16, processor, 1
instance = comp, \data_readRegA[15]~input , data_readRegA[15]~input, processor, 1
instance = comp, \q_imem[15]~input , q_imem[15]~input, processor, 1
instance = comp, \data_readRegB[15]~input , data_readRegB[15]~input, processor, 1
instance = comp, \alu_in2[15]~17 , alu_in2[15]~17, processor, 1
instance = comp, \data_readRegA[14]~input , data_readRegA[14]~input, processor, 1
instance = comp, \q_imem[14]~input , q_imem[14]~input, processor, 1
instance = comp, \data_readRegB[14]~input , data_readRegB[14]~input, processor, 1
instance = comp, \alu_in2[14]~18 , alu_in2[14]~18, processor, 1
instance = comp, \data_readRegB[13]~input , data_readRegB[13]~input, processor, 1
instance = comp, \q_imem[13]~input , q_imem[13]~input, processor, 1
instance = comp, \alu_in2[13]~19 , alu_in2[13]~19, processor, 1
instance = comp, \data_readRegA[13]~input , data_readRegA[13]~input, processor, 1
instance = comp, \q_imem[12]~input , q_imem[12]~input, processor, 1
instance = comp, \data_readRegB[12]~input , data_readRegB[12]~input, processor, 1
instance = comp, \alu_in2[12]~20 , alu_in2[12]~20, processor, 1
instance = comp, \data_readRegA[12]~input , data_readRegA[12]~input, processor, 1
instance = comp, \data_readRegA[11]~input , data_readRegA[11]~input, processor, 1
instance = comp, \data_readRegB[11]~input , data_readRegB[11]~input, processor, 1
instance = comp, \q_imem[11]~input , q_imem[11]~input, processor, 1
instance = comp, \alu_in2[11]~21 , alu_in2[11]~21, processor, 1
instance = comp, \q_imem[10]~input , q_imem[10]~input, processor, 1
instance = comp, \data_readRegB[10]~input , data_readRegB[10]~input, processor, 1
instance = comp, \alu_in2[10]~22 , alu_in2[10]~22, processor, 1
instance = comp, \data_readRegA[10]~input , data_readRegA[10]~input, processor, 1
instance = comp, \data_readRegA[9]~input , data_readRegA[9]~input, processor, 1
instance = comp, \q_imem[9]~input , q_imem[9]~input, processor, 1
instance = comp, \data_readRegB[9]~input , data_readRegB[9]~input, processor, 1
instance = comp, \alu_in2[9]~23 , alu_in2[9]~23, processor, 1
instance = comp, \data_readRegA[8]~input , data_readRegA[8]~input, processor, 1
instance = comp, \data_readRegB[8]~input , data_readRegB[8]~input, processor, 1
instance = comp, \q_imem[8]~input , q_imem[8]~input, processor, 1
instance = comp, \alu_in2[8]~24 , alu_in2[8]~24, processor, 1
instance = comp, \data_readRegA[7]~input , data_readRegA[7]~input, processor, 1
instance = comp, \data_readRegB[7]~input , data_readRegB[7]~input, processor, 1
instance = comp, \q_imem[7]~input , q_imem[7]~input, processor, 1
instance = comp, \alu_in2[7]~25 , alu_in2[7]~25, processor, 1
instance = comp, \data_readRegA[6]~input , data_readRegA[6]~input, processor, 1
instance = comp, \data_readRegB[6]~input , data_readRegB[6]~input, processor, 1
instance = comp, \q_imem[6]~input , q_imem[6]~input, processor, 1
instance = comp, \alu_in2[6]~26 , alu_in2[6]~26, processor, 1
instance = comp, \data_readRegB[5]~input , data_readRegB[5]~input, processor, 1
instance = comp, \q_imem[5]~input , q_imem[5]~input, processor, 1
instance = comp, \alu_in2[5]~27 , alu_in2[5]~27, processor, 1
instance = comp, \data_readRegA[5]~input , data_readRegA[5]~input, processor, 1
instance = comp, \data_readRegA[4]~input , data_readRegA[4]~input, processor, 1
instance = comp, \data_readRegB[4]~input , data_readRegB[4]~input, processor, 1
instance = comp, \q_imem[4]~input , q_imem[4]~input, processor, 1
instance = comp, \alu_in2[4]~28 , alu_in2[4]~28, processor, 1
instance = comp, \data_readRegB[3]~input , data_readRegB[3]~input, processor, 1
instance = comp, \q_imem[3]~input , q_imem[3]~input, processor, 1
instance = comp, \alu_in2[3]~29 , alu_in2[3]~29, processor, 1
instance = comp, \data_readRegA[3]~input , data_readRegA[3]~input, processor, 1
instance = comp, \data_readRegA[2]~input , data_readRegA[2]~input, processor, 1
instance = comp, \data_readRegB[2]~input , data_readRegB[2]~input, processor, 1
instance = comp, \q_imem[2]~input , q_imem[2]~input, processor, 1
instance = comp, \alu_in2[2]~30 , alu_in2[2]~30, processor, 1
instance = comp, \q_imem[1]~input , q_imem[1]~input, processor, 1
instance = comp, \data_readRegB[1]~input , data_readRegB[1]~input, processor, 1
instance = comp, \alu_in2[1]~31 , alu_in2[1]~31, processor, 1
instance = comp, \data_readRegA[1]~input , data_readRegA[1]~input, processor, 1
instance = comp, \data_readRegA[0]~input , data_readRegA[0]~input, processor, 1
instance = comp, \data_readRegB[0]~input , data_readRegB[0]~input, processor, 1
instance = comp, \alu_in2[0]~32 , alu_in2[0]~32, processor, 1
instance = comp, \a1|LessThan0~1 , a1|LessThan0~1, processor, 1
instance = comp, \a1|LessThan0~3 , a1|LessThan0~3, processor, 1
instance = comp, \a1|LessThan0~5 , a1|LessThan0~5, processor, 1
instance = comp, \a1|LessThan0~7 , a1|LessThan0~7, processor, 1
instance = comp, \a1|LessThan0~9 , a1|LessThan0~9, processor, 1
instance = comp, \a1|LessThan0~11 , a1|LessThan0~11, processor, 1
instance = comp, \a1|LessThan0~13 , a1|LessThan0~13, processor, 1
instance = comp, \a1|LessThan0~15 , a1|LessThan0~15, processor, 1
instance = comp, \a1|LessThan0~17 , a1|LessThan0~17, processor, 1
instance = comp, \a1|LessThan0~19 , a1|LessThan0~19, processor, 1
instance = comp, \a1|LessThan0~21 , a1|LessThan0~21, processor, 1
instance = comp, \a1|LessThan0~23 , a1|LessThan0~23, processor, 1
instance = comp, \a1|LessThan0~25 , a1|LessThan0~25, processor, 1
instance = comp, \a1|LessThan0~27 , a1|LessThan0~27, processor, 1
instance = comp, \a1|LessThan0~29 , a1|LessThan0~29, processor, 1
instance = comp, \a1|LessThan0~31 , a1|LessThan0~31, processor, 1
instance = comp, \a1|LessThan0~33 , a1|LessThan0~33, processor, 1
instance = comp, \a1|LessThan0~35 , a1|LessThan0~35, processor, 1
instance = comp, \a1|LessThan0~37 , a1|LessThan0~37, processor, 1
instance = comp, \a1|LessThan0~39 , a1|LessThan0~39, processor, 1
instance = comp, \a1|LessThan0~41 , a1|LessThan0~41, processor, 1
instance = comp, \a1|LessThan0~43 , a1|LessThan0~43, processor, 1
instance = comp, \a1|LessThan0~45 , a1|LessThan0~45, processor, 1
instance = comp, \a1|LessThan0~47 , a1|LessThan0~47, processor, 1
instance = comp, \a1|LessThan0~49 , a1|LessThan0~49, processor, 1
instance = comp, \a1|LessThan0~51 , a1|LessThan0~51, processor, 1
instance = comp, \a1|LessThan0~53 , a1|LessThan0~53, processor, 1
instance = comp, \a1|LessThan0~55 , a1|LessThan0~55, processor, 1
instance = comp, \a1|LessThan0~57 , a1|LessThan0~57, processor, 1
instance = comp, \a1|LessThan0~59 , a1|LessThan0~59, processor, 1
instance = comp, \a1|LessThan0~61 , a1|LessThan0~61, processor, 1
instance = comp, \a1|LessThan0~62 , a1|LessThan0~62, processor, 1
instance = comp, \padd|o1~2 , padd|o1~2, processor, 1
instance = comp, \a1|Equal0~2 , a1|Equal0~2, processor, 1
instance = comp, \a1|Equal0~1 , a1|Equal0~1, processor, 1
instance = comp, \a1|Equal0~3 , a1|Equal0~3, processor, 1
instance = comp, \a1|Equal0~0 , a1|Equal0~0, processor, 1
instance = comp, \a1|Equal0~4 , a1|Equal0~4, processor, 1
instance = comp, \a1|Equal0~15 , a1|Equal0~15, processor, 1
instance = comp, \a1|Equal0~18 , a1|Equal0~18, processor, 1
instance = comp, \a1|Equal0~17 , a1|Equal0~17, processor, 1
instance = comp, \a1|Equal0~16 , a1|Equal0~16, processor, 1
instance = comp, \a1|Equal0~19 , a1|Equal0~19, processor, 1
instance = comp, \a1|Equal0~5 , a1|Equal0~5, processor, 1
instance = comp, \a1|Equal0~8 , a1|Equal0~8, processor, 1
instance = comp, \a1|Equal0~7 , a1|Equal0~7, processor, 1
instance = comp, \a1|Equal0~6 , a1|Equal0~6, processor, 1
instance = comp, \a1|Equal0~9 , a1|Equal0~9, processor, 1
instance = comp, \a1|Equal0~12 , a1|Equal0~12, processor, 1
instance = comp, \a1|Equal0~11 , a1|Equal0~11, processor, 1
instance = comp, \a1|Equal0~13 , a1|Equal0~13, processor, 1
instance = comp, \a1|Equal0~10 , a1|Equal0~10, processor, 1
instance = comp, \a1|Equal0~14 , a1|Equal0~14, processor, 1
instance = comp, \a1|Equal0~20 , a1|Equal0~20, processor, 1
instance = comp, \padd|o1~3 , padd|o1~3, processor, 1
instance = comp, \padd|f1|fa0|x1 , padd|f1|fa0|x1, processor, 1
instance = comp, \padd|tmp2[11]~0 , padd|tmp2[11]~0, processor, 1
instance = comp, \pc|intialize[0].df|q~0 , pc|intialize[0].df|q~0, processor, 1
instance = comp, \reset~input , reset~input, processor, 1
instance = comp, \reset~inputclkctrl , reset~inputclkctrl, processor, 1
instance = comp, \isNotJR|find1[4].aj , isNotJR|find1[4].aj, processor, 1
instance = comp, \pc|intialize[0].df|q , pc|intialize[0].df|q, processor, 1
instance = comp, \padd|w1[1]~0 , padd|w1[1]~0, processor, 1
instance = comp, \padd|w1[0]~1 , padd|w1[0]~1, processor, 1
instance = comp, \padd|f1|intialize[1].fai|x2 , padd|f1|intialize[1].fai|x2, processor, 1
instance = comp, \pc|intialize[1].df|q~0 , pc|intialize[1].df|q~0, processor, 1
instance = comp, \pc|intialize[1].df|q , pc|intialize[1].df|q, processor, 1
instance = comp, \padd|f1|intialize[1].fai|o1~0 , padd|f1|intialize[1].fai|o1~0, processor, 1
instance = comp, \padd|f1|intialize[2].fai|x2 , padd|f1|intialize[2].fai|x2, processor, 1
instance = comp, \pc|intialize[2].df|q~0 , pc|intialize[2].df|q~0, processor, 1
instance = comp, \pc|intialize[2].df|q , pc|intialize[2].df|q, processor, 1
instance = comp, \padd|f1|intialize[2].fai|o1~0 , padd|f1|intialize[2].fai|o1~0, processor, 1
instance = comp, \padd|f1|intialize[3].fai|x2 , padd|f1|intialize[3].fai|x2, processor, 1
instance = comp, \pc|intialize[3].df|q~0 , pc|intialize[3].df|q~0, processor, 1
instance = comp, \pc|intialize[3].df|q , pc|intialize[3].df|q, processor, 1
instance = comp, \padd|f1|intialize[3].fai|o1~0 , padd|f1|intialize[3].fai|o1~0, processor, 1
instance = comp, \pc|intialize[4].df|q~1 , pc|intialize[4].df|q~1, processor, 1
instance = comp, \pc|intialize[4].df|q~0 , pc|intialize[4].df|q~0, processor, 1
instance = comp, \pc|intialize[4].df|q , pc|intialize[4].df|q, processor, 1
instance = comp, \pc|intialize[5].df|q~1 , pc|intialize[5].df|q~1, processor, 1
instance = comp, \padd|f1|intialize[4].fai|o1~0 , padd|f1|intialize[4].fai|o1~0, processor, 1
instance = comp, \pc|intialize[5].df|q~0 , pc|intialize[5].df|q~0, processor, 1
instance = comp, \pc|intialize[5].df|q , pc|intialize[5].df|q, processor, 1
instance = comp, \padd|f1|intialize[5].fai|o1~0 , padd|f1|intialize[5].fai|o1~0, processor, 1
instance = comp, \pc|intialize[6].df|q~1 , pc|intialize[6].df|q~1, processor, 1
instance = comp, \pc|intialize[6].df|q~0 , pc|intialize[6].df|q~0, processor, 1
instance = comp, \pc|intialize[6].df|q , pc|intialize[6].df|q, processor, 1
instance = comp, \pc|intialize[7].df|q~1 , pc|intialize[7].df|q~1, processor, 1
instance = comp, \padd|f1|intialize[6].fai|o1~0 , padd|f1|intialize[6].fai|o1~0, processor, 1
instance = comp, \pc|intialize[7].df|q~0 , pc|intialize[7].df|q~0, processor, 1
instance = comp, \pc|intialize[7].df|q , pc|intialize[7].df|q, processor, 1
instance = comp, \pc|intialize[8].df|q~1 , pc|intialize[8].df|q~1, processor, 1
instance = comp, \padd|f1|intialize[7].fai|o1~0 , padd|f1|intialize[7].fai|o1~0, processor, 1
instance = comp, \pc|intialize[8].df|q~0 , pc|intialize[8].df|q~0, processor, 1
instance = comp, \pc|intialize[8].df|q , pc|intialize[8].df|q, processor, 1
instance = comp, \pc|intialize[9].df|q~1 , pc|intialize[9].df|q~1, processor, 1
instance = comp, \padd|f1|intialize[8].fai|o1~0 , padd|f1|intialize[8].fai|o1~0, processor, 1
instance = comp, \pc|intialize[9].df|q~0 , pc|intialize[9].df|q~0, processor, 1
instance = comp, \pc|intialize[9].df|q , pc|intialize[9].df|q, processor, 1
instance = comp, \pc|intialize[10].df|q~1 , pc|intialize[10].df|q~1, processor, 1
instance = comp, \padd|f1|intialize[9].fai|o1~0 , padd|f1|intialize[9].fai|o1~0, processor, 1
instance = comp, \pc|intialize[10].df|q~0 , pc|intialize[10].df|q~0, processor, 1
instance = comp, \pc|intialize[10].df|q , pc|intialize[10].df|q, processor, 1
instance = comp, \padd|f1|intialize[10].fai|o1~0 , padd|f1|intialize[10].fai|o1~0, processor, 1
instance = comp, \padd|f1|fa11|x2 , padd|f1|fa11|x2, processor, 1
instance = comp, \pc|intialize[11].df|q~0 , pc|intialize[11].df|q~0, processor, 1
instance = comp, \pc|intialize[11].df|q , pc|intialize[11].df|q, processor, 1
instance = comp, \alu_opcode[1]~7 , alu_opcode[1]~7, processor, 1
instance = comp, \alu_opcode[2]~8 , alu_opcode[2]~8, processor, 1
instance = comp, \isNotLoad|find1[4].aj~0 , isNotLoad|find1[4].aj~0, processor, 1
instance = comp, \a1|Selector0~0 , a1|Selector0~0, processor, 1
instance = comp, \checkingoverflow|m4|orgate[0].ok~0 , checkingoverflow|m4|orgate[0].ok~0, processor, 1
instance = comp, \a1|ShiftLeft0~17 , a1|ShiftLeft0~17, processor, 1
instance = comp, \a1|ShiftLeft0~18 , a1|ShiftLeft0~18, processor, 1
instance = comp, \a1|ShiftLeft0~10 , a1|ShiftLeft0~10, processor, 1
instance = comp, \a1|ShiftLeft0~11 , a1|ShiftLeft0~11, processor, 1
instance = comp, \a1|ShiftLeft0~12 , a1|ShiftLeft0~12, processor, 1
instance = comp, \a1|ShiftLeft0~13 , a1|ShiftLeft0~13, processor, 1
instance = comp, \a1|ShiftLeft0~14 , a1|ShiftLeft0~14, processor, 1
instance = comp, \a1|ShiftLeft0~15 , a1|ShiftLeft0~15, processor, 1
instance = comp, \a1|ShiftLeft0~16 , a1|ShiftLeft0~16, processor, 1
instance = comp, \a1|ShiftLeft0~19 , a1|ShiftLeft0~19, processor, 1
instance = comp, \a1|ShiftLeft0~4 , a1|ShiftLeft0~4, processor, 1
instance = comp, \a1|ShiftLeft0~5 , a1|ShiftLeft0~5, processor, 1
instance = comp, \a1|ShiftLeft0~2 , a1|ShiftLeft0~2, processor, 1
instance = comp, \a1|ShiftLeft0~3 , a1|ShiftLeft0~3, processor, 1
instance = comp, \a1|ShiftLeft0~6 , a1|ShiftLeft0~6, processor, 1
instance = comp, \a1|ShiftLeft0~0 , a1|ShiftLeft0~0, processor, 1
instance = comp, \a1|ShiftLeft0~1 , a1|ShiftLeft0~1, processor, 1
instance = comp, \a1|ShiftLeft0~7 , a1|ShiftLeft0~7, processor, 1
instance = comp, \a1|ShiftLeft0~8 , a1|ShiftLeft0~8, processor, 1
instance = comp, \a1|ShiftLeft0~9 , a1|ShiftLeft0~9, processor, 1
instance = comp, \alu_opcode[0]~6 , alu_opcode[0]~6, processor, 1
instance = comp, \a1|Selector0~3 , a1|Selector0~3, processor, 1
instance = comp, \a1|Selector0~4 , a1|Selector0~4, processor, 1
instance = comp, \a1|Add1~0 , a1|Add1~0, processor, 1
instance = comp, \a1|Add1~3 , a1|Add1~3, processor, 1
instance = comp, \a1|Add1~5 , a1|Add1~5, processor, 1
instance = comp, \a1|Add1~7 , a1|Add1~7, processor, 1
instance = comp, \a1|Add1~9 , a1|Add1~9, processor, 1
instance = comp, \a1|Add1~11 , a1|Add1~11, processor, 1
instance = comp, \a1|Add1~13 , a1|Add1~13, processor, 1
instance = comp, \a1|Add1~15 , a1|Add1~15, processor, 1
instance = comp, \a1|Add1~17 , a1|Add1~17, processor, 1
instance = comp, \a1|Add1~19 , a1|Add1~19, processor, 1
instance = comp, \a1|Add1~21 , a1|Add1~21, processor, 1
instance = comp, \a1|Add1~23 , a1|Add1~23, processor, 1
instance = comp, \a1|Add1~25 , a1|Add1~25, processor, 1
instance = comp, \a1|Add1~27 , a1|Add1~27, processor, 1
instance = comp, \a1|Add1~29 , a1|Add1~29, processor, 1
instance = comp, \a1|Add1~31 , a1|Add1~31, processor, 1
instance = comp, \a1|Add1~33 , a1|Add1~33, processor, 1
instance = comp, \a1|Add1~35 , a1|Add1~35, processor, 1
instance = comp, \a1|Add1~37 , a1|Add1~37, processor, 1
instance = comp, \a1|Add1~39 , a1|Add1~39, processor, 1
instance = comp, \a1|Add1~41 , a1|Add1~41, processor, 1
instance = comp, \a1|Add1~43 , a1|Add1~43, processor, 1
instance = comp, \a1|Add1~45 , a1|Add1~45, processor, 1
instance = comp, \a1|Add1~47 , a1|Add1~47, processor, 1
instance = comp, \a1|Add1~49 , a1|Add1~49, processor, 1
instance = comp, \a1|Add1~51 , a1|Add1~51, processor, 1
instance = comp, \a1|Add1~53 , a1|Add1~53, processor, 1
instance = comp, \a1|Add1~55 , a1|Add1~55, processor, 1
instance = comp, \a1|Add1~57 , a1|Add1~57, processor, 1
instance = comp, \a1|Add1~59 , a1|Add1~59, processor, 1
instance = comp, \a1|Add1~61 , a1|Add1~61, processor, 1
instance = comp, \a1|Add1~62 , a1|Add1~62, processor, 1
instance = comp, \a1|Add0~0 , a1|Add0~0, processor, 1
instance = comp, \a1|Add0~3 , a1|Add0~3, processor, 1
instance = comp, \a1|Add0~5 , a1|Add0~5, processor, 1
instance = comp, \a1|Add0~7 , a1|Add0~7, processor, 1
instance = comp, \a1|Add0~9 , a1|Add0~9, processor, 1
instance = comp, \a1|Add0~11 , a1|Add0~11, processor, 1
instance = comp, \a1|Add0~13 , a1|Add0~13, processor, 1
instance = comp, \a1|Add0~15 , a1|Add0~15, processor, 1
instance = comp, \a1|Add0~17 , a1|Add0~17, processor, 1
instance = comp, \a1|Add0~19 , a1|Add0~19, processor, 1
instance = comp, \a1|Add0~21 , a1|Add0~21, processor, 1
instance = comp, \a1|Add0~23 , a1|Add0~23, processor, 1
instance = comp, \a1|Add0~25 , a1|Add0~25, processor, 1
instance = comp, \a1|Add0~27 , a1|Add0~27, processor, 1
instance = comp, \a1|Add0~29 , a1|Add0~29, processor, 1
instance = comp, \a1|Add0~31 , a1|Add0~31, processor, 1
instance = comp, \a1|Add0~33 , a1|Add0~33, processor, 1
instance = comp, \a1|Add0~35 , a1|Add0~35, processor, 1
instance = comp, \a1|Add0~37 , a1|Add0~37, processor, 1
instance = comp, \a1|Add0~39 , a1|Add0~39, processor, 1
instance = comp, \a1|Add0~41 , a1|Add0~41, processor, 1
instance = comp, \a1|Add0~43 , a1|Add0~43, processor, 1
instance = comp, \a1|Add0~45 , a1|Add0~45, processor, 1
instance = comp, \a1|Add0~47 , a1|Add0~47, processor, 1
instance = comp, \a1|Add0~49 , a1|Add0~49, processor, 1
instance = comp, \a1|Add0~51 , a1|Add0~51, processor, 1
instance = comp, \a1|Add0~53 , a1|Add0~53, processor, 1
instance = comp, \a1|Add0~55 , a1|Add0~55, processor, 1
instance = comp, \a1|Add0~57 , a1|Add0~57, processor, 1
instance = comp, \a1|Add0~59 , a1|Add0~59, processor, 1
instance = comp, \a1|Add0~61 , a1|Add0~61, processor, 1
instance = comp, \a1|Add0~62 , a1|Add0~62, processor, 1
instance = comp, \a1|Selector0~1 , a1|Selector0~1, processor, 1
instance = comp, \a1|Selector0~2 , a1|Selector0~2, processor, 1
instance = comp, \a1|Selector0~5 , a1|Selector0~5, processor, 1
instance = comp, \a1|Selector0~6 , a1|Selector0~6, processor, 1
instance = comp, \a1|Decoder0~0 , a1|Decoder0~0, processor, 1
instance = comp, \a1|Add0~64 , a1|Add0~64, processor, 1
instance = comp, \a1|Add1~64 , a1|Add1~64, processor, 1
instance = comp, \a1|overflow , a1|overflow, processor, 1
instance = comp, \isADD_Rtype|output_comparision~2 , isADD_Rtype|output_comparision~2, processor, 1
instance = comp, \isADD_Rtype|output_comparision , isADD_Rtype|output_comparision, processor, 1
instance = comp, \a1|ShiftRight0~4 , a1|ShiftRight0~4, processor, 1
instance = comp, \a1|ShiftRight0~5 , a1|ShiftRight0~5, processor, 1
instance = comp, \a1|ShiftRight0~2 , a1|ShiftRight0~2, processor, 1
instance = comp, \a1|ShiftRight0~3 , a1|ShiftRight0~3, processor, 1
instance = comp, \a1|ShiftRight0~6 , a1|ShiftRight0~6, processor, 1
instance = comp, \a1|ShiftRight0~0 , a1|ShiftRight0~0, processor, 1
instance = comp, \a1|ShiftRight0~1 , a1|ShiftRight0~1, processor, 1
instance = comp, \a1|ShiftRight0~7 , a1|ShiftRight0~7, processor, 1
instance = comp, \a1|ShiftRight0~8 , a1|ShiftRight0~8, processor, 1
instance = comp, \a1|ShiftRight0~9 , a1|ShiftRight0~9, processor, 1
instance = comp, \a1|ShiftRight0~12 , a1|ShiftRight0~12, processor, 1
instance = comp, \a1|ShiftRight0~13 , a1|ShiftRight0~13, processor, 1
instance = comp, \a1|ShiftRight0~14 , a1|ShiftRight0~14, processor, 1
instance = comp, \a1|ShiftRight0~15 , a1|ShiftRight0~15, processor, 1
instance = comp, \a1|ShiftRight0~16 , a1|ShiftRight0~16, processor, 1
instance = comp, \a1|ShiftRight0~17 , a1|ShiftRight0~17, processor, 1
instance = comp, \a1|ShiftRight0~18 , a1|ShiftRight0~18, processor, 1
instance = comp, \a1|ShiftRight0~10 , a1|ShiftRight0~10, processor, 1
instance = comp, \a1|ShiftRight0~11 , a1|ShiftRight0~11, processor, 1
instance = comp, \a1|ShiftRight0~19 , a1|ShiftRight0~19, processor, 1
instance = comp, \checkingoverflow|m4|orgate[0].ok~2 , checkingoverflow|m4|orgate[0].ok~2, processor, 1
instance = comp, \checkingoverflow|m4|orgate[0].ok~3 , checkingoverflow|m4|orgate[0].ok~3, processor, 1
instance = comp, \checkingoverflow|m4|orgate[0].ok~4 , checkingoverflow|m4|orgate[0].ok~4, processor, 1
instance = comp, \checkingoverflow|m4|orgate[0].ok~5 , checkingoverflow|m4|orgate[0].ok~5, processor, 1
instance = comp, \a1|Selector31~0 , a1|Selector31~0, processor, 1
instance = comp, \a1|Selector31~1 , a1|Selector31~1, processor, 1
instance = comp, \a1|Selector31~2 , a1|Selector31~2, processor, 1
instance = comp, \checkingoverflow|m4|orgate[0].ok~6 , checkingoverflow|m4|orgate[0].ok~6, processor, 1
instance = comp, \checkingoverflow|m4|orgate[0].ok~7 , checkingoverflow|m4|orgate[0].ok~7, processor, 1
instance = comp, \padd|o1~0 , padd|o1~0, processor, 1
instance = comp, \checkingoverflow|a2~0 , checkingoverflow|a2~0, processor, 1
instance = comp, \checkingoverflow|m4|orgate[0].ok~8 , checkingoverflow|m4|orgate[0].ok~8, processor, 1
instance = comp, \isNotJAL|find1[4].aj , isNotJAL|find1[4].aj, processor, 1
instance = comp, \isADD_Rtype|output_comparision~3 , isADD_Rtype|output_comparision~3, processor, 1
instance = comp, \checkingoverflow|m4|orgate[0].ok~1 , checkingoverflow|m4|orgate[0].ok~1, processor, 1
instance = comp, \checkingoverflow|m4|orgate[0].ok~9 , checkingoverflow|m4|orgate[0].ok~9, processor, 1
instance = comp, \checkingoverflow|m4|andgate1[1].ai , checkingoverflow|m4|andgate1[1].ai, processor, 1
instance = comp, \checkingoverflow|m4|andgate1[2].ai , checkingoverflow|m4|andgate1[2].ai, processor, 1
instance = comp, \checkingoverflow|pc_plusone|intializei[3].fai|x2 , checkingoverflow|pc_plusone|intializei[3].fai|x2, processor, 1
instance = comp, \checkingoverflow|m4|andgate1[3].ai , checkingoverflow|m4|andgate1[3].ai, processor, 1
instance = comp, \checkingoverflow|pc_plusone|intializei[3].fai|a1 , checkingoverflow|pc_plusone|intializei[3].fai|a1, processor, 1
instance = comp, \checkingoverflow|m4|andgate1[4].ai , checkingoverflow|m4|andgate1[4].ai, processor, 1
instance = comp, \checkingoverflow|m4|andgate1[5].ai , checkingoverflow|m4|andgate1[5].ai, processor, 1
instance = comp, \checkingoverflow|pc_plusone|intializei[5].fai|a1 , checkingoverflow|pc_plusone|intializei[5].fai|a1, processor, 1
instance = comp, \checkingoverflow|m4|andgate1[6].ai , checkingoverflow|m4|andgate1[6].ai, processor, 1
instance = comp, \checkingoverflow|m4|andgate1[7].ai , checkingoverflow|m4|andgate1[7].ai, processor, 1
instance = comp, \checkingoverflow|pc_plusone|intializei[6].fai|a1 , checkingoverflow|pc_plusone|intializei[6].fai|a1, processor, 1
instance = comp, \checkingoverflow|m4|andgate1[8].ai , checkingoverflow|m4|andgate1[8].ai, processor, 1
instance = comp, \checkingoverflow|pc_plusone|intializei[8].fai|a1 , checkingoverflow|pc_plusone|intializei[8].fai|a1, processor, 1
instance = comp, \checkingoverflow|m4|andgate1[9].ai , checkingoverflow|m4|andgate1[9].ai, processor, 1
instance = comp, \checkingoverflow|m4|andgate1[10].ai , checkingoverflow|m4|andgate1[10].ai, processor, 1
instance = comp, \checkingoverflow|pc_plusone|intializei[10].fai|a1 , checkingoverflow|pc_plusone|intializei[10].fai|a1, processor, 1
instance = comp, \checkingoverflow|m4|andgate1[11].ai , checkingoverflow|m4|andgate1[11].ai, processor, 1
instance = comp, \isNotStore|find1[4].aj , isNotStore|find1[4].aj, processor, 1
instance = comp, \checkingoverflow|out_reg[0]~0 , checkingoverflow|out_reg[0]~0, processor, 1
instance = comp, \q_imem[22]~input , q_imem[22]~input, processor, 1
instance = comp, \checkingoverflow|out_reg[0]~1 , checkingoverflow|out_reg[0]~1, processor, 1
instance = comp, \q_imem[23]~input , q_imem[23]~input, processor, 1
instance = comp, \checkingoverflow|out_reg[1]~2 , checkingoverflow|out_reg[1]~2, processor, 1
instance = comp, \q_imem[24]~input , q_imem[24]~input, processor, 1
instance = comp, \checkingoverflow|out_reg[2]~3 , checkingoverflow|out_reg[2]~3, processor, 1
instance = comp, \q_imem[25]~input , q_imem[25]~input, processor, 1
instance = comp, \checkingoverflow|out_reg[3]~4 , checkingoverflow|out_reg[3]~4, processor, 1
instance = comp, \q_imem[26]~input , q_imem[26]~input, processor, 1
instance = comp, \checkingoverflow|out_reg[4]~5 , checkingoverflow|out_reg[4]~5, processor, 1
instance = comp, \q_imem[17]~input , q_imem[17]~input, processor, 1
instance = comp, \q_imem[18]~input , q_imem[18]~input, processor, 1
instance = comp, \q_imem[19]~input , q_imem[19]~input, processor, 1
instance = comp, \q_imem[20]~input , q_imem[20]~input, processor, 1
instance = comp, \q_imem[21]~input , q_imem[21]~input, processor, 1
instance = comp, \reg_write_enable~0 , reg_write_enable~0, processor, 1
instance = comp, \rt_mux|orgate[0].ok~0 , rt_mux|orgate[0].ok~0, processor, 1
instance = comp, \rt_mux|orgate[1].ok~0 , rt_mux|orgate[1].ok~0, processor, 1
instance = comp, \rt_mux|orgate[2].ok~0 , rt_mux|orgate[2].ok~0, processor, 1
instance = comp, \rt_mux|orgate[3].ok~0 , rt_mux|orgate[3].ok~0, processor, 1
instance = comp, \rt_mux|orgate[4].ok~0 , rt_mux|orgate[4].ok~0, processor, 1
instance = comp, \isNotLoad|find1[4].aj , isNotLoad|find1[4].aj, processor, 1
instance = comp, \q_dmem[0]~input , q_dmem[0]~input, processor, 1
instance = comp, \data_mem|orgate[0].ok~0 , data_mem|orgate[0].ok~0, processor, 1
instance = comp, \q_dmem[1]~input , q_dmem[1]~input, processor, 1
instance = comp, \data_mem|orgate[1].ok~0 , data_mem|orgate[1].ok~0, processor, 1
instance = comp, \q_dmem[2]~input , q_dmem[2]~input, processor, 1
instance = comp, \data_mem|orgate[2].ok~0 , data_mem|orgate[2].ok~0, processor, 1
instance = comp, \q_dmem[3]~input , q_dmem[3]~input, processor, 1
instance = comp, \data_mem|orgate[3].ok~0 , data_mem|orgate[3].ok~0, processor, 1
instance = comp, \q_dmem[4]~input , q_dmem[4]~input, processor, 1
instance = comp, \data_mem|orgate[4].ok~0 , data_mem|orgate[4].ok~0, processor, 1
instance = comp, \q_dmem[5]~input , q_dmem[5]~input, processor, 1
instance = comp, \data_mem|orgate[5].ok~0 , data_mem|orgate[5].ok~0, processor, 1
instance = comp, \q_dmem[6]~input , q_dmem[6]~input, processor, 1
instance = comp, \data_mem|orgate[6].ok~0 , data_mem|orgate[6].ok~0, processor, 1
instance = comp, \q_dmem[7]~input , q_dmem[7]~input, processor, 1
instance = comp, \data_mem|orgate[7].ok~0 , data_mem|orgate[7].ok~0, processor, 1
instance = comp, \q_dmem[8]~input , q_dmem[8]~input, processor, 1
instance = comp, \data_mem|orgate[8].ok~0 , data_mem|orgate[8].ok~0, processor, 1
instance = comp, \q_dmem[9]~input , q_dmem[9]~input, processor, 1
instance = comp, \data_mem|orgate[9].ok~0 , data_mem|orgate[9].ok~0, processor, 1
instance = comp, \q_dmem[10]~input , q_dmem[10]~input, processor, 1
instance = comp, \data_mem|orgate[10].ok~0 , data_mem|orgate[10].ok~0, processor, 1
instance = comp, \q_dmem[11]~input , q_dmem[11]~input, processor, 1
instance = comp, \data_mem|orgate[11].ok~0 , data_mem|orgate[11].ok~0, processor, 1
instance = comp, \data_mem|orgate[12].ok~0 , data_mem|orgate[12].ok~0, processor, 1
instance = comp, \q_dmem[12]~input , q_dmem[12]~input, processor, 1
instance = comp, \data_mem|orgate[12].ok~1 , data_mem|orgate[12].ok~1, processor, 1
instance = comp, \q_dmem[13]~input , q_dmem[13]~input, processor, 1
instance = comp, \data_mem|andgate1[13].ai , data_mem|andgate1[13].ai, processor, 1
instance = comp, \q_dmem[14]~input , q_dmem[14]~input, processor, 1
instance = comp, \data_mem|andgate1[14].ai , data_mem|andgate1[14].ai, processor, 1
instance = comp, \q_dmem[15]~input , q_dmem[15]~input, processor, 1
instance = comp, \data_mem|andgate1[15].ai , data_mem|andgate1[15].ai, processor, 1
instance = comp, \q_dmem[16]~input , q_dmem[16]~input, processor, 1
instance = comp, \data_mem|andgate1[16].ai , data_mem|andgate1[16].ai, processor, 1
instance = comp, \q_dmem[17]~input , q_dmem[17]~input, processor, 1
instance = comp, \data_mem|andgate1[17].ai , data_mem|andgate1[17].ai, processor, 1
instance = comp, \q_dmem[18]~input , q_dmem[18]~input, processor, 1
instance = comp, \data_mem|andgate1[18].ai , data_mem|andgate1[18].ai, processor, 1
instance = comp, \q_dmem[19]~input , q_dmem[19]~input, processor, 1
instance = comp, \data_mem|andgate1[19].ai , data_mem|andgate1[19].ai, processor, 1
instance = comp, \q_dmem[20]~input , q_dmem[20]~input, processor, 1
instance = comp, \data_mem|andgate1[20].ai , data_mem|andgate1[20].ai, processor, 1
instance = comp, \q_dmem[21]~input , q_dmem[21]~input, processor, 1
instance = comp, \data_mem|andgate1[21].ai , data_mem|andgate1[21].ai, processor, 1
instance = comp, \q_dmem[22]~input , q_dmem[22]~input, processor, 1
instance = comp, \data_mem|andgate1[22].ai , data_mem|andgate1[22].ai, processor, 1
instance = comp, \q_dmem[23]~input , q_dmem[23]~input, processor, 1
instance = comp, \data_mem|andgate1[23].ai , data_mem|andgate1[23].ai, processor, 1
instance = comp, \q_dmem[24]~input , q_dmem[24]~input, processor, 1
instance = comp, \data_mem|andgate1[24].ai , data_mem|andgate1[24].ai, processor, 1
instance = comp, \q_dmem[25]~input , q_dmem[25]~input, processor, 1
instance = comp, \data_mem|andgate1[25].ai , data_mem|andgate1[25].ai, processor, 1
instance = comp, \q_dmem[26]~input , q_dmem[26]~input, processor, 1
instance = comp, \data_mem|andgate1[26].ai , data_mem|andgate1[26].ai, processor, 1
instance = comp, \q_dmem[27]~input , q_dmem[27]~input, processor, 1
instance = comp, \data_mem|andgate1[27].ai , data_mem|andgate1[27].ai, processor, 1
instance = comp, \q_dmem[28]~input , q_dmem[28]~input, processor, 1
instance = comp, \data_mem|andgate1[28].ai , data_mem|andgate1[28].ai, processor, 1
instance = comp, \q_dmem[29]~input , q_dmem[29]~input, processor, 1
instance = comp, \data_mem|andgate1[29].ai , data_mem|andgate1[29].ai, processor, 1
instance = comp, \q_dmem[30]~input , q_dmem[30]~input, processor, 1
instance = comp, \data_mem|andgate1[30].ai , data_mem|andgate1[30].ai, processor, 1
instance = comp, \q_dmem[31]~input , q_dmem[31]~input, processor, 1
instance = comp, \data_mem|andgate1[31].ai , data_mem|andgate1[31].ai, processor, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
