<profile>

<section name = "Vivado HLS Report for 'd_sum'" level="0">
<item name = "Date">Wed Dec 12 12:37:01 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">hls8BitFloatMod</item>
<item name = "Solution">Lenet5_50MHz</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a100tcsg324-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00, 12.521, 2.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">142, 142, 142, 142, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">12, 12, 2, -, -, 6, no</column>
<column name="- Loop 2">128, 128, 32, -, -, 4, no</column>
<column name=" + Loop 2.1">30, 30, 5, -, -, 6, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 106</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 2, 227, 219</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 125</column>
<column name="Register">-, -, 38, -</column>
<specialColumn name="Available">270, 240, 126800, 63400</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="lenetSynthMatlab_bkb_U8">lenetSynthMatlab_bkb, 0, 2, 227, 219</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="b_k_12_fu_178_p2">+, 0, 0, 12, 3, 1</column>
<column name="k_27_fu_113_p2">+, 0, 0, 12, 3, 1</column>
<column name="k_28_fu_130_p2">+, 0, 0, 12, 3, 1</column>
<column name="tmp1_fu_184_p2">+, 0, 0, 13, 4, 3</column>
<column name="tmp_165_fu_194_p2">+, 0, 0, 15, 6, 6</column>
<column name="tmp_s_fu_162_p2">-, 0, 0, 15, 6, 6</column>
<column name="exitcond1_fu_124_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="exitcond2_fu_107_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="exitcond_fu_172_p2">icmp, 0, 0, 9, 3, 3</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">47, 10, 1, 10</column>
<column name="b_k_reg_89">9, 2, 3, 6</column>
<column name="k_1_reg_78">9, 2, 3, 6</column>
<column name="k_reg_67">9, 2, 3, 6</column>
<column name="x_address0">15, 3, 5, 15</column>
<column name="y_address0">21, 4, 3, 12</column>
<column name="y_d0">15, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="b_k_12_reg_243">3, 0, 3, 0</column>
<column name="b_k_reg_89">3, 0, 3, 0</column>
<column name="k_1_reg_78">3, 0, 3, 0</column>
<column name="k_27_reg_212">3, 0, 3, 0</column>
<column name="k_28_reg_230">3, 0, 3, 0</column>
<column name="k_reg_67">3, 0, 3, 0</column>
<column name="tmp_reg_217">3, 0, 64, 61</column>
<column name="tmp_s_reg_235">5, 0, 6, 1</column>
<column name="y_addr_4_reg_253">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, d_sum, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, d_sum, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, d_sum, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, d_sum, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, d_sum, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, d_sum, return value</column>
<column name="x_address0">out, 5, ap_memory, x, array</column>
<column name="x_ce0">out, 1, ap_memory, x, array</column>
<column name="x_q0">in, 32, ap_memory, x, array</column>
<column name="y_address0">out, 3, ap_memory, y, array</column>
<column name="y_ce0">out, 1, ap_memory, y, array</column>
<column name="y_we0">out, 1, ap_memory, y, array</column>
<column name="y_d0">out, 32, ap_memory, y, array</column>
<column name="y_q0">in, 32, ap_memory, y, array</column>
</table>
</item>
</section>
</profile>
