// Seed: 3831970935
module module_0;
  assign id_1 = id_1;
  always @(posedge 1 or 1) if (1) id_1 <= 1;
  always @(*) begin
    if (id_1) begin
      if (1) begin
        id_1 <= 1;
      end
    end else begin
      id_1 = id_1;
      id_1 <= 1;
      if (1'b0) id_1 = 1;
    end
  end
  assign id_1 = id_1 ? 1 : id_1;
endmodule
module module_1 ();
  logic [7:0] id_1;
  assign id_1 = id_1[1'b0 : 1];
  module_0();
endmodule
