// Jagadeesh Vasudevamurthy resamplerTap6_X99.v
// Please do not remove the header
// Char array passed is as follows
//--------------------------------------
//0:00000 111011111011000000
//1:00001 111100001000000110
//2:00010 111100010110110111
//3:00011 111100100111000001
//4:00100 111100111000010001
//5:00101 111101001010010101
//6:00110 111101011100111100
//7:00111 111101101111110110
//8:01000 111110000010110100
//9:01001 111110010101101000
//10:01010 111110101000000101
//11:01011 111110111010000000
//12:01100 111111001011001101
//13:01101 111111011011100100
//14:01110 111111101010111100
//15:01111 111111111001010001
//16:10000 000000000110011100
//17:10001 000000010010011010
//18:10010 000000011101001000
//19:10011 000000100110100100
//20:10100 000000101110101111
//21:10101 000000110101101000
//22:10110 000000111011010010
//23:10111 000000111111101111
//24:11000 000001000011000011
//25:11001 000001000101010000
//26:11010 000001000110011100
//27:11011 000001000110101011
//28:11100 000001000110000011
//29:11101 000001000100101000
//30:11110 000001000010100010
//31:11111 000000111111110101
// default NOT given
// Parallel mux
//--------------------------------------
// PLA starts now
module resamplerTap6_X99(a,o);
	input[4:0]  a;
	output reg[17:0]  o;
	always @(a)
	begin
		case(a)
			5'b00000: o = 18'b111011111011000000;
			5'b00001: o = 18'b111100001000000110;
			5'b00010: o = 18'b111100010110110111;
			5'b00011: o = 18'b111100100111000001;
			5'b00100: o = 18'b111100111000010001;
			5'b00101: o = 18'b111101001010010101;
			5'b00110: o = 18'b111101011100111100;
			5'b00111: o = 18'b111101101111110110;
			5'b01000: o = 18'b111110000010110100;
			5'b01001: o = 18'b111110010101101000;
			5'b01010: o = 18'b111110101000000101;
			5'b01011: o = 18'b111110111010000000;
			5'b01100: o = 18'b111111001011001101;
			5'b01101: o = 18'b111111011011100100;
			5'b01110: o = 18'b111111101010111100;
			5'b01111: o = 18'b111111111001010001;
			5'b10000: o = 18'b000000000110011100;
			5'b10001: o = 18'b000000010010011010;
			5'b10010: o = 18'b000000011101001000;
			5'b10011: o = 18'b000000100110100100;
			5'b10100: o = 18'b000000101110101111;
			5'b10101: o = 18'b000000110101101000;
			5'b10110: o = 18'b000000111011010010;
			5'b10111: o = 18'b000000111111101111;
			5'b11000: o = 18'b000001000011000011;
			5'b11001: o = 18'b000001000101010000;
			5'b11010: o = 18'b000001000110011100;
			5'b11011: o = 18'b000001000110101011;
			5'b11100: o = 18'b000001000110000011;
			5'b11101: o = 18'b000001000100101000;
			5'b11110: o = 18'b000001000010100010;
			5'b11111: o = 18'b000000111111110101;
// defaults of ALL_0 and ALL_X are never routine to input pla. ALL_X,ALL_1 are expanded by me. Output never has default
//			 Parallel mux
		endcase
	end
endmodule
