<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="proj_axi_master" solutionName="solution1" date="2023-04-17T14:13:45.644+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_6/m_axi_gmem_BREADY' to 0." projectName="proj_axi_master" solutionName="solution1" date="2023-04-17T14:13:45.578+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_6/m_axi_gmem_AWUSER' to 0." projectName="proj_axi_master" solutionName="solution1" date="2023-04-17T14:13:45.574+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_6/m_axi_gmem_AWREGION' to 0." projectName="proj_axi_master" solutionName="solution1" date="2023-04-17T14:13:45.571+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_6/m_axi_gmem_AWQOS' to 0." projectName="proj_axi_master" solutionName="solution1" date="2023-04-17T14:13:45.568+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_6/m_axi_gmem_AWPROT' to 0." projectName="proj_axi_master" solutionName="solution1" date="2023-04-17T14:13:45.566+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'example_Pipeline_6/m_axi_gmem_AWCACHE' to 0." projectName="proj_axi_master" solutionName="solution1" date="2023-04-17T14:13:45.562+0200" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_dec_Pipeline_decryption_cbc_loop.v:3627]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xA;Compiling module xil_defaultlib.example_crypto_buff_RAM_AUTO_1R1...&#xA;Compiling module xil_defaultlib.example_ct_RAM_AUTO_1R1W&#xA;Compiling module xil_defaultlib.example_buff_RAM_AUTO_1R1W&#xA;Compiling module xil_defaultlib.example_flow_control_loop_pipe_s...&#xA;Compiling module xil_defaultlib.example_example_Pipeline_1&#xA;Compiling module xil_defaultlib.example_example_Pipeline_2&#xA;Compiling module xil_defaultlib.example_example_Pipeline_VITIS_L...&#xA;Compiling module xil_defaultlib.example_dec_Pipeline_VITIS_LOOP_...&#xA;Compiling module xil_defaultlib.example_updateKey_1_decipher_0_s...&#xA;Compiling module xil_defaultlib.example_updateKey_1_Rcon_1_ROM_A...&#xA;Compiling module xil_defaultlib.example_updateKey_1&#xA;Compiling module xil_defaultlib.example_dec_Pipeline_decryption_...&#xA;Compiling module xil_defaultlib.example_frp_pipeline_valid(Pipel...&#xA;Compiling module xil_defaultlib.example_frp_fifoout(PipeLatency=...&#xA;Compiling module xil_defaultlib.example_dec_Pipeline_decryption_...&#xA;Compiling module xil_defaultlib.example_dec_Pipeline_VITIS_LOOP_...&#xA;Compiling module xil_defaultlib.example_fifo_w128_d256_A_ram&#xA;Compiling module xil_defaultlib.example_fifo_w128_d256_A&#xA;Compiling module xil_defaultlib.example_fifo_w1_d256_S_ShiftReg&#xA;Compiling module xil_defaultlib.example_fifo_w1_d256_S&#xA;Compiling module xil_defaultlib.example_fifo_w128_d2_S_ShiftReg&#xA;Compiling module xil_defaultlib.example_fifo_w128_d2_S&#xA;Compiling module xil_defaultlib.example_dec&#xA;Compiling module xil_defaultlib.example_example_Pipeline_3&#xA;Compiling module xil_defaultlib.example_process_r_cipher_0_ssbox...&#xA;Compiling module xil_defaultlib.example_enc_Pipeline_VITIS_LOOP_...&#xA;Compiling module xil_defaultlib.example_updateKey&#xA;Compiling module xil_defaultlib.example_process_r_cipher_0_p16bo...&#xA;Compiling module xil_defaultlib.example_process_r&#xA;Compiling module xil_defaultlib.example_enc_Pipeline_encryption_...&#xA;Compiling module xil_defaultlib.example_enc_Pipeline_VITIS_LOOP_...&#xA;Compiling module xil_defaultlib.example_fifo_w128_d256_A_x_ram&#xA;Compiling module xil_defaultlib.example_fifo_w128_d256_A_x&#xA;Compiling module xil_defaultlib.example_fifo_w1_d256_S_x_ShiftRe...&#xA;Compiling module xil_defaultlib.example_fifo_w1_d256_S_x&#xA;Compiling module xil_defaultlib.example_fifo_w128_d2_S_x_ShiftRe...&#xA;Compiling module xil_defaultlib.example_fifo_w128_d2_S_x&#xA;Compiling module xil_defaultlib.example_enc&#xA;Compiling module xil_defaultlib.example_example_Pipeline_5&#xA;Compiling module xil_defaultlib.example_example_Pipeline_6&#xA;Compiling module xil_defaultlib.example_BUS_A_s_axi&#xA;Compiling module xil_defaultlib.example_gmem_m_axi_srl(DATA_WIDT...&#xA;Compiling module xil_defaultlib.example_gmem_m_axi_fifo(DATA_WID...&#xA;Compiling module xil_defaultlib.example_gmem_m_axi_mem(MEM_STYLE...&#xA;Compiling module xil_defaultlib.example_gmem_m_axi_fifo(MEM_STYL...&#xA;Compiling module xil_defaultlib.example_gmem_m_axi_srl(DATA_WIDT...&#xA;Compiling module xil_defaultlib.example_gmem_m_axi_fifo(DATA_WID...&#xA;Compiling module xil_defaultlib.example_gmem_m_axi_srl(DATA_WIDT...&#xA;Compiling module xil_defaultlib.example_gmem_m_axi_fifo(DATA_WID...&#xA;Compiling module xil_defaultlib.example_gmem_m_axi_store(NUM_WRI...&#xA;Compiling module xil_defaultlib.example_gmem_m_axi_mem(MEM_STYLE...&#xA;Compiling module xil_defaultlib.example_gmem_m_axi_fifo(MEM_STYL...&#xA;Compiling module xil_defaultlib.example_gmem_m_axi_load(NUM_READ...&#xA;Compiling module xil_defaultlib.example_gmem_m_axi_reg_slice(DAT...&#xA;Compiling module xil_defaultlib.example_gmem_m_axi_srl(DATA_WIDT...&#xA;Compiling module xil_defaultlib.example_gmem_m_axi_fifo(DATA_WID...&#xA;Compiling module xil_defaultlib.example_gmem_m_axi_reg_slice(DAT...&#xA;Compiling module xil_defaultlib.example_gmem_m_axi_srl(DATA_WIDT...&#xA;Compiling module xil_defaultlib.example_gmem_m_axi_fifo(DATA_WID...&#xA;Compiling module xil_defaultlib.example_gmem_m_axi_srl(DATA_WIDT...&#xA;Compiling module xil_defaultlib.example_gmem_m_axi_fifo(DATA_WID...&#xA;Compiling module xil_defaultlib.example_gmem_m_axi_throttle(CONS...&#xA;Compiling module xil_defaultlib.example_gmem_m_axi_reg_slice(DAT...&#xA;Compiling module xil_defaultlib.example_gmem_m_axi_write(CONSERV...&#xA;Compiling module xil_defaultlib.example_gmem_m_axi_reg_slice(DAT...&#xA;Compiling module xil_defaultlib.example_gmem_m_axi_read(C_USER_V...&#xA;Compiling module xil_defaultlib.example_gmem_m_axi(CONSERVATIVE=...&#xA;Compiling module xil_defaultlib.example&#xA;Compiling module xil_defaultlib.AESL_axi_master_gmem&#xA;Compiling module xil_defaultlib.AESL_axi_slave_BUS_A&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=19)&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xA;Compiling module xil_defaultlib.apatb_example_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot example&#xA;&#xA;&#xA;****** xsim v2022.2 (64-bit)&#xA;  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022&#xA;  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source xsim.dir/example/xsim_script.tcl&#xA;# xsim {example} -autoloadwcfg -tclbatch {example.tcl}&#xA;Time resolution is 1 ps&#xA;source example.tcl&#xA;## run all&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [n/a] @ &quot;125000&quot;&#xA;// RTL Simulation : 1 / 1 [n/a] @ &quot;37985000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 38045 ns : File &quot;/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example.autotb.v&quot; Line 536&#xA;## quit" projectName="proj_axi_master" solutionName="solution1" date="2023-04-17T14:15:57.419+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/ubuntu/pertie/fpga/using_axi_master/proj_axi_master/solution1/sim/verilog/example_dec_Pipeline_decryption_cbc_loop.v:3600]" projectName="proj_axi_master" solutionName="solution1" date="2023-04-17T14:15:47.586+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="proj_axi_master" solutionName="solution1" date="2023-04-17T14:15:46.517+0200" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
