<module id="NMI_INTRUPT_REGS" HW_revision="" description="NMI INTRUPT Registers">
	<register id="NMICFG" width="16" page="1" offset="0x0" internal="0" description="NMI Configuration Register">
		<bitfield id="NMIE" description="Global NMI Enable" begin="0" end="0" width="1" rwaccess="RW"/>
	</register>
	<register id="NMIFLG" width="16" page="1" offset="0x1" internal="0" description="NMI Flag Register (SYSRsn Clear)">
		<bitfield id="NMIINT" description="NMI Interrupt Flag" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="CLOCKFAIL" description="Clock Fail Interrupt Flag" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="UNCERR" description="Flash/RAM/ROM Uncorrectable Error NMI Flag" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="REGPARITYERR" description="Register parity error" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="CPU1HWBISTERR" description="HW BIST Error NMI Flag" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="PIEVECTERR" description="PIE Vector Fetch Error Flag" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="SYSDBGNMI" description="System Debug Module NMI Flag" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="RLNMI" description="Reconfigurable Logic NMI Flag" begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="CPU2WDRSn" description="CPU2 WDRSn Reset Indication Flag" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="CPU2NMIWDRSn" description="CPU2 NMIWDRSn Reset Indication Flag" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="LSCMPERR" description="Lockstep Compare Error" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="ECATNMIn" description="EtherCAT NMI Flag" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="CRC_FAIL" description="BGCRC calculation failed." begin="14" end="14" width="1" rwaccess="R"/>
		<bitfield id="SWERR" description="SW Error Force NMI Flag" begin="15" end="15" width="1" rwaccess="R"/>
	</register>
	<register id="NMIFLGCLR" width="16" page="1" offset="0x2" internal="0" description="NMI Flag Clear Register">
		<bitfield id="NMIINT" description="NMI Interrupt Flag Clear" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="CLOCKFAIL" description="Clock Fail Interrupt Flag Clear" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="UNCERR" description="Flash/RAM/ROM Uncorrectable Error NMI Flag Clear" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="REGPARITYERR" description="Register parity error Clear" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="CPU1HWBISTERR" description="HW BIST Error NMI Flag Clear" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="PIEVECTERR" description="PIE Vector Fetch Error Flag Clear" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="SYSDBGNMI" description="System Debug Module NMI Flag Clear" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="RLNMI" description="Reconfigurable Logic NMI Flag Clear" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="CPU2WDRSn" description="CPU2 WDRSn Reset Indication Flag Clear" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="CPU2NMIWDRSn" description="CPU2 NMIWDRSn Reset Indication Flag Clear" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="LSCMPERR" description="Lockstep Compare Error Clear" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="ECATNMIn" description="EtherCAT NMI Flag Clear" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="CRC_FAIL" description="BGCRC calculation Flag  Clear" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="SWERR" description="SW Error Force NMI Flag Clear" begin="15" end="15" width="1" rwaccess="RW"/>
	</register>
	<register id="NMIFLGFRC" width="16" page="1" offset="0x3" internal="0" description="NMI Flag Force Register">
		<bitfield id="CLOCKFAIL" description="Clock Fail Interrupt Flag Force" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="UNCERR" description="Flash/RAM/ROM Uncorrectable Error NMI Flag  Force" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="REGPARITYERR" description="Register parity error Force" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="CPU1HWBISTERR" description="HW BIST Error NMI Flag  Force" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="PIEVECTERR" description="PIE Vector Fetch Error Flag Force" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="SYSDBGNMI" description="System Debug Module NMI Flag Force" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="RLNMI" description="Reconfigurable Logic NMI Flag Force" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="CPU2WDRSn" description="CPU2 WDRSn Reset Indication Flag Force" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="CPU2NMIWDRSn" description="CPU2 NMIWDRSn Reset Indication Flag Force" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="LSCMPERR" description="Lockstep Compare Error Force" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="ECATNMIn" description="EtherCAT NMI Flag Force" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="CRC_FAIL" description="BGCRC calculation Flag  Force" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="SWERR" description="SW Error Force NMI Flag Force" begin="15" end="15" width="1" rwaccess="RW"/>
	</register>
	<register id="NMIWDCNT" width="16" page="1" offset="0x4" internal="0" description="NMI Watchdog Counter Register">
		<bitfield id="NMIWDCNT" description="NMI Watchdog Counter" begin="15" end="0" width="16" rwaccess="R"/>
	</register>
	<register id="NMIWDPRD" width="16" page="1" offset="0x5" internal="0" description="NMI Watchdog Period Register">
		<bitfield id="NMIWDPRD" description="NMI Watchdog Period" begin="15" end="0" width="16" rwaccess="RW"/>
	</register>
	<register id="NMISHDFLG" width="16" page="1" offset="0x6" internal="0" description="NMI Shadow Flag Register">
		<bitfield id="CLOCKFAIL" description="Shadow Clock Fail Interrupt Flag" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="UNCERR" description="Shadow Flash/RAM/ROM Uncorrectable Error NMI Flag" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="REGPARITYERR" description="Shadow Register parity error" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="CPU1HWBISTERR" description="Shadow HW BIST Error NMI Flag" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="PIEVECTERR" description="Shadow PIE Vector Fetch Error Flag" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="SYSDBGNMI" description="Shadow System Debug Module NMI Flag" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="RLNMI" description="Shadow Reconfigurable Logic NMI Flag" begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="CPU2WDRSn" description="Shadow CPU2 WDRSn Reset Indication Flag" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="CPU2NMIWDRSn" description="Shadow CPU2 NMIWDRSn Reset Indication Flag" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="LSCMPERR" description="ShadowLockstep Compare Error" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="ECATNMIn" description="Shadow EtherCAT NMI Flag" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="CRC_FAIL" description="Shadow BGCRC calculation failed flag" begin="14" end="14" width="1" rwaccess="R"/>
		<bitfield id="SWERR" description="SW Error Force NMI Flag" begin="15" end="15" width="1" rwaccess="R"/>
	</register>
	<register id="ERRORSTS" width="16" page="1" offset="0x7" internal="0" description="Error pin status (One copy of same register, readable from both CPU1 and CPU2 )">
		<bitfield id="ERROR" description="Error flag." begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="PINSTS" description="Error pin status." begin="1" end="1" width="1" rwaccess="R"/>
	</register>
	<register id="ERRORSTSCLR" width="16" page="1" offset="0x8" internal="0" description="ERRORSTS clear register">
		<bitfield id="ERROR" description="ERRORFLG.ERROR clear bit" begin="0" end="0" width="1" rwaccess="RW"/>
	</register>
	<register id="ERRORSTSFRC" width="16" page="1" offset="0x9" internal="0" description="ERRORSTS force register">
		<bitfield id="ERROR" description="ERRORSTS.ERROR pin force." begin="0" end="0" width="1" rwaccess="RW"/>
	</register>
	<register id="ERRORCTL" width="16" page="1" offset="0xa" internal="0" description="Error pin control register (CPU2 can only read the register, CPU1 can R/W)">
		<bitfield id="ERRORPOLSEL" description="ERROR pin polarity select" begin="0" end="0" width="1" rwaccess="RW"/>
	</register>
	<register id="ERRORLOCK" width="16" page="1" offset="0xb" internal="0" description="Lock register to Error pin registers. (Available only for CPU1)">
		<bitfield id="ERRORCTL" description="ERRORCTL Lock bit" begin="0" end="0" width="1" rwaccess="RW"/>
	</register>
</module>
