<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/KT/My Projects/dac_interface/lattice_project/dac/hdla_gen_hierarchy.html'.
Starting: parse design source files
INFO - (VHDL-1504) The default vhdl library search path is now "C:/lscc/diamond/3.1_x64/cae_library/vhdl_packages/vdbs"
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v
(VERI-1482) Analyzing Verilog file C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/top.v
(VERI-1482) Analyzing Verilog file C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/ram.v
(VERI-1482) Analyzing Verilog file C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/sdr_15bit.v
(VERI-1482) Analyzing Verilog file C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/ddr1.v
(VERI-1482) Analyzing Verilog file C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/pll_filter.v
(VERI-1482) Analyzing Verilog file C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/uart_parser.v
(VERI-1482) Analyzing Verilog file C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/uart_rx.v
(VERI-1482) Analyzing Verilog file C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/uart_top.v
(VERI-1482) Analyzing Verilog file C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/uart_tx.v
(VERI-1482) Analyzing Verilog file C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/baud_gen.v
INFO - C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/top.v(5,8-5,11) (VERI-1018) compiling module top
INFO - C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/top.v(5,1-511,10) (VERI-9000) elaborating module 'top'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(138,1-146,10) (VERI-9000) elaborating module 'DCS_uniq_1'
INFO - C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/sdr_15bit.v(8,1-156,10) (VERI-9000) elaborating module 'sdr_15bit_uniq_1'
INFO - C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/uart_top.v(6,1-63,10) (VERI-9000) elaborating module 'uart_top_uniq_1'
INFO - C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/ram.v(1,1-20,10) (VERI-9000) elaborating module 'ram_uniq_1'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(752,1-755,10) (VERI-9000) elaborating module 'OB_uniq_1'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(752,1-755,10) (VERI-9000) elaborating module 'OB_uniq_2'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(752,1-755,10) (VERI-9000) elaborating module 'OB_uniq_3'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(752,1-755,10) (VERI-9000) elaborating module 'OB_uniq_4'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(752,1-755,10) (VERI-9000) elaborating module 'OB_uniq_5'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(752,1-755,10) (VERI-9000) elaborating module 'OB_uniq_6'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(752,1-755,10) (VERI-9000) elaborating module 'OB_uniq_7'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(752,1-755,10) (VERI-9000) elaborating module 'OB_uniq_8'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(752,1-755,10) (VERI-9000) elaborating module 'OB_uniq_9'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(752,1-755,10) (VERI-9000) elaborating module 'OB_uniq_10'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(752,1-755,10) (VERI-9000) elaborating module 'OB_uniq_11'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(752,1-755,10) (VERI-9000) elaborating module 'OB_uniq_12'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(752,1-755,10) (VERI-9000) elaborating module 'OB_uniq_13'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(752,1-755,10) (VERI-9000) elaborating module 'OB_uniq_14'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(752,1-755,10) (VERI-9000) elaborating module 'OB_uniq_15'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(752,1-755,10) (VERI-9000) elaborating module 'OB_uniq_16'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(1694,1-1697,10) (VERI-9000) elaborating module 'ODDRXD1_uniq_1'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(795,1-804,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_1'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(795,1-804,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_2'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(795,1-804,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_3'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(795,1-804,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_4'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(795,1-804,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_5'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(795,1-804,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_6'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(795,1-804,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_7'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(795,1-804,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_8'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(795,1-804,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_9'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(795,1-804,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_10'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(795,1-804,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_11'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(795,1-804,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_12'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(795,1-804,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_13'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(795,1-804,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_14'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(795,1-804,10) (VERI-9000) elaborating module 'OFS1P3DX_uniq_15'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/baud_gen.v(13,1-53,10) (VERI-9000) elaborating module 'baud_gen_uniq_1'
INFO - C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/uart_rx.v(6,1-113,10) (VERI-9000) elaborating module 'uart_rx_uniq_1'
INFO - C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/uart_tx.v(6,1-91,10) (VERI-9000) elaborating module 'uart_tx_uniq_1'
INFO - C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/ddr1.v(8,8-8,12) (VERI-1018) compiling module ddr1
INFO - C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/ddr1.v(8,1-50,10) (VERI-9000) elaborating module 'ddr1'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(752,1-755,10) (VERI-9000) elaborating module 'OB_uniq_17'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(752,1-755,10) (VERI-9000) elaborating module 'OB_uniq_18'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(1694,1-1697,10) (VERI-9000) elaborating module 'ODDRXD1_uniq_2'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(1694,1-1697,10) (VERI-9000) elaborating module 'ODDRXD1_uniq_3'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_2'
INFO - C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/pll_filter.v(8,8-8,18) (VERI-1018) compiling module pll_filter
INFO - C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/pll_filter.v(8,1-56,10) (VERI-9000) elaborating module 'pll_filter'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_3'
INFO - C:/lscc/diamond/3.1_x64/cae_library/synthesis/verilog/ecp3.v(1539,1-1567,10) (VERI-9000) elaborating module 'EHXPLLF_uniq_1'
INFO - C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/uart_parser.v(6,8-6,19) (VERI-1018) compiling module uart_parser
INFO - C:/Users/KT/My Projects/dac_interface/lattice_project/dac/source/uart_parser.v(6,1-664,10) (VERI-9000) elaborating module 'uart_parser'
Done: design load finished with (0) errors, and (0) warnings

</PRE></BODY></HTML>