<stg><name>framing</name>


<trans_list>

<trans id="530" from="1" to="130">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="130" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln17"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4

]]></Node>
<StgValue><ssdm name="spectopmodule_ln12"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_signal, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_signal

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_frames, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_frames

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:7 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P128A, i32 %input_signal, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:8 %br_ln21 = br i1 %tmp, void %while.end, void %VITIS_LOOP_22_2.preheader

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_22_2.preheader:0 %br_ln21 = br void %VITIS_LOOP_22_2

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="141" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_22_2:1 %input_signal_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_22_2:129 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="143" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:2 %input_signal_read_1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_1"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_22_2:129 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:130 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_1

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="146" st_id="4" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:3 %input_signal_read_2 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_2"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:130 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_1

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:131 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_2

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="149" st_id="5" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:4 %input_signal_read_3 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_3"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:131 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_2

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:132 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_3

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="152" st_id="6" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:5 %input_signal_read_4 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_4"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:132 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_3

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:133 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_4

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="155" st_id="7" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:6 %input_signal_read_5 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_5"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:133 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_4

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:134 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_5

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="158" st_id="8" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:7 %input_signal_read_6 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_6"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:134 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_5

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:135 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_6

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="161" st_id="9" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:8 %input_signal_read_7 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_7"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:135 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_6

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:136 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_7

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="164" st_id="10" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:9 %input_signal_read_8 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_8"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:136 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_7

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:137 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_8

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="167" st_id="11" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:10 %input_signal_read_9 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_9"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:137 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_8

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:138 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_9

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="170" st_id="12" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:11 %input_signal_read_10 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_10"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:138 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_9

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:139 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_10

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="173" st_id="13" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:12 %input_signal_read_11 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_11"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:139 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_10

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:140 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_11

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="176" st_id="14" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:13 %input_signal_read_12 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_12"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:140 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_11

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:141 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_12

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="179" st_id="15" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:14 %input_signal_read_13 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_13"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:141 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_12

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:142 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_13

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="182" st_id="16" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:15 %input_signal_read_14 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_14"/></StgValue>
</operation>

<operation id="183" st_id="16" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:142 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_13

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:143 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_14

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="185" st_id="17" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:16 %input_signal_read_15 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_15"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:143 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_14

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:144 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_15

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="188" st_id="18" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:17 %input_signal_read_16 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_16"/></StgValue>
</operation>

<operation id="189" st_id="18" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:144 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_15

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="190" st_id="18" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:145 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_16

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="191" st_id="19" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:18 %input_signal_read_17 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_17"/></StgValue>
</operation>

<operation id="192" st_id="19" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:145 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_16

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="193" st_id="19" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:146 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_17

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="194" st_id="20" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:19 %input_signal_read_18 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_18"/></StgValue>
</operation>

<operation id="195" st_id="20" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:146 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_17

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="196" st_id="20" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:147 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_18

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="197" st_id="21" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:20 %input_signal_read_19 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_19"/></StgValue>
</operation>

<operation id="198" st_id="21" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:147 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_18

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="199" st_id="21" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:148 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_19

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="200" st_id="22" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:21 %input_signal_read_20 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_20"/></StgValue>
</operation>

<operation id="201" st_id="22" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:148 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_19

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="202" st_id="22" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:149 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_20

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="203" st_id="23" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:22 %input_signal_read_21 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_21"/></StgValue>
</operation>

<operation id="204" st_id="23" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:149 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_20

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="205" st_id="23" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:150 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_21

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="206" st_id="24" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:23 %input_signal_read_22 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_22"/></StgValue>
</operation>

<operation id="207" st_id="24" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:150 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_21

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="208" st_id="24" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:151 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_22

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="209" st_id="25" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:24 %input_signal_read_23 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_23"/></StgValue>
</operation>

<operation id="210" st_id="25" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:151 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_22

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="211" st_id="25" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:152 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_23

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="212" st_id="26" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:25 %input_signal_read_24 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_24"/></StgValue>
</operation>

<operation id="213" st_id="26" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:152 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_23

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="214" st_id="26" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:153 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_24

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="215" st_id="27" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:26 %input_signal_read_25 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_25"/></StgValue>
</operation>

<operation id="216" st_id="27" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:153 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_24

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="217" st_id="27" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:154 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_25

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="218" st_id="28" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:27 %input_signal_read_26 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_26"/></StgValue>
</operation>

<operation id="219" st_id="28" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:154 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_25

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="220" st_id="28" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:155 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_26

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="221" st_id="29" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:28 %input_signal_read_27 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_27"/></StgValue>
</operation>

<operation id="222" st_id="29" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:155 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_26

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="223" st_id="29" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:156 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_27

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="224" st_id="30" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:29 %input_signal_read_28 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_28"/></StgValue>
</operation>

<operation id="225" st_id="30" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:156 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_27

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="226" st_id="30" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:157 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_28

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="227" st_id="31" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:30 %input_signal_read_29 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_29"/></StgValue>
</operation>

<operation id="228" st_id="31" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:157 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_28

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="229" st_id="31" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:158 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_29

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="230" st_id="32" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:31 %input_signal_read_30 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_30"/></StgValue>
</operation>

<operation id="231" st_id="32" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:158 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_29

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="232" st_id="32" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:159 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_30

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="233" st_id="33" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:32 %input_signal_read_31 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_31"/></StgValue>
</operation>

<operation id="234" st_id="33" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:159 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_30

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="235" st_id="33" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:160 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_31

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="236" st_id="34" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:33 %input_signal_read_32 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_32"/></StgValue>
</operation>

<operation id="237" st_id="34" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:160 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_31

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="238" st_id="34" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:161 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_32

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="239" st_id="35" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:34 %input_signal_read_33 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_33"/></StgValue>
</operation>

<operation id="240" st_id="35" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:161 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_32

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="241" st_id="35" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:162 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_33

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="242" st_id="36" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:35 %input_signal_read_34 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_34"/></StgValue>
</operation>

<operation id="243" st_id="36" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:162 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_33

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="244" st_id="36" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:163 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_34

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="245" st_id="37" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:36 %input_signal_read_35 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_35"/></StgValue>
</operation>

<operation id="246" st_id="37" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:163 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_34

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="247" st_id="37" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:164 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_35

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="248" st_id="38" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:37 %input_signal_read_36 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_36"/></StgValue>
</operation>

<operation id="249" st_id="38" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:164 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_35

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="250" st_id="38" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:165 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_36

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="251" st_id="39" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:38 %input_signal_read_37 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_37"/></StgValue>
</operation>

<operation id="252" st_id="39" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:165 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_36

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="253" st_id="39" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:166 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_37

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="254" st_id="40" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:39 %input_signal_read_38 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_38"/></StgValue>
</operation>

<operation id="255" st_id="40" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:166 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_37

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="256" st_id="40" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:167 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_38

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="257" st_id="41" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:40 %input_signal_read_39 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_39"/></StgValue>
</operation>

<operation id="258" st_id="41" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:167 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_38

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="259" st_id="41" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:168 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_39

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="260" st_id="42" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:41 %input_signal_read_40 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_40"/></StgValue>
</operation>

<operation id="261" st_id="42" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:168 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_39

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="262" st_id="42" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:169 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_40

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="263" st_id="43" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:42 %input_signal_read_41 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_41"/></StgValue>
</operation>

<operation id="264" st_id="43" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:169 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_40

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="265" st_id="43" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:170 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_41

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="266" st_id="44" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:43 %input_signal_read_42 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_42"/></StgValue>
</operation>

<operation id="267" st_id="44" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:170 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_41

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="268" st_id="44" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:171 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_42

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="269" st_id="45" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:44 %input_signal_read_43 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_43"/></StgValue>
</operation>

<operation id="270" st_id="45" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:171 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_42

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="271" st_id="45" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:172 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_43

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="272" st_id="46" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:45 %input_signal_read_44 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_44"/></StgValue>
</operation>

<operation id="273" st_id="46" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:172 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_43

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="274" st_id="46" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:173 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_44

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="275" st_id="47" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:46 %input_signal_read_45 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_45"/></StgValue>
</operation>

<operation id="276" st_id="47" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:173 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_44

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="277" st_id="47" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:174 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_45

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="278" st_id="48" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:47 %input_signal_read_46 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_46"/></StgValue>
</operation>

<operation id="279" st_id="48" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:174 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_45

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="280" st_id="48" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:175 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_46

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="281" st_id="49" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:48 %input_signal_read_47 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_47"/></StgValue>
</operation>

<operation id="282" st_id="49" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:175 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_46

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="283" st_id="49" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:176 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_47

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="284" st_id="50" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:49 %input_signal_read_48 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_48"/></StgValue>
</operation>

<operation id="285" st_id="50" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:176 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_47

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="286" st_id="50" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:177 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_48

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="287" st_id="51" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:50 %input_signal_read_49 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_49"/></StgValue>
</operation>

<operation id="288" st_id="51" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:177 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_48

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="289" st_id="51" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:178 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_49

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="290" st_id="52" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:51 %input_signal_read_50 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_50"/></StgValue>
</operation>

<operation id="291" st_id="52" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:178 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_49

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="292" st_id="52" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:179 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_50

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="293" st_id="53" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:52 %input_signal_read_51 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_51"/></StgValue>
</operation>

<operation id="294" st_id="53" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:179 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_50

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="295" st_id="53" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:180 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_51

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="296" st_id="54" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:53 %input_signal_read_52 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_52"/></StgValue>
</operation>

<operation id="297" st_id="54" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:180 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_51

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="298" st_id="54" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:181 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_52

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="299" st_id="55" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:54 %input_signal_read_53 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_53"/></StgValue>
</operation>

<operation id="300" st_id="55" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:181 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_52

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="301" st_id="55" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:182 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_53

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="302" st_id="56" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:55 %input_signal_read_54 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_54"/></StgValue>
</operation>

<operation id="303" st_id="56" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:182 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_53

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="304" st_id="56" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:183 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_54

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="305" st_id="57" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:56 %input_signal_read_55 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_55"/></StgValue>
</operation>

<operation id="306" st_id="57" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:183 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_54

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="307" st_id="57" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:184 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_55

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="308" st_id="58" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:57 %input_signal_read_56 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_56"/></StgValue>
</operation>

<operation id="309" st_id="58" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:184 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_55

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="310" st_id="58" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:185 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_56

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="311" st_id="59" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:58 %input_signal_read_57 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_57"/></StgValue>
</operation>

<operation id="312" st_id="59" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:185 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_56

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="313" st_id="59" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:186 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_57

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="314" st_id="60" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:59 %input_signal_read_58 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_58"/></StgValue>
</operation>

<operation id="315" st_id="60" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:186 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_57

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="316" st_id="60" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:187 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_58

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="317" st_id="61" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:60 %input_signal_read_59 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_59"/></StgValue>
</operation>

<operation id="318" st_id="61" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:187 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_58

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="319" st_id="61" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:188 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_59

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="320" st_id="62" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:61 %input_signal_read_60 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_60"/></StgValue>
</operation>

<operation id="321" st_id="62" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:188 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_59

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="322" st_id="62" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:189 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_60

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="323" st_id="63" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:62 %input_signal_read_61 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_61"/></StgValue>
</operation>

<operation id="324" st_id="63" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:189 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_60

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="325" st_id="63" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:190 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_61

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="326" st_id="64" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:63 %input_signal_read_62 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_62"/></StgValue>
</operation>

<operation id="327" st_id="64" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:190 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_61

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="328" st_id="64" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:191 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_62

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="329" st_id="65" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:64 %input_signal_read_63 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_63"/></StgValue>
</operation>

<operation id="330" st_id="65" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:191 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_62

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="331" st_id="65" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:192 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_63

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="332" st_id="66" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:65 %input_signal_read_64 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_64"/></StgValue>
</operation>

<operation id="333" st_id="66" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:192 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_63

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="334" st_id="66" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:193 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_64

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="335" st_id="67" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:66 %input_signal_read_65 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_65"/></StgValue>
</operation>

<operation id="336" st_id="67" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:193 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_64

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="337" st_id="67" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:194 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_65

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="338" st_id="68" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:67 %input_signal_read_66 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_66"/></StgValue>
</operation>

<operation id="339" st_id="68" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:194 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_65

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="340" st_id="68" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:195 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_66

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="341" st_id="69" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:68 %input_signal_read_67 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_67"/></StgValue>
</operation>

<operation id="342" st_id="69" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:195 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_66

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="343" st_id="69" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:196 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_67

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="344" st_id="70" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:69 %input_signal_read_68 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_68"/></StgValue>
</operation>

<operation id="345" st_id="70" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:196 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_67

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="346" st_id="70" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:197 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_68

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="347" st_id="71" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:70 %input_signal_read_69 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_69"/></StgValue>
</operation>

<operation id="348" st_id="71" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:197 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_68

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="349" st_id="71" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:198 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_69

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="350" st_id="72" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:71 %input_signal_read_70 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_70"/></StgValue>
</operation>

<operation id="351" st_id="72" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:198 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_69

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="352" st_id="72" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:199 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_70

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="353" st_id="73" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:72 %input_signal_read_71 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_71"/></StgValue>
</operation>

<operation id="354" st_id="73" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:199 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_70

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="355" st_id="73" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:200 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_71

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="356" st_id="74" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:73 %input_signal_read_72 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_72"/></StgValue>
</operation>

<operation id="357" st_id="74" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:200 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_71

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="358" st_id="74" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:201 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_72

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="359" st_id="75" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:74 %input_signal_read_73 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_73"/></StgValue>
</operation>

<operation id="360" st_id="75" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:201 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_72

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="361" st_id="75" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:202 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_73

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="362" st_id="76" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:75 %input_signal_read_74 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_74"/></StgValue>
</operation>

<operation id="363" st_id="76" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:202 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_73

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="364" st_id="76" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:203 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_74

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="365" st_id="77" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:76 %input_signal_read_75 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_75"/></StgValue>
</operation>

<operation id="366" st_id="77" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:203 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_74

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="367" st_id="77" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:204 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_75

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="368" st_id="78" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:77 %input_signal_read_76 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_76"/></StgValue>
</operation>

<operation id="369" st_id="78" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:204 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_75

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="370" st_id="78" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:205 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_76

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="371" st_id="79" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:78 %input_signal_read_77 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_77"/></StgValue>
</operation>

<operation id="372" st_id="79" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:205 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_76

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="373" st_id="79" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:206 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_77

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="374" st_id="80" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:79 %input_signal_read_78 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_78"/></StgValue>
</operation>

<operation id="375" st_id="80" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:206 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_77

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="376" st_id="80" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:207 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_78

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="377" st_id="81" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:80 %input_signal_read_79 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_79"/></StgValue>
</operation>

<operation id="378" st_id="81" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:207 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_78

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="379" st_id="81" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:208 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_79

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="380" st_id="82" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:81 %input_signal_read_80 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_80"/></StgValue>
</operation>

<operation id="381" st_id="82" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:208 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_79

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="382" st_id="82" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:209 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_80

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="383" st_id="83" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:82 %input_signal_read_81 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_81"/></StgValue>
</operation>

<operation id="384" st_id="83" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:209 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_80

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="385" st_id="83" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:210 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_81

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="386" st_id="84" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:83 %input_signal_read_82 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_82"/></StgValue>
</operation>

<operation id="387" st_id="84" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:210 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_81

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="388" st_id="84" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:211 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_82

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="389" st_id="85" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:84 %input_signal_read_83 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_83"/></StgValue>
</operation>

<operation id="390" st_id="85" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:211 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_82

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="391" st_id="85" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:212 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_83

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="392" st_id="86" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:85 %input_signal_read_84 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_84"/></StgValue>
</operation>

<operation id="393" st_id="86" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:212 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_83

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="394" st_id="86" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:213 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_84

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="395" st_id="87" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:86 %input_signal_read_85 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_85"/></StgValue>
</operation>

<operation id="396" st_id="87" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:213 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_84

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="397" st_id="87" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:214 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_85

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="398" st_id="88" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:87 %input_signal_read_86 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_86"/></StgValue>
</operation>

<operation id="399" st_id="88" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:214 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_85

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="400" st_id="88" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:215 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_86

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="401" st_id="89" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:88 %input_signal_read_87 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_87"/></StgValue>
</operation>

<operation id="402" st_id="89" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:215 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_86

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="403" st_id="89" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:216 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_87

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="404" st_id="90" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:89 %input_signal_read_88 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_88"/></StgValue>
</operation>

<operation id="405" st_id="90" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:216 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_87

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="406" st_id="90" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:217 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_88

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="407" st_id="91" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:90 %input_signal_read_89 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_89"/></StgValue>
</operation>

<operation id="408" st_id="91" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:217 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_88

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="409" st_id="91" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:218 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_89

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="410" st_id="92" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:91 %input_signal_read_90 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_90"/></StgValue>
</operation>

<operation id="411" st_id="92" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:218 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_89

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="412" st_id="92" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:219 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_90

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="413" st_id="93" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:92 %input_signal_read_91 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_91"/></StgValue>
</operation>

<operation id="414" st_id="93" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:219 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_90

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="415" st_id="93" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:220 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_91

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="416" st_id="94" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:93 %input_signal_read_92 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_92"/></StgValue>
</operation>

<operation id="417" st_id="94" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:220 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_91

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="418" st_id="94" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:221 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_92

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="419" st_id="95" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:94 %input_signal_read_93 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_93"/></StgValue>
</operation>

<operation id="420" st_id="95" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:221 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_92

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="421" st_id="95" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:222 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_93

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="422" st_id="96" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:95 %input_signal_read_94 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_94"/></StgValue>
</operation>

<operation id="423" st_id="96" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:222 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_93

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="424" st_id="96" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:223 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_94

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="425" st_id="97" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:96 %input_signal_read_95 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_95"/></StgValue>
</operation>

<operation id="426" st_id="97" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:223 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_94

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="427" st_id="97" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:224 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_95

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="428" st_id="98" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:97 %input_signal_read_96 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_96"/></StgValue>
</operation>

<operation id="429" st_id="98" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:224 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_95

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="430" st_id="98" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:225 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_96

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="431" st_id="99" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:98 %input_signal_read_97 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_97"/></StgValue>
</operation>

<operation id="432" st_id="99" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:225 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_96

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="433" st_id="99" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:226 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_97

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="434" st_id="100" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:99 %input_signal_read_98 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_98"/></StgValue>
</operation>

<operation id="435" st_id="100" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:226 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_97

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="436" st_id="100" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:227 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_98

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="437" st_id="101" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:100 %input_signal_read_99 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_99"/></StgValue>
</operation>

<operation id="438" st_id="101" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:227 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_98

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="439" st_id="101" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:228 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_99

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="440" st_id="102" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:101 %input_signal_read_100 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_100"/></StgValue>
</operation>

<operation id="441" st_id="102" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:228 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_99

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="442" st_id="102" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:229 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_100

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="443" st_id="103" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:102 %input_signal_read_101 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_101"/></StgValue>
</operation>

<operation id="444" st_id="103" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:229 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_100

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="445" st_id="103" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:230 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_101

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="446" st_id="104" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:103 %input_signal_read_102 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_102"/></StgValue>
</operation>

<operation id="447" st_id="104" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:230 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_101

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="448" st_id="104" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:231 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_102

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="449" st_id="105" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:104 %input_signal_read_103 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_103"/></StgValue>
</operation>

<operation id="450" st_id="105" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:231 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_102

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="451" st_id="105" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:232 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_103

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="452" st_id="106" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:105 %input_signal_read_104 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_104"/></StgValue>
</operation>

<operation id="453" st_id="106" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:232 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_103

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="454" st_id="106" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:233 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_104

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="455" st_id="107" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:106 %input_signal_read_105 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_105"/></StgValue>
</operation>

<operation id="456" st_id="107" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:233 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_104

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="457" st_id="107" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:234 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_105

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="458" st_id="108" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:107 %input_signal_read_106 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_106"/></StgValue>
</operation>

<operation id="459" st_id="108" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:234 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_105

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="460" st_id="108" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:235 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_106

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="461" st_id="109" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:108 %input_signal_read_107 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_107"/></StgValue>
</operation>

<operation id="462" st_id="109" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:235 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_106

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="463" st_id="109" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:236 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_107

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="464" st_id="110" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:109 %input_signal_read_108 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_108"/></StgValue>
</operation>

<operation id="465" st_id="110" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:236 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_107

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="466" st_id="110" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:237 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_108

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="467" st_id="111" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:110 %input_signal_read_109 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_109"/></StgValue>
</operation>

<operation id="468" st_id="111" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:237 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_108

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="469" st_id="111" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:238 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_109

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="470" st_id="112" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:111 %input_signal_read_110 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_110"/></StgValue>
</operation>

<operation id="471" st_id="112" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:238 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_109

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="472" st_id="112" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:239 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_110

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="473" st_id="113" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:112 %input_signal_read_111 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_111"/></StgValue>
</operation>

<operation id="474" st_id="113" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:239 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_110

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="475" st_id="113" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:240 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_111

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="476" st_id="114" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:113 %input_signal_read_112 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_112"/></StgValue>
</operation>

<operation id="477" st_id="114" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:240 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_111

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="478" st_id="114" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:241 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_112

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="479" st_id="115" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:114 %input_signal_read_113 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_113"/></StgValue>
</operation>

<operation id="480" st_id="115" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:241 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_112

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="481" st_id="115" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:242 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_113

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="482" st_id="116" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:115 %input_signal_read_114 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_114"/></StgValue>
</operation>

<operation id="483" st_id="116" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:242 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_113

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="484" st_id="116" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:243 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_114

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="485" st_id="117" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:116 %input_signal_read_115 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_115"/></StgValue>
</operation>

<operation id="486" st_id="117" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:243 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_114

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="487" st_id="117" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:244 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_115

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="488" st_id="118" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:117 %input_signal_read_116 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_116"/></StgValue>
</operation>

<operation id="489" st_id="118" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:244 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_115

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="490" st_id="118" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:245 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_116

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="491" st_id="119" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:118 %input_signal_read_117 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_117"/></StgValue>
</operation>

<operation id="492" st_id="119" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:245 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_116

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="493" st_id="119" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:246 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_117

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="494" st_id="120" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:119 %input_signal_read_118 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_118"/></StgValue>
</operation>

<operation id="495" st_id="120" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:246 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_117

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="496" st_id="120" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:247 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_118

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="497" st_id="121" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:120 %input_signal_read_119 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_119"/></StgValue>
</operation>

<operation id="498" st_id="121" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:247 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_118

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="499" st_id="121" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:248 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_119

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="500" st_id="122" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:121 %input_signal_read_120 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_120"/></StgValue>
</operation>

<operation id="501" st_id="122" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:248 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_119

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="502" st_id="122" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:249 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_120

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="503" st_id="123" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:122 %input_signal_read_121 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_121"/></StgValue>
</operation>

<operation id="504" st_id="123" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:249 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_120

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="505" st_id="123" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:250 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_121

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="506" st_id="124" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:123 %input_signal_read_122 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_122"/></StgValue>
</operation>

<operation id="507" st_id="124" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:250 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_121

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="508" st_id="124" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:251 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_122

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="509" st_id="125" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:124 %input_signal_read_123 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_123"/></StgValue>
</operation>

<operation id="510" st_id="125" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:251 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_122

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="511" st_id="125" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:252 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_123

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="512" st_id="126" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:125 %input_signal_read_124 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_124"/></StgValue>
</operation>

<operation id="513" st_id="126" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:252 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_123

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="514" st_id="126" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:253 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_124

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="515" st_id="127" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:126 %input_signal_read_125 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_125"/></StgValue>
</operation>

<operation id="516" st_id="127" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:253 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_124

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="517" st_id="127" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:254 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_125

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="518" st_id="128" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:127 %input_signal_read_126 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_126"/></StgValue>
</operation>

<operation id="519" st_id="128" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:254 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_125

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="520" st_id="128" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:255 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_126

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="521" st_id="129" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:128 %input_signal_read_127 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_signal

]]></Node>
<StgValue><ssdm name="input_signal_read_127"/></StgValue>
</operation>

<operation id="522" st_id="129" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:255 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_126

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="523" st_id="129" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:256 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_127

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="524" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_22_2:0 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="525" st_id="130" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:256 %write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %output_frames, i32 %input_signal_read_127

]]></Node>
<StgValue><ssdm name="write_ln26"/></StgValue>
</operation>

<operation id="526" st_id="130" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2:257 %tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P128A, i32 %input_signal, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="527" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_22_2:258 %br_ln21 = br i1 %tmp_1, void %while.end.loopexit, void %VITIS_LOOP_22_2

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="528" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
while.end.loopexit:0 %br_ln0 = br void %while.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="529" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0">
<![CDATA[
while.end:0 %ret_ln29 = ret

]]></Node>
<StgValue><ssdm name="ret_ln29"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
