# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -Lf /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim -L /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work -L /home/ecegrid/a/ece337/Class0.5u/GOLD_LIB "+no_glitch_msg" -coverage -voptargs="+acc" -suppress 12110 -i -t ps source_work.tb_apb_uart_rx 
# Start time: 04:36:35 on Mar 23,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_apb_uart_rx(fast)
# Loading /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim.apb_bus(fast)
# Loading work.apb_uart_rx(fast)
# Loading work.rcv_block(fast)
# Loading work.sr_9bit(fast)
# Loading work.flex_stp_sr(fast)
# Loading work.start_bit_det(fast)
# Loading work.stop_bit_chk(fast)
# Loading work.rx_data_buff(fast)
# Loading work.timer(fast)
# Loading work.flex_counter(fast)
# Loading work.flex_counter(fast__1)
# Loading work.rcu(fast)
# Loading work.apb_slave(fast)
run -a
# ** Warning: Stop bit checker input stop_bit is not a logic '1' or '0'
#    Time: 200 ps  Scope: tb_apb_uart_rx.DUT.rcv.stopbit_checker File: source/stop_bit_chk.sv Line: 83
# ** Error: Incorrect 'prdata' output check for pit period 0 during:: Read from Bit Period Config Register after setting it ::test case           1
#    Time: 160 ns  Scope: tb_apb_uart_rx.check_read_outputs File: source/tb_apb_uart_rx.sv Line: 218
# ** Info: Correct 'prdata' output check for pit period 1 during:: Read from Bit Period Config Register after setting it ::test case           1
#    Time: 190 ns  Scope: tb_apb_uart_rx.check_read_outputs File: source/tb_apb_uart_rx.sv Line: 214
# ** Error: Incorrect 'prdata' output check for data size during:: configure data size ::test case           2
#    Time: 250 ns  Scope: tb_apb_uart_rx.check_read_outputs File: source/tb_apb_uart_rx.sv Line: 218
# ** Info: write to read only address
#    Time: 1030 ns  Scope: tb_apb_uart_rx File: source/tb_apb_uart_rx.sv Line: 457
# ** Info: write to NULL address
#    Time: 1060 ns  Scope: tb_apb_uart_rx File: source/tb_apb_uart_rx.sv Line: 461
# ** Info: read from NULL address
#    Time: 1090 ns  Scope: tb_apb_uart_rx File: source/tb_apb_uart_rx.sv Line: 465
# ** Error: Incorrect 'prdata' response from slave device during transaction (transaction 12)
#    Time: 1110 ns  Scope: tb_apb_uart_rx.BFM File: /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Source/apb_bus.sv Line: 158
# ** Note: $stop    : source/tb_apb_uart_rx.sv(468)
#    Time: 1120 ns  Iteration: 1  Instance: /tb_apb_uart_rx
# Break in Module tb_apb_uart_rx at source/tb_apb_uart_rx.sv line 468
# End time: 04:37:34 on Mar 23,2021, Elapsed time: 0:00:59
# Errors: 3, Warnings: 1
