# C-Verilog_NTT_RNS_Polymultiplier

C++ test and Verilog Hardware design of a FPGA/C++ NTT modular polynomial multiplication unit for large FHE ring moduli.
Utilizes: 
- Number Theoretic Transform module (NTT)
- Parameterizable Residue Number System (RNS)
- RNS Montgomery reduction with Bajard and Shenoy base extensions
