start searching...
Using transition based mode...
start adding constraints...
Trying maximal depth = 1...
Show UNSAT core
[time__18 + 1 <= 1,
 time__17 + 1 <= 1,
 time__15 + 1 <= 1,
 time__16 + 1 <= 1,
 time__14 + 1 <= 1,
 time__12 + 1 <= 1,
 time__13 + 1 <= 1,
 time__11 + 1 <= 1,
 time__10 + 1 <= 1,
 time__8 + 1 <= 1,
 time__7 + 1 <= 1,
 time__4 + 1 <= 1,
 time__2 + 1 <= 1,
 time__1 + 1 <= 1]
Trying maximal depth = 2...
Show UNSAT core
[time__16 + 1 <= 2, time__18 + 1 <= 2, time__17 + 1 <= 2]
Trying maximal depth = 3...
Show UNSAT core
[time__18 + 1 <= 3, time__17 + 1 <= 3, time__16 + 1 <= 3]
Trying maximal depth = 4...
Bound of Trying min swap = 11...
Bound of Trying min swap = 7...
Bound of Trying min swap = 5...
Bound of Trying min swap = 4...
SWAP on physical edge (8,9) at time 1
SWAP on physical edge (9,10) at time 2
SWAP on physical edge (0,4) at time 0
SWAP on physical edge (10,14) at time 0
Gate 0: u4 0, 1 on qubits 9 and 10 at time 0
Gate 1: u4 2, 3 on qubits 13 and 12 at time 1
Gate 2: u4 4, 5 on qubits 8 and 4 at time 1
Gate 3: u4 6, 7 on qubits 5 and 6 at time 2
Gate 4: u4 8, 9 on qubits 14 and 15 at time 0
Gate 5: u4 10, 11 on qubits 11 and 7 at time 0
Gate 6: u4 1, 2 on qubits 14 and 13 at time 1
Gate 7: u4 3, 4 on qubits 12 and 8 at time 1
Gate 8: u4 5, 6 on qubits 4 and 5 at time 2
Gate 9: u4 7, 8 on qubits 6 and 10 at time 2
Gate 10: u4 9, 10 on qubits 15 and 11 at time 2
Gate 11: u4 0, 2 on qubits 9 and 13 at time 1
Gate 12: u4 4, 6 on qubits 9 and 5 at time 2
Gate 13: u4 8, 10 on qubits 10 and 11 at time 2
Gate 14: u4 2, 4 on qubits 13 and 9 at time 2
Gate 15: u4 6, 8 on qubits 5 and 9 at time 3
Gate 16: u4 0, 4 on qubits 8 and 9 at time 2
Gate 17: u4 4, 8 on qubits 10 and 9 at time 3
Gate 18: u4 0, 8 on qubits 8 and 9 at time 3
result- additional SWAP count = 4.
result- circuit depth = 12.
[(0, 1), (1, 2), (2, 3), (4, 5), (5, 6), (6, 7), (8, 9), (9, 10), (10, 11), (12, 13), (13, 14), (14, 15), (0, 4), (4, 8), (8, 12), (1, 5), (5, 9), (9, 13), (2, 6), (6, 10), (10, 14), (3, 7), (7, 11), (11, 15)]
layer 0---------------------------------
gate ( swap) on qubits (0 4)
gate ( U4) on qubits (7 11)
gate ( U4) on qubits (14 15)
gate ( U4) on qubits (9 10)
gate ( U4) on qubits (12 13)
gate ( U4) on qubits (5 6)
layer 1---------------------------------
gate ( swap) on qubits (10 14)
gate ( U4) on qubits (4 8)
gate ( U4) on qubits (11 15)
layer 2---------------------------------
gate ( U4) on qubits (13 14)
gate ( U4) on qubits (6 10)
gate ( U4) on qubits (8 12)
gate ( U4) on qubits (4 5)
layer 3---------------------------------
gate ( U4) on qubits (9 13)
gate ( U4) on qubits (10 11)
layer 4---------------------------------
gate ( swap) on qubits (8 9)
layer 5---------------------------------
gate ( U4) on qubits (5 9)
layer 6---------------------------------
gate ( U4) on qubits (9 13)
layer 7---------------------------------
gate ( U4) on qubits (8 9)
layer 8---------------------------------
gate ( swap) on qubits (9 10)
layer 9---------------------------------
gate ( U4) on qubits (5 9)
layer 10---------------------------------
gate ( U4) on qubits (9 10)
layer 11---------------------------------
gate ( U4) on qubits (8 9)
metric-----------------------------------
depth 12
#swap 4
Compilation time = 0:01:20.899595.
optimizing circuit with swap range (0,4) 
Trying maximal depth = 1...
Show UNSAT core
[time__8 + 1 <= 1,
 time__7 + 1 <= 1,
 time__1 + 1 <= 1,
 time__0 + 1 <= 1,
 time__3 + 1 <= 1,
 time__2 + 1 <= 1,
 time__11 + 1 <= 1,
 time__10 + 1 <= 1,
 time__13 + 1 <= 1,
 time__12 + 1 <= 1,
 time__9 + 1 <= 1,
 time__17 + 1 <= 1,
 time__16 + 1 <= 1,
 time__15 + 1 <= 1,
 time__14 + 1 <= 1,
 time__4 + 1 <= 1,
 time__18 + 1 <= 1,
 time__6 + 1 <= 1]
Trying maximal depth = 2...
Bound of Trying min swap = 3...
Bound of Trying min swap = 2...
SWAP on physical edge (4,5) at time 0
SWAP on physical edge (10,14) at time 0
Gate 0: u4 0, 1 on qubits 6 and 5 at time 0
Gate 1: u4 2, 3 on qubits 10 and 11 at time 0
Gate 2: u4 4, 5 on qubits 14 and 13 at time 0
Gate 3: u4 6, 7 on qubits 9 and 8 at time 0
Gate 4: u4 8, 9 on qubits 4 and 0 at time 0
Gate 5: u4 10, 11 on qubits 1 and 2 at time 0
Gate 6: u4 1, 2 on qubits 5 and 10 at time 0
Gate 7: u4 3, 4 on qubits 11 and 10 at time 1
Gate 8: u4 5, 6 on qubits 13 and 9 at time 1
Gate 9: u4 7, 8 on qubits 8 and 4 at time 0
Gate 10: u4 9, 10 on qubits 0 and 1 at time 0
Gate 11: u4 0, 2 on qubits 6 and 10 at time 0
Gate 12: u4 4, 6 on qubits 10 and 9 at time 1
Gate 13: u4 8, 10 on qubits 5 and 1 at time 1
Gate 14: u4 2, 4 on qubits 14 and 10 at time 1
Gate 15: u4 6, 8 on qubits 9 and 5 at time 1
Gate 16: u4 0, 4 on qubits 6 and 10 at time 1
Gate 17: u4 4, 8 on qubits 10 and 5 at time 1
Gate 18: u4 0, 8 on qubits 6 and 5 at time 1
result- additional SWAP count = 2.
result- circuit depth = 10.
[(5, 10), (0, 1), (1, 2), (2, 3), (4, 5), (5, 6), (6, 7), (8, 9), (9, 10), (10, 11), (12, 13), (13, 14), (14, 15), (0, 4), (4, 8), (8, 12), (1, 5), (5, 9), (9, 13), (2, 6), (6, 10), (10, 14), (3, 7), (7, 11), (11, 15)]
layer 0---------------------------------
gate ( U4) on qubits (5 6)
gate ( U4) on qubits (10 11)
gate ( U4) on qubits (8 9)
gate ( U4) on qubits (13 14)
gate ( U4) on qubits (0 4)
gate ( U4) on qubits (1 2)
layer 1---------------------------------
gate ( U4) on qubits (5 10)
gate ( U4) on qubits (4 8)
gate ( U4) on qubits (0 1)
gate ( U4) on qubits (9 13)
layer 2---------------------------------
gate ( swap) on qubits (4 5)
gate ( U4) on qubits (6 10)
layer 3---------------------------------
gate ( swap) on qubits (10 14)
gate ( U4) on qubits (1 5)
layer 4---------------------------------
gate ( U4) on qubits (10 11)
layer 5---------------------------------
gate ( U4) on qubits (9 10)
layer 6---------------------------------
gate ( U4) on qubits (10 14)
gate ( U4) on qubits (5 9)
layer 7---------------------------------
gate ( U4) on qubits (6 10)
layer 8---------------------------------
gate ( U4) on qubits (5 10)
layer 9---------------------------------
gate ( U4) on qubits (5 6)
metric-----------------------------------
depth 10
#swap 2
Compilation time = 0:00:31.421346.
optimizing circuit with swap range (0,2) 
Trying maximal depth = 1...
Show UNSAT core
[time__18 + 1 <= 1,
 time__16 + 1 <= 1,
 time__17 + 1 <= 1,
 time__15 + 1 <= 1,
 time__9 + 1 <= 1,
 time__7 + 1 <= 1,
 time__10 + 1 <= 1,
 time__8 + 1 <= 1,
 time__6 + 1 <= 1,
 time__14 + 1 <= 1,
 time__12 + 1 <= 1,
 time__2 + 1 <= 1,
 time__3 + 1 <= 1,
 time__1 + 1 <= 1,
 time__0 + 1 <= 1,
 time__4 + 1 <= 1,
 time__13 + 1 <= 1,
 time__11 + 1 <= 1]
Trying maximal depth = 2...
Bound of Trying min swap = 2...
SWAP on physical edge (9,10) at time 0
SWAP on physical edge (1,5) at time 0
Gate 0: u4 0, 1 on qubits 9 and 13 at time 1
Gate 1: u4 2, 3 on qubits 12 and 9 at time 0
Gate 2: u4 4, 5 on qubits 8 and 5 at time 0
Gate 3: u4 6, 7 on qubits 4 and 0 at time 0
Gate 4: u4 8, 9 on qubits 1 and 2 at time 0
Gate 5: u4 10, 11 on qubits 6 and 7 at time 0
Gate 6: u4 1, 2 on qubits 13 and 12 at time 1
Gate 7: u4 3, 4 on qubits 9 and 8 at time 0
Gate 8: u4 5, 6 on qubits 5 and 4 at time 0
Gate 9: u4 7, 8 on qubits 0 and 1 at time 0
Gate 10: u4 9, 10 on qubits 2 and 6 at time 0
Gate 11: u4 0, 2 on qubits 9 and 12 at time 1
Gate 12: u4 4, 6 on qubits 8 and 4 at time 1
Gate 13: u4 8, 10 on qubits 5 and 6 at time 1
Gate 14: u4 2, 4 on qubits 12 and 8 at time 1
Gate 15: u4 6, 8 on qubits 4 and 5 at time 1
Gate 16: u4 0, 4 on qubits 9 and 8 at time 1
Gate 17: u4 4, 8 on qubits 8 and 5 at time 1
Gate 18: u4 0, 8 on qubits 9 and 5 at time 1
result- additional SWAP count = 2.
result- circuit depth = 10.
[(9, 12), (5, 8), (0, 1), (1, 2), (2, 3), (4, 5), (5, 6), (6, 7), (8, 9), (9, 10), (10, 11), (12, 13), (13, 14), (14, 15), (0, 4), (4, 8), (8, 12), (1, 5), (5, 9), (9, 13), (2, 6), (6, 10), (10, 14), (3, 7), (7, 11), (11, 15)]
layer 0---------------------------------
gate ( U4) on qubits (5 8)
gate ( U4) on qubits (9 12)
gate ( U4) on qubits (0 4)
gate ( U4) on qubits (1 2)
gate ( U4) on qubits (6 7)
layer 1---------------------------------
gate ( U4) on qubits (4 5)
gate ( U4) on qubits (8 9)
gate ( U4) on qubits (0 1)
gate ( U4) on qubits (2 6)
layer 2---------------------------------
gate ( swap) on qubits (9 10)
gate ( swap) on qubits (1 5)
gate ( U4) on qubits (4 8)
layer 3---------------------------------
gate ( U4) on qubits (9 13)
gate ( U4) on qubits (5 6)
layer 4---------------------------------
gate ( U4) on qubits (12 13)
gate ( U4) on qubits (4 5)
layer 5---------------------------------
gate ( U4) on qubits (9 12)
layer 6---------------------------------
gate ( U4) on qubits (8 12)
layer 7---------------------------------
gate ( U4) on qubits (8 9)
layer 8---------------------------------
gate ( U4) on qubits (5 8)
layer 9---------------------------------
gate ( U4) on qubits (5 9)
metric-----------------------------------
depth 10
#swap 2
Compilation time = 0:00:24.759198.
optimizing circuit with swap range (0,2) 
Trying maximal depth = 1...
Show UNSAT core
[time__10 + 1 <= 1,
 time__5 + 1 <= 1,
 time__1 + 1 <= 1,
 time__7 + 1 <= 1,
 time__16 + 1 <= 1,
 time__12 + 1 <= 1,
 time__14 + 1 <= 1,
 time__6 + 1 <= 1,
 time__3 + 1 <= 1,
 time__17 + 1 <= 1,
 time__15 + 1 <= 1,
 time__0 + 1 <= 1,
 time__9 + 1 <= 1,
 time__18 + 1 <= 1,
 time__4 + 1 <= 1,
 time__8 + 1 <= 1,
 time__2 + 1 <= 1,
 time__13 + 1 <= 1,
 time__11 + 1 <= 1]
Trying maximal depth = 2...
Bound of Trying min swap = 2...
SWAP on physical edge (12,13) at time 0
SWAP on physical edge (3,7) at time 0
Gate 0: u4 0, 1 on qubits 9 and 8 at time 0
Gate 1: u4 2, 3 on qubits 12 and 13 at time 0
Gate 2: u4 4, 5 on qubits 14 and 15 at time 0
Gate 3: u4 6, 7 on qubits 11 and 7 at time 0
Gate 4: u4 8, 9 on qubits 10 and 6 at time 0
Gate 5: u4 10, 11 on qubits 3 and 2 at time 0
Gate 6: u4 1, 2 on qubits 8 and 12 at time 0
Gate 7: u4 3, 4 on qubits 13 and 14 at time 0
Gate 8: u4 5, 6 on qubits 15 and 11 at time 0
Gate 9: u4 7, 8 on qubits 7 and 10 at time 0
Gate 10: u4 9, 10 on qubits 6 and 7 at time 1
Gate 11: u4 0, 2 on qubits 9 and 13 at time 1
Gate 12: u4 4, 6 on qubits 14 and 11 at time 0
Gate 13: u4 8, 10 on qubits 10 and 7 at time 1
Gate 14: u4 2, 4 on qubits 13 and 14 at time 1
Gate 15: u4 6, 8 on qubits 11 and 10 at time 1
Gate 16: u4 0, 4 on qubits 9 and 14 at time 1
Gate 17: u4 4, 8 on qubits 14 and 10 at time 1
Gate 18: u4 0, 8 on qubits 9 and 10 at time 1
result- additional SWAP count = 2.
result- circuit depth = 8.
[(11, 14), (9, 14), (7, 10), (0, 1), (1, 2), (2, 3), (4, 5), (5, 6), (6, 7), (8, 9), (9, 10), (10, 11), (12, 13), (13, 14), (14, 15), (0, 4), (4, 8), (8, 12), (1, 5), (5, 9), (9, 13), (2, 6), (6, 10), (10, 14), (3, 7), (7, 11), (11, 15)]
layer 0---------------------------------
gate ( U4) on qubits (8 9)
gate ( U4) on qubits (12 13)
gate ( U4) on qubits (14 15)
gate ( U4) on qubits (7 11)
gate ( U4) on qubits (6 10)
gate ( U4) on qubits (2 3)
layer 1---------------------------------
gate ( U4) on qubits (11 15)
gate ( U4) on qubits (13 14)
gate ( U4) on qubits (8 12)
gate ( U4) on qubits (7 10)
layer 2---------------------------------
gate ( swap) on qubits (3 7)
gate ( swap) on qubits (12 13)
gate ( U4) on qubits (11 14)
layer 3---------------------------------
gate ( U4) on qubits (6 7)
gate ( U4) on qubits (9 13)
layer 4---------------------------------
gate ( U4) on qubits (7 10)
gate ( U4) on qubits (13 14)
layer 5---------------------------------
gate ( U4) on qubits (10 11)
gate ( U4) on qubits (9 14)
layer 6---------------------------------
gate ( U4) on qubits (10 14)
layer 7---------------------------------
gate ( U4) on qubits (9 10)
metric-----------------------------------
depth 8
#swap 2
Compilation time = 0:00:21.799370.
optimizing circuit with swap range (0,2) 
Trying maximal depth = 1...
Show UNSAT core
[time__16 + 1 <= 1,
 time__4 + 1 <= 1,
 time__17 + 1 <= 1,
 time__11 + 1 <= 1,
 time__8 + 1 <= 1,
 time__7 + 1 <= 1,
 time__2 + 1 <= 1,
 time__14 + 1 <= 1,
 time__5 + 1 <= 1,
 time__1 + 1 <= 1,
 time__6 + 1 <= 1,
 time__0 + 1 <= 1,
 time__9 + 1 <= 1,
 time__13 + 1 <= 1,
 time__18 + 1 <= 1,
 time__12 + 1 <= 1,
 time__15 + 1 <= 1,
 time__10 + 1 <= 1,
 time__3 + 1 <= 1]
Trying maximal depth = 2...
Bound of Trying min swap = 2...
SWAP on physical edge (8,9) at time 0
SWAP on physical edge (12,13) at time 0
Gate 0: u4 0, 1 on qubits 6 and 9 at time 0
Gate 1: u4 2, 3 on qubits 5 and 4 at time 0
Gate 2: u4 4, 5 on qubits 8 and 12 at time 0
Gate 3: u4 6, 7 on qubits 14 and 15 at time 1
Gate 4: u4 8, 9 on qubits 10 and 11 at time 1
Gate 5: u4 10, 11 on qubits 7 and 3 at time 1
Gate 6: u4 1, 2 on qubits 9 and 5 at time 0
Gate 7: u4 3, 4 on qubits 4 and 8 at time 0
Gate 8: u4 5, 6 on qubits 13 and 14 at time 1
Gate 9: u4 7, 8 on qubits 15 and 10 at time 1
Gate 10: u4 9, 10 on qubits 11 and 7 at time 1
Gate 11: u4 0, 2 on qubits 6 and 5 at time 0
Gate 12: u4 4, 6 on qubits 9 and 14 at time 1
Gate 13: u4 8, 10 on qubits 10 and 7 at time 1
Gate 14: u4 2, 4 on qubits 5 and 9 at time 1
Gate 15: u4 6, 8 on qubits 14 and 10 at time 1
Gate 16: u4 0, 4 on qubits 6 and 9 at time 1
Gate 17: u4 4, 8 on qubits 9 and 10 at time 1
Gate 18: u4 0, 8 on qubits 6 and 10 at time 1
result- additional SWAP count = 2.
result- circuit depth = 8.
[(10, 15), (9, 14), (7, 10), (6, 9), (0, 1), (1, 2), (2, 3), (4, 5), (5, 6), (6, 7), (8, 9), (9, 10), (10, 11), (12, 13), (13, 14), (14, 15), (0, 4), (4, 8), (8, 12), (1, 5), (5, 9), (9, 13), (2, 6), (6, 10), (10, 14), (3, 7), (7, 11), (11, 15)]
layer 0---------------------------------
gate ( U4) on qubits (4 5)
gate ( U4) on qubits (6 9)
gate ( U4) on qubits (8 12)
gate ( U4) on qubits (10 11)
gate ( U4) on qubits (14 15)
gate ( U4) on qubits (3 7)
layer 1---------------------------------
gate ( swap) on qubits (12 13)
gate ( U4) on qubits (5 9)
gate ( U4) on qubits (7 11)
gate ( U4) on qubits (10 15)
gate ( U4) on qubits (4 8)
layer 2---------------------------------
gate ( swap) on qubits (8 9)
gate ( U4) on qubits (13 14)
gate ( U4) on qubits (5 6)
gate ( U4) on qubits (7 10)
layer 3---------------------------------
gate ( U4) on qubits (9 14)
layer 4---------------------------------
gate ( U4) on qubits (5 9)
gate ( U4) on qubits (10 14)
layer 5---------------------------------
gate ( U4) on qubits (6 9)
layer 6---------------------------------
gate ( U4) on qubits (9 10)
layer 7---------------------------------
gate ( U4) on qubits (6 10)
metric-----------------------------------
depth 8
#swap 2
Compilation time = 0:00:14.272211.
optimizing circuit with swap range (0,2) 
Trying maximal depth = 1...
Show UNSAT core
[time__5 + 1 <= 1,
 time__14 + 1 <= 1,
 time__11 + 1 <= 1,
 time__0 + 1 <= 1,
 time__9 + 1 <= 1,
 time__3 + 1 <= 1,
 time__8 + 1 <= 1,
 time__10 + 1 <= 1,
 time__1 + 1 <= 1,
 time__16 + 1 <= 1,
 time__12 + 1 <= 1,
 time__4 + 1 <= 1,
 time__2 + 1 <= 1,
 time__17 + 1 <= 1,
 time__7 + 1 <= 1,
 time__13 + 1 <= 1,
 time__18 + 1 <= 1,
 time__15 + 1 <= 1,
 time__6 + 1 <= 1]
Trying maximal depth = 2...
Bound of Trying min swap = 2...
SWAP on physical edge (1,5) at time 0
SWAP on physical edge (11,15) at time 0
Gate 0: u4 0, 1 on qubits 6 and 3 at time 0
Gate 1: u4 2, 3 on qubits 7 and 11 at time 0
Gate 2: u4 4, 5 on qubits 10 and 14 at time 0
Gate 3: u4 6, 7 on qubits 9 and 4 at time 0
Gate 4: u4 8, 9 on qubits 1 and 0 at time 0
Gate 5: u4 10, 11 on qubits 1 and 2 at time 1
Gate 6: u4 1, 2 on qubits 3 and 7 at time 0
Gate 7: u4 3, 4 on qubits 11 and 10 at time 0
Gate 8: u4 5, 6 on qubits 14 and 9 at time 0
Gate 9: u4 7, 8 on qubits 4 and 5 at time 1
Gate 10: u4 9, 10 on qubits 0 and 1 at time 1
Gate 11: u4 0, 2 on qubits 6 and 7 at time 0
Gate 12: u4 4, 6 on qubits 10 and 9 at time 0
Gate 13: u4 8, 10 on qubits 5 and 1 at time 1
Gate 14: u4 2, 4 on qubits 7 and 10 at time 0
Gate 15: u4 6, 8 on qubits 9 and 5 at time 1
Gate 16: u4 0, 4 on qubits 6 and 10 at time 1
Gate 17: u4 4, 8 on qubits 10 and 5 at time 1
Gate 18: u4 0, 8 on qubits 6 and 5 at time 1
result- additional SWAP count = 2.
result- circuit depth = 8.
[(3, 6), (9, 14), (4, 9), (7, 10), (5, 10), (0, 1), (1, 2), (2, 3), (4, 5), (5, 6), (6, 7), (8, 9), (9, 10), (10, 11), (12, 13), (13, 14), (14, 15), (0, 4), (4, 8), (8, 12), (1, 5), (5, 9), (9, 13), (2, 6), (6, 10), (10, 14), (3, 7), (7, 11), (11, 15)]
final swap on qubits 11 and 15
layer 0---------------------------------
gate ( U4) on qubits (3 6)
gate ( U4) on qubits (7 11)
gate ( U4) on qubits (10 14)
gate ( U4) on qubits (4 9)
gate ( U4) on qubits (0 1)
layer 1---------------------------------
gate ( swap) on qubits (1 5)
gate ( U4) on qubits (3 7)
gate ( U4) on qubits (9 14)
gate ( U4) on qubits (10 11)
layer 2---------------------------------
gate ( U4) on qubits (1 2)
gate ( U4) on qubits (6 7)
gate ( U4) on qubits (9 10)
gate ( U4) on qubits (4 5)
layer 3---------------------------------
gate ( U4) on qubits (0 1)
gate ( U4) on qubits (7 10)
layer 4---------------------------------
gate ( U4) on qubits (1 5)
gate ( U4) on qubits (6 10)
layer 5---------------------------------
gate ( U4) on qubits (5 9)
layer 6---------------------------------
gate ( U4) on qubits (5 10)
layer 7---------------------------------
gate ( U4) on qubits (5 6)
metric-----------------------------------
depth 8
#swap 1
Compilation time = 0:00:20.351854.
optimizing circuit with swap range (0,2) 
Trying maximal depth = 1...
Bound of Trying min swap = 1...
SWAP on physical edge (13,14) at time 0
Gate 0: u4 0, 1 on qubits 10 and 7 at time 0
Gate 1: u4 2, 3 on qubits 6 and 2 at time 0
Gate 2: u4 4, 5 on qubits 5 and 1 at time 0
Gate 3: u4 6, 7 on qubits 4 and 8 at time 0
Gate 4: u4 8, 9 on qubits 9 and 14 at time 0
Gate 5: u4 10, 11 on qubits 13 and 12 at time 0
Gate 6: u4 1, 2 on qubits 7 and 6 at time 0
Gate 7: u4 3, 4 on qubits 2 and 5 at time 0
Gate 8: u4 5, 6 on qubits 1 and 4 at time 0
Gate 9: u4 7, 8 on qubits 8 and 9 at time 0
Gate 10: u4 9, 10 on qubits 14 and 13 at time 0
Gate 11: u4 0, 2 on qubits 10 and 6 at time 0
Gate 12: u4 4, 6 on qubits 5 and 4 at time 0
Gate 13: u4 8, 10 on qubits 9 and 13 at time 0
Gate 14: u4 2, 4 on qubits 6 and 5 at time 0
Gate 15: u4 6, 8 on qubits 4 and 9 at time 0
Gate 16: u4 0, 4 on qubits 10 and 5 at time 0
Gate 17: u4 4, 8 on qubits 5 and 9 at time 0
Gate 18: u4 0, 8 on qubits 10 and 9 at time 0
result- additional SWAP count = 0.
result- circuit depth = 7.
[(1, 4), (2, 5), (9, 14), (4, 9), (7, 10), (5, 10), (0, 1), (1, 2), (2, 3), (4, 5), (5, 6), (6, 7), (8, 9), (9, 10), (10, 11), (12, 13), (13, 14), (14, 15), (0, 4), (4, 8), (8, 12), (1, 5), (5, 9), (9, 13), (2, 6), (6, 10), (10, 14), (3, 7), (7, 11), (11, 15)]
layer 0---------------------------------
gate ( U4) on qubits (2 6)
gate ( U4) on qubits (7 10)
gate ( U4) on qubits (1 5)
gate ( U4) on qubits (4 8)
gate ( U4) on qubits (9 14)
gate ( U4) on qubits (12 13)
layer 1---------------------------------
gate ( U4) on qubits (6 7)
gate ( U4) on qubits (1 4)
gate ( U4) on qubits (2 5)
gate ( U4) on qubits (8 9)
gate ( U4) on qubits (13 14)
layer 2---------------------------------
gate ( U4) on qubits (4 5)
gate ( U4) on qubits (6 10)
gate ( U4) on qubits (9 13)
layer 3---------------------------------
gate ( U4) on qubits (5 6)
gate ( U4) on qubits (4 9)
layer 4---------------------------------
gate ( U4) on qubits (5 10)
layer 5---------------------------------
gate ( U4) on qubits (5 9)
layer 6---------------------------------
gate ( U4) on qubits (9 10)
metric-----------------------------------
depth 7
#swap 0
Compilation time = 0:00:05.124775.
optimizing circuit with swap range (0,1) 
Trying maximal depth = 1...
Bound of Trying min swap = 1...
SWAP on physical edge (13,14) at time 0
Gate 0: u4 0, 1 on qubits 10 and 7 at time 0
Gate 1: u4 2, 3 on qubits 6 and 2 at time 0
Gate 2: u4 4, 5 on qubits 5 and 1 at time 0
Gate 3: u4 6, 7 on qubits 4 and 8 at time 0
Gate 4: u4 8, 9 on qubits 9 and 14 at time 0
Gate 5: u4 10, 11 on qubits 13 and 12 at time 0
Gate 6: u4 1, 2 on qubits 7 and 6 at time 0
Gate 7: u4 3, 4 on qubits 2 and 5 at time 0
Gate 8: u4 5, 6 on qubits 1 and 4 at time 0
Gate 9: u4 7, 8 on qubits 8 and 9 at time 0
Gate 10: u4 9, 10 on qubits 14 and 13 at time 0
Gate 11: u4 0, 2 on qubits 10 and 6 at time 0
Gate 12: u4 4, 6 on qubits 5 and 4 at time 0
Gate 13: u4 8, 10 on qubits 9 and 13 at time 0
Gate 14: u4 2, 4 on qubits 6 and 5 at time 0
Gate 15: u4 6, 8 on qubits 4 and 9 at time 0
Gate 16: u4 0, 4 on qubits 10 and 5 at time 0
Gate 17: u4 4, 8 on qubits 5 and 9 at time 0
Gate 18: u4 0, 8 on qubits 10 and 9 at time 0
result- additional SWAP count = 0.
result- circuit depth = 7.
[(1, 4), (2, 5), (9, 14), (4, 9), (7, 10), (5, 10), (0, 1), (1, 2), (2, 3), (4, 5), (5, 6), (6, 7), (8, 9), (9, 10), (10, 11), (12, 13), (13, 14), (14, 15), (0, 4), (4, 8), (8, 12), (1, 5), (5, 9), (9, 13), (2, 6), (6, 10), (10, 14), (3, 7), (7, 11), (11, 15)]
layer 0---------------------------------
gate ( U4) on qubits (2 6)
gate ( U4) on qubits (7 10)
gate ( U4) on qubits (1 5)
gate ( U4) on qubits (4 8)
gate ( U4) on qubits (9 14)
gate ( U4) on qubits (12 13)
layer 1---------------------------------
gate ( U4) on qubits (6 7)
gate ( U4) on qubits (1 4)
gate ( U4) on qubits (2 5)
gate ( U4) on qubits (8 9)
gate ( U4) on qubits (13 14)
layer 2---------------------------------
gate ( U4) on qubits (4 5)
gate ( U4) on qubits (6 10)
gate ( U4) on qubits (9 13)
layer 3---------------------------------
gate ( U4) on qubits (5 6)
gate ( U4) on qubits (4 9)
layer 4---------------------------------
gate ( U4) on qubits (5 10)
layer 5---------------------------------
gate ( U4) on qubits (5 9)
layer 6---------------------------------
gate ( U4) on qubits (9 10)
metric-----------------------------------
depth 7
#swap 0
Compilation time = 0:00:00.122246.
Total compilation time = 0:03:28.067821.
