Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date             : Thu Jun 20 14:47:21 2024
| Host             : secil10.siame.univ-tlse3.fr running 64-bit Fedora Linux 38 (Thirty Eight)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.217        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.055        |
| Device Static (W)        | 0.163        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 59.4         |
| Junction Temperature (C) | 50.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.123 |       18 |       --- |             --- |
| Slice Logic              |     0.018 |    42376 |       --- |             --- |
|   LUT as Logic           |     0.015 |    13050 |     53200 |           24.53 |
|   Register               |     0.002 |    22590 |    106400 |           21.23 |
|   CARRY4                 |     0.001 |      651 |     13300 |            4.89 |
|   LUT as Distributed RAM |    <0.001 |      154 |     17400 |            0.89 |
|   LUT as Shift Register  |    <0.001 |      547 |     17400 |            3.14 |
|   F7/F8 Muxes            |    <0.001 |      469 |     53200 |            0.88 |
|   Others                 |    <0.001 |     1613 |       --- |             --- |
| Signals                  |     0.032 |    30793 |       --- |             --- |
| Block RAM                |     0.021 |       27 |       140 |           19.29 |
| MMCM                     |     0.225 |        2 |         4 |           50.00 |
| PLL                      |     0.117 |        1 |         4 |           25.00 |
| I/O                      |     0.106 |       81 |       125 |           64.80 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| PS7                      |     1.410 |        1 |       --- |             --- |
| Static Power             |     0.163 |          |           |                 |
| Total                    |     2.217 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.237 |       0.217 |      0.020 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.229 |       0.212 |      0.017 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.014 |       0.013 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.005 |       0.002 |      0.003 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.765 |       0.728 |      0.037 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                       | Domain                                                                                                                     | Constraint (ns) |
+-----------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------+
| CLKFBIN                     | system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLKFBIN                                                                               |             8.4 |
| CLK_OUT_5x_hdmi_clk         | system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk                                                                   |             1.7 |
| I                           | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/I                                                                                 |             2.0 |
| PixelClk_int                | system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer_0                                                                      |             8.4 |
| axi_dynclk_0_PXL_CLK_O      | system_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                         |            10.0 |
| clk_fpga_0                  | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                                                                  |            10.0 |
| clk_fpga_1                  | system_i/processing_system7_0/inst/FCLK_CLK1                                                                               |             7.5 |
| clk_fpga_2                  | system_i/processing_system7_0/inst/FCLK_CLK2                                                                               |             5.0 |
| clk_out1_system_clk_wiz_0_0 | system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0                                                                        |            83.3 |
| clk_out2_system_clk_wiz_0_0 | system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0                                                                        |             5.0 |
| clkfbout_system_clk_wiz_0_0 | system_i/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0                                                                        |            40.0 |
| dphy_clk_hs_p               | dphy_clk_hs_p                                                                                                              |             2.5 |
| hdmi_in_clk_p               | hdmi_in_clk_p                                                                                                              |             8.4 |
| mmcm_fbclk_out              | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_fbclk_out                                                                    |            10.0 |
| rxbyteclkhs                 | system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/div4_clk_out |            10.0 |
| sys_clock                   | sys_clock                                                                                                                  |             8.0 |
+-----------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| system_wrapper               |     2.055 |
|   ac_iic_scl_iobuf           |     0.004 |
|   ac_iic_sda_iobuf           |     0.004 |
|   hdmi_out_ddc_scl_iobuf     |     0.004 |
|   hdmi_out_ddc_sda_iobuf     |     0.004 |
|   system_i                   |     2.018 |
|     axi_dynclk_0             |     0.110 |
|       U0                     |     0.110 |
|     axi_i2s_adi_1            |     0.002 |
|       U0                     |     0.002 |
|     axi_iic_0                |     0.002 |
|       U0                     |     0.002 |
|     axi_mem_intercon         |     0.001 |
|       s00_couplers           |     0.001 |
|     axi_mem_intercon_HP0     |     0.010 |
|       m00_couplers           |     0.005 |
|       s00_couplers           |     0.001 |
|       s01_couplers           |     0.001 |
|       xbar                   |     0.002 |
|     axi_vdma_0               |     0.019 |
|       U0                     |     0.019 |
|     axi_vdma_1               |     0.010 |
|       U0                     |     0.010 |
|     clk_wiz_0                |     0.118 |
|       inst                   |     0.118 |
|     dvi2rgb_1                |     0.161 |
|       U0                     |     0.161 |
|     mipi_csi2_rx_subsystem_0 |     0.056 |
|       U0                     |     0.056 |
|     processing_system7_0     |     1.415 |
|       inst                   |     1.415 |
|     ps7_0_axi_periph_GP0     |     0.006 |
|       s00_couplers           |     0.004 |
|       xbar                   |     0.002 |
|     pwm_rgb_RnM              |     0.002 |
|       inst                   |     0.002 |
|     rgb2dvi_1                |     0.026 |
|       U0                     |     0.026 |
|     v_axi4s_vid_out_0        |     0.006 |
|       inst                   |     0.006 |
|     v_frmbuf_wr_0            |     0.031 |
|       inst                   |     0.031 |
|     v_tc_in                  |     0.019 |
|       U0                     |     0.019 |
|     v_tc_out                 |     0.015 |
|       U0                     |     0.015 |
|     v_vid_in_axi4s_0         |     0.005 |
|       inst                   |     0.005 |
|     xadc_wiz_0               |     0.003 |
|       U0                     |     0.003 |
+------------------------------+-----------+


