/**********************************************************************************************************************
 * \file IfxDma_init.c
 * \copyright Copyright (C) Infineon Technologies AG 2019
 *
 * Use of this file is subject to the terms of use agreed between (i) you or the company in which ordinary course of
 * business you are acting and (ii) Infineon Technologies AG or its licensees. If and as long as no such terms of use
 * are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization obtaining a copy of the software and
 * accompanying documentation covered by this license (the "Software") to use, reproduce, display, distribute, execute,
 * and transmit the Software, and to prepare derivative works of the Software, and to permit third-parties to whom the
 * Software is furnished to do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including the above license grant, this restriction
 * and the following disclaimer, must be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are solely in the form of
 * machine-executable object code generated by a source language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
 * WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT SHALL THE
 * COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN
 * CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 * IN THE SOFTWARE.
 *********************************************************************************************************************/

 /*
 ******************************************************************************
 * Standard include files
 ******************************************************************************
 */
#include "IfxDma_init.h"


/*
 ******************************************************************************
 * Variable declarations
 ******************************************************************************
 */
IfxDma_Dma dma;
volatile uint32 discard_data;

/*
 ******************************************************************************
 * Routine prototypes
 ******************************************************************************
 */
IFX_INTERRUPT(ISR_dma2_int, ISR_VECTAB_CPU0, ISR_PRIORITY_DMA2_INT);

/*
 ******************************************************************************
 * Routine implementation
 ******************************************************************************
 */


/**
 ******************************************************************************
 * The  routine void IfxDma_Init(void)
 * This routine initializes Dma to transfer Data form EMEM to OLDA
 ******************************************************************************
 */
void IfxDma_Init(){

    Radar *rdr = &g_rdr;

    /*Init DMA module*/
    IfxDma_Dma_Config dmaConfig;
    IfxDma_Dma_initModuleConfig(&dmaConfig, &MODULE_DMA);
    IfxDma_Dma_initModule(&dma, &dmaConfig);
    IfxDma_Dma_createModuleHandle(&dma, &MODULE_DMA);

    /* construct the channel configuration*/
    IfxDma_Dma_ChannelConfig chnCfg;
    IfxDma_Dma_initChannelConfig(&chnCfg, &dma);

    rdr->dmaLinkedList = (Dma_linked_list*)0x90000000;


    /* DMA CHANNEL 0 */
    /******* TCS0 ********/
    /******* BURST HEADER ********/
    chnCfg.channelId           = IfxDma_ChannelId_0;

    chnCfg.moveSize            = IfxDma_ChannelMoveSize_32bit;
    chnCfg.transferCount       = 1;
    chnCfg.blockMode           = IfxDma_ChannelMove_1; /* BURST HEADER DATA*/
    chnCfg.requestMode         = IfxDma_ChannelRequestMode_oneTransferPerRequest; /* 1 Request from MMIC*/
    chnCfg.operationMode       = IfxDma_ChannelOperationMode_continuous;

    chnCfg.destinationAddressIncrementStep = IfxDma_ChannelIncrementStep_1; /* increment by 32-bit (see move size)*/
    chnCfg.sourceAddressIncrementStep      = IfxDma_ChannelIncrementStep_1; /* increment by 32-bit (see move size)*/

    chnCfg.sourceAddress       = (uint32)&burstCmdQueue[1];
    chnCfg.destinationAddress  = (uint32)&rdr->mmic.spi.spiSfr->DATAENTRY[0].U;

    chnCfg.destinationAddressCircularRange = IfxDma_ChannelIncrementCircular_4; /* wrap after 4 Byte*/
    chnCfg.sourceAddressCircularRange = IfxDma_ChannelIncrementCircular_4;      /* wrap after 4 Byte*/
    chnCfg.destinationCircularBufferEnabled = TRUE;
    chnCfg.sourceCircularBufferEnabled = TRUE;

    chnCfg.shadowControl = IfxDma_ChannelShadow_linkedList;   /* Linked list mode*/
    chnCfg.shadowAddress = (uint32)&(rdr->dmaLinkedList->linkedListCh0[1]); /* Trigger Ch0-TCS1 next*/

    chnCfg.hardwareRequestEnabled = TRUE; /* Trigger by SW from MMIC ISR*/
    chnCfg.requestSource = IfxDma_ChannelRequestSource_daisyChain;

    /* interrupt handling*/
    chnCfg.channelInterruptEnabled  = FALSE;

    IfxDma_Dma_initChannel(&rdr->dmaChn[0], &chnCfg);

    IfxDma_Dma_initLinkedListEntry((void *)&(rdr->dmaLinkedList->linkedListCh0[0]), &chnCfg); /*=>store*/
    rdr->dmaLinkedList->linkedListCh0[0].CHCSR.B.SCH = 0; /* don't trigger immediately after loaded*/

    /******* TCS1 ********/
    /******* FIRST DATA ********/
    chnCfg.channelId           = IfxDma_ChannelId_0;

    chnCfg.moveSize            = IfxDma_ChannelMoveSize_32bit;
    chnCfg.transferCount       = 1;
    chnCfg.blockMode           = IfxDma_ChannelMove_2; /* DATA BACON and FIRST DATA*/
    chnCfg.requestMode         = IfxDma_ChannelRequestMode_oneTransferPerRequest;
    chnCfg.operationMode       = IfxDma_ChannelOperationMode_continuous;

    chnCfg.destinationAddressIncrementStep = IfxDma_ChannelIncrementStep_1; /* increment by 32-bit (see move size)*/
    chnCfg.sourceAddressIncrementStep      = IfxDma_ChannelIncrementStep_1; /* increment by 32-bit (see move size)*/

    chnCfg.sourceAddress       = (uint32)&burstCmdQueue[2];
    chnCfg.destinationAddress  = (uint32)&rdr->mmic.spi.spiSfr->BACONENTRY.U;

    chnCfg.destinationAddressCircularRange = IfxDma_ChannelIncrementCircular_8; /* wrap after 8 byte*/
    chnCfg.sourceAddressCircularRange = IfxDma_ChannelIncrementCircular_8;      /* wrap after 8 byte*/
    chnCfg.destinationCircularBufferEnabled = TRUE;
    chnCfg.sourceCircularBufferEnabled = TRUE;

    chnCfg.shadowControl = IfxDma_ChannelShadow_linkedList;
    chnCfg.shadowAddress = (uint32)&(rdr->dmaLinkedList->linkedListCh0[2]); /* Trigger Ch0-TCS2 next*/

    chnCfg.hardwareRequestEnabled = TRUE; /* Trigger by QSPI Tx Interrupt*/
    chnCfg.requestSource = IfxDma_ChannelRequestSource_peripheral;

    chnCfg.channelInterruptEnabled = FALSE;

    IfxDma_Dma_initLinkedListEntry((void *)&(rdr->dmaLinkedList->linkedListCh0[1]), &chnCfg);
    rdr->dmaLinkedList->linkedListCh0[1].CHCSR.B.SCH = 0; /* don't trigger immediately after loaded*/

    /******* TCS2 ********/
    /******* ALL REMAINING DATA BUT NOT LAST DATA ********/
    chnCfg.channelId           = IfxDma_ChannelId_0;

    chnCfg.moveSize            = IfxDma_ChannelMoveSize_32bit;
    chnCfg.transferCount       = (RADAR_NUM_SAMPLES*RADAR_NUM_RX-2); /* all data but not first and not last*/
    chnCfg.blockMode           = IfxDma_ChannelMove_1; /* DATA*/
    chnCfg.requestMode         = IfxDma_ChannelRequestMode_oneTransferPerRequest;
    chnCfg.operationMode       = IfxDma_ChannelOperationMode_continuous;

    chnCfg.destinationAddressIncrementStep = IfxDma_ChannelIncrementStep_1; /* increment by 32-bit (see move size)*/
    chnCfg.sourceAddressIncrementStep      = IfxDma_ChannelIncrementStep_1; /* increment by 32-bit (see move size)*/

    chnCfg.sourceAddress       = (uint32)&burstCmdQueue[3]; /* Dummy Data (Zeroes)*/
    chnCfg.destinationAddress  = (uint32)&rdr->mmic.spi.spiSfr->DATAENTRY[0].U;

    chnCfg.destinationAddressCircularRange  = IfxDma_ChannelIncrementCircular_4; /* wrap after 4 byte*/
    chnCfg.sourceAddressCircularRange       = IfxDma_ChannelIncrementCircular_4; /* wrap after 4 byte*/
    chnCfg.destinationCircularBufferEnabled = TRUE;
    chnCfg.sourceCircularBufferEnabled      = TRUE;

    chnCfg.shadowAddress =               (uint32)&(rdr->dmaLinkedList->linkedListCh0[3]);
    chnCfg.shadowControl = IfxDma_ChannelShadow_linkedList;

    chnCfg.hardwareRequestEnabled = TRUE; /* Trigger by QSPI Transmit Interrupt*/
    chnCfg.requestSource = IfxDma_ChannelRequestSource_peripheral;

    chnCfg.channelInterruptEnabled = FALSE;

    IfxDma_Dma_initLinkedListEntry((void *)&(rdr->dmaLinkedList->linkedListCh0[2]), &chnCfg);
    rdr->dmaLinkedList->linkedListCh0[2].CHCSR.B.SCH = 0; /* don't trigger immediately after loaded*/

    /******* TCS3 ********/
    /******* LAST DATA ********/
    chnCfg.channelId           = IfxDma_ChannelId_0;

    chnCfg.moveSize            = IfxDma_ChannelMoveSize_32bit;
    chnCfg.transferCount       = 2;
    chnCfg.blockMode           = IfxDma_ChannelMove_1; /* LAST BACON and LAST DATA*/
    chnCfg.requestMode         = IfxDma_ChannelRequestMode_completeTransactionPerRequest;
    chnCfg.operationMode       = IfxDma_ChannelOperationMode_continuous;

    chnCfg.destinationAddressIncrementStep = IfxDma_ChannelIncrementStep_1; /* increment by 32-bit (see move size)*/
    chnCfg.sourceAddressIncrementStep      = IfxDma_ChannelIncrementStep_1; /* increment by 32-bit (see move size)*/

    chnCfg.sourceAddress       = (uint32)&burstCmdQueue[4]; /*last data bacon*/
    chnCfg.destinationAddress  = (uint32)&rdr->mmic.spi.spiSfr->BACONENTRY.U;

    chnCfg.destinationAddressCircularRange = IfxDma_ChannelIncrementCircular_8; /* wrap after 8 byte*/
    chnCfg.sourceAddressCircularRange = IfxDma_ChannelIncrementCircular_8;      /* wrap after 8 byte*/
    chnCfg.destinationCircularBufferEnabled = TRUE;
    chnCfg.sourceCircularBufferEnabled = TRUE;

    chnCfg.shadowControl = IfxDma_ChannelShadow_linkedList;
    chnCfg.shadowAddress = (uint32)&(rdr->dmaLinkedList->linkedListCh0[4]);

    chnCfg.hardwareRequestEnabled = TRUE; /* Trigger by QSPI Transmit Interrupt*/
    chnCfg.requestSource          = IfxDma_ChannelRequestSource_peripheral;

    chnCfg.channelInterruptEnabled = FALSE;

    IfxDma_Dma_initLinkedListEntry((void *)&(rdr->dmaLinkedList->linkedListCh0[3]), &chnCfg);
    rdr->dmaLinkedList->linkedListCh0[3].CHCSR.B.SCH = 0; /* don't trigger immediately after loaded*/

    /******* TCS4 ********/
    /******* FLAGSCLEAR ********/
    chnCfg.channelId           = IfxDma_ChannelId_0;

    chnCfg.moveSize            = IfxDma_ChannelMoveSize_32bit;
    chnCfg.transferCount       = 1; /* all data but not first and not last*/
    chnCfg.blockMode           = IfxDma_ChannelMove_1; /* DATA LAST BACON and LAST DATA*/
    chnCfg.requestMode         = IfxDma_ChannelRequestMode_oneTransferPerRequest;
    chnCfg.operationMode       = IfxDma_ChannelOperationMode_continuous;

    chnCfg.destinationAddressIncrementStep = IfxDma_ChannelIncrementStep_1; /* increment by 32-bit (see move size)*/
    chnCfg.sourceAddressIncrementStep      = IfxDma_ChannelIncrementStep_1; /* increment by 32-bit (see move size)*/

    chnCfg.sourceAddress       = (uint32)&burstCmdQueue[6];  /*0x200 = clear TX interrupt request flag*/
    chnCfg.destinationAddress  = (uint32)&rdr->mmic.spi.spiSfr->FLAGSCLEAR.U;

    chnCfg.destinationAddressCircularRange  = IfxDma_ChannelIncrementCircular_4; /* wrap after 4 byte*/
    chnCfg.sourceAddressCircularRange       = IfxDma_ChannelIncrementCircular_4; /* wrap after 4 byte*/
    chnCfg.destinationCircularBufferEnabled = TRUE;
    chnCfg.sourceCircularBufferEnabled      = TRUE;

    chnCfg.shadowControl = IfxDma_ChannelShadow_linkedList;
    chnCfg.shadowAddress = (uint32)&(rdr->dmaLinkedList->linkedListCh0[0]);

    chnCfg.hardwareRequestEnabled = TRUE; /* Trigger by QSPI Transmit Interrupt*/
    chnCfg.requestSource = IfxDma_ChannelRequestSource_peripheral;

    chnCfg.channelInterruptEnabled = FALSE;

    IfxDma_Dma_initLinkedListEntry((void *)&(rdr->dmaLinkedList->linkedListCh0[4]), &chnCfg);
    rdr->dmaLinkedList->linkedListCh0[4].CHCSR.B.SCH = 0; /* don't trigger immediately after loaded*/


    /* DMA CHANNEL 1 */
    /******* TCS0 ********/
    /******* BURST HEADER ********/
    chnCfg.channelId           = IfxDma_ChannelId_1;

    chnCfg.moveSize            = IfxDma_ChannelMoveSize_32bit;
    chnCfg.transferCount       = 1;
    chnCfg.blockMode           = IfxDma_ChannelMove_1; /* BURST HEADER BACON*/
    chnCfg.requestMode         = IfxDma_ChannelRequestMode_oneTransferPerRequest; /* 1 Request from MMIC*/
    chnCfg.operationMode       = IfxDma_ChannelOperationMode_continuous;

    chnCfg.destinationAddressIncrementStep = IfxDma_ChannelIncrementStep_1; /* increment by 32-bit (see move size)*/
    chnCfg.sourceAddressIncrementStep      = IfxDma_ChannelIncrementStep_1; /* increment by 32-bit (see move size)*/

    chnCfg.sourceAddress       = (uint32)&burstCmdQueue[0]; /*burst header bacon*/
    chnCfg.destinationAddress  = (uint32)&rdr->mmic.spi.spiSfr->BACONENTRY.U;

    chnCfg.destinationAddressCircularRange = IfxDma_ChannelIncrementCircular_4; /* wrap after 4 Byte*/
    chnCfg.sourceAddressCircularRange = IfxDma_ChannelIncrementCircular_4;      /* wrap after 4 Byte*/
    chnCfg.destinationCircularBufferEnabled = TRUE;
    chnCfg.sourceCircularBufferEnabled = TRUE;

    chnCfg.shadowControl = IfxDma_ChannelShadow_none;   /* Link list mode*/
    chnCfg.shadowAddress = (uint32)0;

    chnCfg.hardwareRequestEnabled = TRUE; /* Trigger from MMIC ISR*/
    chnCfg.requestSource = IfxDma_ChannelRequestSource_peripheral;

    /* interrupt handling*/
    chnCfg.channelInterruptEnabled  = FALSE;
    /* chnCfg.channelInterruptPriority  = ISR_PRIORITY_DMA0_INT;*/
    /* chnCfg.channelInterruptTypeOfService = ISR_PROVIDER_CPU0;*/

    IfxDma_Dma_initChannel(&rdr->dmaChn[1], &chnCfg);


    /*/ DMA CHANNEL 2 */
    /******* TCS0 ********/
    /******* RECEIVE BURST HEADER STATUS ********/

    /* TCS0 -> Move BGT60 Burst header DSPR*/
    chnCfg.channelId           = IfxDma_ChannelId_2;

    chnCfg.moveSize            = IfxDma_ChannelMoveSize_32bit;
    chnCfg.transferCount       = 1; /* 1 SPI Burst Header , BACON + DATA*/
    chnCfg.blockMode           = IfxDma_ChannelMove_1;
    chnCfg.requestMode         = IfxDma_ChannelRequestMode_completeTransactionPerRequest;
    chnCfg.operationMode       = IfxDma_ChannelOperationMode_continuous;
    /* for continuous block, performance can be improved by larger move size*/
    /* for demonstration, move size is set to bin size (needed in case of non-continuous data storage)*/
    chnCfg.destinationAddressIncrementStep = IfxDma_ChannelIncrementStep_1; /* increment by 32-bit (see move size)*/
    chnCfg.sourceAddressIncrementStep      = IfxDma_ChannelIncrementStep_1; /* increment by 32-bit (see move size)*/

    chnCfg.sourceAddress       = (uint32)&rdr->mmic.spi.spiSfr->RXEXIT.U;
    chnCfg.destinationAddress  = (uint32)&discard_data; /* discard data received upon burst header exchange*/
    /* chnCfg.destinationAddress  = (uint32) NULL_PTR;*/

    chnCfg.destinationAddressCircularRange = IfxDma_ChannelIncrementCircular_4; /* wrap after 4 Byte*/
    chnCfg.sourceAddressCircularRange = IfxDma_ChannelIncrementCircular_4;      /* wrap after 4 Byte*/
    chnCfg.destinationCircularBufferEnabled = TRUE;
    chnCfg.sourceCircularBufferEnabled = TRUE;

    chnCfg.shadowAddress = (uint32)&(rdr->dmaLinkedList->linkedListCh2[1]);
    chnCfg.shadowControl = IfxDma_ChannelShadow_linkedList;

    chnCfg.hardwareRequestEnabled = TRUE; /* Trigger by QSPI Receive Interrupt*/
    chnCfg.requestSource = IfxDma_ChannelRequestSource_peripheral;

    /* interrupt handling*/
    chnCfg.channelInterruptEnabled  = FALSE;
    chnCfg.channelInterruptPriority = ISR_PRIORITY_DMA2_INT;
    chnCfg.channelInterruptTypeOfService = ISR_PROVIDER_CPU0;

    IfxDma_Dma_initChannel(&rdr->dmaChn[2], &chnCfg);

    IfxDma_Dma_initLinkedListEntry((void *)&(rdr->dmaLinkedList->linkedListCh2[0]), &chnCfg);
    rdr->dmaLinkedList->linkedListCh2[0].CHCSR.B.SCH = 0; /* don't trigger immediately after loaded*/

    /******* TCS1 ********/
    /******* RECEIVE DATA SAMPLES ********/
    chnCfg.channelId           = IfxDma_ChannelId_2;

    chnCfg.moveSize            = IfxDma_ChannelMoveSize_16bit;
    chnCfg.transferCount       = RADAR_NUM_SAMPLES*RADAR_NUM_RX;
    chnCfg.blockMode           = IfxDma_ChannelMove_1;
    chnCfg.requestMode         = IfxDma_ChannelRequestMode_oneTransferPerRequest;
    chnCfg.operationMode       = IfxDma_ChannelOperationMode_continuous;
    /* for continuous block, performance can be improved by larger move size*/
    /* for demonstration, move size is set to bin size (needed in case of non-continuous data storage)*/
    chnCfg.destinationAddressIncrementStep = IfxDma_ChannelIncrementStep_1; /* increment by 16-bit (see move size)*/
    chnCfg.sourceAddressIncrementStep      = IfxDma_ChannelIncrementStep_2; /* increment by 32-bit (see move size)*/

    chnCfg.sourceAddress       = (uint32)&rdr->mmic.spi.spiSfr->RXEXIT.U;
    chnCfg.destinationAddress  = (uint32)&rdr->rmem->adc_raw[0];

    chnCfg.destinationAddressCircularRange = IfxDma_ChannelIncrementCircular_2048; /* wrap after 2048 bytes*/
    chnCfg.sourceAddressCircularRange = IfxDma_ChannelIncrementCircular_4; /* Read always the same 32-bit*/
    chnCfg.destinationCircularBufferEnabled = TRUE;
    chnCfg.sourceCircularBufferEnabled = TRUE;

    chnCfg.shadowAddress =               (uint32)&(rdr->dmaLinkedList->linkedListCh2[0]);
    chnCfg.shadowControl = IfxDma_ChannelShadow_linkedList;

    chnCfg.hardwareRequestEnabled = TRUE; /* Trigger by QSPI Receive Interrupt */
    chnCfg.requestSource = IfxDma_ChannelRequestSource_peripheral;

    chnCfg.channelInterruptEnabled  = TRUE;

    IfxDma_Dma_initLinkedListEntry((void *)&(rdr->dmaLinkedList->linkedListCh2[1]), &chnCfg);
    rdr->dmaLinkedList->linkedListCh2[1].CHCSR.B.SCH = 0; /* don't trigger immediately after loaded */

}

/*
 ******************************************************************************
 * Brief:   The routine void ISR_dma2_int(void)
 * Details: This routine is the ISR for DMA channel 2
 ******************************************************************************
 */
void ISR_dma2_int()
{
    IfxCpu_enableInterrupts();
    Radar *rdr = &g_rdr;

    if (rdr->rState==Radar_State_acquisition){
        rdr->rState=Radar_State_data;
    }
    else {
        rdr->rState=Radar_State_error;
        __debug();
        rdr->rState=Radar_State_data;
    }
}
