INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.ip_user_files/bd/BakkArbeit_Blockdesign/ip/BakkArbeit_Blockdesign_processing_system7_0_0/sim/BakkArbeit_Blockdesign_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BakkArbeit_Blockdesign_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/imports/new/UART_datagenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_datagenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.ip_user_files/bd/BakkArbeit_Blockdesign/sim/BakkArbeit_Blockdesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BakkArbeit_Blockdesign
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/imports/picorv32-master/picorv32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picorv32
INFO: [VRFC 10-311] analyzing module picorv32_regs
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_mul
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_fast_mul
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_div
INFO: [VRFC 10-311] analyzing module picorv32_axi
INFO: [VRFC 10-311] analyzing module picorv32_axi_adapter
INFO: [VRFC 10-311] analyzing module picorv32_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/bd/BakkArbeit_Blockdesign/hdl/BakkArbeit_Blockdesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BakkArbeit_Blockdesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/IO_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/new/Address_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.srcs/sources_1/imports/Desktop/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BakkArbeit/git/VivadoProject/BakkArbeit/BakkArbeit.sim/sim_2/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
