Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 20:12:28 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_460_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 Delay1No11_instance/Y_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.860ns (25.036%)  route 2.575ns (74.964%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.182ns = ( 6.182 - 4.000 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.810ns (routing 0.711ns, distribution 1.099ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.646ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=33051, routed)       1.810     2.761    Delay1No11_instance/clk_IBUF_BUFG
    SLICE_X142Y354       FDCE                                         r  Delay1No11_instance/Y_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y354       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.839 r  Delay1No11_instance/Y_reg[12]/Q
                         net (fo=4, routed)           0.807     3.646    Delay1No10_instance/Y_reg[33]_0[12]
    SLICE_X127Y394       LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     3.696 r  Delay1No10_instance/geqOp_carry_i_10__2/O
                         net (fo=1, routed)           0.008     3.704    Sum10_1_impl_instance/FPAddSubOp_instance/S[6]
    SLICE_X127Y394       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.819 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.845    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X127Y395       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.860 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.886    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y396       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.938 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.426     4.364    Delay1No11_instance/CO[0]
    SLICE_X126Y398       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     4.430 r  Delay1No11_instance/shiftedFracY_d1[12]_i_4__2/O
                         net (fo=3, routed)           0.225     4.655    Delay1No10_instance/Y_reg[23]_0[0]
    SLICE_X126Y398       LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     4.706 r  Delay1No10_instance/shiftedFracY_d1[49]_i_6__2/O
                         net (fo=1, routed)           0.059     4.765    Delay1No10_instance/shiftedFracY_d1[49]_i_6__2_n_0
    SLICE_X126Y398       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.913 r  Delay1No10_instance/shiftedFracY_d1[49]_i_3__2/O
                         net (fo=2, routed)           0.176     5.089    Delay1No10_instance/Sum10_1_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X126Y395       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     5.126 r  Delay1No10_instance/shiftedFracY_d1[33]_i_3__2/O
                         net (fo=48, routed)          0.441     5.567    Delay1No11_instance/shiftVal__5[1]
    SLICE_X127Y391       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.716 r  Delay1No11_instance/shiftedFracY_d1[30]_i_3__2/O
                         net (fo=2, routed)           0.330     6.046    Delay1No10_instance/Y_reg[26]_0[7]
    SLICE_X125Y394       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     6.145 r  Delay1No10_instance/shiftedFracY_d1[30]_i_1__2/O
                         net (fo=1, routed)           0.051     6.196    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY[19]
    SLICE_X125Y394       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=33051, routed)       1.522     6.182    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X125Y394       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/C
                         clock pessimism              0.360     6.542    
                         clock uncertainty           -0.035     6.507    
    SLICE_X125Y394       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.532    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]
  -------------------------------------------------------------------
                         required time                          6.532    
                         arrival time                          -6.196    
  -------------------------------------------------------------------
                         slack                                  0.336    




