--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Measurement.twx Measurement.ncd -o Measurement.twr
Measurement.pcf

Design file:              Measurement.ncd
Physical constraint file: Measurement.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM/dcm_sp_inst/CLKIN
  Logical resource: DCM/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM/dcm_sp_inst/CLKIN
  Logical resource: DCM/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 27.250ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: DCM/dcm_sp_inst/CLKIN
  Logical resource: DCM/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "DCM/clkfx" derived from  NET 
"DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;  divided by 3.13 to 10 nS and duty 
cycle corrected to HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 336174 paths analyzed, 3299 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.384ns.
--------------------------------------------------------------------------------

Paths for end point measure/count_time/p_t_3_18_P_18 (SLICE_X16Y39.AX), 674 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               measure/count_time/p_t_7_29_C_29 (FF)
  Destination:          measure/count_time/p_t_3_18_P_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.090ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.677 - 0.736)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: measure/count_time/p_t_7_29_C_29 to measure/count_time/p_t_3_18_P_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y22.CQ      Tcko                  0.430   measure/count_time/p_t_7_29_C_29
                                                       measure/count_time/p_t_7_29_C_29
    SLICE_X11Y22.B6      net (fanout=2)        0.649   measure/count_time/p_t_7_29_C_29
    SLICE_X11Y22.B       Tilo                  0.259   measure/count_time/p_t_7_29_C_29
                                                       measure/count_time/p_t_7_291
    SLICE_X10Y15.B1      net (fanout=3)        2.070   measure/count_time/p_t_7_29
    SLICE_X10Y15.CMUX    Topbc                 0.601   measure/count_time/p_t_6_14_P_14
                                                       measure/count_time/Mcompar_counter[31]_p_t_7[31]_equal_13_o_lut<9>
                                                       measure/count_time/Mcompar_counter[31]_p_t_7[31]_equal_13_o_cy<10>
    SLICE_X13Y35.D5      net (fanout=26)       2.507   measure/count_time/counter[31]_p_t_7[31]_equal_13_o
    SLICE_X13Y35.D       Tilo                  0.259   measure/count_time/p_t_3_0_C_0
                                                       measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT1101_8
    SLICE_X17Y42.C6      net (fanout=11)       1.085   measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT11017
    SLICE_X17Y42.C       Tilo                  0.259   measure/count_time/p_t_3_18_C_18
                                                       measure/count_time/Mmux_p_t_3[31]_p_t_3[31]_mux_100_OUT201
    SLICE_X16Y39.AX      net (fanout=1)        0.886   measure/count_time/p_t_3[31]_p_t_3[31]_mux_100_OUT<18>
    SLICE_X16Y39.CLK     Tdick                 0.085   measure/count_time/p_t_3_18_P_18
                                                       measure/count_time/p_t_3_18_P_18
    -------------------------------------------------  ---------------------------
    Total                                      9.090ns (1.893ns logic, 7.197ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               measure/count_time/p_t_7_15_P_15 (FF)
  Destination:          measure/count_time/p_t_3_18_P_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.024ns (Levels of Logic = 5)
  Clock Path Skew:      -0.092ns (0.677 - 0.769)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: measure/count_time/p_t_7_15_P_15 to measure/count_time/p_t_3_18_P_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y6.AQ       Tcko                  0.430   measure/count_time/p_t_7_15_P_15
                                                       measure/count_time/p_t_7_15_P_15
    SLICE_X12Y6.B5       net (fanout=2)        0.959   measure/count_time/p_t_7_15_P_15
    SLICE_X12Y6.B        Tilo                  0.254   measure/count_time/p_t_7_15_C_15
                                                       measure/count_time/p_t_7_151
    SLICE_X10Y14.B4      net (fanout=3)        1.553   measure/count_time/p_t_7_15
    SLICE_X10Y14.COUT    Topcyb                0.448   measure/count_time/Mcompar_counter[31]_p_t_7[31]_equal_13_o_cy<7>
                                                       measure/count_time/Mcompar_counter[31]_p_t_7[31]_equal_13_o_lut<5>
                                                       measure/count_time/Mcompar_counter[31]_p_t_7[31]_equal_13_o_cy<7>
    SLICE_X10Y15.CIN     net (fanout=1)        0.003   measure/count_time/Mcompar_counter[31]_p_t_7[31]_equal_13_o_cy<7>
    SLICE_X10Y15.CMUX    Tcinc                 0.296   measure/count_time/p_t_6_14_P_14
                                                       measure/count_time/Mcompar_counter[31]_p_t_7[31]_equal_13_o_cy<10>
    SLICE_X13Y35.D5      net (fanout=26)       2.507   measure/count_time/counter[31]_p_t_7[31]_equal_13_o
    SLICE_X13Y35.D       Tilo                  0.259   measure/count_time/p_t_3_0_C_0
                                                       measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT1101_8
    SLICE_X17Y42.C6      net (fanout=11)       1.085   measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT11017
    SLICE_X17Y42.C       Tilo                  0.259   measure/count_time/p_t_3_18_C_18
                                                       measure/count_time/Mmux_p_t_3[31]_p_t_3[31]_mux_100_OUT201
    SLICE_X16Y39.AX      net (fanout=1)        0.886   measure/count_time/p_t_3[31]_p_t_3[31]_mux_100_OUT<18>
    SLICE_X16Y39.CLK     Tdick                 0.085   measure/count_time/p_t_3_18_P_18
                                                       measure/count_time/p_t_3_18_P_18
    -------------------------------------------------  ---------------------------
    Total                                      9.024ns (2.031ns logic, 6.993ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               measure/count_time/p_t_7_29_P_29 (FF)
  Destination:          measure/count_time/p_t_3_18_P_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.985ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.677 - 0.737)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: measure/count_time/p_t_7_29_P_29 to measure/count_time/p_t_3_18_P_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.AQ       Tcko                  0.525   measure/count_time/p_t_7_29_P_29
                                                       measure/count_time/p_t_7_29_P_29
    SLICE_X11Y22.B5      net (fanout=2)        0.449   measure/count_time/p_t_7_29_P_29
    SLICE_X11Y22.B       Tilo                  0.259   measure/count_time/p_t_7_29_C_29
                                                       measure/count_time/p_t_7_291
    SLICE_X10Y15.B1      net (fanout=3)        2.070   measure/count_time/p_t_7_29
    SLICE_X10Y15.CMUX    Topbc                 0.601   measure/count_time/p_t_6_14_P_14
                                                       measure/count_time/Mcompar_counter[31]_p_t_7[31]_equal_13_o_lut<9>
                                                       measure/count_time/Mcompar_counter[31]_p_t_7[31]_equal_13_o_cy<10>
    SLICE_X13Y35.D5      net (fanout=26)       2.507   measure/count_time/counter[31]_p_t_7[31]_equal_13_o
    SLICE_X13Y35.D       Tilo                  0.259   measure/count_time/p_t_3_0_C_0
                                                       measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT1101_8
    SLICE_X17Y42.C6      net (fanout=11)       1.085   measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT11017
    SLICE_X17Y42.C       Tilo                  0.259   measure/count_time/p_t_3_18_C_18
                                                       measure/count_time/Mmux_p_t_3[31]_p_t_3[31]_mux_100_OUT201
    SLICE_X16Y39.AX      net (fanout=1)        0.886   measure/count_time/p_t_3[31]_p_t_3[31]_mux_100_OUT<18>
    SLICE_X16Y39.CLK     Tdick                 0.085   measure/count_time/p_t_3_18_P_18
                                                       measure/count_time/p_t_3_18_P_18
    -------------------------------------------------  ---------------------------
    Total                                      8.985ns (1.988ns logic, 6.997ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point ctrl/r_data_out_2_6 (SLICE_X4Y41.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/captured_6 (FF)
  Destination:          ctrl/r_data_out_2_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.531ns (Levels of Logic = 0)
  Clock Path Skew:      -0.612ns (0.323 - 0.935)
  Source Clock:         clk100 falling at 5.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctrl/captured_6 to ctrl/r_data_out_2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y32.Q4      Tickq                 1.778   ctrl/captured<6>
                                                       ctrl/captured_6
    SLICE_X4Y41.CX       net (fanout=4)        1.668   ctrl/captured<6>
    SLICE_X4Y41.CLK      Tdick                 0.085   ctrl/r_data_out_2<7>
                                                       ctrl/r_data_out_2_6
    -------------------------------------------------  ---------------------------
    Total                                      3.531ns (1.863ns logic, 1.668ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point ctrl/r_data_out_2_7 (SLICE_X4Y41.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctrl/captured_7 (FF)
  Destination:          ctrl/r_data_out_2_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.444ns (Levels of Logic = 0)
  Clock Path Skew:      -0.672ns (0.628 - 1.300)
  Source Clock:         clk100 falling at 5.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctrl/captured_7 to ctrl/r_data_out_2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y49.Q4      Tickq                 1.778   ctrl/captured<7>
                                                       ctrl/captured_7
    SLICE_X4Y41.DX       net (fanout=4)        1.581   ctrl/captured<7>
    SLICE_X4Y41.CLK      Tdick                 0.085   ctrl/r_data_out_2<7>
                                                       ctrl/r_data_out_2_7
    -------------------------------------------------  ---------------------------
    Total                                      3.444ns (1.863ns logic, 1.581ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "DCM/clkfx" derived from
 NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.13 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------

Paths for end point measure/fetch/p_data_39 (SLICE_X2Y41.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               measure/fetch/p_data_39 (FF)
  Destination:          measure/fetch/p_data_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: measure/fetch/p_data_39 to measure/fetch/p_data_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y41.DQ       Tcko                  0.200   measure/fetch/p_data<39>
                                                       measure/fetch/p_data_39
    SLICE_X2Y41.D6       net (fanout=2)        0.024   measure/fetch/p_data<39>
    SLICE_X2Y41.CLK      Tah         (-Th)    -0.190   measure/fetch/p_data<39>
                                                       measure/fetch/mux3211
                                                       measure/fetch/p_data_39
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point measure/count_time/p_t_6_4_C_4 (SLICE_X6Y25.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               measure/count_time/p_t_6_4_C_4 (FF)
  Destination:          measure/count_time/p_t_6_4_C_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: measure/count_time/p_t_6_4_C_4 to measure/count_time/p_t_6_4_C_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y25.AQ       Tcko                  0.200   measure/count_time/p_t_6_4_C_4
                                                       measure/count_time/p_t_6_4_C_4
    SLICE_X6Y25.A6       net (fanout=2)        0.024   measure/count_time/p_t_6_4_C_4
    SLICE_X6Y25.CLK      Tah         (-Th)    -0.190   measure/count_time/p_t_6_4_C_4
                                                       measure/count_time/Mmux_p_t_6[31]_p_t_6[31]_mux_103_OUT541
                                                       measure/count_time/p_t_6_4_C_4
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point measure/fetch/p_data_27 (SLICE_X10Y49.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               measure/fetch/p_data_27 (FF)
  Destination:          measure/fetch/p_data_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: measure/fetch/p_data_27 to measure/fetch/p_data_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.DQ      Tcko                  0.200   measure/fetch/p_data<27>
                                                       measure/fetch/p_data_27
    SLICE_X10Y49.D6      net (fanout=2)        0.024   measure/fetch/p_data<27>
    SLICE_X10Y49.CLK     Tah         (-Th)    -0.190   measure/fetch/p_data<27>
                                                       measure/fetch/mux1911
                                                       measure/fetch/p_data_27
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "DCM/clkfx" derived from
 NET "DCM/clkin1" PERIOD = 31.25 ns HIGH 50%;
 divided by 3.13 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: DCM/dcm_sp_inst/CLKFX
  Logical resource: DCM/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: DCM/clkfx
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: DCM/clkout1_buf/I0
  Logical resource: DCM/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: DCM/clkfx
--------------------------------------------------------------------------------
Slack: 7.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: DRAM_CLK_OBUF/CLK0
  Logical resource: ctrl/ODDR2_inst/CK0
  Location pin: OLOGIC_X0Y6.CLK0
  Clock network: clk100
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for DCM/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|DCM/clkin1                     |     31.250ns|     16.000ns|     29.325ns|            0|            0|            0|       336174|
| DCM/clkfx                     |     10.000ns|      9.384ns|          N/A|            0|            0|       336174|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.384|    4.378|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 336174 paths, 0 nets, and 7597 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed TUE 10 DEC 16:4:47 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4593 MB



