Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 23 09:45:53 2021
| Host         : LAPTOP-6Q7QM5AJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.977        0.000                      0                 8972        0.099        0.000                      0                 8972       19.020        0.000                       0                  3182  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.977        0.000                      0                 8972        0.099        0.000                      0                 8972       19.020        0.000                       0                  3182  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg32_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[1][1][62]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        36.188ns  (logic 16.667ns (46.057%)  route 19.521ns (53.943%))
  Logic Levels:           40  (CARRY4=19 DSP48E1=4 LUT2=1 LUT3=4 LUT4=6 LUT5=4 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 42.721 - 40.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.656     2.950    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y6          FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.456     3.406 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg32_reg[5]/Q
                         net (fo=4, routed)           0.691     4.097    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/axi_rdata_reg[31][5]
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124     4.221 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s[7]_i_3/O
                         net (fo=12, routed)          1.267     5.488    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[4][0][63]_0
    SLICE_X71Y6          LUT3 (Prop_lut3_I1_O)        0.124     5.612 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mem_array_s[2][0][63]_i_2/O
                         net (fo=92, routed)          1.183     6.795    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[4][0][63]
    SLICE_X75Y6          LUT4 (Prop_lut4_I0_O)        0.154     6.949 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_66/O
                         net (fo=99, routed)          0.939     7.888    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_66_n_0
    SLICE_X78Y4          LUT3 (Prop_lut3_I0_O)        0.353     8.241 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_64/O
                         net (fo=98, routed)          2.250    10.491    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_64_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.326    10.817 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__8_i_49/O
                         net (fo=6, routed)           1.651    12.468    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/poly_mem_out_1_s[1]_84[28]
    SLICE_X69Y15         LUT4 (Prop_lut4_I1_O)        0.150    12.618 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_90/O
                         net (fo=1, routed)           0.433    13.051    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_90_n_0
    SLICE_X69Y15         LUT5 (Prop_lut5_I4_O)        0.326    13.377 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_48/O
                         net (fo=2, routed)           0.435    13.812    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_48_n_0
    SLICE_X68Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.936 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_23/O
                         net (fo=2, routed)           1.589    15.525    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/OP_B_i[1]_45[28]
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.124    15.649 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_6/O
                         net (fo=4, routed)           1.218    16.867    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_input_1_s[1]_2[28]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    20.718 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__15/PCOUT[47]
                         net (fo=1, routed)           0.002    20.720    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__15_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.433 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__16/PCOUT[47]
                         net (fo=1, routed)           0.002    22.435    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__16_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.148 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__17/PCOUT[47]
                         net (fo=1, routed)           0.002    24.150    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__17_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    25.668 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__18/P[1]
                         net (fo=3, routed)           1.354    27.023    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__18_n_104
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.150    27.173 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_14/O
                         net (fo=2, routed)           0.594    27.767    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_14_n_0
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.332    28.099 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_18/O
                         net (fo=1, routed)           0.000    28.099    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_18_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.631 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.631    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.745 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.745    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.859 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.859    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.973 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][67]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.973    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][67]_i_11_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.087 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][75]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.087    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][75]_i_12_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.201 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][79]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.201    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][79]_i_12_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.315 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][83]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.315    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][83]_i_15_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.429 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][87]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.429    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][87]_i_16_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.543 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][91]_i_13/CO[3]
                         net (fo=1, routed)           0.009    29.552    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][91]_i_13_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.666 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][95]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.666    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][95]_i_12_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.780 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][99]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.780    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][99]_i_12_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.894 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][103]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.894    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][103]_i_12_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.008 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][107]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.008    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][107]_i_12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.122 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][111]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.122    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][111]_i_12_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.236 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.236    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_13_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.350 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_12/CO[3]
                         net (fo=19, routed)          1.152    31.502    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_12_n_0
    SLICE_X15Y33         LUT3 (Prop_lut3_I0_O)        0.150    31.652 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_14/O
                         net (fo=2, routed)           0.469    32.121    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_14_n_0
    SLICE_X15Y33         LUT4 (Prop_lut4_I3_O)        0.326    32.447 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_18/O
                         net (fo=1, routed)           0.000    32.447    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_18_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.997 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][123]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.997    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][123]_i_11_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.219 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][127]_i_13/O[0]
                         net (fo=1, routed)           0.917    34.136    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__23[91]
    SLICE_X29Y34         LUT6 (Prop_lut6_I2_O)        0.299    34.435 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][127]_i_10/O
                         net (fo=1, routed)           0.000    34.435    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][127]_i_10_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    34.982 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s_reg[1][127]_i_2/O[2]
                         net (fo=2, routed)           0.723    35.705    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/ALU_INST/adder_output_s[1]__0[126]
    SLICE_X30Y30         LUT4 (Prop_lut4_I0_O)        0.295    36.000 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[3][1][62]_i_2/O
                         net (fo=1, routed)           1.408    37.408    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/ALU_data_output_s[1]_11[126]
    SLICE_X55Y29         LUT4 (Prop_lut4_I2_O)        0.348    37.756 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[3][1][62]_i_1/O
                         net (fo=3, routed)           0.616    38.372    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/data_i[1]_53[126]
    SLICE_X54Y28         LUT5 (Prop_lut5_I4_O)        0.150    38.522 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[1][1][62]_i_1/O
                         net (fo=1, routed)           0.615    39.138    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[1][1][63]_0[62]
    SLICE_X54Y28         FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[1][1][62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.541    42.721    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/s00_axi_aclk
    SLICE_X54Y28         FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[1][1][62]/C
                         clock pessimism              0.230    42.950    
                         clock uncertainty           -0.601    42.349    
    SLICE_X54Y28         FDRE (Setup_fdre_C_D)       -0.234    42.115    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[1][1][62]
  -------------------------------------------------------------------
                         required time                         42.115    
                         arrival time                         -39.138    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             3.162ns  (required time - arrival time)
  Source:                 design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg32_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[0][1][61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        36.184ns  (logic 16.488ns (45.568%)  route 19.696ns (54.432%))
  Logic Levels:           40  (CARRY4=19 DSP48E1=4 LUT2=2 LUT3=5 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 42.725 - 40.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.656     2.950    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y6          FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.456     3.406 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg32_reg[5]/Q
                         net (fo=4, routed)           0.691     4.097    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/axi_rdata_reg[31][5]
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124     4.221 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s[7]_i_3/O
                         net (fo=12, routed)          1.267     5.488    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[4][0][63]_0
    SLICE_X71Y6          LUT3 (Prop_lut3_I1_O)        0.124     5.612 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mem_array_s[2][0][63]_i_2/O
                         net (fo=92, routed)          1.183     6.795    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[4][0][63]
    SLICE_X75Y6          LUT4 (Prop_lut4_I0_O)        0.154     6.949 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_66/O
                         net (fo=99, routed)          0.939     7.888    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_66_n_0
    SLICE_X78Y4          LUT3 (Prop_lut3_I0_O)        0.353     8.241 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_64/O
                         net (fo=98, routed)          2.250    10.491    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_64_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.326    10.817 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__8_i_49/O
                         net (fo=6, routed)           1.651    12.468    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/poly_mem_out_1_s[1]_84[28]
    SLICE_X69Y15         LUT4 (Prop_lut4_I1_O)        0.150    12.618 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_90/O
                         net (fo=1, routed)           0.433    13.051    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_90_n_0
    SLICE_X69Y15         LUT5 (Prop_lut5_I4_O)        0.326    13.377 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_48/O
                         net (fo=2, routed)           0.435    13.812    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_48_n_0
    SLICE_X68Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.936 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_23/O
                         net (fo=2, routed)           1.589    15.525    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/OP_B_i[1]_45[28]
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.124    15.649 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_6/O
                         net (fo=4, routed)           1.218    16.867    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_input_1_s[1]_2[28]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    20.718 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__15/PCOUT[47]
                         net (fo=1, routed)           0.002    20.720    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__15_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.433 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__16/PCOUT[47]
                         net (fo=1, routed)           0.002    22.435    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__16_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.148 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__17/PCOUT[47]
                         net (fo=1, routed)           0.002    24.150    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__17_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    25.668 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__18/P[1]
                         net (fo=3, routed)           1.354    27.023    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__18_n_104
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.150    27.173 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_14/O
                         net (fo=2, routed)           0.594    27.767    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_14_n_0
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.332    28.099 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_18/O
                         net (fo=1, routed)           0.000    28.099    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_18_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.631 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.631    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.745 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.745    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.859 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.859    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.973 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][67]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.973    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][67]_i_11_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.087 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][75]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.087    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][75]_i_12_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.201 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][79]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.201    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][79]_i_12_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.315 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][83]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.315    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][83]_i_15_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.429 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][87]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.429    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][87]_i_16_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.543 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][91]_i_13/CO[3]
                         net (fo=1, routed)           0.009    29.552    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][91]_i_13_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.666 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][95]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.666    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][95]_i_12_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.780 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][99]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.780    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][99]_i_12_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.894 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][103]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.894    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][103]_i_12_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.008 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][107]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.008    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][107]_i_12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.122 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][111]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.122    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][111]_i_12_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.236 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.236    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_13_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.350 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_12/CO[3]
                         net (fo=19, routed)          1.152    31.502    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_12_n_0
    SLICE_X15Y33         LUT3 (Prop_lut3_I0_O)        0.150    31.652 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_14/O
                         net (fo=2, routed)           0.469    32.121    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_14_n_0
    SLICE_X15Y33         LUT4 (Prop_lut4_I3_O)        0.326    32.447 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_18/O
                         net (fo=1, routed)           0.000    32.447    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_18_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.087 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][123]_i_11/O[3]
                         net (fo=1, routed)           0.908    33.994    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__23[90]
    SLICE_X29Y33         LUT6 (Prop_lut6_I2_O)        0.306    34.300 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][123]_i_7/O
                         net (fo=1, routed)           0.000    34.300    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][123]_i_7_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.701 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s_reg[1][123]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.701    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s_reg[1][123]_i_2_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.035 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s_reg[1][127]_i_2/O[1]
                         net (fo=2, routed)           0.710    35.746    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/ALU_INST/adder_output_s[1]__0[125]
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.303    36.049 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][125]_i_1/O
                         net (fo=2, routed)           0.492    36.540    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][127]_i_3_0[125]
    SLICE_X30Y31         LUT6 (Prop_lut6_I0_O)        0.124    36.664 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[0][1][61]_i_2/O
                         net (fo=2, routed)           1.417    38.081    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[0][1][61]_i_2_n_0
    SLICE_X54Y31         LUT3 (Prop_lut3_I2_O)        0.124    38.205 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[0][1][61]_i_1/O
                         net (fo=3, routed)           0.929    39.134    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/data_i[1]_53[61]
    SLICE_X54Y33         FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[0][1][61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.546    42.725    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/s00_axi_aclk
    SLICE_X54Y33         FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[0][1][61]/C
                         clock pessimism              0.230    42.955    
                         clock uncertainty           -0.601    42.354    
    SLICE_X54Y33         FDRE (Setup_fdre_C_D)       -0.058    42.296    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[0][1][61]
  -------------------------------------------------------------------
                         required time                         42.296    
                         arrival time                         -39.134    
  -------------------------------------------------------------------
                         slack                                  3.162    

Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg32_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[1][1][61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        35.931ns  (logic 16.708ns (46.500%)  route 19.223ns (53.500%))
  Logic Levels:           40  (CARRY4=19 DSP48E1=4 LUT2=1 LUT3=4 LUT4=6 LUT5=4 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 42.725 - 40.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.656     2.950    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y6          FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.456     3.406 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg32_reg[5]/Q
                         net (fo=4, routed)           0.691     4.097    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/axi_rdata_reg[31][5]
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124     4.221 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s[7]_i_3/O
                         net (fo=12, routed)          1.267     5.488    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[4][0][63]_0
    SLICE_X71Y6          LUT3 (Prop_lut3_I1_O)        0.124     5.612 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mem_array_s[2][0][63]_i_2/O
                         net (fo=92, routed)          1.183     6.795    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[4][0][63]
    SLICE_X75Y6          LUT4 (Prop_lut4_I0_O)        0.154     6.949 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_66/O
                         net (fo=99, routed)          0.939     7.888    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_66_n_0
    SLICE_X78Y4          LUT3 (Prop_lut3_I0_O)        0.353     8.241 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_64/O
                         net (fo=98, routed)          2.250    10.491    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_64_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.326    10.817 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__8_i_49/O
                         net (fo=6, routed)           1.651    12.468    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/poly_mem_out_1_s[1]_84[28]
    SLICE_X69Y15         LUT4 (Prop_lut4_I1_O)        0.150    12.618 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_90/O
                         net (fo=1, routed)           0.433    13.051    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_90_n_0
    SLICE_X69Y15         LUT5 (Prop_lut5_I4_O)        0.326    13.377 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_48/O
                         net (fo=2, routed)           0.435    13.812    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_48_n_0
    SLICE_X68Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.936 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_23/O
                         net (fo=2, routed)           1.589    15.525    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/OP_B_i[1]_45[28]
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.124    15.649 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_6/O
                         net (fo=4, routed)           1.218    16.867    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_input_1_s[1]_2[28]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    20.718 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__15/PCOUT[47]
                         net (fo=1, routed)           0.002    20.720    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__15_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.433 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__16/PCOUT[47]
                         net (fo=1, routed)           0.002    22.435    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__16_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.148 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__17/PCOUT[47]
                         net (fo=1, routed)           0.002    24.150    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__17_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    25.668 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__18/P[1]
                         net (fo=3, routed)           1.354    27.023    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__18_n_104
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.150    27.173 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_14/O
                         net (fo=2, routed)           0.594    27.767    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_14_n_0
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.332    28.099 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_18/O
                         net (fo=1, routed)           0.000    28.099    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_18_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.631 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.631    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.745 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.745    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.859 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.859    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.973 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][67]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.973    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][67]_i_11_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.087 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][75]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.087    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][75]_i_12_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.201 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][79]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.201    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][79]_i_12_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.315 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][83]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.315    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][83]_i_15_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.429 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][87]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.429    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][87]_i_16_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.543 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][91]_i_13/CO[3]
                         net (fo=1, routed)           0.009    29.552    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][91]_i_13_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.666 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][95]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.666    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][95]_i_12_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.780 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][99]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.780    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][99]_i_12_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.894 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][103]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.894    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][103]_i_12_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.008 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][107]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.008    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][107]_i_12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.122 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][111]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.122    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][111]_i_12_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.236 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.236    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_13_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.350 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_12/CO[3]
                         net (fo=19, routed)          1.152    31.502    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_12_n_0
    SLICE_X15Y33         LUT3 (Prop_lut3_I0_O)        0.150    31.652 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_14/O
                         net (fo=2, routed)           0.469    32.121    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_14_n_0
    SLICE_X15Y33         LUT4 (Prop_lut4_I3_O)        0.326    32.447 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_18/O
                         net (fo=1, routed)           0.000    32.447    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_18_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.087 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][123]_i_11/O[3]
                         net (fo=1, routed)           0.908    33.994    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__23[90]
    SLICE_X29Y33         LUT6 (Prop_lut6_I2_O)        0.306    34.300 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][123]_i_7/O
                         net (fo=1, routed)           0.000    34.300    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][123]_i_7_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.701 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s_reg[1][123]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.701    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s_reg[1][123]_i_2_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.035 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s_reg[1][127]_i_2/O[1]
                         net (fo=2, routed)           0.710    35.746    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/ALU_INST/adder_output_s[1]__0[125]
    SLICE_X30Y31         LUT4 (Prop_lut4_I0_O)        0.295    36.041 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[3][1][61]_i_2/O
                         net (fo=1, routed)           1.206    37.246    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/ALU_data_output_s[1]_11[125]
    SLICE_X56Y31         LUT4 (Prop_lut4_I2_O)        0.328    37.574 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[3][1][61]_i_1/O
                         net (fo=3, routed)           0.683    38.258    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/data_i[1]_53[125]
    SLICE_X54Y31         LUT5 (Prop_lut5_I4_O)        0.148    38.406 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[1][1][61]_i_1/O
                         net (fo=1, routed)           0.475    38.881    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[1][1][63]_0[61]
    SLICE_X54Y33         FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[1][1][61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.546    42.725    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/s00_axi_aclk
    SLICE_X54Y33         FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[1][1][61]/C
                         clock pessimism              0.230    42.955    
                         clock uncertainty           -0.601    42.354    
    SLICE_X54Y33         FDRE (Setup_fdre_C_D)       -0.249    42.105    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[1][1][61]
  -------------------------------------------------------------------
                         required time                         42.105    
                         arrival time                         -38.881    
  -------------------------------------------------------------------
                         slack                                  3.224    

Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg32_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[1][1][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        35.727ns  (logic 16.730ns (46.828%)  route 18.997ns (53.172%))
  Logic Levels:           40  (CARRY4=19 DSP48E1=4 LUT2=1 LUT3=4 LUT4=6 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 42.651 - 40.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.656     2.950    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y6          FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.456     3.406 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg32_reg[5]/Q
                         net (fo=4, routed)           0.691     4.097    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/axi_rdata_reg[31][5]
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124     4.221 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s[7]_i_3/O
                         net (fo=12, routed)          1.267     5.488    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[4][0][63]_0
    SLICE_X71Y6          LUT3 (Prop_lut3_I1_O)        0.124     5.612 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mem_array_s[2][0][63]_i_2/O
                         net (fo=92, routed)          1.183     6.795    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[4][0][63]
    SLICE_X75Y6          LUT4 (Prop_lut4_I0_O)        0.154     6.949 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_66/O
                         net (fo=99, routed)          0.939     7.888    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_66_n_0
    SLICE_X78Y4          LUT3 (Prop_lut3_I0_O)        0.353     8.241 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_64/O
                         net (fo=98, routed)          2.250    10.491    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_64_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.326    10.817 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__8_i_49/O
                         net (fo=6, routed)           1.651    12.468    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/poly_mem_out_1_s[1]_84[28]
    SLICE_X69Y15         LUT4 (Prop_lut4_I1_O)        0.150    12.618 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_90/O
                         net (fo=1, routed)           0.433    13.051    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_90_n_0
    SLICE_X69Y15         LUT5 (Prop_lut5_I4_O)        0.326    13.377 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_48/O
                         net (fo=2, routed)           0.435    13.812    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_48_n_0
    SLICE_X68Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.936 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_23/O
                         net (fo=2, routed)           1.589    15.525    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/OP_B_i[1]_45[28]
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.124    15.649 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_6/O
                         net (fo=4, routed)           1.218    16.867    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_input_1_s[1]_2[28]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    20.718 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__15/PCOUT[47]
                         net (fo=1, routed)           0.002    20.720    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__15_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.433 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__16/PCOUT[47]
                         net (fo=1, routed)           0.002    22.435    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__16_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.148 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__17/PCOUT[47]
                         net (fo=1, routed)           0.002    24.150    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__17_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    25.668 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__18/P[1]
                         net (fo=3, routed)           1.354    27.023    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__18_n_104
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.150    27.173 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_14/O
                         net (fo=2, routed)           0.594    27.767    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_14_n_0
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.332    28.099 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_18/O
                         net (fo=1, routed)           0.000    28.099    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_18_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.631 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.631    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.745 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.745    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.859 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.859    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.973 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][67]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.973    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][67]_i_11_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.087 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][75]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.087    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][75]_i_12_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.201 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][79]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.201    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][79]_i_12_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.315 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][83]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.315    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][83]_i_15_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.429 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][87]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.429    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][87]_i_16_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.543 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][91]_i_13/CO[3]
                         net (fo=1, routed)           0.009    29.552    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][91]_i_13_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.666 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][95]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.666    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][95]_i_12_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.780 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][99]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.780    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][99]_i_12_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.894 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][103]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.894    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][103]_i_12_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.008 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][107]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.008    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][107]_i_12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.122 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][111]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.122    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][111]_i_12_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.236 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.236    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_13_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.350 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_12/CO[3]
                         net (fo=19, routed)          1.152    31.502    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_12_n_0
    SLICE_X15Y33         LUT3 (Prop_lut3_I0_O)        0.150    31.652 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_14/O
                         net (fo=2, routed)           0.469    32.121    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_14_n_0
    SLICE_X15Y33         LUT4 (Prop_lut4_I3_O)        0.326    32.447 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_18/O
                         net (fo=1, routed)           0.000    32.447    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_18_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.997 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][123]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.997    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][123]_i_11_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.219 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][127]_i_13/O[0]
                         net (fo=1, routed)           0.917    34.136    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__23[91]
    SLICE_X29Y34         LUT6 (Prop_lut6_I2_O)        0.299    34.435 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][127]_i_10/O
                         net (fo=1, routed)           0.000    34.435    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][127]_i_10_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    35.041 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s_reg[1][127]_i_2/O[3]
                         net (fo=2, routed)           0.709    35.750    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/ALU_INST/adder_output_s[1]__0[127]
    SLICE_X30Y31         LUT4 (Prop_lut4_I0_O)        0.299    36.049 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[3][1][63]_i_2/O
                         net (fo=1, routed)           1.084    37.132    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/ALU_data_output_s[1]_11[127]
    SLICE_X50Y29         LUT4 (Prop_lut4_I2_O)        0.348    37.480 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[3][1][63]_i_1/O
                         net (fo=3, routed)           0.475    37.955    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/data_i[1]_53[127]
    SLICE_X50Y29         LUT5 (Prop_lut5_I4_O)        0.150    38.105 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[1][1][63]_i_1/O
                         net (fo=1, routed)           0.572    38.677    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[1][1][63]_0[63]
    SLICE_X50Y29         FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[1][1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.471    42.651    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/s00_axi_aclk
    SLICE_X50Y29         FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[1][1][63]/C
                         clock pessimism              0.230    42.880    
                         clock uncertainty           -0.601    42.279    
    SLICE_X50Y29         FDRE (Setup_fdre_C_D)       -0.249    42.030    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[1][1][63]
  -------------------------------------------------------------------
                         required time                         42.030    
                         arrival time                         -38.677    
  -------------------------------------------------------------------
                         slack                                  3.353    

Slack (MET) :             3.561ns  (required time - arrival time)
  Source:                 design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg32_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[2][1][61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        35.777ns  (logic 16.488ns (46.086%)  route 19.289ns (53.914%))
  Logic Levels:           40  (CARRY4=19 DSP48E1=4 LUT2=2 LUT3=5 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 42.727 - 40.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.656     2.950    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y6          FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.456     3.406 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg32_reg[5]/Q
                         net (fo=4, routed)           0.691     4.097    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/axi_rdata_reg[31][5]
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124     4.221 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s[7]_i_3/O
                         net (fo=12, routed)          1.267     5.488    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[4][0][63]_0
    SLICE_X71Y6          LUT3 (Prop_lut3_I1_O)        0.124     5.612 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mem_array_s[2][0][63]_i_2/O
                         net (fo=92, routed)          1.183     6.795    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[4][0][63]
    SLICE_X75Y6          LUT4 (Prop_lut4_I0_O)        0.154     6.949 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_66/O
                         net (fo=99, routed)          0.939     7.888    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_66_n_0
    SLICE_X78Y4          LUT3 (Prop_lut3_I0_O)        0.353     8.241 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_64/O
                         net (fo=98, routed)          2.250    10.491    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_64_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.326    10.817 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__8_i_49/O
                         net (fo=6, routed)           1.651    12.468    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/poly_mem_out_1_s[1]_84[28]
    SLICE_X69Y15         LUT4 (Prop_lut4_I1_O)        0.150    12.618 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_90/O
                         net (fo=1, routed)           0.433    13.051    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_90_n_0
    SLICE_X69Y15         LUT5 (Prop_lut5_I4_O)        0.326    13.377 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_48/O
                         net (fo=2, routed)           0.435    13.812    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_48_n_0
    SLICE_X68Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.936 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_23/O
                         net (fo=2, routed)           1.589    15.525    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/OP_B_i[1]_45[28]
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.124    15.649 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_6/O
                         net (fo=4, routed)           1.218    16.867    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_input_1_s[1]_2[28]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    20.718 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__15/PCOUT[47]
                         net (fo=1, routed)           0.002    20.720    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__15_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.433 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__16/PCOUT[47]
                         net (fo=1, routed)           0.002    22.435    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__16_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.148 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__17/PCOUT[47]
                         net (fo=1, routed)           0.002    24.150    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__17_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    25.668 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__18/P[1]
                         net (fo=3, routed)           1.354    27.023    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__18_n_104
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.150    27.173 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_14/O
                         net (fo=2, routed)           0.594    27.767    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_14_n_0
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.332    28.099 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_18/O
                         net (fo=1, routed)           0.000    28.099    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_18_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.631 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.631    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.745 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.745    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.859 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.859    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.973 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][67]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.973    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][67]_i_11_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.087 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][75]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.087    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][75]_i_12_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.201 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][79]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.201    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][79]_i_12_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.315 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][83]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.315    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][83]_i_15_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.429 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][87]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.429    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][87]_i_16_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.543 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][91]_i_13/CO[3]
                         net (fo=1, routed)           0.009    29.552    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][91]_i_13_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.666 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][95]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.666    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][95]_i_12_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.780 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][99]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.780    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][99]_i_12_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.894 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][103]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.894    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][103]_i_12_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.008 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][107]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.008    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][107]_i_12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.122 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][111]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.122    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][111]_i_12_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.236 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.236    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_13_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.350 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_12/CO[3]
                         net (fo=19, routed)          1.152    31.502    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_12_n_0
    SLICE_X15Y33         LUT3 (Prop_lut3_I0_O)        0.150    31.652 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_14/O
                         net (fo=2, routed)           0.469    32.121    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_14_n_0
    SLICE_X15Y33         LUT4 (Prop_lut4_I3_O)        0.326    32.447 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_18/O
                         net (fo=1, routed)           0.000    32.447    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_18_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.087 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][123]_i_11/O[3]
                         net (fo=1, routed)           0.908    33.994    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__23[90]
    SLICE_X29Y33         LUT6 (Prop_lut6_I2_O)        0.306    34.300 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][123]_i_7/O
                         net (fo=1, routed)           0.000    34.300    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][123]_i_7_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.701 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s_reg[1][123]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.701    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s_reg[1][123]_i_2_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.035 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s_reg[1][127]_i_2/O[1]
                         net (fo=2, routed)           0.710    35.746    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/ALU_INST/adder_output_s[1]__0[125]
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.303    36.049 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][125]_i_1/O
                         net (fo=2, routed)           0.492    36.540    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][127]_i_3_0[125]
    SLICE_X30Y31         LUT6 (Prop_lut6_I0_O)        0.124    36.664 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[0][1][61]_i_2/O
                         net (fo=2, routed)           1.417    38.081    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[0][1][61]_i_2_n_0
    SLICE_X54Y31         LUT3 (Prop_lut3_I2_O)        0.124    38.205 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[0][1][61]_i_1/O
                         net (fo=3, routed)           0.522    38.727    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/data_i[1]_53[61]
    SLICE_X56Y33         FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[2][1][61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.547    42.727    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/s00_axi_aclk
    SLICE_X56Y33         FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[2][1][61]/C
                         clock pessimism              0.230    42.956    
                         clock uncertainty           -0.601    42.355    
    SLICE_X56Y33         FDRE (Setup_fdre_C_D)       -0.067    42.288    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[2][1][61]
  -------------------------------------------------------------------
                         required time                         42.288    
                         arrival time                         -38.727    
  -------------------------------------------------------------------
                         slack                                  3.561    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg32_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[4][1][61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        35.740ns  (logic 16.488ns (46.134%)  route 19.252ns (53.867%))
  Logic Levels:           40  (CARRY4=19 DSP48E1=4 LUT2=2 LUT3=5 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 42.724 - 40.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.656     2.950    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y6          FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.456     3.406 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg32_reg[5]/Q
                         net (fo=4, routed)           0.691     4.097    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/axi_rdata_reg[31][5]
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124     4.221 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s[7]_i_3/O
                         net (fo=12, routed)          1.267     5.488    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[4][0][63]_0
    SLICE_X71Y6          LUT3 (Prop_lut3_I1_O)        0.124     5.612 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mem_array_s[2][0][63]_i_2/O
                         net (fo=92, routed)          1.183     6.795    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[4][0][63]
    SLICE_X75Y6          LUT4 (Prop_lut4_I0_O)        0.154     6.949 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_66/O
                         net (fo=99, routed)          0.939     7.888    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_66_n_0
    SLICE_X78Y4          LUT3 (Prop_lut3_I0_O)        0.353     8.241 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_64/O
                         net (fo=98, routed)          2.250    10.491    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_64_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.326    10.817 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__8_i_49/O
                         net (fo=6, routed)           1.651    12.468    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/poly_mem_out_1_s[1]_84[28]
    SLICE_X69Y15         LUT4 (Prop_lut4_I1_O)        0.150    12.618 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_90/O
                         net (fo=1, routed)           0.433    13.051    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_90_n_0
    SLICE_X69Y15         LUT5 (Prop_lut5_I4_O)        0.326    13.377 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_48/O
                         net (fo=2, routed)           0.435    13.812    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_48_n_0
    SLICE_X68Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.936 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_23/O
                         net (fo=2, routed)           1.589    15.525    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/OP_B_i[1]_45[28]
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.124    15.649 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_6/O
                         net (fo=4, routed)           1.218    16.867    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_input_1_s[1]_2[28]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    20.718 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__15/PCOUT[47]
                         net (fo=1, routed)           0.002    20.720    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__15_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.433 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__16/PCOUT[47]
                         net (fo=1, routed)           0.002    22.435    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__16_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.148 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__17/PCOUT[47]
                         net (fo=1, routed)           0.002    24.150    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__17_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    25.668 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__18/P[1]
                         net (fo=3, routed)           1.354    27.023    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__18_n_104
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.150    27.173 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_14/O
                         net (fo=2, routed)           0.594    27.767    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_14_n_0
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.332    28.099 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_18/O
                         net (fo=1, routed)           0.000    28.099    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_18_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.631 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.631    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.745 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.745    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.859 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.859    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.973 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][67]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.973    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][67]_i_11_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.087 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][75]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.087    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][75]_i_12_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.201 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][79]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.201    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][79]_i_12_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.315 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][83]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.315    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][83]_i_15_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.429 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][87]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.429    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][87]_i_16_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.543 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][91]_i_13/CO[3]
                         net (fo=1, routed)           0.009    29.552    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][91]_i_13_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.666 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][95]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.666    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][95]_i_12_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.780 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][99]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.780    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][99]_i_12_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.894 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][103]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.894    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][103]_i_12_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.008 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][107]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.008    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][107]_i_12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.122 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][111]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.122    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][111]_i_12_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.236 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.236    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_13_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.350 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_12/CO[3]
                         net (fo=19, routed)          1.152    31.502    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_12_n_0
    SLICE_X15Y33         LUT3 (Prop_lut3_I0_O)        0.150    31.652 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_14/O
                         net (fo=2, routed)           0.469    32.121    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_14_n_0
    SLICE_X15Y33         LUT4 (Prop_lut4_I3_O)        0.326    32.447 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_18/O
                         net (fo=1, routed)           0.000    32.447    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_18_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.087 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][123]_i_11/O[3]
                         net (fo=1, routed)           0.908    33.994    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__23[90]
    SLICE_X29Y33         LUT6 (Prop_lut6_I2_O)        0.306    34.300 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][123]_i_7/O
                         net (fo=1, routed)           0.000    34.300    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][123]_i_7_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.701 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s_reg[1][123]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.701    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s_reg[1][123]_i_2_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.035 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s_reg[1][127]_i_2/O[1]
                         net (fo=2, routed)           0.710    35.746    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/ALU_INST/adder_output_s[1]__0[125]
    SLICE_X30Y31         LUT2 (Prop_lut2_I0_O)        0.303    36.049 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][125]_i_1/O
                         net (fo=2, routed)           0.492    36.540    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][127]_i_3_0[125]
    SLICE_X30Y31         LUT6 (Prop_lut6_I0_O)        0.124    36.664 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[0][1][61]_i_2/O
                         net (fo=2, routed)           1.417    38.081    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[0][1][61]_i_2_n_0
    SLICE_X54Y31         LUT3 (Prop_lut3_I2_O)        0.124    38.205 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[0][1][61]_i_1/O
                         net (fo=3, routed)           0.485    38.690    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/data_i[1]_53[61]
    SLICE_X55Y32         FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[4][1][61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.545    42.724    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/s00_axi_aclk
    SLICE_X55Y32         FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[4][1][61]/C
                         clock pessimism              0.230    42.954    
                         clock uncertainty           -0.601    42.353    
    SLICE_X55Y32         FDRE (Setup_fdre_C_D)       -0.061    42.292    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[4][1][61]
  -------------------------------------------------------------------
                         required time                         42.292    
                         arrival time                         -38.690    
  -------------------------------------------------------------------
                         slack                                  3.602    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg32_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[1][1][60]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        35.490ns  (logic 16.594ns (46.757%)  route 18.896ns (53.243%))
  Logic Levels:           40  (CARRY4=19 DSP48E1=4 LUT2=1 LUT3=4 LUT4=6 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 42.652 - 40.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.656     2.950    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y6          FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.456     3.406 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg32_reg[5]/Q
                         net (fo=4, routed)           0.691     4.097    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/axi_rdata_reg[31][5]
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124     4.221 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s[7]_i_3/O
                         net (fo=12, routed)          1.267     5.488    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[4][0][63]_0
    SLICE_X71Y6          LUT3 (Prop_lut3_I1_O)        0.124     5.612 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mem_array_s[2][0][63]_i_2/O
                         net (fo=92, routed)          1.183     6.795    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[4][0][63]
    SLICE_X75Y6          LUT4 (Prop_lut4_I0_O)        0.154     6.949 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_66/O
                         net (fo=99, routed)          0.939     7.888    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_66_n_0
    SLICE_X78Y4          LUT3 (Prop_lut3_I0_O)        0.353     8.241 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_64/O
                         net (fo=98, routed)          2.250    10.491    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_64_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.326    10.817 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__8_i_49/O
                         net (fo=6, routed)           1.651    12.468    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/poly_mem_out_1_s[1]_84[28]
    SLICE_X69Y15         LUT4 (Prop_lut4_I1_O)        0.150    12.618 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_90/O
                         net (fo=1, routed)           0.433    13.051    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_90_n_0
    SLICE_X69Y15         LUT5 (Prop_lut5_I4_O)        0.326    13.377 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_48/O
                         net (fo=2, routed)           0.435    13.812    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_48_n_0
    SLICE_X68Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.936 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_23/O
                         net (fo=2, routed)           1.589    15.525    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/OP_B_i[1]_45[28]
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.124    15.649 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_6/O
                         net (fo=4, routed)           1.218    16.867    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_input_1_s[1]_2[28]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    20.718 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__15/PCOUT[47]
                         net (fo=1, routed)           0.002    20.720    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__15_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.433 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__16/PCOUT[47]
                         net (fo=1, routed)           0.002    22.435    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__16_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.148 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__17/PCOUT[47]
                         net (fo=1, routed)           0.002    24.150    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__17_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    25.668 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__18/P[1]
                         net (fo=3, routed)           1.354    27.023    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__18_n_104
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.150    27.173 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_14/O
                         net (fo=2, routed)           0.594    27.767    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_14_n_0
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.332    28.099 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_18/O
                         net (fo=1, routed)           0.000    28.099    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_18_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.631 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.631    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.745 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.745    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.859 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.859    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.973 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][67]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.973    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][67]_i_11_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.087 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][75]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.087    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][75]_i_12_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.201 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][79]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.201    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][79]_i_12_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.315 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][83]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.315    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][83]_i_15_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.429 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][87]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.429    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][87]_i_16_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.543 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][91]_i_13/CO[3]
                         net (fo=1, routed)           0.009    29.552    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][91]_i_13_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.666 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][95]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.666    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][95]_i_12_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.780 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][99]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.780    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][99]_i_12_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.894 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][103]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.894    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][103]_i_12_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.008 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][107]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.008    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][107]_i_12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.122 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][111]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.122    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][111]_i_12_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.236 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.236    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_13_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.350 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_12/CO[3]
                         net (fo=19, routed)          1.152    31.502    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_12_n_0
    SLICE_X15Y33         LUT3 (Prop_lut3_I0_O)        0.150    31.652 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_14/O
                         net (fo=2, routed)           0.469    32.121    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_14_n_0
    SLICE_X15Y33         LUT4 (Prop_lut4_I3_O)        0.326    32.447 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_18/O
                         net (fo=1, routed)           0.000    32.447    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_18_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.087 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][123]_i_11/O[3]
                         net (fo=1, routed)           0.908    33.994    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__23[90]
    SLICE_X29Y33         LUT6 (Prop_lut6_I2_O)        0.306    34.300 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][123]_i_7/O
                         net (fo=1, routed)           0.000    34.300    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][123]_i_7_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.701 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s_reg[1][123]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.701    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s_reg[1][123]_i_2_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.923 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s_reg[1][127]_i_2/O[0]
                         net (fo=2, routed)           0.831    35.754    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/ALU_INST/adder_output_s[1]__0[124]
    SLICE_X31Y30         LUT4 (Prop_lut4_I0_O)        0.293    36.047 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[3][1][60]_i_2/O
                         net (fo=1, routed)           1.106    37.153    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/ALU_data_output_s[1]_11[124]
    SLICE_X50Y30         LUT4 (Prop_lut4_I2_O)        0.326    37.479 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[3][1][60]_i_1/O
                         net (fo=3, routed)           0.476    37.955    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/data_i[1]_53[124]
    SLICE_X50Y30         LUT5 (Prop_lut5_I4_O)        0.150    38.105 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[1][1][60]_i_1/O
                         net (fo=1, routed)           0.334    38.440    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[1][1][63]_0[60]
    SLICE_X50Y31         FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[1][1][60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.472    42.652    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/s00_axi_aclk
    SLICE_X50Y31         FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[1][1][60]/C
                         clock pessimism              0.230    42.881    
                         clock uncertainty           -0.601    42.280    
    SLICE_X50Y31         FDRE (Setup_fdre_C_D)       -0.232    42.048    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[1][1][60]
  -------------------------------------------------------------------
                         required time                         42.048    
                         arrival time                         -38.440    
  -------------------------------------------------------------------
                         slack                                  3.608    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg32_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[2][1][62]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        35.654ns  (logic 16.424ns (46.065%)  route 19.230ns (53.935%))
  Logic Levels:           40  (CARRY4=19 DSP48E1=4 LUT2=2 LUT3=5 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 42.722 - 40.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.656     2.950    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y6          FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.456     3.406 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg32_reg[5]/Q
                         net (fo=4, routed)           0.691     4.097    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/axi_rdata_reg[31][5]
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124     4.221 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s[7]_i_3/O
                         net (fo=12, routed)          1.267     5.488    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[4][0][63]_0
    SLICE_X71Y6          LUT3 (Prop_lut3_I1_O)        0.124     5.612 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mem_array_s[2][0][63]_i_2/O
                         net (fo=92, routed)          1.183     6.795    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[4][0][63]
    SLICE_X75Y6          LUT4 (Prop_lut4_I0_O)        0.154     6.949 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_66/O
                         net (fo=99, routed)          0.939     7.888    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_66_n_0
    SLICE_X78Y4          LUT3 (Prop_lut3_I0_O)        0.353     8.241 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_64/O
                         net (fo=98, routed)          2.250    10.491    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_64_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.326    10.817 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__8_i_49/O
                         net (fo=6, routed)           1.651    12.468    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/poly_mem_out_1_s[1]_84[28]
    SLICE_X69Y15         LUT4 (Prop_lut4_I1_O)        0.150    12.618 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_90/O
                         net (fo=1, routed)           0.433    13.051    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_90_n_0
    SLICE_X69Y15         LUT5 (Prop_lut5_I4_O)        0.326    13.377 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_48/O
                         net (fo=2, routed)           0.435    13.812    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_48_n_0
    SLICE_X68Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.936 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_23/O
                         net (fo=2, routed)           1.589    15.525    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/OP_B_i[1]_45[28]
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.124    15.649 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_6/O
                         net (fo=4, routed)           1.218    16.867    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_input_1_s[1]_2[28]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    20.718 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__15/PCOUT[47]
                         net (fo=1, routed)           0.002    20.720    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__15_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.433 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__16/PCOUT[47]
                         net (fo=1, routed)           0.002    22.435    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__16_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.148 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__17/PCOUT[47]
                         net (fo=1, routed)           0.002    24.150    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__17_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    25.668 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__18/P[1]
                         net (fo=3, routed)           1.354    27.023    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__18_n_104
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.150    27.173 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_14/O
                         net (fo=2, routed)           0.594    27.767    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_14_n_0
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.332    28.099 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_18/O
                         net (fo=1, routed)           0.000    28.099    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_18_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.631 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.631    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.745 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.745    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.859 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.859    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.973 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][67]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.973    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][67]_i_11_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.087 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][75]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.087    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][75]_i_12_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.201 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][79]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.201    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][79]_i_12_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.315 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][83]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.315    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][83]_i_15_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.429 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][87]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.429    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][87]_i_16_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.543 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][91]_i_13/CO[3]
                         net (fo=1, routed)           0.009    29.552    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][91]_i_13_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.666 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][95]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.666    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][95]_i_12_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.780 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][99]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.780    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][99]_i_12_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.894 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][103]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.894    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][103]_i_12_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.008 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][107]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.008    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][107]_i_12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.122 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][111]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.122    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][111]_i_12_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.236 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.236    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_13_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.350 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_12/CO[3]
                         net (fo=19, routed)          1.152    31.502    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_12_n_0
    SLICE_X15Y33         LUT3 (Prop_lut3_I0_O)        0.150    31.652 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_14/O
                         net (fo=2, routed)           0.469    32.121    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_14_n_0
    SLICE_X15Y33         LUT4 (Prop_lut4_I3_O)        0.326    32.447 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_18/O
                         net (fo=1, routed)           0.000    32.447    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_18_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.997 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][123]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.997    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][123]_i_11_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.219 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][127]_i_13/O[0]
                         net (fo=1, routed)           0.917    34.136    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__23[91]
    SLICE_X29Y34         LUT6 (Prop_lut6_I2_O)        0.299    34.435 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][127]_i_10/O
                         net (fo=1, routed)           0.000    34.435    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][127]_i_10_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    34.982 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s_reg[1][127]_i_2/O[2]
                         net (fo=2, routed)           0.723    35.705    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/ALU_INST/adder_output_s[1]__0[126]
    SLICE_X30Y30         LUT2 (Prop_lut2_I0_O)        0.302    36.007 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][126]_i_1/O
                         net (fo=2, routed)           0.463    36.470    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][127]_i_3_0[126]
    SLICE_X30Y28         LUT6 (Prop_lut6_I0_O)        0.124    36.594 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[0][1][62]_i_2/O
                         net (fo=2, routed)           1.382    37.977    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[0][1][62]_i_2_n_0
    SLICE_X54Y28         LUT3 (Prop_lut3_I2_O)        0.124    38.101 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[0][1][62]_i_1/O
                         net (fo=3, routed)           0.503    38.604    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/data_i[1]_53[62]
    SLICE_X56Y28         FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[2][1][62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.542    42.722    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/s00_axi_aclk
    SLICE_X56Y28         FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[2][1][62]/C
                         clock pessimism              0.230    42.951    
                         clock uncertainty           -0.601    42.350    
    SLICE_X56Y28         FDRE (Setup_fdre_C_D)       -0.058    42.292    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[2][1][62]
  -------------------------------------------------------------------
                         required time                         42.292    
                         arrival time                         -38.604    
  -------------------------------------------------------------------
                         slack                                  3.688    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg32_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[4][1][60]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        35.556ns  (logic 16.372ns (46.046%)  route 19.184ns (53.954%))
  Logic Levels:           40  (CARRY4=19 DSP48E1=4 LUT2=2 LUT3=5 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 42.653 - 40.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.656     2.950    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y6          FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.456     3.406 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg32_reg[5]/Q
                         net (fo=4, routed)           0.691     4.097    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/axi_rdata_reg[31][5]
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124     4.221 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s[7]_i_3/O
                         net (fo=12, routed)          1.267     5.488    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[4][0][63]_0
    SLICE_X71Y6          LUT3 (Prop_lut3_I1_O)        0.124     5.612 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mem_array_s[2][0][63]_i_2/O
                         net (fo=92, routed)          1.183     6.795    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[4][0][63]
    SLICE_X75Y6          LUT4 (Prop_lut4_I0_O)        0.154     6.949 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_66/O
                         net (fo=99, routed)          0.939     7.888    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_66_n_0
    SLICE_X78Y4          LUT3 (Prop_lut3_I0_O)        0.353     8.241 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_64/O
                         net (fo=98, routed)          2.250    10.491    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_64_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.326    10.817 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__8_i_49/O
                         net (fo=6, routed)           1.651    12.468    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/poly_mem_out_1_s[1]_84[28]
    SLICE_X69Y15         LUT4 (Prop_lut4_I1_O)        0.150    12.618 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_90/O
                         net (fo=1, routed)           0.433    13.051    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_90_n_0
    SLICE_X69Y15         LUT5 (Prop_lut5_I4_O)        0.326    13.377 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_48/O
                         net (fo=2, routed)           0.435    13.812    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_48_n_0
    SLICE_X68Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.936 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_23/O
                         net (fo=2, routed)           1.589    15.525    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/OP_B_i[1]_45[28]
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.124    15.649 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_6/O
                         net (fo=4, routed)           1.218    16.867    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_input_1_s[1]_2[28]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    20.718 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__15/PCOUT[47]
                         net (fo=1, routed)           0.002    20.720    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__15_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.433 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__16/PCOUT[47]
                         net (fo=1, routed)           0.002    22.435    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__16_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.148 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__17/PCOUT[47]
                         net (fo=1, routed)           0.002    24.150    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__17_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    25.668 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__18/P[1]
                         net (fo=3, routed)           1.354    27.023    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__18_n_104
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.150    27.173 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_14/O
                         net (fo=2, routed)           0.594    27.767    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_14_n_0
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.332    28.099 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_18/O
                         net (fo=1, routed)           0.000    28.099    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_18_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.631 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.631    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.745 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.745    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.859 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.859    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.973 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][67]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.973    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][67]_i_11_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.087 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][75]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.087    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][75]_i_12_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.201 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][79]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.201    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][79]_i_12_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.315 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][83]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.315    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][83]_i_15_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.429 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][87]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.429    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][87]_i_16_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.543 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][91]_i_13/CO[3]
                         net (fo=1, routed)           0.009    29.552    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][91]_i_13_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.666 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][95]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.666    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][95]_i_12_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.780 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][99]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.780    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][99]_i_12_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.894 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][103]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.894    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][103]_i_12_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.008 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][107]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.008    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][107]_i_12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.122 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][111]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.122    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][111]_i_12_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.236 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.236    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_13_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.350 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_12/CO[3]
                         net (fo=19, routed)          1.152    31.502    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_12_n_0
    SLICE_X15Y33         LUT3 (Prop_lut3_I0_O)        0.150    31.652 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_14/O
                         net (fo=2, routed)           0.469    32.121    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_14_n_0
    SLICE_X15Y33         LUT4 (Prop_lut4_I3_O)        0.326    32.447 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_18/O
                         net (fo=1, routed)           0.000    32.447    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_18_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.087 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][123]_i_11/O[3]
                         net (fo=1, routed)           0.908    33.994    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__23[90]
    SLICE_X29Y33         LUT6 (Prop_lut6_I2_O)        0.306    34.300 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][123]_i_7/O
                         net (fo=1, routed)           0.000    34.300    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][123]_i_7_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.701 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s_reg[1][123]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.701    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s_reg[1][123]_i_2_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.923 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s_reg[1][127]_i_2/O[0]
                         net (fo=2, routed)           0.831    35.754    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/ALU_INST/adder_output_s[1]__0[124]
    SLICE_X31Y30         LUT2 (Prop_lut2_I0_O)        0.299    36.053 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][124]_i_1/O
                         net (fo=2, routed)           0.403    36.457    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][127]_i_3_0[124]
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124    36.581 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[0][1][60]_i_2/O
                         net (fo=2, routed)           1.306    37.887    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[0][1][60]_i_2_n_0
    SLICE_X50Y30         LUT3 (Prop_lut3_I2_O)        0.124    38.011 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[0][1][60]_i_1/O
                         net (fo=3, routed)           0.495    38.506    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/data_i[1]_53[60]
    SLICE_X52Y32         FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[4][1][60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.474    42.653    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/s00_axi_aclk
    SLICE_X52Y32         FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[4][1][60]/C
                         clock pessimism              0.230    42.883    
                         clock uncertainty           -0.601    42.282    
    SLICE_X52Y32         FDRE (Setup_fdre_C_D)       -0.067    42.215    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[4][1][60]
  -------------------------------------------------------------------
                         required time                         42.215    
                         arrival time                         -38.506    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg32_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[0][1][60]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        35.557ns  (logic 16.372ns (46.045%)  route 19.185ns (53.955%))
  Logic Levels:           40  (CARRY4=19 DSP48E1=4 LUT2=2 LUT3=5 LUT4=4 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 42.652 - 40.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.656     2.950    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y6          FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.456     3.406 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg32_reg[5]/Q
                         net (fo=4, routed)           0.691     4.097    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/axi_rdata_reg[31][5]
    SLICE_X52Y6          LUT2 (Prop_lut2_I1_O)        0.124     4.221 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s[7]_i_3/O
                         net (fo=12, routed)          1.267     5.488    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[4][0][63]_0
    SLICE_X71Y6          LUT3 (Prop_lut3_I1_O)        0.124     5.612 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mem_array_s[2][0][63]_i_2/O
                         net (fo=92, routed)          1.183     6.795    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[4][0][63]
    SLICE_X75Y6          LUT4 (Prop_lut4_I0_O)        0.154     6.949 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_66/O
                         net (fo=99, routed)          0.939     7.888    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_66_n_0
    SLICE_X78Y4          LUT3 (Prop_lut3_I0_O)        0.353     8.241 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_64/O
                         net (fo=98, routed)          2.250    10.491    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__2_i_64_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.326    10.817 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__8_i_49/O
                         net (fo=6, routed)           1.651    12.468    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/poly_mem_out_1_s[1]_84[28]
    SLICE_X69Y15         LUT4 (Prop_lut4_I1_O)        0.150    12.618 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_90/O
                         net (fo=1, routed)           0.433    13.051    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_90_n_0
    SLICE_X69Y15         LUT5 (Prop_lut5_I4_O)        0.326    13.377 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_48/O
                         net (fo=2, routed)           0.435    13.812    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_48_n_0
    SLICE_X68Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.936 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_23/O
                         net (fo=2, routed)           1.589    15.525    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/OP_B_i[1]_45[28]
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.124    15.649 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__8_i_6/O
                         net (fo=4, routed)           1.218    16.867    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_input_1_s[1]_2[28]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    20.718 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__15/PCOUT[47]
                         net (fo=1, routed)           0.002    20.720    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__15_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.433 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__16/PCOUT[47]
                         net (fo=1, routed)           0.002    22.435    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__16_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.148 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__17/PCOUT[47]
                         net (fo=1, routed)           0.002    24.150    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__17_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    25.668 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__18/P[1]
                         net (fo=3, routed)           1.354    27.023    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__18_n_104
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.150    27.173 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_14/O
                         net (fo=2, routed)           0.594    27.767    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_14_n_0
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.332    28.099 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_18/O
                         net (fo=1, routed)           0.000    28.099    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_18_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.631 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.631    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.745 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.745    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.859 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.859    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.973 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][67]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.973    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][67]_i_11_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.087 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][75]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.087    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][75]_i_12_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.201 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][79]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.201    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][79]_i_12_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.315 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][83]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.315    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][83]_i_15_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.429 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][87]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.429    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][87]_i_16_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.543 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][91]_i_13/CO[3]
                         net (fo=1, routed)           0.009    29.552    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][91]_i_13_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.666 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][95]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.666    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][95]_i_12_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.780 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][99]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.780    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][99]_i_12_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.894 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][103]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.894    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][103]_i_12_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.008 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][107]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.008    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][107]_i_12_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.122 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][111]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.122    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][111]_i_12_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.236 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.236    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_13_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.350 f  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_12/CO[3]
                         net (fo=19, routed)          1.152    31.502    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][115]_i_12_n_0
    SLICE_X15Y33         LUT3 (Prop_lut3_I0_O)        0.150    31.652 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_14/O
                         net (fo=2, routed)           0.469    32.121    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_14_n_0
    SLICE_X15Y33         LUT4 (Prop_lut4_I3_O)        0.326    32.447 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_18/O
                         net (fo=1, routed)           0.000    32.447    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][123]_i_18_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    33.087 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][123]_i_11/O[3]
                         net (fo=1, routed)           0.908    33.994    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__23[90]
    SLICE_X29Y33         LUT6 (Prop_lut6_I2_O)        0.306    34.300 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][123]_i_7/O
                         net (fo=1, routed)           0.000    34.300    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][123]_i_7_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.701 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s_reg[1][123]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.701    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s_reg[1][123]_i_2_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.923 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s_reg[1][127]_i_2/O[0]
                         net (fo=2, routed)           0.831    35.754    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/ALU_INST/adder_output_s[1]__0[124]
    SLICE_X31Y30         LUT2 (Prop_lut2_I0_O)        0.299    36.053 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][124]_i_1/O
                         net (fo=2, routed)           0.403    36.457    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_ACCU_output_s[1][127]_i_3_0[124]
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124    36.581 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[0][1][60]_i_2/O
                         net (fo=2, routed)           1.306    37.887    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[0][1][60]_i_2_n_0
    SLICE_X50Y30         LUT3 (Prop_lut3_I2_O)        0.124    38.011 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[0][1][60]_i_1/O
                         net (fo=3, routed)           0.496    38.507    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/data_i[1]_53[60]
    SLICE_X50Y31         FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[0][1][60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        1.472    42.652    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/s00_axi_aclk
    SLICE_X50Y31         FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[0][1][60]/C
                         clock pessimism              0.230    42.881    
                         clock uncertainty           -0.601    42.280    
    SLICE_X50Y31         FDRE (Setup_fdre_C_D)       -0.045    42.235    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[0][1][60]
  -------------------------------------------------------------------
                         required time                         42.235    
                         arrival time                         -38.507    
  -------------------------------------------------------------------
                         slack                                  3.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.758%)  route 0.174ns (55.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.174     1.226    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.115     1.167    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.061    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.649%)  route 0.168ns (54.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y95         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.168     1.217    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg5_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[0][2][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.209ns (44.237%)  route 0.263ns (55.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.556     0.891    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y11         FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg5_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/slv_reg5_reg[8]/Q
                         net (fo=3, routed)           0.263     1.319    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/POLY_A_i[2]_34[8]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.045     1.364 r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/FSM_INST/mem_array_s[0][2][8]_i_1/O
                         net (fo=3, routed)           0.000     1.364    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/data_i[2]_51[8]
    SLICE_X48Y8          FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[0][2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.828     1.194    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/s00_axi_aclk
    SLICE_X48Y8          FDRE                                         r  design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[0][2][8]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X48Y8          FDRE (Hold_fdre_C_D)         0.091     1.250    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[0][2][8]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.116     1.168    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.053    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_25M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/rst_ps7_0_25M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.554     0.890    design_1_i/rst_ps7_0_25M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y89         FDRE                                         r  design_1_i/rst_ps7_0_25M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/rst_ps7_0_25M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.086    design_1_i/rst_ps7_0_25M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X37Y89         FDRE                                         r  design_1_i/rst_ps7_0_25M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.822     1.188    design_1_i/rst_ps7_0_25M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y89         FDRE                                         r  design_1_i/rst_ps7_0_25M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.890    
    SLICE_X37Y89         FDRE (Hold_fdre_C_D)         0.075     0.965    design_1_i/rst_ps7_0_25M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.112     1.166    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X30Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.035    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y95         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.116     1.166    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.035    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/Q
                         net (fo=2, routed)           0.123     1.177    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[1]
    SLICE_X30Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.038    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.087     1.138    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.183 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.183    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1_n_0
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3182, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.287     0.923    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.120     1.043    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X82Y5     design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/P0.count_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X81Y5     design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/P0.count_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X81Y5     design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/P0.count_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X82Y5     design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/data_s_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X81Y5     design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/data_s_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X81Y5     design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/COUNTER_INST/data_s_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X86Y2     design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][0]/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X87Y11    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][100]/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X84Y11    design_1_i/AMNS_arith_ip_0/U0/AMNS_arith_ip_v1_0_S00_AXI_inst/AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][101]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X30Y74    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X30Y74    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X30Y74    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X30Y74    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X34Y74    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X34Y74    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X30Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X34Y78    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X34Y75    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X34Y74    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X34Y74    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X34Y74    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X34Y75    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X34Y74    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X34Y75    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X30Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X34Y75    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X34Y75    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         20.000      19.020     SLICE_X34Y74    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X38Y89    design_1_i/rst_ps7_0_25M/U0/EXT_LPF/POR_SRL_I/CLK



