

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    1 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler     two_level_active:6:0:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
eb5b2248bb56c0855732ae404017953f  /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/AES
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=aesHost.cu
self exe links to: /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/AES
Running md5sum using "md5sum /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/AES "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/AES > _cuobjdump_complete_output_IP320J"
Parsing file _cuobjdump_complete_output_IP320J
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: aesHost.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: aesHost.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: aesHost.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: aesHost.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesDecrypt256PjS_i : hostFun 0x0x4081d0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating global region for "texEKey128" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating constant region for "posIdx_E" from 0x120 to 0x140 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "TBox0" from 0x180 to 0x580 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "TBox1" from 0x580 to 0x980 (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "TBox2" from 0x980 to 0xd80 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "TBox3" from 0xd80 to 0x1180 (global memory space) 5
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34617_33_non_const_tBox1Block20" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34619_33_non_const_tBox3Block1044" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34612_36_non_const_stageBlock12068" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34616_33_non_const_tBox0Block3092" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34618_33_non_const_tBox2Block4116" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34613_33_non_const_stageBlock25140" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesEncrypt128PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesEncrypt128PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesEncrypt128PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesEncrypt128PjS_i'.
GPGPU-Sim PTX: allocating global region for "texDKey128" from 0x1180 to 0x1184 (global memory space)
GPGPU-Sim PTX: allocating constant region for "posIdx_D" from 0x11a0 to 0x11c0 (global memory space) 6
GPGPU-Sim PTX: allocating constant region for "TBoxi0" from 0x1200 to 0x1600 (global memory space) 7
GPGPU-Sim PTX: allocating constant region for "TBoxi1" from 0x1600 to 0x1a00 (global memory space) 8
GPGPU-Sim PTX: allocating constant region for "TBoxi2" from 0x1a00 to 0x1e00 (global memory space) 9
GPGPU-Sim PTX: allocating constant region for "TBoxi3" from 0x1e00 to 0x2200 (global memory space) 10
GPGPU-Sim PTX: allocating constant region for "inv_SBox" from 0x2200 to 0x2600 (global memory space) 11
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34973_36_non_const_tBox1Block6188" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34975_36_non_const_tBox3Block7212" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34970_36_non_const_stageBlock18236" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34972_36_non_const_tBox0Block9260" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34974_36_non_const_tBox2Block10284" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34976_36_non_const_invSBoxBlock11308" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34971_33_non_const_stageBlock212332" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesDecrypt128PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesDecrypt128PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesDecrypt128PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesDecrypt128PjS_i'.
GPGPU-Sim PTX: allocating global region for "texEKey" from 0x2600 to 0x2604 (global memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35328_33_non_const_tBox0Block13380" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35330_33_non_const_tBox2Block14404" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35329_33_non_const_tBox1Block15428" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35331_33_non_const_tBox3Block16452" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35324_36_non_const_stageBlock117476" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35325_33_non_const_stageBlock218500" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesEncrypt256PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesEncrypt256PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesEncrypt256PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesEncrypt256PjS_i'.
GPGPU-Sim PTX: allocating global region for "texDKey" from 0x2604 to 0x2608 (global memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35775_36_non_const_tBox0Block19548" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35777_36_non_const_tBox2Block20572" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35779_36_non_const_invSBoxBlock21596" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35776_36_non_const_tBox1Block22620" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35778_36_non_const_tBox3Block23644" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35773_36_non_const_stageBlock124668" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_35774_33_non_const_stageBlock225692" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesDecrypt256PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesDecrypt256PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesDecrypt256PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesDecrypt256PjS_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_NKLzVb"
Running: cat _ptx_NKLzVb | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_S3R9PD
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_S3R9PD --output-file  /dev/null 2> _ptx_NKLzVbinfo"
GPGPU-Sim PTX: Kernel '_Z13aesDecrypt256PjS_i' : regs=15, lmem=0, smem=7168, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesEncrypt256PjS_i' : regs=15, lmem=0, smem=6144, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesDecrypt128PjS_i' : regs=15, lmem=0, smem=7168, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesEncrypt128PjS_i' : regs=15, lmem=0, smem=6144, cmem=9332
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_NKLzVb _ptx2_S3R9PD _ptx_NKLzVbinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesEncrypt256PjS_i : hostFun 0x0x408260, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesDecrypt128PjS_i : hostFun 0x0x4082f0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesEncrypt128PjS_i : hostFun 0x0x408380, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x65f3a0; deviceAddress = posIdx_E; deviceName = posIdx_E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 32 bytes
GPGPU-Sim PTX registering constant posIdx_E (32 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x65f3c0; deviceAddress = TBox0; deviceName = TBox0
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox0 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x65f7c0; deviceAddress = TBox1; deviceName = TBox1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox1 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x65fbc0; deviceAddress = TBox2; deviceName = TBox2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox2 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x65ffc0; deviceAddress = TBox3; deviceName = TBox3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox3 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6603c0; deviceAddress = posIdx_D; deviceName = posIdx_D
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 32 bytes
GPGPU-Sim PTX registering constant posIdx_D (32 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6603e0; deviceAddress = TBoxi0; deviceName = TBoxi0
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi0 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6607e0; deviceAddress = TBoxi1; deviceName = TBoxi1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi1 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x660be0; deviceAddress = TBoxi2; deviceName = TBoxi2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi2 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x660fe0; deviceAddress = TBoxi3; deviceName = TBoxi3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi3 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6613e0; deviceAddress = inv_SBox; deviceName = inv_SBox
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant inv_SBox (1024 bytes) to name mapping
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"

###############################################################

AES - CUDA by Svetlin Manavski)

AES 128 is running....

Input file size: 262198 Bytes

Key: 0123456789abcdef
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x65f1a0, array = 0x2f33930
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texEKey128
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x65f220, array = 0x2f339f0
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texDKey128
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x65f2a0, array = 0x2f33ab0
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texEKey
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x65f320, array = 0x2f33b70
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texDKey
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400

ENCRYPTION.....


GPGPU-Sim PTX: cudaLaunch for 0x0x408380 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13aesEncrypt128PjS_i' to stream 0, gridDim= (257,1,1) blockDim = (256,1,1) 
kernel '_Z13aesEncrypt128PjS_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 64288 (ipc=128.6) sim_rate=21429 (inst/sec) elapsed = 0:0:00:03 / Wed May 13 00:09:16 2015
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(54,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(89,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(19,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 304256 (ipc=304.3) sim_rate=60851 (inst/sec) elapsed = 0:0:00:05 / Wed May 13 00:09:18 2015
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 366176 (ipc=244.1) sim_rate=52310 (inst/sec) elapsed = 0:0:00:07 / Wed May 13 00:09:20 2015
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(54,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 393504 (ipc=196.8) sim_rate=49188 (inst/sec) elapsed = 0:0:00:08 / Wed May 13 00:09:21 2015
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 409024 (ipc=163.6) sim_rate=45447 (inst/sec) elapsed = 0:0:00:09 / Wed May 13 00:09:22 2015
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 418560 (ipc=139.5) sim_rate=41856 (inst/sec) elapsed = 0:0:00:10 / Wed May 13 00:09:23 2015
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 427776 (ipc=122.2) sim_rate=38888 (inst/sec) elapsed = 0:0:00:11 / Wed May 13 00:09:24 2015
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 437024 (ipc=109.3) sim_rate=36418 (inst/sec) elapsed = 0:0:00:12 / Wed May 13 00:09:25 2015
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 444960 (ipc=98.9) sim_rate=34227 (inst/sec) elapsed = 0:0:00:13 / Wed May 13 00:09:26 2015
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 458848 (ipc=91.8) sim_rate=32774 (inst/sec) elapsed = 0:0:00:14 / Wed May 13 00:09:27 2015
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(88,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 499872 (ipc=90.9) sim_rate=31242 (inst/sec) elapsed = 0:0:00:16 / Wed May 13 00:09:29 2015
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 534432 (ipc=89.1) sim_rate=31437 (inst/sec) elapsed = 0:0:00:17 / Wed May 13 00:09:30 2015
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 585152 (ipc=90.0) sim_rate=32508 (inst/sec) elapsed = 0:0:00:18 / Wed May 13 00:09:31 2015
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(67,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 690624 (ipc=98.7) sim_rate=34531 (inst/sec) elapsed = 0:0:00:20 / Wed May 13 00:09:33 2015
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(31,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(63,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 842880 (ipc=112.4) sim_rate=38312 (inst/sec) elapsed = 0:0:00:22 / Wed May 13 00:09:35 2015
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(65,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(55,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 1027840 (ipc=128.5) sim_rate=42826 (inst/sec) elapsed = 0:0:00:24 / Wed May 13 00:09:37 2015
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(32,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 1150752 (ipc=135.4) sim_rate=46030 (inst/sec) elapsed = 0:0:00:25 / Wed May 13 00:09:38 2015
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(76,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 1224192 (ipc=136.0) sim_rate=47084 (inst/sec) elapsed = 0:0:00:26 / Wed May 13 00:09:39 2015
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(61,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(79,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 1398464 (ipc=147.2) sim_rate=48222 (inst/sec) elapsed = 0:0:00:29 / Wed May 13 00:09:42 2015
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(15,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 1593920 (ipc=159.4) sim_rate=51416 (inst/sec) elapsed = 0:0:00:31 / Wed May 13 00:09:44 2015
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(9,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(59,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 1783008 (ipc=169.8) sim_rate=52441 (inst/sec) elapsed = 0:0:00:34 / Wed May 13 00:09:47 2015
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(22,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(14,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 1981760 (ipc=180.2) sim_rate=55048 (inst/sec) elapsed = 0:0:00:36 / Wed May 13 00:09:49 2015
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(28,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(63,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 2165504 (ipc=188.3) sim_rate=56986 (inst/sec) elapsed = 0:0:00:38 / Wed May 13 00:09:51 2015
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(45,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(21,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 2359520 (ipc=196.6) sim_rate=60500 (inst/sec) elapsed = 0:0:00:39 / Wed May 13 00:09:52 2015
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(19,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(32,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 2546816 (ipc=203.7) sim_rate=62117 (inst/sec) elapsed = 0:0:00:41 / Wed May 13 00:09:54 2015
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(80,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 2733952 (ipc=210.3) sim_rate=65094 (inst/sec) elapsed = 0:0:00:42 / Wed May 13 00:09:55 2015
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(81,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(8,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 2922336 (ipc=216.5) sim_rate=66416 (inst/sec) elapsed = 0:0:00:44 / Wed May 13 00:09:57 2015
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(67,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(24,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 3116672 (ipc=222.6) sim_rate=67753 (inst/sec) elapsed = 0:0:00:46 / Wed May 13 00:09:59 2015
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(57,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(16,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 3298176 (ipc=227.5) sim_rate=70173 (inst/sec) elapsed = 0:0:00:47 / Wed May 13 00:10:00 2015
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(39,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 3478592 (ipc=231.9) sim_rate=70991 (inst/sec) elapsed = 0:0:00:49 / Wed May 13 00:10:02 2015
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(43,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(35,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 3668448 (ipc=236.7) sim_rate=73368 (inst/sec) elapsed = 0:0:00:50 / Wed May 13 00:10:03 2015
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(35,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(77,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 3869312 (ipc=241.8) sim_rate=74409 (inst/sec) elapsed = 0:0:00:52 / Wed May 13 00:10:05 2015
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(21,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(62,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 4066464 (ipc=246.5) sim_rate=75304 (inst/sec) elapsed = 0:0:00:54 / Wed May 13 00:10:07 2015
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(32,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(25,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 4259776 (ipc=250.6) sim_rate=77450 (inst/sec) elapsed = 0:0:00:55 / Wed May 13 00:10:08 2015
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(31,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(88,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 4457120 (ipc=254.7) sim_rate=78195 (inst/sec) elapsed = 0:0:00:57 / Wed May 13 00:10:10 2015
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(9,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(21,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 4639072 (ipc=257.7) sim_rate=79984 (inst/sec) elapsed = 0:0:00:58 / Wed May 13 00:10:11 2015
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(21,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(23,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 4830880 (ipc=261.1) sim_rate=80514 (inst/sec) elapsed = 0:0:01:00 / Wed May 13 00:10:13 2015
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(11,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(20,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 5012608 (ipc=263.8) sim_rate=80848 (inst/sec) elapsed = 0:0:01:02 / Wed May 13 00:10:15 2015
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(2,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(58,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 5202688 (ipc=266.8) sim_rate=81292 (inst/sec) elapsed = 0:0:01:04 / Wed May 13 00:10:17 2015
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(9,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(4,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 5400544 (ipc=270.0) sim_rate=80605 (inst/sec) elapsed = 0:0:01:07 / Wed May 13 00:10:20 2015
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(57,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 5594944 (ipc=272.9) sim_rate=81086 (inst/sec) elapsed = 0:0:01:09 / Wed May 13 00:10:22 2015
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(82,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(37,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 5775840 (ipc=275.0) sim_rate=81349 (inst/sec) elapsed = 0:0:01:11 / Wed May 13 00:10:24 2015
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(37,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(72,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 5959456 (ipc=277.2) sim_rate=81636 (inst/sec) elapsed = 0:0:01:13 / Wed May 13 00:10:26 2015
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(55,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(13,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 6151936 (ipc=279.6) sim_rate=82025 (inst/sec) elapsed = 0:0:01:15 / Wed May 13 00:10:28 2015
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(73,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(55,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 6335744 (ipc=281.6) sim_rate=82282 (inst/sec) elapsed = 0:0:01:17 / Wed May 13 00:10:30 2015
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(14,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(78,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 6530400 (ipc=283.9) sim_rate=81630 (inst/sec) elapsed = 0:0:01:20 / Wed May 13 00:10:33 2015
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(34,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(17,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 6730208 (ipc=286.4) sim_rate=82075 (inst/sec) elapsed = 0:0:01:22 / Wed May 13 00:10:35 2015
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(55,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(19,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 6920288 (ipc=288.3) sim_rate=82384 (inst/sec) elapsed = 0:0:01:24 / Wed May 13 00:10:37 2015
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(56,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(73,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 7117728 (ipc=290.5) sim_rate=82764 (inst/sec) elapsed = 0:0:01:26 / Wed May 13 00:10:39 2015
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(79,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(50,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 7309088 (ipc=292.4) sim_rate=83057 (inst/sec) elapsed = 0:0:01:28 / Wed May 13 00:10:41 2015
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(74,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 7496064 (ipc=294.0) sim_rate=83289 (inst/sec) elapsed = 0:0:01:30 / Wed May 13 00:10:43 2015
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(16,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(78,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 7681024 (ipc=295.4) sim_rate=84406 (inst/sec) elapsed = 0:0:01:31 / Wed May 13 00:10:44 2015
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(73,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(73,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 7873056 (ipc=297.1) sim_rate=84656 (inst/sec) elapsed = 0:0:01:33 / Wed May 13 00:10:46 2015
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(41,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(86,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 8079296 (ipc=299.2) sim_rate=85949 (inst/sec) elapsed = 0:0:01:34 / Wed May 13 00:10:47 2015
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(16,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(72,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 8270560 (ipc=300.7) sim_rate=86151 (inst/sec) elapsed = 0:0:01:36 / Wed May 13 00:10:49 2015
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(55,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(42,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 8464352 (ipc=302.3) sim_rate=86370 (inst/sec) elapsed = 0:0:01:38 / Wed May 13 00:10:51 2015
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(50,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(21,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 8663328 (ipc=304.0) sim_rate=87508 (inst/sec) elapsed = 0:0:01:39 / Wed May 13 00:10:52 2015
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(36,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(3,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 8853184 (ipc=305.3) sim_rate=87655 (inst/sec) elapsed = 0:0:01:41 / Wed May 13 00:10:54 2015
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(69,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (29339,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(29340,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (29359,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(29360,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(26,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 9045984 (ipc=306.6) sim_rate=88686 (inst/sec) elapsed = 0:0:01:42 / Wed May 13 00:10:55 2015
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(17,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (29630,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(29631,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (29724,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(29725,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (29887,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(29888,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(56,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 9239936 (ipc=308.0) sim_rate=88845 (inst/sec) elapsed = 0:0:01:44 / Wed May 13 00:10:57 2015
GPGPU-Sim uArch: Shader 12 finished CTA #0 (30093,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(30094,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(23,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (30369,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(30370,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(1,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 9443008 (ipc=309.6) sim_rate=89084 (inst/sec) elapsed = 0:0:01:46 / Wed May 13 00:10:59 2015
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(37,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(38,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 9645664 (ipc=311.2) sim_rate=90146 (inst/sec) elapsed = 0:0:01:47 / Wed May 13 00:11:00 2015
GPGPU-Sim uArch: Shader 9 finished CTA #0 (31039,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(31040,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (31097,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(31098,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(59,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (31160,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(31161,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (31288,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(31289,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(22,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (31378,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(31379,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (31390,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(31391,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 9850784 (ipc=312.7) sim_rate=90374 (inst/sec) elapsed = 0:0:01:49 / Wed May 13 00:11:02 2015
GPGPU-Sim uArch: Shader 1 finished CTA #1 (31574,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(31575,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(18,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (31644,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(31645,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (31645,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(31646,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (31685,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(31686,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (31750,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(31751,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (31805,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(31806,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(61,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (31932,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(31933,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (31964,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(31965,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 10054112 (ipc=314.2) sim_rate=90577 (inst/sec) elapsed = 0:0:01:51 / Wed May 13 00:11:04 2015
GPGPU-Sim uArch: Shader 4 finished CTA #5 (32017,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(32018,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32028,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(32029,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(90,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (32211,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(32212,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (32216,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(32217,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (32280,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(32281,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (32302,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(32303,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (32303,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(32304,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (32348,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(32349,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(109,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (32401,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(32402,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 10248032 (ipc=315.3) sim_rate=90690 (inst/sec) elapsed = 0:0:01:53 / Wed May 13 00:11:06 2015
GPGPU-Sim uArch: Shader 5 finished CTA #2 (32596,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(32597,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (32605,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(32606,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(85,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (32700,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(32701,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (32762,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(32763,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (32769,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(32770,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(101,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (32903,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(32904,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 10435168 (ipc=316.2) sim_rate=90740 (inst/sec) elapsed = 0:0:01:55 / Wed May 13 00:11:08 2015
GPGPU-Sim uArch: Shader 2 finished CTA #3 (33099,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(33100,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (33132,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(33133,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(100,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (33172,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(33173,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (33183,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(33184,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (33194,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(33195,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (33205,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(33206,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (33214,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(33215,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (33313,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(33314,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (33379,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(33380,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (33431,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(33432,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(133,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (33484,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(33485,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 10614976 (ipc=316.9) sim_rate=90726 (inst/sec) elapsed = 0:0:01:57 / Wed May 13 00:11:10 2015
GPGPU-Sim uArch: Shader 7 finished CTA #0 (33512,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(33513,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (33542,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(33543,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (33563,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(33564,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (33670,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(33671,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(66,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (33750,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(33751,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(75,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (33962,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(33963,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (33993,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(33994,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 10821696 (ipc=318.3) sim_rate=90938 (inst/sec) elapsed = 0:0:01:59 / Wed May 13 00:11:12 2015
GPGPU-Sim uArch: Shader 3 finished CTA #1 (34016,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(34017,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (34021,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(34022,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (34174,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(34175,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(145,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (34203,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(34204,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (34314,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(34315,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (34381,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(34382,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (34425,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(34426,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(50,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 11023520 (ipc=319.5) sim_rate=91103 (inst/sec) elapsed = 0:0:02:01 / Wed May 13 00:11:14 2015
GPGPU-Sim uArch: Shader 4 finished CTA #0 (34594,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(34595,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (34612,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(34613,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(152,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (34708,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(34709,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (34731,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(34732,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (34905,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(34906,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(57,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 11203200 (ipc=320.1) sim_rate=91082 (inst/sec) elapsed = 0:0:02:03 / Wed May 13 00:11:16 2015
GPGPU-Sim uArch: Shader 5 finished CTA #1 (35062,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(35063,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (35072,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(35073,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (35101,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(35102,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(97,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (35474,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(35475,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 11373632 (ipc=320.4) sim_rate=91722 (inst/sec) elapsed = 0:0:02:04 / Wed May 13 00:11:17 2015
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(134,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (35616,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(35617,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (35624,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(35625,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (35648,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(35649,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(146,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (35823,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(35824,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (35863,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(35864,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 11568256 (ipc=321.3) sim_rate=91811 (inst/sec) elapsed = 0:0:02:06 / Wed May 13 00:11:19 2015
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(92,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (36084,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(36085,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (36200,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(36201,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (36306,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(36307,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(166,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 11769408 (ipc=322.4) sim_rate=91948 (inst/sec) elapsed = 0:0:02:08 / Wed May 13 00:11:21 2015
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(29,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (36715,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(36716,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(104,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (36889,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(36890,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (36912,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(36913,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (36954,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(36955,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 11951360 (ipc=323.0) sim_rate=91933 (inst/sec) elapsed = 0:0:02:10 / Wed May 13 00:11:23 2015
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(122,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (37292,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(37293,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (37309,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(37310,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(169,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (37496,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(37497,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 12144672 (ipc=323.9) sim_rate=92707 (inst/sec) elapsed = 0:0:02:11 / Wed May 13 00:11:24 2015
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(128,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (37671,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(37672,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (37819,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(37820,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(171,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 12330528 (ipc=324.5) sim_rate=92710 (inst/sec) elapsed = 0:0:02:13 / Wed May 13 00:11:26 2015
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(93,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (38250,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(38251,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(167,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 12519616 (ipc=325.2) sim_rate=92737 (inst/sec) elapsed = 0:0:02:15 / Wed May 13 00:11:28 2015
GPGPU-Sim uArch: Shader 6 finished CTA #0 (38528,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(38529,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (38566,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(38567,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(133,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(174,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 12717472 (ipc=326.1) sim_rate=93510 (inst/sec) elapsed = 0:0:02:16 / Wed May 13 00:11:29 2015
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(91,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(172,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 12903552 (ipc=326.7) sim_rate=93504 (inst/sec) elapsed = 0:0:02:18 / Wed May 13 00:11:31 2015
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(122,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 13086592 (ipc=327.2) sim_rate=93475 (inst/sec) elapsed = 0:0:02:20 / Wed May 13 00:11:33 2015
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(98,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(102,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 13284544 (ipc=328.0) sim_rate=94216 (inst/sec) elapsed = 0:0:02:21 / Wed May 13 00:11:34 2015
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(116,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(155,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 13482400 (ipc=328.8) sim_rate=94282 (inst/sec) elapsed = 0:0:02:23 / Wed May 13 00:11:36 2015
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(171,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(168,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 13680768 (ipc=329.7) sim_rate=94350 (inst/sec) elapsed = 0:0:02:25 / Wed May 13 00:11:38 2015
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(145,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(90,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 13872224 (ipc=330.3) sim_rate=94368 (inst/sec) elapsed = 0:0:02:27 / Wed May 13 00:11:40 2015
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(106,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(175,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 14062496 (ipc=330.9) sim_rate=94379 (inst/sec) elapsed = 0:0:02:29 / Wed May 13 00:11:42 2015
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(112,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(100,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 14250720 (ipc=331.4) sim_rate=94375 (inst/sec) elapsed = 0:0:02:31 / Wed May 13 00:11:44 2015
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(168,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(177,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 14448448 (ipc=332.1) sim_rate=93821 (inst/sec) elapsed = 0:0:02:34 / Wed May 13 00:11:47 2015
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(164,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(179,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 14640128 (ipc=332.7) sim_rate=93846 (inst/sec) elapsed = 0:0:02:36 / Wed May 13 00:11:49 2015
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(123,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(107,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 14829920 (ipc=333.3) sim_rate=93860 (inst/sec) elapsed = 0:0:02:38 / Wed May 13 00:11:51 2015
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(132,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(117,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 15021504 (ipc=333.8) sim_rate=93884 (inst/sec) elapsed = 0:0:02:40 / Wed May 13 00:11:53 2015
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(147,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(144,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 15208128 (ipc=334.2) sim_rate=93877 (inst/sec) elapsed = 0:0:02:42 / Wed May 13 00:11:55 2015
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(176,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(91,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 15399904 (ipc=334.8) sim_rate=93332 (inst/sec) elapsed = 0:0:02:45 / Wed May 13 00:11:58 2015
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(115,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 15595648 (ipc=335.4) sim_rate=93387 (inst/sec) elapsed = 0:0:02:47 / Wed May 13 00:12:00 2015
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(146,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(118,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 15784192 (ipc=335.8) sim_rate=93397 (inst/sec) elapsed = 0:0:02:49 / Wed May 13 00:12:02 2015
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(145,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(112,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 15986560 (ipc=336.6) sim_rate=93488 (inst/sec) elapsed = 0:0:02:51 / Wed May 13 00:12:04 2015
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(155,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(164,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 16180096 (ipc=337.1) sim_rate=92989 (inst/sec) elapsed = 0:0:02:54 / Wed May 13 00:12:07 2015
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(164,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(127,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 16365248 (ipc=337.4) sim_rate=92984 (inst/sec) elapsed = 0:0:02:56 / Wed May 13 00:12:09 2015
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(116,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(120,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 16548416 (ipc=337.7) sim_rate=92968 (inst/sec) elapsed = 0:0:02:58 / Wed May 13 00:12:11 2015
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(103,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(152,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 49500  inst.: 16740096 (ipc=338.2) sim_rate=93000 (inst/sec) elapsed = 0:0:03:00 / Wed May 13 00:12:13 2015
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(147,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(96,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 16936416 (ipc=338.7) sim_rate=93057 (inst/sec) elapsed = 0:0:03:02 / Wed May 13 00:12:15 2015
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(126,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(158,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 17138432 (ipc=339.4) sim_rate=92640 (inst/sec) elapsed = 0:0:03:05 / Wed May 13 00:12:18 2015
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(112,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(156,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 17336224 (ipc=339.9) sim_rate=92707 (inst/sec) elapsed = 0:0:03:07 / Wed May 13 00:12:20 2015
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(106,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(179,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 17535200 (ipc=340.5) sim_rate=92778 (inst/sec) elapsed = 0:0:03:09 / Wed May 13 00:12:22 2015
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(148,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(160,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 17731072 (ipc=341.0) sim_rate=92832 (inst/sec) elapsed = 0:0:03:11 / Wed May 13 00:12:24 2015
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(163,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(128,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 17922528 (ipc=341.4) sim_rate=92862 (inst/sec) elapsed = 0:0:03:13 / Wed May 13 00:12:26 2015
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(153,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(174,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 18100384 (ipc=341.5) sim_rate=92822 (inst/sec) elapsed = 0:0:03:15 / Wed May 13 00:12:28 2015
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(131,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(122,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 18304032 (ipc=342.1) sim_rate=92444 (inst/sec) elapsed = 0:0:03:18 / Wed May 13 00:12:31 2015
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(111,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(116,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 18506016 (ipc=342.7) sim_rate=92530 (inst/sec) elapsed = 0:0:03:20 / Wed May 13 00:12:33 2015
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(105,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(97,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 18697856 (ipc=343.1) sim_rate=92563 (inst/sec) elapsed = 0:0:03:22 / Wed May 13 00:12:35 2015
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(179,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 18894880 (ipc=343.5) sim_rate=92621 (inst/sec) elapsed = 0:0:03:24 / Wed May 13 00:12:37 2015
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(106,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (55235,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(55236,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(120,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 19094368 (ipc=344.0) sim_rate=92243 (inst/sec) elapsed = 0:0:03:27 / Wed May 13 00:12:40 2015
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(125,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(176,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (55886,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(55887,0)
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 19291552 (ipc=344.5) sim_rate=92304 (inst/sec) elapsed = 0:0:03:29 / Wed May 13 00:12:42 2015
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(158,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (56056,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(56057,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(131,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (56420,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(56421,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (56472,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(56473,0)
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 19490944 (ipc=345.0) sim_rate=91938 (inst/sec) elapsed = 0:0:03:32 / Wed May 13 00:12:45 2015
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(113,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (56753,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(56754,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(143,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (56833,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(56834,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (56850,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(56851,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (56947,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(56948,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (56986,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(56987,0)
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 19681536 (ipc=345.3) sim_rate=91969 (inst/sec) elapsed = 0:0:03:34 / Wed May 13 00:12:47 2015
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(182,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (57133,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(57134,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(169,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 19884096 (ipc=345.8) sim_rate=92056 (inst/sec) elapsed = 0:0:03:36 / Wed May 13 00:12:49 2015
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(139,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (57677,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(57678,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (57755,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(57756,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(179,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (57843,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(57844,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (57877,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(57878,0)
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 20085184 (ipc=346.3) sim_rate=92133 (inst/sec) elapsed = 0:0:03:38 / Wed May 13 00:12:51 2015
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(160,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (58222,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(58223,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(177,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (58342,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(58343,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (58348,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(58349,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (58353,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(58354,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (58359,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(58360,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (58421,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(58422,0)
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 20284416 (ipc=346.7) sim_rate=92201 (inst/sec) elapsed = 0:0:03:40 / Wed May 13 00:12:53 2015
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(138,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (58575,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(58576,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (58625,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(58626,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (58707,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(58708,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(132,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (58944,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(58945,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (58973,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(58974,0)
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 20483072 (ipc=347.2) sim_rate=92266 (inst/sec) elapsed = 0:0:03:42 / Wed May 13 00:12:55 2015
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(137,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (59083,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(59084,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (59084,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(59085,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (59104,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(59105,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (59158,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(59159,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (59273,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(59274,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(104,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (59340,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(59341,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (59418,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(59419,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (59430,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(59431,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (59497,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(59498,0)
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 20687808 (ipc=347.7) sim_rate=92356 (inst/sec) elapsed = 0:0:03:44 / Wed May 13 00:12:57 2015
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(129,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (59754,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(59755,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(157,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (59864,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(59865,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (59916,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(59917,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (59964,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(59965,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (59994,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(59995,0)
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 20876672 (ipc=347.9) sim_rate=92374 (inst/sec) elapsed = 0:0:03:46 / Wed May 13 00:12:59 2015
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(168,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(183,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 21053920 (ipc=348.0) sim_rate=92748 (inst/sec) elapsed = 0:0:03:47 / Wed May 13 00:13:00 2015
GPGPU-Sim uArch: Shader 13 finished CTA #1 (60507,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(60508,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(141,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (60659,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(60660,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (60731,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(60732,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(191,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 21237120 (ipc=348.1) sim_rate=92738 (inst/sec) elapsed = 0:0:03:49 / Wed May 13 00:13:02 2015
GPGPU-Sim uArch: Shader 11 finished CTA #2 (61039,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(61040,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (61050,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(61051,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(211,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (61291,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(61292,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (61344,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(61345,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (61370,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(61371,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (61410,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(61411,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (61431,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(61432,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(220,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (61461,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(61462,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 21414144 (ipc=348.2) sim_rate=92701 (inst/sec) elapsed = 0:0:03:51 / Wed May 13 00:13:04 2015
GPGPU-Sim uArch: Shader 14 finished CTA #5 (61552,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(61553,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (61606,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(61607,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (61616,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(61617,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (61631,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(61632,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (61688,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(61689,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(186,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (61963,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(61964,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(214,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 21596608 (ipc=348.3) sim_rate=92689 (inst/sec) elapsed = 0:0:03:53 / Wed May 13 00:13:06 2015
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(234,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (62299,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(62300,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (62374,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(62375,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (62421,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(62422,0)
GPGPU-Sim uArch: cycles simulated: 62500  inst.: 21787584 (ipc=348.6) sim_rate=92713 (inst/sec) elapsed = 0:0:03:55 / Wed May 13 00:13:08 2015
GPGPU-Sim uArch: Shader 8 finished CTA #1 (62503,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(62504,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(161,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (62697,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(62698,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(216,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (62795,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(62796,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (62842,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(62843,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (62939,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(62940,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (62975,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(62976,0)
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 21976608 (ipc=348.8) sim_rate=92728 (inst/sec) elapsed = 0:0:03:57 / Wed May 13 00:13:10 2015
GPGPU-Sim uArch: Shader 10 finished CTA #4 (63010,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(63011,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(185,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (63094,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(63095,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (63137,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(63138,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (63307,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(63308,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(185,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 22158784 (ipc=349.0) sim_rate=92714 (inst/sec) elapsed = 0:0:03:59 / Wed May 13 00:13:12 2015
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(211,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (63692,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(63693,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (63706,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(63707,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(186,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (63972,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(63973,0)
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 22355296 (ipc=349.3) sim_rate=93147 (inst/sec) elapsed = 0:0:04:00 / Wed May 13 00:13:13 2015
GPGPU-Sim uArch: Shader 10 finished CTA #1 (64008,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(64009,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (64074,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(64075,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (64103,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(64104,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(236,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (64253,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(64254,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(235,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (64369,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (64380,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 64500  inst.: 22548864 (ipc=349.6) sim_rate=93177 (inst/sec) elapsed = 0:0:04:02 / Wed May 13 00:13:15 2015
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(190,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (64708,0), 5 CTAs running
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(216,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 22745056 (ipc=349.9) sim_rate=93217 (inst/sec) elapsed = 0:0:04:04 / Wed May 13 00:13:17 2015
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(187,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (65188,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (65283,0), 5 CTAs running
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(187,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 65500  inst.: 22920096 (ipc=349.9) sim_rate=93551 (inst/sec) elapsed = 0:0:04:05 / Wed May 13 00:13:18 2015
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(255,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (65738,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (65816,0), 4 CTAs running
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(152,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 23113728 (ipc=350.2) sim_rate=93577 (inst/sec) elapsed = 0:0:04:07 / Wed May 13 00:13:20 2015
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(253,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (66253,0), 4 CTAs running
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(196,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 66500  inst.: 23299616 (ipc=350.4) sim_rate=93572 (inst/sec) elapsed = 0:0:04:09 / Wed May 13 00:13:22 2015
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(228,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 67000  inst.: 23494464 (ipc=350.7) sim_rate=93977 (inst/sec) elapsed = 0:0:04:10 / Wed May 13 00:13:23 2015
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(197,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (67021,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (67094,0), 5 CTAs running
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(200,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (67371,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 23676800 (ipc=350.8) sim_rate=93955 (inst/sec) elapsed = 0:0:04:12 / Wed May 13 00:13:25 2015
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(249,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(180,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 68000  inst.: 23855680 (ipc=350.8) sim_rate=94291 (inst/sec) elapsed = 0:0:04:13 / Wed May 13 00:13:26 2015
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(248,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(181,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 68500  inst.: 24048352 (ipc=351.1) sim_rate=94307 (inst/sec) elapsed = 0:0:04:15 / Wed May 13 00:13:28 2015
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(225,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (68769,0), 3 CTAs running
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(214,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 24240992 (ipc=351.3) sim_rate=94322 (inst/sec) elapsed = 0:0:04:17 / Wed May 13 00:13:30 2015
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(237,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (69246,0), 5 CTAs running
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(242,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 69500  inst.: 24429792 (ipc=351.5) sim_rate=93960 (inst/sec) elapsed = 0:0:04:20 / Wed May 13 00:13:33 2015
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(202,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(218,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 70000  inst.: 24615232 (ipc=351.6) sim_rate=93951 (inst/sec) elapsed = 0:0:04:22 / Wed May 13 00:13:35 2015
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(185,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(207,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 24812160 (ipc=351.9) sim_rate=93985 (inst/sec) elapsed = 0:0:04:24 / Wed May 13 00:13:37 2015
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(205,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 71000  inst.: 24991424 (ipc=352.0) sim_rate=93952 (inst/sec) elapsed = 0:0:04:26 / Wed May 13 00:13:39 2015
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(212,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(216,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 71500  inst.: 25178688 (ipc=352.1) sim_rate=93950 (inst/sec) elapsed = 0:0:04:28 / Wed May 13 00:13:41 2015
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(204,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(190,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 72000  inst.: 25366720 (ipc=352.3) sim_rate=93950 (inst/sec) elapsed = 0:0:04:30 / Wed May 13 00:13:43 2015
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(185,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(213,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 25546240 (ipc=352.4) sim_rate=93575 (inst/sec) elapsed = 0:0:04:33 / Wed May 13 00:13:46 2015
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(184,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(211,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 73000  inst.: 25736576 (ipc=352.6) sim_rate=93587 (inst/sec) elapsed = 0:0:04:35 / Wed May 13 00:13:48 2015
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(212,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(203,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 73500  inst.: 25926624 (ipc=352.7) sim_rate=93597 (inst/sec) elapsed = 0:0:04:37 / Wed May 13 00:13:50 2015
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(237,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(214,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 74000  inst.: 26111360 (ipc=352.9) sim_rate=93589 (inst/sec) elapsed = 0:0:04:39 / Wed May 13 00:13:52 2015
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(194,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 74500  inst.: 26283136 (ipc=352.8) sim_rate=93534 (inst/sec) elapsed = 0:0:04:41 / Wed May 13 00:13:54 2015
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(228,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(223,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 75000  inst.: 26480672 (ipc=353.1) sim_rate=93241 (inst/sec) elapsed = 0:0:04:44 / Wed May 13 00:13:57 2015
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(198,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(242,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 75500  inst.: 26671168 (ipc=353.3) sim_rate=93255 (inst/sec) elapsed = 0:0:04:46 / Wed May 13 00:13:59 2015
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(199,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(232,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (75937,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 76000  inst.: 26856896 (ipc=353.4) sim_rate=93253 (inst/sec) elapsed = 0:0:04:48 / Wed May 13 00:14:01 2015
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(193,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(246,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 76500  inst.: 27039424 (ipc=353.5) sim_rate=93239 (inst/sec) elapsed = 0:0:04:50 / Wed May 13 00:14:03 2015
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(238,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(210,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 77000  inst.: 27244640 (ipc=353.8) sim_rate=93303 (inst/sec) elapsed = 0:0:04:52 / Wed May 13 00:14:05 2015
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(233,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(206,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (77458,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 77500  inst.: 27435712 (ipc=354.0) sim_rate=93002 (inst/sec) elapsed = 0:0:04:55 / Wed May 13 00:14:08 2015
GPGPU-Sim uArch: Shader 13 finished CTA #2 (77589,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (77618,0), 4 CTAs running
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(205,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (77724,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (77796,0), 1 CTAs running
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(181,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 78000  inst.: 27622848 (ipc=354.1) sim_rate=93006 (inst/sec) elapsed = 0:0:04:57 / Wed May 13 00:14:10 2015
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(247,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (78228,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (78368,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (78452,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(246,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 78500  inst.: 27804736 (ipc=354.2) sim_rate=92992 (inst/sec) elapsed = 0:0:04:59 / Wed May 13 00:14:12 2015
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(225,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (78798,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (78925,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (78938,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 79000  inst.: 27983072 (ipc=354.2) sim_rate=92967 (inst/sec) elapsed = 0:0:05:01 / Wed May 13 00:14:14 2015
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(220,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(206,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 79500  inst.: 28150368 (ipc=354.1) sim_rate=92905 (inst/sec) elapsed = 0:0:05:03 / Wed May 13 00:14:16 2015
GPGPU-Sim uArch: Shader 1 finished CTA #4 (79609,0), 2 CTAs running
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(231,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (79810,0), 4 CTAs running
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(256,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 80000  inst.: 28314144 (ipc=353.9) sim_rate=92833 (inst/sec) elapsed = 0:0:05:05 / Wed May 13 00:14:18 2015
GPGPU-Sim uArch: Shader 13 finished CTA #1 (80094,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (80247,0), 1 CTAs running
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(228,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 80500  inst.: 28465664 (ipc=353.6) sim_rate=92722 (inst/sec) elapsed = 0:0:05:07 / Wed May 13 00:14:20 2015
GPGPU-Sim uArch: Shader 1 finished CTA #2 (80547,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(201,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (80936,0), 3 CTAs running
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(210,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 81000  inst.: 28611680 (ipc=353.2) sim_rate=92895 (inst/sec) elapsed = 0:0:05:08 / Wed May 13 00:14:21 2015
GPGPU-Sim uArch: Shader 9 finished CTA #4 (81034,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (81060,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (81200,0), 3 CTAs running
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(229,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 81500  inst.: 28758592 (ipc=352.9) sim_rate=92769 (inst/sec) elapsed = 0:0:05:10 / Wed May 13 00:14:23 2015
GPGPU-Sim uArch: Shader 10 finished CTA #0 (81560,0), 4 CTAs running
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(254,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (81678,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (81895,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (81922,0), 2 CTAs running
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(226,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 82000  inst.: 28905952 (ipc=352.5) sim_rate=92647 (inst/sec) elapsed = 0:0:05:12 / Wed May 13 00:14:25 2015
GPGPU-Sim uArch: Shader 9 finished CTA #0 (82282,0), 2 CTAs running
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(250,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 82500  inst.: 29049824 (ipc=352.1) sim_rate=92810 (inst/sec) elapsed = 0:0:05:13 / Wed May 13 00:14:26 2015
GPGPU-Sim uArch: Shader 4 finished CTA #4 (82595,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (82634,0), 5 CTAs running
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(216,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 83000  inst.: 29191872 (ipc=351.7) sim_rate=92672 (inst/sec) elapsed = 0:0:05:15 / Wed May 13 00:14:28 2015
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(251,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (83055,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (83077,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (83148,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (83390,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (83400,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(253,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (83466,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 83500  inst.: 29316032 (ipc=351.1) sim_rate=92479 (inst/sec) elapsed = 0:0:05:17 / Wed May 13 00:14:30 2015
GPGPU-Sim uArch: Shader 4 finished CTA #2 (83677,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(234,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 84000  inst.: 29427744 (ipc=350.3) sim_rate=92540 (inst/sec) elapsed = 0:0:05:18 / Wed May 13 00:14:31 2015
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(241,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (84368,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (84432,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 84500  inst.: 29536416 (ipc=349.5) sim_rate=92590 (inst/sec) elapsed = 0:0:05:19 / Wed May 13 00:14:32 2015
GPGPU-Sim uArch: Shader 5 finished CTA #3 (84612,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (84635,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (84711,0), 5 CTAs running
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(198,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (84821,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (84823,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (84958,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (84993,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (84999,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 85000  inst.: 29633632 (ipc=348.6) sim_rate=92316 (inst/sec) elapsed = 0:0:05:21 / Wed May 13 00:14:34 2015
GPGPU-Sim uArch: Shader 3 finished CTA #3 (85085,0), 5 CTAs running
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(224,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (85362,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (85384,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 85500  inst.: 29730112 (ipc=347.7) sim_rate=92329 (inst/sec) elapsed = 0:0:05:22 / Wed May 13 00:14:35 2015
GPGPU-Sim uArch: Shader 8 finished CTA #5 (85517,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (85664,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (85836,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (85846,0), 2 CTAs running
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(240,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (85906,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (85985,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 86000  inst.: 29825664 (ipc=346.8) sim_rate=92339 (inst/sec) elapsed = 0:0:05:23 / Wed May 13 00:14:36 2015
GPGPU-Sim uArch: Shader 14 finished CTA #4 (86242,0), 1 CTAs running
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(206,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 86500  inst.: 29919296 (ipc=345.9) sim_rate=92343 (inst/sec) elapsed = 0:0:05:24 / Wed May 13 00:14:37 2015
GPGPU-Sim uArch: Shader 12 finished CTA #1 (86644,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (86784,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (86790,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (86835,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (86977,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 87000  inst.: 29997024 (ipc=344.8) sim_rate=92298 (inst/sec) elapsed = 0:0:05:25 / Wed May 13 00:14:38 2015
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(247,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (87015,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (87017,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (87019,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (87031,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (87066,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (87113,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (87377,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (87493,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 87500  inst.: 30052896 (ipc=343.5) sim_rate=92186 (inst/sec) elapsed = 0:0:05:26 / Wed May 13 00:14:39 2015
GPGPU-Sim uArch: Shader 8 finished CTA #0 (87515,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (87624,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (87718,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (87769,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (87791,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (87863,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (87927,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (88059,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (88169,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: GPU detected kernel '_Z13aesEncrypt128PjS_i' finished on shader 8.
kernel_name = _Z13aesEncrypt128PjS_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 88170
gpu_sim_insn = 30066944
gpu_ipc =     341.0110
gpu_tot_sim_cycle = 88170
gpu_tot_sim_insn = 30066944
gpu_tot_ipc =     341.0110
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1180
gpu_stall_icnt2sh    = 5043
gpu_total_sim_rate=92229

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 476880
	L1I_total_cache_misses = 6056
	L1I_total_cache_miss_rate = 0.0127
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4216
L1D_cache:
	L1D_cache_core[0]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 294
	L1D_cache_core[1]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 290
	L1D_cache_core[2]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 314
	L1D_cache_core[3]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 277
	L1D_cache_core[4]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 303
	L1D_cache_core[5]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 299
	L1D_cache_core[6]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 355
	L1D_cache_core[7]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 382
	L1D_cache_core[8]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 332
	L1D_cache_core[9]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 418
	L1D_cache_core[10]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 462
	L1D_cache_core[11]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 368
	L1D_cache_core[12]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 433
	L1D_cache_core[13]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 453
	L1D_cache_core[14]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 409
	L1D_total_cache_accesses = 4112
	L1D_total_cache_misses = 4112
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 5389
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 28784
	L1C_total_cache_misses = 1672
	L1C_total_cache_miss_rate = 0.0581
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 68432
L1T_cache:
	L1T_total_cache_accesses = 22616
	L1T_total_cache_misses = 30
	L1T_total_cache_miss_rate = 0.0013
	L1T_total_cache_pending_hits = 22586
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5388
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27112
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1672
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 68432
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 22586
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 470824
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6056
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4216
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 914, 914, 914, 914, 914, 914, 914, 914, 914, 914, 914, 914, 914, 914, 914, 914, 914, 914, 914, 914, 914, 914, 914, 914, 
gpgpu_n_tot_thrd_icount = 30066944
gpgpu_n_tot_w_icount = 939592
gpgpu_n_stall_shd_mem = 155693
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2056
gpgpu_n_mem_write_global = 2056
gpgpu_n_mem_texture = 30
gpgpu_n_mem_const = 990
gpgpu_n_load_insn  = 65792
gpgpu_n_store_insn = 65792
gpgpu_n_shmem_insn = 6644992
gpgpu_n_tex_insn = 723712
gpgpu_n_const_mem_insn = 526336
gpgpu_n_param_mem_insn = 131584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 76656
gpgpu_stall_shd_mem[c_mem][bk_conf] = 76656
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 73648
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5389
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:58230	W0_Idle:50224	W0_Scoreboard:219233	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:939592
traffic_breakdown_coretomem[CONST_ACC_R] = 7920 {8:990,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16448 {8:2056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 279616 {136:2056,}
traffic_breakdown_coretomem[INST_ACC_R] = 11120 {8:1390,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 240 {8:30,}
traffic_breakdown_memtocore[CONST_ACC_R] = 71280 {72:990,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 279616 {136:2056,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16448 {8:2056,}
traffic_breakdown_memtocore[INST_ACC_R] = 189040 {136:1390,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 4080 {136:30,}
maxmrqlatency = 204 
maxdqlatency = 0 
maxmflatency = 676 
averagemflatency = 264 
max_icnt2mem_latency = 240 
max_icnt2sh_latency = 88169 
mrq_lat_table:3102 	1279 	317 	584 	595 	223 	101 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	25 	0 	0 	1715 	3308 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5216 	1045 	243 	9 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1672 	982 	410 	12 	0 	0 	0 	0 	0 	0 	0 	281 	1095 	680 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	0 	1 	19 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         2         0         0        10        10        32        32        32        32        32        32         0         0         0         0 
dram[1]:         2         2         0         0        10        10        32        32        32        32        32        32         0         0         0         0 
dram[2]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[3]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[4]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[5]:         3         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
maximum service time to same row:
dram[0]:     20963     15132     29688     29294     55017     54112     58328     58905     75939     75797     51808     45664     36110     36163     59985     59669 
dram[1]:     18424     15910     30244     29312     54668     54136     56719     58886     76099     75808     45872     45586     36143     36169     59987     59668 
dram[2]:     21129     17852     30257     29157     54629     54116     56462     58900     76139     75817     45870     45233     36113     36185     60000     60282 
dram[3]:     20288     19647     30238     29840     54776     55056     56701     58389     76147     75931     45888     51330     36115     36188     60003     59815 
dram[4]:     12871     21253     30327     29669     54719     55043     56753     58330     76143     75903     45697     51359     36204     36202     59691     59807 
dram[5]:     16389     22541     29207     29653     54206     55043     58872     58368     75795     75929     45618     51375     36152     36179     59688     59829 
average row accesses per activate:
dram[0]: 11.500000 34.000000 64.000000 64.000000 37.000000 37.000000 48.000000 48.000000 48.000000 48.000000 30.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 11.666667 34.000000 64.000000 64.000000 37.000000 37.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 34.500000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 22.666666 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 34.500000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 6233/165 = 37.775757
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        36        32        32        42        42        64        64        64        64        46        44        32        32        32        32 
dram[1]:        40        36        32        32        42        42        64        64        64        64        44        44        32        32        32        32 
dram[2]:        39        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[3]:        38        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[4]:        38        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[5]:        37        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
total reads: 4177
bank skew: 64/32 = 2.00
chip skew: 697/695 = 1.00
number of total write accesses:
dram[0]:        30        32        32        32        32        32        32        32        32        32        14        12         0         0         0         0 
dram[1]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[2]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[3]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[4]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[5]:        32        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
total reads: 2056
min_bank_accesses = 0!
chip skew: 344/342 = 1.01
average mf latency per bank:
dram[0]:        316       259       140       130       170       165       207       215       195       214       205       212       267       264       268       265
dram[1]:        376       266       132       132       173       171       195       220       196       221       211       209       268       267       271       268
dram[2]:        392       257       133       131       181       166       212       221       211       206       209       212       275       267       267       268
dram[3]:        456       264       132       135       168       168       224       207       204       207       208       209       270       264       269       266
dram[4]:        424       263       132       135       171       181       207       240       199       213       209       208       268       266       271       265
dram[5]:        348       268       130       140       172       167       205       227       199       203       209       210       267       265       265       265
maximum mf latency per bank:
dram[0]:        313       295       369       317       470       447       508       591       444       544       295       295       309       293       309       307
dram[1]:        302       348       325       292       471       484       499       579       448       589       325       299       296       309       310       315
dram[2]:        400       286       312       312       533       447       562       578       515       522       296       326       320       314       318       295
dram[3]:        413       306       300       356       509       388       593       549       512       544       293       304       312       295       299       308
dram[4]:        349       354       312       345       466       584       521       676       448       600       303       305       311       289       313       320
dram[5]:        280       338       314       396       506       536       524       612       477       555       299       297       321       304       283       299

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x8007c680, atomic=0 1 entries : 0x7f8c2d16aa80 :  mf: uid=612485, sid08:w11, part=0, addr=0x8007c680, load , size=128, unknown  status = IN_PARTITION_DRAM (88167), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116384 n_nop=114256 n_act=31 n_pre=15 n_req=1041 n_rd=1394 n_write=688 bw_util=0.03578
n_activity=13242 dram_eff=0.3145
bk0: 78a 115450i bk1: 72a 115386i bk2: 64a 115516i bk3: 64a 115670i bk4: 84a 115541i bk5: 84a 115581i bk6: 128a 115312i bk7: 128a 115203i bk8: 128a 115388i bk9: 128a 115256i bk10: 92a 115857i bk11: 88a 115785i bk12: 64a 116203i bk13: 64a 116213i bk14: 64a 116221i bk15: 64a 116205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0916793
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116384 n_nop=114260 n_act=32 n_pre=16 n_req=1038 n_rd=1392 n_write=684 bw_util=0.03568
n_activity=13157 dram_eff=0.3156
bk0: 80a 115495i bk1: 72a 115410i bk2: 64a 115562i bk3: 64a 115538i bk4: 84a 115410i bk5: 84a 115451i bk6: 128a 115372i bk7: 128a 115220i bk8: 128a 115389i bk9: 128a 115248i bk10: 88a 115820i bk11: 88a 115870i bk12: 64a 116167i bk13: 64a 116194i bk14: 64a 116167i bk15: 64a 116212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0862833
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116384 n_nop=114266 n_act=28 n_pre=12 n_req=1039 n_rd=1394 n_write=684 bw_util=0.03571
n_activity=13213 dram_eff=0.3145
bk0: 78a 115529i bk1: 72a 115622i bk2: 64a 115588i bk3: 64a 115627i bk4: 84a 115477i bk5: 88a 115412i bk6: 128a 115330i bk7: 128a 115093i bk8: 128a 115389i bk9: 128a 115296i bk10: 88a 115867i bk11: 88a 115882i bk12: 64a 116159i bk13: 64a 116200i bk14: 64a 116169i bk15: 64a 116179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.079126
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116384 n_nop=114268 n_act=28 n_pre=12 n_req=1038 n_rd=1392 n_write=684 bw_util=0.03568
n_activity=13098 dram_eff=0.317
bk0: 76a 115578i bk1: 72a 115500i bk2: 64a 115598i bk3: 64a 115445i bk4: 84a 115610i bk5: 88a 115399i bk6: 128a 115237i bk7: 128a 115176i bk8: 128a 115411i bk9: 128a 115251i bk10: 88a 115876i bk11: 88a 115915i bk12: 64a 116192i bk13: 64a 116184i bk14: 64a 116205i bk15: 64a 116214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0830956
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116384 n_nop=114266 n_act=29 n_pre=13 n_req=1038 n_rd=1392 n_write=684 bw_util=0.03568
n_activity=13043 dram_eff=0.3183
bk0: 76a 115463i bk1: 72a 115502i bk2: 64a 115529i bk3: 64a 115490i bk4: 84a 115495i bk5: 88a 115426i bk6: 128a 115291i bk7: 128a 115148i bk8: 128a 115363i bk9: 128a 115317i bk10: 88a 115843i bk11: 88a 115913i bk12: 64a 116199i bk13: 64a 116194i bk14: 64a 116205i bk15: 64a 116189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0879245
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=116384 n_nop=114266 n_act=28 n_pre=12 n_req=1039 n_rd=1390 n_write=688 bw_util=0.03571
n_activity=12965 dram_eff=0.3206
bk0: 74a 115546i bk1: 72a 115350i bk2: 64a 115639i bk3: 64a 115357i bk4: 84a 115544i bk5: 88a 115452i bk6: 128a 115334i bk7: 128a 115151i bk8: 128a 115396i bk9: 128a 115323i bk10: 88a 115803i bk11: 88a 115835i bk12: 64a 116176i bk13: 64a 116225i bk14: 64a 116228i bk15: 64a 116196i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0907255

========= L2 cache stats =========
L2_cache_bank[0]: Access = 611, Miss = 351, Miss_rate = 0.574, Pending_hits = 13, Reservation_fails = 481
L2_cache_bank[1]: Access = 500, Miss = 346, Miss_rate = 0.692, Pending_hits = 6, Reservation_fails = 74
L2_cache_bank[2]: Access = 630, Miss = 350, Miss_rate = 0.556, Pending_hits = 9, Reservation_fails = 216
L2_cache_bank[3]: Access = 501, Miss = 346, Miss_rate = 0.691, Pending_hits = 7, Reservation_fails = 115
L2_cache_bank[4]: Access = 608, Miss = 349, Miss_rate = 0.574, Pending_hits = 12, Reservation_fails = 155
L2_cache_bank[5]: Access = 501, Miss = 348, Miss_rate = 0.695, Pending_hits = 9, Reservation_fails = 58
L2_cache_bank[6]: Access = 557, Miss = 348, Miss_rate = 0.625, Pending_hits = 18, Reservation_fails = 481
L2_cache_bank[7]: Access = 498, Miss = 348, Miss_rate = 0.699, Pending_hits = 9, Reservation_fails = 13
L2_cache_bank[8]: Access = 591, Miss = 348, Miss_rate = 0.589, Pending_hits = 14, Reservation_fails = 168
L2_cache_bank[9]: Access = 498, Miss = 348, Miss_rate = 0.699, Pending_hits = 6, Reservation_fails = 123
L2_cache_bank[10]: Access = 530, Miss = 347, Miss_rate = 0.655, Pending_hits = 11, Reservation_fails = 229
L2_cache_bank[11]: Access = 497, Miss = 348, Miss_rate = 0.700, Pending_hits = 6, Reservation_fails = 178
L2_total_cache_accesses = 6522
L2_total_cache_misses = 4177
L2_total_cache_miss_rate = 0.6404
L2_total_cache_pending_hits = 120
L2_total_cache_reservation_fails = 2291
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 596
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 875
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1256
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 25
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1325
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 439
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=22406
icnt_total_pkts_simt_to_mem=14746
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.0758
	minimum = 6
	maximum = 72
Network latency average = 10.1533
	minimum = 6
	maximum = 72
Slowest packet = 165a
Flit latency average = 8.70758
	minimum = 6
	maximum = 68
Slowest flit = 749b
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00547931
	minimum = 0.00466145 (at node 1)
	maximum = 0.00714529 (at node 11)
Accepted packet rate average = 0.00547931
	minimum = 0.00466145 (at node 1)
	maximum = 0.00714529 (at node 11)
Injected flit rate average = 0.0156062
	minimum = 0.0103096 (at node 0)
	maximum = 0.0256323 (at node 11)
Accepted flit rate average= 0.0156062
	minimum = 0.0134399 (at node 1a)
	maximum = 0.0173869 (at node 0)
Injected packet length average = 2.84821
Accepted packet length average = 2.84821
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0758 (1 samples)
	minimum = 6 (1 samples)
	maximum = 72 (1 samples)
Network latency average = 10.1533 (1 samples)
	minimum = 6 (1 samples)
	maximum = 72 (1 samples)
Flit latency average = 8.70758 (1 samples)
	minimum = 6 (1 samples)
	maximum = 68 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00547931 (1 samples)
	minimum = 0.00466145 (1 samples)
	maximum = 0.00714529 (1 samples)
Accepted packet rate average = 0.00547931 (1 samples)
	minimum = 0.00466145 (1 samples)
	maximum = 0.00714529 (1 samples)
Injected flit rate average = 0.0156062 (1 samples)
	minimum = 0.0103096 (1 samples)
	maximum = 0.0256323 (1 samples)
Accepted flit rate average = 0.0156062 (1 samples)
	minimum = 0.0134399 (1 samples)
	maximum = 0.0173869 (1 samples)
Injected packet size average = 2.84821 (1 samples)
Accepted packet size average = 2.84821 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 26 sec (326 sec)
gpgpu_simulation_rate = 92229 (inst/sec)
gpgpu_simulation_rate = 270 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPU processing time: 324884.937500 (ms)
Total processing time: 325025.718750 (ms)


###############################################################

