Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Nov  6 03:29:49 2020
| Host         : netfpga-Z170XP-SLI running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7vx690t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  2005 |
| Unused register locations in slices containing registers |  4404 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           56 |
|      4 |           27 |
|      6 |           34 |
|      8 |          150 |
|     10 |          127 |
|     12 |          109 |
|     14 |           60 |
|    16+ |         1442 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           53708 |         7176 |
| No           | No                    | Yes                    |            1642 |          211 |
| No           | Yes                   | No                     |           37568 |         6134 |
| Yes          | No                    | No                     |           41588 |         4389 |
| Yes          | No                    | Yes                    |             330 |           45 |
| Yes          | Yes                   | No                     |           50736 |         6669 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                         Clock Signal                                                                        |                                                                                                                                                    Enable Signal                                                                                                                                                   |                                                                                                                                                      Set/Reset Signal                                                                                                                                                     | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/cc_eq_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyParser/MyParser_t_inst/stage_0_reset                                                                                                                                                                                                                   |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_frame_size/cc_eq_5                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_frame_size/cc_eq_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_6                                                                                           |                1 |              2 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/fcomp_01                                        | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                                                      |                1 |              2 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyParser/MyParser_t_inst/stage_1_reset                                                                                                                                                                                                                   |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_size/start_data_reg                                                                                                                                                                                         |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_size/start_data_reg                                                                                                                                                                                          |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/cc_eq_5                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_6                                                                                           |                1 |              2 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                                   | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                     |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_tx_rst/reset_async4                                                                                                                                                                                 |                1 |              2 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/fcomp_01                                        | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                                                      |                1 |              2 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/data_output/rDataAddr                                                                                                                                                                                                                      | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_9                                                                                                                                                                                                                                                   |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_rx_rst/reset_async4                                                                                                                                                                                 |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_size/start_data_reg                                                                                                                                                                                          |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/cc_eq_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/cc_eq_5                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                                               | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                                                 | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                                                                                                                                                |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_tx_rst/reset_async4                                                                                                                                                                                 |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_rx_rst/reset_async4                                                                                                                                                                                 |                1 |              2 |
|  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/wrPtrFull/wDirSet                                  |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/rdPtrEmpty/wDirClr                                                                                                                                                                                                |                1 |              2 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I99                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                         |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I99                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                                                      |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I99                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/gttxreset_txusrclk2                                                                                                                                           |                1 |              2 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/will_update_middle                                                                                                                                                                                                | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_4                                                                                                                                                                                                                                                   |                1 |              2 |
|  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/wDirSet                              |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/wDirClr                                                                                                                                                                                            |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I99                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                                                      |                1 |              2 |
|  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/wDirSet                                  |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/wDirClr                                                                                                                                                                                                |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I99                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                                                      |                1 |              2 |
|  control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/wDirSet                              |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/wDirClr                                                                                                                                                                                            |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/fcomp_01           | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                         |                1 |              2 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                    | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                                                          |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/reset_gen/sync_rx_rst/reset_async4                                                                                                                                                                                |                1 |              2 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/FSM_onehot_fsm_reg_n_0_[1]                                                                                                                                                                                                                     |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_size/start_data_reg                                                                                                                                                                                          |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_tx_rst/reset_async4                                                                                                                                                                                 |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_rx_rst/reset_async4                                                                                                                                                                                 |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/reset_gen/sync_tx_rst/reset_async4                                                                                                                                                                                |                1 |              2 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/rMaxPayloadTrain0_n_0                                                                                                                                                                                               |                1 |              2 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/rMaxPayloadShift[0]_i_1__1_n_0                                                                                                                                                                                      |                1 |              2 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_1_reset                                                                                                                                                                                                               |                1 |              2 |
| ~control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                                               | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                                | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                                                                                      |                1 |              2 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                                                                       | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                              | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                                          |                1 |              2 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                                                                       | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                              | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                                          |                1 |              2 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                                                                       | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                              | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                                          |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/cc_eq_5                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/cc_eq_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_6                                                              |                1 |              2 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                                                                       | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                              | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0                                                                                                                                                           |                1 |              2 |
| ~control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                                                                       |                                                                                                                                                                                                                                                                                                                    | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                                                    |                1 |              2 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_3                                                                                                                                                                                                                                                   |                1 |              2 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/fcomp_01                                        | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                                                      |                1 |              2 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_6                                                                                           |                1 |              2 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |                1 |              4 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                                                                       | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                              | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                                                  |                1 |              4 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/inverted_reset                                                                                                                                                                     |                1 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/will_update_dout                                                                                                                                                                                                  | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_4                                                                                                                                                                                                                                                   |                1 |              4 |
|  xlnx_opt_                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/inverted_reset                                                                                                                                                                          |                1 |              4 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |                2 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                         |                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                                                                                             |                1 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]_i_1_n_0                                                                                                                                                                                                                         |                1 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                                                                                             |                1 |              4 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |                2 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     |                                                                                                                                                                                                                                                                                                                    | sys_reset                                                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/inverted_reset                                                                                                                                                                     |                1 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/Q[0]                                                                                                                                                                                                                                                                       |                1 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/inverted_reset                                                                                                                                                                     |                1 |              4 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/inverted_reset                                                                                                                                                                     |                1 |              4 |
|  xlnx_opt_                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                                                                                                  |                1 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reg_phy_rdy_reg[1]                                                                                                                                                                                                                 |                1 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/user_reset_int_reg_0                                                                                                                                                                                                                                          |                2 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/inverted_reset                                                                                                                                                                          |                1 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                                                                                                 |                1 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                                                                                                 |                1 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tag_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                                                                                                |                1 |              4 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                              |                2 |              4 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                                                                                                  |                1 |              4 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/s9hzfkl2aje37o0a6jiioy32ofya_916/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                         |                1 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/swmja1gpy0ehdzii4_2199/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                   |                2 |              6 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/axis_riffa_fifo/fifo/fifo_rd_en                                                                                                                                                                                                 | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_4                                                                                                                                                                                                                                                   |                1 |              6 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                            |                1 |              6 |
|  xlnx_opt_                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                           |                1 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/m92a3pe2k81oxx8mv9bj281_1496/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                |                2 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/pause_sample_addr_int                                                                                                                                                                                   |                1 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/pause_tdata[48]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                2 |              6 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/data_output/rTag                                                                                                                                                                                                                           | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_9                                                                                                                                                                                                                                                   |                1 |              6 |
|  xlnx_opt_                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                           |                1 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/o3fva5k51f4nc6l9g_167/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                       |                1 |              6 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                       |                1 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                       |                1 |              6 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tag_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                          |                1 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/js0odib7whjcjno8t81z_1737/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                             |                1 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/pause_tdata[48]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                1 |              6 |
|  xlnx_opt_                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                            |                1 |              6 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_2                                                                                           |                2 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/pause_sample_addr_int                                                                                                                                                                                   |                1 |              6 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                                                                       |                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                2 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/m9quijnle2r6qybtzh9_895/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                               |                1 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/sng5v8im6mgqay8jzd0kr_2611/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                              |                1 |              6 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_2                                                                                           |                2 |              6 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/data_output/rTag                                                                                                                                                                                                                           | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_11                                                                                                                                                                                                                                                  |                1 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/b5kuvdeggv1q86en2dieqs20dgr3_1178/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                          |                1 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/pause_tdata[48]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                2 |              6 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_2                                                                                           |                2 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/pause_sample_addr_int                                                                                                                                                                                   |                1 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_2                                                              |                2 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_cntl/pause_tdata[48]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           |                1 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/v26keyzm8pjqvn3md1bx0l7v_448/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                               |                1 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_cntl/pause_sample_addr_int                                                                                                                                                                                  |                1 |              6 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/c7ud0a3glc4j520l_1331/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                   |                2 |              6 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.debounce_ct[2]_i_2__0_n_0                                                                                                                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/SS[0]                                                                                                                                                                                                                                   |                1 |              6 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[1]                                                           | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c1[4]_i_1_n_0                                                                          |                3 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/meta_DW1_register/SR[0]                                                                                                                                                                                       |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/yxcr9j80idvdpemwknopq2hs7_921/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0                                                         |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/RST00_out                                                                                                                                                                                                            |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyParser/MyParser_t_inst/stage_0/ErrorCheck_inst/valid_i1                                                                                                                                                                                         | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyParser/MyParser_t_inst/stage_0_reset                                                                                                                                                                                                                   |                1 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/cfg_max_read_req[2]                                                                                                                                                                                                                                           |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/yxcr9j80idvdpemwknopq2hs7_921/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0                                                       |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_5                                                                                                                                                                                                                                                   |                2 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/rMaxPayloadShift[2]                                                                                                                                                                                                  |                1 |              8 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_invalid_cnt[3]_i_1_n_0                                           | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                                               |                1 |              8 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_ber_cnt[4]_i_1_n_0                                                     |                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/yxcr9j80idvdpemwknopq2hs7_921/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0                                                      |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/RST0                                                                                                                                                                                                                 |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/yxcr9j80idvdpemwknopq2hs7_921/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0                                                      |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/RST00_out                                                                                                                                                                                                            |                3 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/RST0                                                                                                                                                                                                                 |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/mac_exact/mac_exact_t_Wrap_inst/mac_exact_t_IntTop_inst/mac_exact_t_Lookup_inst/mac_exact_t_Cam_inst/KeyHit_d1[3]_i_1_n_0                                                                                                                                |                2 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/data0                                                                                                                                                                                                                                               |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/mac_exact/mac_exact_t_Wrap_inst/mac_exact_t_IntTop_inst/mac_exact_t_Update_inst/UpdateFSM_G                                                                                                                                                       | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_RESET_clk_lookup/Rst                                                                                                                                                                                                                                   |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/m92a3pe2k81oxx8mv9bj281_1496/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0_i_1_n_0                                                            |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_2_n_0                                                                   | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_1_n_0                                                                          |                3 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_2_n_0                                                                   | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_1_n_0                                                                          |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_2_n_0                                                                   | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_1_n_0                                                                          |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_2_n_0                                                                   | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_1_n_0                                                                          |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/m92a3pe2k81oxx8mv9bj281_1496/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0_i_1_n_0                                                            |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                            |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/m92a3pe2k81oxx8mv9bj281_1496/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_0_0_i_1_n_0                                                              |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/m92a3pe2k81oxx8mv9bj281_1496/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_0_0_i_1_n_0                                                            |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[1]                                                           | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c1[4]_i_1_n_0                                                                          |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/idle_mux_next[3]_i_2_n_0                                                                                                                                                                  | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/idle_mux_next[3]_i_1_n_0                                                                                                                                                                         |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/pfc_tx_cntl/FSM_onehot_legacy_state[3]_i_1_n_0                                                                                                                                                           | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1                                                                                                                                                                                  |                1 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[2]                                                           | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c2[4]_i_1_n_0                                                                          |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[3]                                                           | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c3[4]_i_1_n_0                                                                          |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]               |                                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_invalid_cnt[3]_i_1_n_0                                           | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                                               |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/b5kuvdeggv1q86en2dieqs20dgr3_1178/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_0_0_i_1_n_0                                                                                        |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[3]                                                           | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c3[4]_i_1_n_0                                                                          |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[5]                                                           | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c5[4]_i_1_n_0                                                                          |                3 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[6]                                                           | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c6[4]_i_1_n_0                                                                          |                3 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[7]                                                           | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c7[4]_i_1_n_0                                                                          |                1 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/gearboxslipignorecount[3]_i_1_n_0                                                                                                                                               | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_slip                                                                                   |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/b5kuvdeggv1q86en2dieqs20dgr3_1178/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_0_0_i_1_n_0                                                                                      |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/b5kuvdeggv1q86en2dieqs20dgr3_1178/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0_i_1_n_0                                                                                      |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/b5kuvdeggv1q86en2dieqs20dgr3_1178/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0_i_1_n_0                                                                                      |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_ber_cnt[4]_i_1_n_0                                                     |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[2]                                                           | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c2[4]_i_1_n_0                                                                          |                3 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[1]                                                           | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c1[4]_i_1_n_0                                                                          |                3 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/pfc_tx_cntl/FSM_onehot_legacy_state[3]_i_1_n_0                                                                                                                                                           | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1                                                                                                                                                                                  |                1 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_invalid_cnt[3]_i_1_n_0              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                  |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/idle_mux_next[3]_i_2_n_0                                                                                                                                                                  | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/idle_mux_next[3]_i_1_n_0                                                                                                                                                                         |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_ber_cnt[4]_i_1_n_0                        |                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                  |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[7]                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c7[4]_i_1_n_0                                             |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/swmja1gpy0ehdzii4_2199/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0_i_1_n_0                                                                               |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/swmja1gpy0ehdzii4_2199/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0_i_1_n_0                                                                               |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/swmja1gpy0ehdzii4_2199/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_0_0_i_1_n_0                                                                                 |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[1]                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c1[4]_i_1_n_0                                             |                3 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[2]                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c2[4]_i_1_n_0                                             |                3 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[3]                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c3[4]_i_1_n_0                                             |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[5]                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c5[4]_i_1_n_0                                             |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[6]                              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c6[4]_i_1_n_0                                             |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/swmja1gpy0ehdzii4_2199/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_0_0_i_1_n_0                                                                               |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_counter_done                                                                                                                                                                | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/SS[0]                                                                                                                                                              |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/axis_dwidth_dma_rx/inst/areset_r                                                                                                                                                                                                                                                                    |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[7]                                                           | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c7[4]_i_1_n_0                                                                          |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | proc_sys_reset_i/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                       |                3 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[6]                                                           | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c6[4]_i_1_n_0                                                                          |                1 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[5]                                                           | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c5[4]_i_1_n_0                                                                          |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[3]                                                           | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c3[4]_i_1_n_0                                                                          |                4 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[2]                                                           | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c2[4]_i_1_n_0                                                                          |                3 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                               |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/s4ejuwwnn55i97fnk2e5t_1759/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0                                               |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/s4ejuwwnn55i97fnk2e5t_1759/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0                                            |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/s4ejuwwnn55i97fnk2e5t_1759/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0                                            |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_2_n_0                                      | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_1_n_0                                             |                3 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_2_n_0                                      | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_1_n_0                                             |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/s4ejuwwnn55i97fnk2e5t_1759/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0                                             |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                            |                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                                               |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_crc_control/idle_mux_next[3]_i_2_n_0                                                                                                                                                                 | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_crc_control/idle_mux_next[3]_i_1_n_0                                                                                                                                                                        |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/pfc_tx_cntl/FSM_onehot_legacy_state[3]_i_1_n_0                                                                                                                                                          | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1                                                                                                                                                                                 |                1 |              8 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/gearboxslipignorecount[3]_i_1_n_0                                                                                                                                                                            | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_slip                                                                                                                |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[7]                                                           | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c7[4]_i_1_n_0                                                                          |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[6]                                                           | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c6[4]_i_1_n_0                                                                          |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_ctrl_reg2[5]                                                           | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c5[4]_i_1_n_0                                                                          |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/q93yuat7lmneria8gkb5hufqig226_1112/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0                                                                |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/n5fmkwagi1ff97wcpimrtcv46sr1okx2_210/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0                                                               |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/FifoReader_inst/PipeUpdateSize_1[3]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_rq_seq_num_vld                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/pcieinterrupt2_reg_reg[4][0]                                                                                                                                                                                                                         |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/n5fmkwagi1ff97wcpimrtcv46sr1okx2_210/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0                                                            |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/n5fmkwagi1ff97wcpimrtcv46sr1okx2_210/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0                                                            |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                                               | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                                                                                                          | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                                |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/n5fmkwagi1ff97wcpimrtcv46sr1okx2_210/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0                                                             |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/q93yuat7lmneria8gkb5hufqig226_1112/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0                                                                   |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/q93yuat7lmneria8gkb5hufqig226_1112/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0                                                                |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                              |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/pfc_tx_cntl/FSM_onehot_legacy_state[3]_i_1_n_0                                                                                                                                                           | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1                                                                                                                                                                                  |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/q93yuat7lmneria8gkb5hufqig226_1112/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0                                                                 |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/input_arbiter_drr_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                               |                1 |              8 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                            |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                                                                       | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                                          | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                                |                1 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/axis_riffa_fifo/fifo/fifo_rd_en                                                                                                                                                                                                 | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_3                                                                                                                                                                                                                                                   |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/c7ud0a3glc4j520l_1331/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_0_0_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                    | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                            |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                   |                1 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rCapState[3]_i_1_n_0                                                                                                                                                                                                        | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_7                                                                                                                                                                                                                                                   |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                              |                2 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/js0odib7whjcjno8t81z_1737/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_127_0_0_i_1_n_0                                                                                           |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                               | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                      |                1 |              8 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                                                                                                                                                              | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                     |                1 |              8 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                                              | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                     |                1 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_2_n_0                                                                   | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c0[4]_i_1_n_0                                                                          |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_2_n_0                                                                   | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/c4[4]_i_1_n_0                                                                          |                2 |              8 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                                                                                        | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                                                                    |                4 |              8 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_invalid_cnt[3]_i_1_n_0                                           | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                                               |                1 |              8 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                                 | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                                                                    |                2 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                                                          | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                                                                                                                                                                                      |                3 |              8 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_ber_cnt[4]_i_1_n_0                                                     |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/gearboxslipignorecount[3]_i_1_n_0                                                                                                                                                                            | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_slip                                                                                                                |                1 |              8 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/gearboxslipignorecount[3]_i_1_n_0                                                                                                                                                                            | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_slip                                                                                                                |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/js0odib7whjcjno8t81z_1737/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                      |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/js0odib7whjcjno8t81z_1737/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/js0odib7whjcjno8t81z_1737/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_0_0_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                 | control_sub_i/nf_mbsys/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                           |                1 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                               |                1 |              8 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/idle_mux_next[3]_i_2_n_0                                                                                                                                                                  | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/idle_mux_next[3]_i_1_n_0                                                                                                                                                                         |                2 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                               |                2 |              8 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                               |                2 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/data_output/rClear                                                                                                                                                                                                                         | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_10                                                                                                                                                                                                                                                  |                1 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/ready_reg/pipeline_inst/_wTxMuxSelectReady                                                                                                                           | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/pktctr_inst/gen_stages[1].rData_reg[1][11]                                                                                                                                  |                1 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].input_pipeline_inst_/pipeline_inst/E[0]                                                                                              | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_RESET_clk_line/xgtwmq8wyf5fn6zbe4mstv6gj_435_reg_0                                                                                                                                                                                                     |                4 |              8 |
| ~control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                                                                       |                                                                                                                                                                                                                                                                                                                    | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                                |                1 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/E[0]                                                                                              | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                               |                3 |              8 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[3].data_register_/pipeline_inst/_wTxMuxSelectReady                                                                                               | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/pktctr_inst/gen_stages[1].rData_reg[1][11]                                                                                                                                  |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                1 |              8 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                                               |                2 |              8 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                                               |                4 |              8 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                    | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                                                       |                3 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/c7ud0a3glc4j520l_1331/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_0_0_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                               |                1 |              8 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                    | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                     |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/c7ud0a3glc4j520l_1331/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_0_0_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                1 |              8 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/c7ud0a3glc4j520l_1331/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtrxreset_i                                                                                                                                                                                                                        |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_fsm/start_seen                                                                                                                                                                                               |                3 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_pause_control/FSM_onehot_pause_state[4]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |                1 |             10 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/SS[0]                                                                                                                                                              |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_pause_control/FSM_onehot_pause_state[4]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |                1 |             10 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                            | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                      |                1 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                                |                2 |             10 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/SS[0]                                                                                                                                                              |                1 |             10 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtrxreset_i                                                                                                                                                                                                                        |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_fsm/start_seen                                                                                                                                                                                              |                3 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_crc_control/terminate_mux_next[4]_i_2_n_0                                                                                                                                                            | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_crc_control/terminate_mux_next[4]_i_1_n_0                                                                                                                                                                   |                1 |             10 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_rx_sync_i/AS[0]                                                                                                                                                                   |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_rx_rst/reset_sync1                                                                                                                                                                                  |                5 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_crc_control/terminate_mux_now[7]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |                1 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                                |                3 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/fifo/info_fifo_wr_en                                                                                                                                                                                   | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                1 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/fifo/fifo_rd_en                                                                                                                                                                                        | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                1 |             10 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                        |                1 |             10 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset_rising                                                                                                                                                                                           |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/reset_gen/int_tx_rst_async__0                                                                                                                                                                                     |                1 |             10 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_pull_reset_rising                                                                                                                                                                                             |                1 |             10 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/SS[0]                                                                                                                                                              |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                        |                1 |             10 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_rx_sync_i/AS[0]                                                                                                                                                                   |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                2 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/fifo/fifo_rd_en                                                                                                                                                                                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |                1 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                                |                3 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                                                                    | proc_sys_reset_i/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                   |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_gt_common_block/AR[0]                                                                                                                                                                                             |                1 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/FifoReader_inst/BufPos[4]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                4 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/input_arbiter_drr_v1_0/inst/arbiter_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                       |                3 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/dclk_reset_rx_tmp__0                                                                                                                                               |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_gt_common_block/AR[0]                                                                                                                                                                                             |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                2 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i                                                                                                                                                                                           |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_rx_sync_i/AS[0]                                                                                                                                      |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising                                                                                                                                                              |                1 |             10 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                                                                       | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                3 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising                                                                                                                                                                |                1 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                         |                3 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0[0]                                                                                                                          |                1 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/fifo/fifo_rd_en                                                                                                                                                                                        | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/terminate_mux_now[7]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                2 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/terminate_mux_next[4]_i_2_n_0                                                                                                                                                             | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/terminate_mux_next[4]_i_1_n_0                                                                                                                                                                    |                1 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertCountBeforeStart[4]_i_1_n_0                                                                                                                                                       |                2 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertCountAfterEnd[4]_i_1_n_0                                                                                                                                                          |                2 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_RESET_clk_control/c37m5uuhj4w4q9p1p4wa1ce_806[4]_i_1_n_0                                                                                                                                                                                        | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_RESET_clk_control/wk50u7ssopozo63ubasx6oi4_252                                                                                                                                                                                                         |                1 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_RESET_clk_line/t9usyubyqy5463ahzdq_220[4]_i_1_n_0                                                                                                                                                                                               | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_RESET_clk_line/SR[0]                                                                                                                                                                                                                                   |                1 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_RESET_clk_lookup/wkgjp2lhkpvp5iitu5dfqbpfvn_632[4]_i_1_n_0                                                                                                                                                                                      | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_RESET_clk_line/SR[0]                                                                                                                                                                                                                                   |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_areset_sync_i/AS[0]                                                                                                                                        |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_pause_control/FSM_onehot_pause_state[4]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |                2 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/terminate_mux_next[4]_i_2_n_0                                                                                                                                                             | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/terminate_mux_next[4]_i_1_n_0                                                                                                                                                                    |                2 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/fifo/info_fifo_wr_en                                                                                                                                                                                   | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/terminate_mux_now[7]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                2 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/terminate_mux_next[4]_i_2_n_0                                                                                                                                                             | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/terminate_mux_next[4]_i_1_n_0                                                                                                                                                                    |                1 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/fifo/info_fifo_wr_en                                                                                                                                                                                  | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/terminate_mux_now[7]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_pause_control/FSM_onehot_pause_state[4]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_areset_sync_i/AS[0]                                                                                                                                                                     |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_areset_sync_i/AS[0]                                                                                                                                                                     |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                        |                1 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/rLen[4]_i_1__3_n_0                                                                                                                                                                                                   |                2 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rLen[4]_i_1__1_n_0                                                                                                                                                                                                   |                2 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleShift_inst/InsertCountBeforeStart[4]_i_1__0_n_0                                                                                                                                                    |                2 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleShift_inst/InsertCountAfterEnd[4]_i_1__0_n_0                                                                                                                                                       |                3 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rLen[4]_i_1__0_n_0                                                                                                                                                                                                   |                2 |             10 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                    | control_sub_i/nf_mbsys/mbsys/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                        |                4 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/cur_queue_next                                                                                                                                                                                                                                                             | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                4 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                        |                1 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/rLen[4]_i_1__4_n_0                                                                                                                                                                                                   |                2 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0[0]                                                                                                                                                       |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I99                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/Q[0]                                                                                                                                                                                     |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/dclk_reset_rx_tmp__0                                                                                                                                                                            |                1 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_1/ErrorCheck_inst/valid_i1                                                                                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_1_reset                                                                                                                                                                                                               |                2 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/FifoReader_inst/BufPos[4]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |                2 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I99                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                        |                1 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_7vx_i/pcie_rq_tag_vld                                                                                                                                                                                                                                        | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/pcieinterrupt2_reg_reg[4][0]                                                                                                                                                                                                                         |                1 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_mgmt_reset_timer                                                                                                                                                                                                                         | control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_mgmt_reset_timer[4]_i_1_n_0                                                                                                                                                                                                                     |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I99                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                        |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_fsm/start_seen                                                                                                                                                                                               |                3 |             10 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_gtrxreset_i                                                                                                                                                                                                                        |                1 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_4                                                                                                                                                                                                                                                   |                3 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/dclk_reset_rx_tmp__0                                                                                                                                                                            |                1 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_8                                                                                                                                                                                                                                                   |                1 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[3].data_register_/pipeline_inst/_wTxMuxSelectReady                                                                                               |                                                                                                                                                                                                                                                                                                                           |                2 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/swmja1gpy0ehdzii4_2199/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                    |                4 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/c7ud0a3glc4j520l_1331/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                    |                2 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_rx_rst/reset_sync1                                                                                                                                                                                  |                4 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/ready_reg/pipeline_inst/_wTxMuxSelectReady                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |                2 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/js0odib7whjcjno8t81z_1737/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                              |                4 |             10 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset_rising                                                                                                                                                                                           |                1 |             10 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_rx_sync_i/AS[0]                                                                                                                                                                   |                1 |             10 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                        |                1 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/m92a3pe2k81oxx8mv9bj281_1496/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                 |                2 |             10 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset_rising                                                                                                                                                                                           |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0[0]                                                                                                                                                       |                1 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/b5kuvdeggv1q86en2dieqs20dgr3_1178/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                           |                2 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reg_inst/chnl_output_register/pipeline_inst/SS[0]                                                                                                                                                                                                              |                3 |             10 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_pull_reset_rising                                                                                                                                                                                             |                1 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                               |                4 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_rx_rst/reset_sync1                                                                                                                                                                                  |                3 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_fsm/start_seen                                                                                                                                                                                               |                3 |             10 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                                 | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                 |                2 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                         | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/index                                                                                                                                                                                                                        | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                                                                                                                                  |                2 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/fifo/info_fifo_wr_en                                                                                                                                                                                   | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/reset_gen/sync_rx_rst/reset_sync1                                                                                                                                                                                 |                3 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/fifo/fifo_rd_en                                                                                                                                                                                        | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                1 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                         | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/index                                                                                                                                                                                                                        | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                                                                                                                                  |                2 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                                                          | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_2                                                                                                                                                                                                                               |                4 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/OutCnt_0[5]                                                                                                                                                                             |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/dclk_reset_rx_tmp__0                                                                                                                                                                            |                1 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                         | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/index                                                                                                                                                                                                                        | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                                                                                                                                  |                2 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                         | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/index                                                                                                                                                                                                                        | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                                                                                                                                  |                2 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/reset_gen/int_rx_rst_async__0                                                                                                                                                                                     |                1 |             10 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/ErrorCheck_inst/valid_i1                                                                                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2_reset                                                                                                                                                                                                               |                2 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_sm/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                2 |             10 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                        |                1 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                         | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/index                                                                                                                                                                                                                        | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                                                                                                                                  |                1 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                         | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/index                                                                                                                                                                                                                        | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                                                                                                                                  |                2 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                         | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index                                                                                                                                                                                                                        | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                                                                                                                                  |                2 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                         | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/index                                                                                                                                                                                                                        | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                                                                                                                                  |                1 |             10 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_pull_reset_rising                                                                                                                                                                                             |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0[0]                                                                                                                                                       |                1 |             10 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                                                          | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_7                                                                                                                                                                                                                               |                2 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I99                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/qplllock_rxusrclk2_sync_i/AR[0]                                                                                                                                                                                                        |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_areset_sync_i/AS[0]                                                                                                                                                                     |                1 |             10 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[9]_0                                                                                                                                                                           |                4 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[1].in_arb_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                             | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                         |                2 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[25]_0                                                                                                                                                                          |                3 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[17]_0                                                                                                                                                                          |                6 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[1].in_arb_fifo/fifo/wr_en02_out                                                                                                                                                                                                                            | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                         |                1 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[7]_0[0]                                                                                                                                                                        |                4 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[0].in_arb_fifo/fifo/wr_en0                                                                                                                                                                                                                                 | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                         |                2 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/js0odib7whjcjno8t81z_1737/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                6 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[25]_0                                                                                                                                                                          |                3 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[0].in_arb_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                             | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                         |                1 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/pause_tdata[48]_i_1_n_0                                                                                                                                                                          | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/pause_tdata[63]_i_1_n_0                                                                                                                                                                                 |                2 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[7]_0[0]                                                                                                                                                                       |                2 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_ber_count0                                                                  | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/SR[0]                                                     |                2 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_slip_done_cnt[4]_i_1_n_0                      |                1 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[25]_0                                                                                                                                                                         |                4 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[9]_0                                                                                                                                                                          |                4 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[9]_0                                                                                                                                                                           |                5 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[7]_0[0]                                                                                                                                                                        |                3 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/FifoReader_inst/RemCnt[5]_i_1__0_n_0                                                                                                                                                             | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2_reset                                                                                                                                                                                                               |                3 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/m92a3pe2k81oxx8mv9bj281_1496/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                6 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/FifoReader_inst/BufCnt[5]_i_1__1_n_0                                                                                                                                                             | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2_reset                                                                                                                                                                                                               |                4 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DscFifo_inst/DscFifoRdVal                                                                                                                                                                        | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2_reset                                                                                                                                                                                                               |                2 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/pause_tdata[48]_i_1_n_0                                                                                                                                                                          | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/pause_tdata[63]_i_1_n_0                                                                                                                                                                                 |                2 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rs_sm/col_cnt[6]_i_2_n_0                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rs_sm/next_rs_state1                                                                                                                                                                                               |                2 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/FifoReader_inst/BufCnt[5]_i_1_n_0                                                                                                                                                                | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0_reset                                                                                                                                                                                                               |                5 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_ber_count0                                                                  | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/SR[0]                                                     |                2 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DscFifo_inst/DscFifoRdVal                                                                                                                                                                        | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0_reset                                                                                                                                                                                                               |                1 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[17]_0                                                                                                                                                                         |                5 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rs_sm/col_cnt[6]_i_2_n_0                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rs_sm/next_rs_state1                                                                                                                                                                                               |                3 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/c7ud0a3glc4j520l_1331/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |                6 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/b5kuvdeggv1q86en2dieqs20dgr3_1178/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |                5 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_ctrl_reg[0][0]               | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[7]_i_1_n_0                            |                2 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[25]_0                                                                                                                                                                          |                3 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[3].in_arb_fifo/fifo/wr_en06_out                                                                                                                                                                                                                            | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                         |                1 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[17]_0                                                                                                                                                                          |                6 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_1/valid_6                                                                                                                                                                                                      | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_1/MUX_TUPLE_control[25]_i_1_n_0                                                                                                                                                                                       |                3 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[17]_0                                                                                                                                                                          |                6 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[3].in_arb_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                             | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                         |                1 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[2].in_arb_fifo/fifo/wr_en04_out                                                                                                                                                                                                                            | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                         |                1 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[9]_0                                                                                                                                                                           |                4 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[2].in_arb_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                             | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                         |                1 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/frame_data_d1_reg[7]_0[0]                                                                                                                                                                        |                4 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/swmja1gpy0ehdzii4_2199/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |                5 |             12 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_ctrl_reg[0][0]                                            | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[7]_i_1_n_0                                                         |                2 |             12 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                    | control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                          |                2 |             12 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/WEA                                                                                                                                                                                                                         | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN                                                                                                                                                                                                                                                     |                2 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_cntl/pause_tdata[48]_i_1_n_0                                                                                                                                                                         | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_cntl/pause_tdata[63]_i_1_n_0                                                                                                                                                                                |                2 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/fifo/depth[5]_i_1_n_0                                                                                                                                                                                  | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                3 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth[5]_i_1_n_0                                                                                                                                                                                 | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                3 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/fifo_rd_en                                                                                                                                                                                                            | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                1 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/wr_en                                                                                                                                                                                                                 | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                1 |             12 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                  | control_sub_i/nf_mbsys/mbsys/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                  |                1 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rs_sm/col_cnt[6]_i_2_n_0                                                                                                                                                                                   | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rs_sm/next_rs_state1                                                                                                                                                                                              |                3 |             12 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/data_output/rTagCurr                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |                1 |             12 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_cnt[5]_i_1_n_0                                                   | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                                               |                2 |             12 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/sel                                                                             | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/b_lock_deassert_count[5]_i_1_n_0                                                       |                1 |             12 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_slip_done_cnt[4]_i_1_n_0                                                   |                1 |             12 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                         | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1_n_0                                                                                                                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                                                                                                                                  |                2 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleMerge_inst/shiftGlobalMask/p_0_in[6]                                                                                                                                                               |                2 |             12 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                         | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1__0_n_0                                                                                                                                                  | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                                                                                                                                  |                2 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/fifo/depth[5]_i_1_n_0                                                                                                                                                                                  | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                3 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/FifoWriter_inst/FifoWrCnt[5]_i_1__0_n_0                                                                                                                                                                 |                4 |             12 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_slip_done_cnt[4]_i_1_n_0                                                   |                1 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth[5]_i_1_n_0                                                                                                                                                                                 | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                3 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                             | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                         |                2 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/wr_en08_out                                                                                                                                                                                                                            | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                         |                1 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/fifo/depth[5]_i_1_n_0                                                                                                                                                                                  | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                3 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | proc_sys_reset_i/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                 | proc_sys_reset_i/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                 |                1 |             12 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_slip_done_cnt[4]_i_1_n_0                                                   |                1 |             12 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/sel                                                                             | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/b_lock_deassert_count[5]_i_1_n_0                                                       |                1 |             12 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_cnt[5]_i_1_n_0                                                   | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                                               |                2 |             12 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/E[0]                                                                                                                                                           | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                1 |             12 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/wWrEn                                                                                                                                      | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                2 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                6 |             12 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/wRdEn                                                                                                                                                          | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                3 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/fifo_rd_en                                                                                                                                                                                                            | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/wr_en                                                                                                                                                                                                                 | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |             12 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/wWrEn                                                                                                                                      | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                2 |             12 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                    | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                     |                4 |             12 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                    | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                                                   |                2 |             12 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_ctrl_reg[0][0]                                            | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[7]_i_1_n_0                                                         |                3 |             12 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                    | control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                          |                2 |             12 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/data_output/rShift                                                                                                                                                                                                                         | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_12                                                                                                                                                                                                                                                  |                1 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth[5]_i_1_n_0                                                                                                                                                                                | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |                3 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/wr_en                                                                                                                                                                                                                 | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |             12 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                                               | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |                1 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_ber_count0                                                                  | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/SR[0]                                                     |                1 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/input_fifo/fifo/fifo_rd_en                                                                                                                                                                                                           | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |                1 |             12 |
|  xlnx_opt_                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]                                                                                                                                                                                                                                                          |                3 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/pause_tdata[48]_i_1_n_0                                                                                                                                                                          | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/pause_tdata[63]_i_1_n_0                                                                                                                                                                                 |                2 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                4 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |                4 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/fifo_rd_en                                                                                                                                                                                                            | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rs_sm/col_cnt[6]_i_2_n_0                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rs_sm/next_rs_state1                                                                                                                                                                                               |                3 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/FifoWriter_inst/FifoWrCnt[5]_i_1_n_0                                                                                                                                                                    |                1 |             12 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                                               | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5][0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |                2 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/OutCnt_0[5]                                                                                                                                                                             |                2 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/FifoReader_inst/RemCnt[5]_i_1_n_0                                                                                                                                                                | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0_reset                                                                                                                                                                                                               |                2 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_cnt[5]_i_1_n_0                      | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                  |                2 |             12 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                                               | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                1 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/fifo/depth[5]_i_1_n_0                                                                                                                                                                                 | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |                3 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/input_fifo/fifo/wr_en                                                                                                                                                                                                                | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |                1 |             12 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_sh_cnt[5]_i_1_n_0                                                   | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/SR[0]                                                                               |                3 |             12 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/sel                                                                             | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/b_lock_deassert_count[5]_i_1_n_0                                                       |                1 |             12 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_ctrl_reg[0][0]                                            | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_ctrl_out[7]_i_1_n_0                                                         |                2 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                5 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_ber_count0                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/SR[0]                        |                2 |             12 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth[5]_i_1_n_0                                                                                                                                                                                 | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                3 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/sel                                                | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/b_lock_deassert_count[5]_i_1_n_0                          |                1 |             12 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I99                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0                                             |                4 |             14 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I99                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                      |                1 |             14 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_3                                                              |                2 |             14 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I99                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0                                                                          |                2 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/data_i4[24]_i_1_n_0                                                                                                                                                         |                2 |             14 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I99                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                                   |                1 |             14 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I99                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0                                                                          |                2 |             14 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I99                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                                   |                1 |             14 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I99                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0                                                                          |                3 |             14 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_3                                                                                           |                2 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupFifo_inst/empty2_out                                                                                                                                                                          | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0_reset                                                                                                                                                                                                               |                3 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/Cnt_reg[11]_0                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/Cnt_reg[11]                                                                                                                                                                             |                2 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/MUX_PKT_VLD                                                                                                                                                                                                  | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/FifoWriter_inst/PktSize_r0[5]_i_1_n_0                                                                                                                                                                   |                2 |             14 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_3                                                                                           |                2 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataShift_inst/selectShifter/p_1_in[7]                                                                                                                                                                  |                1 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataShift_inst/SR[0]                                                                                                                                                                                    |                2 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/FifoReader_inst/data_i4_reg[7][3]                                                                                                                                                                       |                1 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/FifoWriter_inst/FifoWrPad[6]_i_1__0_n_0                                                                                                                                                                 |                3 |             14 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                      |                2 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertCountBeforeStart[3]                                                                                                                                                               |                2 |             14 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/idle_mux_now[7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                1 |             14 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                                                          | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_8                                                                                                                                                                                                                               |                5 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/FifoReader_inst/FSM_onehot_FSM_state[6]_i_1__0_n_0                                                                                                                                               | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2_reset                                                                                                                                                                                                               |                5 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/FifoReader_inst/CycleCnt[6]_i_1__0_n_0                                                                                                                                                           | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2_reset                                                                                                                                                                                                               |                6 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/Q[3]                                                                                                                                                                                    |                4 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/insertMaskShiftUp/data_i4[14]_i_1_n_0                                                                                                                                                   |                1 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/insertMaskShiftDn/data_i4[24]_i_1_n_0                                                                                                                                                   |                1 |             14 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/axis_riffa_fifo/fifo/E[0]                                                                                                                                                                                                       | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_3                                                                                                                                                                                                                                                   |                2 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleShift_inst/insertMaskShiftDn/data_i4[24]_i_1_n_0                                                                                                                                                   |                3 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/FifoWriter_inst/FifoWrPad[6]_i_1_n_0                                                                                                                                                                    |                3 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleShift_inst/insertMaskShiftUp/data_i4[14]_i_1_n_0                                                                                                                                                   |                1 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleShift_inst/InsertCountBeforeStart[3]                                                                                                                                                               |                3 |             14 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                   | control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                                                          |                2 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataShift_inst/SR[0]                                                                                                                                                                                    |                2 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataShift_inst/selectShifter/p_1_in[7]                                                                                                                                                                  |                1 |             14 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_user/rx_axis_tkeep[7]_i_2_n_0                                                                                                                                                                         | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_user/rx_axis_tkeep[7]_i_1_n_0                                                                                                                                                                                |                3 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/LatencyBuffer_inst/rd_cnt_reg[0]_0[0]                                                                                                                                                            | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0_reset                                                                                                                                                                                                               |                2 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/mac_exact/mac_exact_t_Wrap_inst/mac_exact_t_IntTop_inst/mac_exact_t_Update_inst/Size_G                                                                                                                                                            | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_RESET_clk_lookup/Rst                                                                                                                                                                                                                                   |                2 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/depth[6]_i_1__3_n_0                                                                                                                                                                                                                    | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                         |                3 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/depth[6]_i_1_n_0                                                                                                                                                                                                      | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                3 |             14 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_crc_control/idle_mux_now[7]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                           |                2 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/FifoReader_inst/CycleCnt[6]_i_1_n_0                                                                                                                                                              | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0_reset                                                                                                                                                                                                               |                5 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/depth[6]_i_1_n_0                                                                                                                                                                                                      | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                3 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[3].in_arb_fifo/fifo/depth[6]_i_1__2_n_0                                                                                                                                                                                                                    | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                         |                3 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/mac_exact/mac_exact_t_Wrap_inst/mac_exact_t_IntTop_inst/mac_exact_t_Update_inst/Count_G                                                                                                                                                           | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_RESET_clk_lookup/Rst                                                                                                                                                                                                                                   |                3 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/FifoReader_inst/FSM_onehot_FSM_state[6]_i_1_n_0                                                                                                                                                  | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0_reset                                                                                                                                                                                                               |                4 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[2].in_arb_fifo/fifo/depth[6]_i_1__1_n_0                                                                                                                                                                                                                    | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                         |                3 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/fifo/depth[6]_i_1_n_0                                                                                                                                                                                                      | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                3 |             14 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/idle_mux_now[7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                1 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[1].in_arb_fifo/fifo/depth[6]_i_1__0_n_0                                                                                                                                                                                                                    | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                         |                3 |             14 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_3                                                                                           |                1 |             14 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_user/rx_axis_tkeep[7]_i_2_n_0                                                                                                                                                                         | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_user/rx_axis_tkeep[7]_i_1_n_0                                                                                                                                                                                |                3 |             14 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_user/rx_axis_tkeep[7]_i_2_n_0                                                                                                                                                                         | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_user/rx_axis_tkeep[7]_i_1_n_0                                                                                                                                                                                |                2 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[0].in_arb_fifo/fifo/depth[6]_i_1_n_0                                                                                                                                                                                                                       | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                         |                3 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/input_fifo/fifo/depth[6]_i_1_n_0                                                                                                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |                3 |             14 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_user/rx_axis_tkeep[7]_i_2_n_0                                                                                                                                                                        | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_user/rx_axis_tkeep[7]_i_1_n_0                                                                                                                                                                               |                3 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/sel                                                                                                                                                                              | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/Cnt_reg[11]                                                                                                                                                                             |                2 |             14 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/idle_mux_now[7]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                2 |             14 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I99                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                                   |                1 |             14 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/LatencyBuffer_inst/E[0]                                                                                                                                                                          | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0_reset                                                                                                                                                                                                               |                2 |             14 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c7_reg[7]_0[0]                                                        |                4 |             16 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_ctrl_reg[0][0]               | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c1_reg[7][0]                             |                3 |             16 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                                | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                                                                    |                1 |             16 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                              | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                                                                    |                2 |             16 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][2]                                           |                                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                            | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                                                                    |                2 |             16 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c5_reg[7][0]                                                          |                3 |             16 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                       | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                     |                2 |             16 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][0]                                           |                                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0_reg[7][0]                                                   | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c2_reg[7][0]                                                          |                5 |             16 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0_reg[7][0]                                                   | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/SR[0]                                                                          |                4 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d2[7]_i_1_n_0                                                                   |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                            | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c4_reg[7][0]                                                          |                4 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/rx_sample[3]_i_1_n_0                                                                                                                                                            | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_reset_rising_rxusrclk2                                                                                                             |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c5_reg[7][0]                             |                5 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c7_reg[7]_0[0]                           |                2 |             16 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0_reg[7][0]                      | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/SR[0]                                             |                3 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0_reg[7][0]                      | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c2_reg[7][0]                             |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][0]              |                                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][2]              |                                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                            | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c6_reg[7][0]                                                          |                3 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_ctrl_reg[0][0]               | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                             |                4 |             16 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_ctrl_reg[0][0]                                            | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c3_reg[7][0]                                                          |                4 |             16 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                          | control_sub_i/nf_mbsys/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                           |                2 |             16 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_ctrl_reg[0][0]                                            | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c1_reg[7][0]                                                          |                4 |             16 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                        | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                      |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_crc_control/frame_ctrl_d1_reg[7]                                                                                                                                                                            |                4 |             16 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_ctrl_reg[0][0]                                            | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                                                          |                4 |             16 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/rx_sample[3]_i_1_n_0                                                                                                                                                                                         | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_reset_rising_rxusrclk2                                                                                                                                          |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/cpu2ip_debug_reg[7]_i_1_n_0                                                                                                                                                                                                                | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                       |                1 |             16 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_ctrl_reg[0][0]                                            | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                                                          |                3 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/frame_ctrl_d1_reg[7]                                                                                                                                                                             |                4 |             16 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][2]                                           |                                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_valid_code1__11                                                               |                5 |             16 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][0]                                           |                                                                                                                                                                                                                                                                                                                           |                5 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/cpu2ip_debug_reg[15]_i_1_n_0                                                                                                                                                                                                               | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                       |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/cpu2ip_debug_reg[23]_i_1_n_0                                                                                                                                                                                                               | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                       |                1 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_valid_code1__11                                                               |                6 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1_clk_wiz_ip_en_clk                                                                                                   |                                                                                                                                                                                                                                                                                                                    | axi_clocking_i/clk_wiz_i/inst/reset_high                                                                                                                                                                                                                                                                                  |                1 |             16 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/rx_sample[3]_i_1_n_0                                                                                                                                                                                         | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_reset_rising_rxusrclk2                                                                                                                                          |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/cpu2ip_debug_reg[31]_i_1_n_0                                                                                                                                                                                                               | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                       |                2 |             16 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_ctrl_reg[0][0]                                            | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c1_reg[7][0]                                                          |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/cpu2ip_flip_reg[15]_i_1_n_0                                                                                                                                                                                                                | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                       |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/cpu2ip_flip_reg[23]_i_1_n_0                                                                                                                                                                                                                | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                       |                1 |             16 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c5_reg[7][0]                                                          |                4 |             16 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c7_reg[7]_0[0]                                                        |                4 |             16 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0_reg[7][0]                                                   | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/SR[0]                                                                          |                3 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/frame_ctrl_d1_reg[7]                                                                                                                                                                             |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/cpu2ip_flip_reg[31]_i_2_n_0                                                                                                                                                                                                                | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                       |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/cpu2ip_flip_reg[7]_i_1_n_0                                                                                                                                                                                                                 | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                       |                1 |             16 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0_reg[7][0]                                                   | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c2_reg[7][0]                                                          |                4 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/SR[0]                                                                                                                                                                                            |                6 |             16 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_ctrl_reg[0][0]                                            | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c1_reg[7][0]                                                          |                3 |             16 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c5_reg[7][0]                                                          |                3 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_ctrl_reg[0][0]               | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c3_reg[7][0]                             |                3 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]               | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c4_reg[7][0]                             |                4 |             16 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0_reg[7][0]                                                   | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/SR[0]                                                                          |                2 |             16 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0_reg[7][0]                                                   | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c2_reg[7][0]                                                          |                2 |             16 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][0]                                           |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_valid_code1__11                                                               |                7 |             16 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][2]                                           |                                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]               | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c6_reg[7][0]                             |                2 |             16 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/rx_sample[3]_i_1_n_0                                                                                                                                                                                         | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_reset_rising_rxusrclk2                                                                                                                                          |                2 |             16 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_ctrl_reg[0][0]                                            | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                                                          |                3 |             16 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c7_reg[7]_0[0]                                                        |                3 |             16 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                              |                3 |             16 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_ctrl_reg[0][0]                                            | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c3_reg[7][0]                                                          |                3 |             16 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                            | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c4_reg[7][0]                                                          |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/frame_ctrl_d1_reg[7]                                                                                                                                                                             |                4 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/SR[0]                                                                                                                                                                                            |                5 |             16 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                            | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c6_reg[7][0]                                                          |                2 |             16 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                            | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c6_reg[7][0]                                                          |                4 |             16 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                            | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c4_reg[7][0]                                                          |                5 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/SR[0]                                                                                                                                                                                            |                7 |             16 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_ctrl_reg[0][0]                                            | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c3_reg[7][0]                                                          |                4 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d5[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                                                                               |                4 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                                                                               |                3 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                              |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/fifo_rd_en                                                                                                                                                                                                            | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/wr_en                                                                                                                                                                                                                 | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d7[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d6[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                                                                               |                4 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d4[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d3[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d2[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                               |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d1[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d0[7]_i_1_n_0                                      |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_debug_reg[15]_i_1_n_0                                                                                                                                                                                                                                | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_debug_reg[23]_i_1_n_0                                                                                                                                                                                                                                | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                1 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/cpu2ip_flip_reg[15]_i_1_n_0                                                                                                                                                                                                                   | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/rqpkt_reg_clear_d_i_1_n_0                                                                                                                                                                                                                            |                3 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rTxState[7]_i_2_n_0                                                                                                                                                                                           | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/SR[0]                                                                                                                                                                                                               |                4 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/rState[7]_i_1__0_n_0                                                                                                                                                                                         | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                                                                                                                                        |                2 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/rState[7]_i_1_n_0                                                                                                                                                                                            | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                                                                                                                                        |                3 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rRxState[7]_i_1_n_0                                                                                                                                                                                           | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                                                                                                                                        |                3 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/cpu2ip_flip_reg[7]_i_1_n_0                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/rqpkt_reg_clear_d_i_1_n_0                                                                                                                                                                                                                            |                2 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                   | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/rqpkt_reg_clear_d_i_1_n_0                                                                                                                                                                                                                            |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/opahvod35l983u8qs_1615/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                 |                4 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/cpu2ip_flip_reg[23]_i_1_n_0                                                                                                                                                                                                                   | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/rqpkt_reg_clear_d_i_1_n_0                                                                                                                                                                                                                            |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_debug_reg[31]_i_1_n_0                                                                                                                                                                                                                                | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                1 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/cpu2ip_debug_reg[7]_i_1_n_0                                                                                                                                                                                                                   | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/rqpkt_reg_clear_d_i_1_n_0                                                                                                                                                                                                                            |                1 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/cpu2ip_debug_reg[31]_i_1_n_0                                                                                                                                                                                                                  | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/rqpkt_reg_clear_d_i_1_n_0                                                                                                                                                                                                                            |                2 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/cpu2ip_debug_reg[23]_i_1_n_0                                                                                                                                                                                                                  | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/rqpkt_reg_clear_d_i_1_n_0                                                                                                                                                                                                                            |                2 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/cpu2ip_debug_reg[15]_i_1_n_0                                                                                                                                                                                                                  | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/rqpkt_reg_clear_d_i_1_n_0                                                                                                                                                                                                                            |                2 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_6                                                                                                                                                                                                                                                   |                5 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o1                                                                                                                                                                                                                |                3 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                                                                               |                4 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/wr_en                                                                                                                                                                                                                 | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                                 | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                5 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_flip_reg[7]_i_1_n_0                                                                                                                                                                                                                                  | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d7[7]_i_1_n_0                                                                   |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d6[7]_i_1_n_0                                                                   |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d5[7]_i_1_n_0                                                                   |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d4[7]_i_1_n_0                                                                   |                                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/fifo_rd_en                                                                                                                                                                                                            | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_flip_reg[23]_i_1_n_0                                                                                                                                                                                                                                 | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                6 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_crc_control/SR[0]                                                                                                                                                                                           |                6 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d2[7]_i_1_n_0                                                                   |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d1[7]_i_1_n_0                                                                   |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d0[7]_i_1_n_0                                                                   |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                               |                1 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_error_block_count0                                                          | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/SR[0]                                                     |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_debug_reg[15]_i_1_n_0                                                                                                                                                                                                                                | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/wr_en                                                                                                                                                                                                                 | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_debug_reg[7]_i_1_n_0                                                                                                                                                                                                                                 | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_flip_reg[15]_i_1_n_0                                                                                                                                                                                                                                 | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_flip_reg[23]_i_1_n_0                                                                                                                                                                                                                                 | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                                 | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_flip_reg[7]_i_1_n_0                                                                                                                                                                                                                                  | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_frame_size/local_ifg_count_reg[9]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/fifo_rd_en                                                                                                                                                                                                            | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                3 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/rRxState[7]_i_1__0_n_0                                                                                                                                                                                        | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst                                                                                                                                                                                                                        |                5 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                               |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                               |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_debug_reg[15]_i_1_n_0                                                                                                                                                                                                                                | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_debug_reg[23]_i_1_n_0                                                                                                                                                                                                                                | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_debug_reg[31]_i_1_n_0                                                                                                                                                                                                                                | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_debug_reg[7]_i_1_n_0                                                                                                                                                                                                                                 | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_flip_reg[15]_i_1_n_0                                                                                                                                                                                                                                 | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[15]                                                                                                                                                                        |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[9]                                                                                                                                                                         |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[7]                                                                                                                                                                         |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[8]                                                                                                                                                                         |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[10]                                                                                                                                                                        |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[11]                                                                                                                                                                        |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[12]                                                                                                                                                                        |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[13]                                                                                                                                                                        |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[14]                                                                                                                                                                        |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[6]                                                                                                                                                                         |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[16]                                                                                                                                                                        |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[17]                                                                                                                                                                        |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[18]                                                                                                                                                                        |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[19]                                                                                                                                                                        |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[20]                                                                                                                                                                        |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[21]                                                                                                                                                                        |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[22]                                                                                                                                                                        |                1 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                                                          | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_10                                                                                                                                                                                                                              |                4 |             16 |
|  xlnx_opt_                                                                                                                                                  | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                         | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                    |                2 |             16 |
|  xlnx_opt_                                                                                                                                                  | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                        | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                   |                3 |             16 |
|  xlnx_opt_                                                                                                                                                  | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                        | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                   |                2 |             16 |
| ~control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                                                                       | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/FifoReader_inst/shift_i4_reg[4][3]                                                                                                                                                                      |                2 |             16 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                                                                       | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                                               | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                                       |                                                                                                                                                                                                                                                                                                                           |                7 |             16 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                                               | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[23]                                                                                                                                                                        |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/p_0_in0                                                                                                                                                                                 |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[0]                                                                                                                                                                         |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[1]                                                                                                                                                                         |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[2]                                                                                                                                                                         |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[3]                                                                                                                                                                         |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[4]                                                                                                                                                                         |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[5]                                                                                                                                                                         |                1 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tag_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                       | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tag_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                  |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleMerge_inst/WindowMask_inv_2_reg_n_0_[3]                                                                                                                                                            |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleMerge_inst/WindowMask_inv_2_reg_n_0_[4]                                                                                                                                                            |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleMerge_inst/WindowMask_inv_2_reg_n_0_[5]                                                                                                                                                            |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleMerge_inst/WindowMask_inv_2_reg_n_0_[6]                                                                                                                                                            |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleMerge_inst/WindowMask_inv_2_reg_n_0_[7]                                                                                                                                                            |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleMerge_inst/WindowMask_inv_2_reg_n_0_[8]                                                                                                                                                            |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleMerge_inst/WindowMask_inv_2_reg_n_0_[9]                                                                                                                                                            |                2 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/axis_riffa_fifo/fifo/depth[7]_i_1_n_0                                                                                                                                                                                           | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_4                                                                                                                                                                                                                                                   |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleMerge_inst/WindowMask_inv_2_reg_n_0_[2]                                                                                                                                                            |                3 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                         | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                    |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleShift_inst/p_0_in0                                                                                                                                                                                 |                2 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/WEA                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/data_output/rWords[6]_i_1__3_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/rTxState[7]_i_2__0_n_0                                                                                                                                                                                        | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/SR[0]                                                                                                                                                                                                               |                3 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxReq/rState[7]_i_1__2_n_0                                                                                                                                                                                         | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst                                                                                                                                                                                                                        |                2 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxReq/rState[7]_i_1__1_n_0                                                                                                                                                                                         | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst                                                                                                                                                                                                                        |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/FifoReader_inst/shift_i4_reg[4][3]                                                                                                                                                                      |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[24]                                                                                                                                                                        |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[25]                                                                                                                                                                        |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[26]                                                                                                                                                                        |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[27]                                                                                                                                                                        |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[28]                                                                                                                                                                        |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[29]                                                                                                                                                                        |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[30]                                                                                                                                                                        |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/InsertMask_7[31]                                                                                                                                                                        |                3 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d3[7]_i_1_n_0                                                                   |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                                                          | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_2                                                                                                                                                                                                                               |                5 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleMerge_inst/WindowMask_inv_2_reg_n_0_[0]                                                                                                                                                            |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleMerge_inst/WindowMask_inv_2_reg_n_0_[10]                                                                                                                                                           |                4 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleMerge_inst/WindowMask_inv_2_reg_n_0_[11]                                                                                                                                                           |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleMerge_inst/WindowMask_inv_2_reg_n_0_[12]                                                                                                                                                           |                4 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleMerge_inst/WindowMask_inv_2_reg_n_0_[13]                                                                                                                                                           |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleMerge_inst/WindowMask_inv_2_reg_n_0_[1]                                                                                                                                                            |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[135]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/ErrorCheck_inst/cycle_i00                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/ErrorCheck_inst/vldSent                                                                                                                                                                                             |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_1/ErrorCheck_inst/E[0]                                                                                                                                                                                         | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_1/ErrorCheck_inst/SR[0]                                                                                                                                                                                               |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d7[7]_i_1_n_0                                                                   |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d6[7]_i_1_n_0                                                                   |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[103]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[111]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[119]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[127]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                               |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[143]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[151]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[159]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[167]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[175]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[183]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[191]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[24]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[16]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[17]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[18]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_debug_reg[23]_i_1_n_0                                                                                                                                                                                                                                | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[20]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[21]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[22]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[23]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[199]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[25]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[26]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[27]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[28]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[29]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[30]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[31]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataMux_inst/E[0]                                                                                                                                                                                | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataMux_inst/SR[0]                                                                                                                                                                                      |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d1[7]_i_1_n_0                                                                   |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[95]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d5[7]_i_1_n_0                                                                   |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d4[7]_i_1_n_0                                                                   |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d3[7]_i_1_n_0                                                                   |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d2[7]_i_1_n_0                                                                   |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/FifoWriter_inst/E[0]                                                                                                                                                                             | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2_reset                                                                                                                                                                                                               |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/FifoWriter_inst/wr_cnt_reg[7][0]                                                                                                                                                                 | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2_reset                                                                                                                                                                                                               |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/LatencyBuffer_inst/E[0]                                                                                                                                                                          | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2_reset                                                                                                                                                                                                               |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[87]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/LatencyBuffer_inst/rd_val_1_reg[0]                                                                                                                                                               | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2_reset                                                                                                                                                                                                               |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupFifo_inst/empty2_out                                                                                                                                                                          | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2_reset                                                                                                                                                                                                               |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupFifo_inst/wr_cnt                                                                                                                                                                              | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2_reset                                                                                                                                                                                                               |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d0[7]_i_1_n_0                                                                   |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_error_block_count0                                                          | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/SR[0]                                                     |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyParser/MyParser_t_inst/stage_0/tupleForward_inst/E[0]                                                                                                                                                                                           | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyParser/MyParser_t_inst/stage_0/tupleForward_inst/SR[0]                                                                                                                                                                                                 |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/local_ifg_count_reg[9]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/tx_xgmii_valid_code1__11                                  |                8 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[31]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[207]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[215]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[223]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[231]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[239]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[23]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[247]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[255]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[19]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[39]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[47]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[55]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[63]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[71]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[79]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/BufDat[7]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d4[7]_i_1_n_0                                                                   |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/cpu2ip_debug_reg[7]_i_1_n_0                                                                                                                                                                                                                          | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                   |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/cpu2ip_flip_reg[15]_i_1_n_0                                                                                                                                                                                                                          | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                   |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/cpu2ip_flip_reg[23]_i_1_n_0                                                                                                                                                                                                                          | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                   |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                          | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                   |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/cpu2ip_flip_reg[7]_i_1_n_0                                                                                                                                                                                                                           | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                   |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d7[7]_i_1_n_0                                                                   |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d6[7]_i_1_n_0                                                                   |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d5[7]_i_1_n_0                                                                   |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/cpu2ip_debug_reg[31]_i_1_n_0                                                                                                                                                                                                                         | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                   |                1 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d3[7]_i_1_n_0                                                                   |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d1[7]_i_1_n_0                                                                   |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/tx_pcs_i/tx_encoder_i/d0[7]_i_1_n_0                                                                   |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_error_block_count0                                                          | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/SR[0]                                                     |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/local_ifg_count_reg[9]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/mac_exact/mac_exact_t_Wrap_inst/mac_exact_t_IntTop_inst/mac_exact_t_Update_inst/Addr_G                                                                                                                                                            | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_RESET_clk_lookup/Rst                                                                                                                                                                                                                                   |                6 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_debug_reg[15]_i_1_n_0                                                                                                                                                                                                                       | nf_datapath_0/input_arbiter_drr_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                               |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/input_fifo/fifo/fifo_rd_en                                                                                                                                                                                                           | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_debug_reg[31]_i_1_n_0                                                                                                                                                                                                                                | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_debug_reg[7]_i_1_n_0                                                                                                                                                                                                                                 | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_flip_reg[15]_i_1_n_0                                                                                                                                                                                                                                 | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_flip_reg[23]_i_1_n_0                                                                                                                                                                                                                                 | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                                 | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                4 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/cpu2ip_flip_reg[7]_i_1_n_0                                                                                                                                                                                                                                  | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                          |                3 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/local_ifg_count_reg[9]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                           |                4 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[14]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/input_fifo/fifo/wr_en                                                                                                                                                                                                                | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |                2 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                               |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                              |                3 |             16 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_error_block_count0                             | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/SR[0]                        |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyParser/MyParser_t_inst/stage_0/ErrorCheck_inst/cycle_i00                                                                                                                                                                                        | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyParser/MyParser_t_inst/stage_0/ErrorCheck_inst/vldSent                                                                                                                                                                                                 |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/cpu2ip_debug_reg[15]_i_1_n_0                                                                                                                                                                                                                         | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                   |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/cpu2ip_debug_reg[23]_i_1_n_0                                                                                                                                                                                                                         | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/pktin_reg_clear_d_i_1_n_0                                                                                                                                                                                                                                   |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[4]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[15]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[13]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[12]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[11]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[10]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[8]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[7]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[9]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[6]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[5]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[3]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[2]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[1]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_debug_reg[23]_i_1_n_0                                                                                                                                                                                                                       | nf_datapath_0/input_arbiter_drr_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                               |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_flip_reg[31]_i_2_n_0                                                                                                                                                                                                                        | nf_datapath_0/input_arbiter_drr_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                               |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_debug_reg[31]_i_1_n_0                                                                                                                                                                                                                       | nf_datapath_0/input_arbiter_drr_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                               |                4 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_debug_reg[7]_i_1_n_0                                                                                                                                                                                                                        | nf_datapath_0/input_arbiter_drr_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                               |                2 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_flip_reg[15]_i_1_n_0                                                                                                                                                                                                                        | nf_datapath_0/input_arbiter_drr_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                               |                1 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_flip_reg[7]_i_1_n_0                                                                                                                                                                                                                         | nf_datapath_0/input_arbiter_drr_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                               |                3 |             16 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_flip_reg[23]_i_1_n_0                                                                                                                                                                                                                        | nf_datapath_0/input_arbiter_drr_v1_0/inst/arbiter_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                               |                4 |             16 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/data_output/rDataAddr                                                                                                                                                                                                                      | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_11                                                                                                                                                                                                                                                  |                3 |             18 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1                                                                                                                                                                                  |                5 |             18 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_ctrl_reg[0][0]                                            |                                                                                                                                                                                                                                                                                                                           |                7 |             18 |
|  xlnx_opt_                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                    |                2 |             18 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/poss_ifg_count_reg[0]                                                                                                                                                                      | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/poss_ifg_count0_in[0]                                                                                                                                                                             |                3 |             18 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/poss_ifg_count_reg[0]                                                                                                                                                                      | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/poss_ifg_count0_in[0]                                                                                                                                                                             |                4 |             18 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/poss_ifg_count_reg[0]                                                                                                                                                                      | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/poss_ifg_count0_in[0]                                                                                                                                                                             |                4 |             18 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1                                                                                                                                                                                 |                6 |             18 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_ctrl_reg[0][0]                                            |                                                                                                                                                                                                                                                                                                                           |                6 |             18 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                    |                2 |             18 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1                                                                                                                                                                                  |                4 |             18 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tag_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                  |                2 |             18 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                   |                2 |             18 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                   |                2 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                               |                2 |             18 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_ctrl_reg[0][0]               |                                                                                                                                                                                                                                                                                                                           |                5 |             18 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                                                          | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_9                                                                                                                                                                                                                               |                5 |             18 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                               |                2 |             18 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_ctrl_reg[0][0]                                            |                                                                                                                                                                                                                                                                                                                           |                4 |             18 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/sel                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                2 |             18 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_frame_size/poss_ifg_count_reg[0]                                                                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_frame_size/poss_ifg_count0_in[0]                                                                                                                                                                            |                3 |             18 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1                                                                                                                                                                                  |                6 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/oj2td70xf6wz5m72ajlah_1604/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                |                3 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/ggjzmw7s37dnhqfjulc45cshnuvg43rs_679/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                   |                3 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/os3j3wuc171cd5g8tzzg2l0tn_198/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                          |                3 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/gbywolr6qk8glwd7gxg82icb10lcv41_2423/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                |                3 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/r0met5bid24nj6f66pnbbl6gei22wtos_2050/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                  |                3 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/n5fmkwagi1ff97wcpimrtcv46sr1okx2_210/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                |                3 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_BRIDGER_for_mac_exact_tuple_in_request/myfifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                             |                4 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_BRIDGER_for_mac_exact_tuple_in_request/myfifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                         |                4 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/input_fifo/fifo/depth[8]_i_1_n_0                                                                                                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |                3 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/s4ejuwwnn55i97fnk2e5t_1759/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                |                3 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/gur44n40lo7csvo0_281/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                   |                3 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/ay87gltlyqsube5h6c4aa4bs62e7d_983/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                         |                3 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/depth[8]_i_1_n_0                                                                                                                                                                                                      | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                3 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/w10sc8x6603ciejyq8j89gqrrvt208_171/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                        |                3 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/terde74d3mcv759jpmbeh9jd5ia1uy_2513/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                       |                3 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/e1el57q05r81ibzlt98mdo6jj_341/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                             |                4 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/depth[8]_i_1_n_0                                                                                                                                                                                                      | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                3 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/p7bisww0xg2n48dnpw1gbvw5tuxosc_1547/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                      |                3 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/wv0d55iktz9uwrn5j116pb2sqpn20u_216/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                       |                6 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/depth[8]_i_1_n_0                                                                                                                                                                                                      | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                3 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/yxcr9j80idvdpemwknopq2hs7_921/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                          |                3 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/oavvy4nxhv8yvicd_801/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                |                4 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/pkr77chel9mc39d1mxnn_596/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                              |                3 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/eicucsjlzb7nmdzhc2_753/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                              |                3 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/q93yuat7lmneria8gkb5hufqig226_1112/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                    |                3 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/s3m2ew5ti6plj4ej7anr_740/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                            |                4 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/x3xlh34bispp6kyj_1125/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                  |                2 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/mm56uu857tzndyb8c52rq0x7_663/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                        |                4 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/b0b0zb12nddwvuropcqcnjy1viv0c_1539/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                     |                3 |             18 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/PktFifo_inst/RAM/data_i4_reg[97]                                                                                                                                                                        |                5 |             20 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/_rState                                                                                                                                                                                                      | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/rRst                                                                                                                                                                                                                        |                3 |             20 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                    | control_sub_i/nf_mbsys/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                           |                4 |             20 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]                                                                                                                                                                                                                                                          |                4 |             20 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                                               | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                4 |             20 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/gen_stages[1].rData_reg[1][4]_0[0]                                                                                                                                 | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][4]_0                                                                                                                   |                4 |             20 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[26]_i_1_n_0      |                3 |             20 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                    |                3 |             20 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[26]_i_1_n_0                                   |                4 |             20 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tag_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                  |                2 |             20 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                                                                                                                  | control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                                                                                                                            |                3 |             20 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[4][0]                                                                                                                  | control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                                                                                                                            |                3 |             20 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/PktFifo_inst/RAM/data_i4_reg[97]_0                                                                                                                                                                      |                6 |             20 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/PktFifo_inst/RAM/data_i4_reg[97]_1                                                                                                                                                                      |                5 |             20 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[26]_i_1_n_0                                   |                3 |             20 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/PktFifo_inst/RAM/rd_data_i[259]                                                                                                                                                                         |                5 |             20 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/PktFifo_inst/RAM/rd_data_i[298]                                                                                                                                                                         |                7 |             20 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/PktFifo_inst/RAM/rd_data_i[401]                                                                                                                                                                         |                3 |             20 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/_rState                                                                                                                                                                                                      | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst                                                                                                                                                                                                                        |                3 |             20 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/fifo_rd_en                                                                                                                                                                                                   | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_2                                                                                                                                                                                                                                                   |                3 |             20 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/wr_en0                                                                                                                                                                                                       | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_2                                                                                                                                                                                                                                                   |                2 |             20 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[26]_i_1_n_0                                   |                3 |             20 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]                                                                                                                                                                                                                                 |                4 |             20 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/mac_exact/mac_exact_t_Wrap_inst/mac_exact_t_IntTop_inst/mac_exact_t_Update_inst/UpdateValueOut[9]_i_1_n_0                                                                                                                                         | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_RESET_clk_lookup/Rst                                                                                                                                                                                                                                   |                2 |             20 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rAckCount[9]_i_1_n_0                                                                                                                                                                                                 |                3 |             20 |
|  xlnx_opt_                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                   |                3 |             20 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                      |                4 |             20 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                      |                3 |             20 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                      |                3 |             20 |
|  xlnx_opt_                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                    |                2 |             20 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                6 |             20 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                                                                                                                            |                4 |             20 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                      |                6 |             20 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                5 |             20 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                                 | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                                                                    |                2 |             20 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                      |                3 |             20 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                                 | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                                                                    |                4 |             20 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |                5 |             20 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                      |                3 |             20 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/E[0]                                                                                                                                                                                                                                           | identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/SR[0]                                                                                                                                                                                                                                                 |                2 |             20 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                      |                5 |             20 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                      |                2 |             20 |
|  xlnx_opt_                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                   |                2 |             20 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/rAckCount[9]_i_1__0_n_0                                                                                                                                                                                              |                3 |             20 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                                                                                                                                                                                                          | identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/SR[0]                                                                                                                                                                                                                                                 |                3 |             20 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                              | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                          |                4 |             20 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                5 |             20 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I99                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_gt_common_block/AR[0]                                                                                                                                                                                             |                2 |             20 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                                                                                                                            |                4 |             20 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                                                          | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_7                                                                                                                                                                                                                               |                6 |             22 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/FifoWriter_inst/FifoWrDelta[11]_i_1__0_n_0                                                                                                                                                              |                3 |             22 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_watchdog_event__0                                                                                                                                                                               | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/SR[0]                                                                                                                                                                    |                4 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/fifo/depth[10]_i_1_n_0                                                                                                                                                                                            | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_8                                                                                                                                                                                                                                                   |                4 |             22 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_ctrl_reg[0][0]                                            | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |                5 |             22 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_ctrl_reg[0][0]                                            | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |                5 |             22 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[0].metadata_fifo/fifo/metadata_wr_en[0]                                                                                                                                                                                                                  | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                2 |             22 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/mac_exact/mac_exact_t_Wrap_inst/mac_exact_t_IntTop_inst/mac_exact_t_Lookup_inst/p_0_in                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |                8 |             22 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                         | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                          |                7 |             22 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/mac_exact/mac_exact_t_Wrap_inst/mac_exact_t_IntTop_inst/mac_exact_t_Update_inst/E[0]                                                                                                                                                              | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_RESET_clk_lookup/Rst                                                                                                                                                                                                                                   |                3 |             22 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_watchdog_event__0                                                                                                                                                                               | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/SR[0]                                                                                                                                                                    |                3 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxReq/rAckCount[10]_i_1__2_n_0                                                                                                                                                                                            |                3 |             22 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_ctrl_reg[0][0]               | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                              |                4 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxReq/rAckCount[10]_i_1__1_n_0                                                                                                                                                                                            |                3 |             22 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event__0                                                                                                                                                  | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/SR[0]                                                                                                                                       |                4 |             22 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[0].metadata_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                         | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                2 |             22 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[4].metadata_fifo/fifo/metadata_wr_en[4]                                                                                                                                                                                                                  | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                2 |             22 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[1].metadata_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                         | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                3 |             22 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[1].metadata_fifo/fifo/metadata_wr_en[1]                                                                                                                                                                                                                  | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                4 |             22 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].metadata_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                         | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                4 |             22 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].metadata_fifo/fifo/metadata_wr_en[2]                                                                                                                                                                                                                  | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                3 |             22 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[3].metadata_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                         | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                2 |             22 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[3].metadata_fifo/fifo/metadata_wr_en[3]                                                                                                                                                                                                                  | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                2 |             22 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_ctrl_reg[0][0]                                            | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |                6 |             22 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[4].metadata_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                         | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                3 |             22 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_watchdog_event__0                                                                                                                                                                               | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/SR[0]                                                                                                                                                                    |                3 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reg_inst/chnl_output_register/pipeline_inst/gen_stages[1].rData[1][59]_i_1_n_0                                                                                                                                                                                 |                4 |             22 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                    | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                          |                4 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reg_inst/rxr_input_register/pipeline_inst/gen_stages[1].rData_reg[1][62]                                                                                                                                                                                       |                6 |             22 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                    | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                              |                5 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/rAckCount[10]_i_1_n_0                                                                                                                                                                                               |                3 |             22 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/rAckCount[10]_i_1__0_n_0                                                                                                                                                                                            |                3 |             22 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                             | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                |                2 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/FifoWriter_inst/FifoWrDelta[11]_i_1_n_0                                                                                                                                                                 |                3 |             24 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/AR[0]                                                                                                                                                                                  |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[1].metadata_fifo/fifo/depth[0]_i_1__0_n_0                                                                                                                                                                                                                | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                            | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                               |                4 |             24 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_sm/cycle_count_int0                                                                                                                                                                                  | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_sm/cycle_count_int_reg[11]                                                                                                                                                                                  |                3 |             24 |
|  xlnx_opt_                                                                                                                                                  | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                 | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/AR[0]                                                                                                                                                                                   |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/axi_awready0                                                                                                                                                                                                                                                | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                                |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[0].metadata_fifo/fifo/depth[0]_i_1_n_0                                                                                                                                                                                                                   | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                3 |             24 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                            | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                               |                3 |             24 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/rqpkt_reg_clear_d_i_1_n_0                                                                                                                                                                                                                            |                4 |             24 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/AR[0]                                                                                                                                                                                  |                3 |             24 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/cycle_count_int0                                                                                                                                                                                   | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/cycle_count_int_reg[11]                                                                                                                                                                                   |                3 |             24 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/cycle_count_int0                                                                                                                                                                                   | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/cycle_count_int_reg[11]                                                                                                                                                                                   |                3 |             24 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                2 |             24 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/data_input/p_1_in                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/x3xlh34bispp6kyj_1125/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0                                                              |                                                                                                                                                                                                                                                                                                                           |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/axi_awready0                                                                                                                                                                                                                                                | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                                |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/axi_awready0                                                                                                                                                                                                                                         | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                         |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/s3m2ew5ti6plj4ej7anr_740/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0                                                                        |                                                                                                                                                                                                                                                                                                                           |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/FifoWriter_inst/Val_r1                                                                                                                                                                           | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/FifoWriter_inst/CycleCnt[0]_i_1__1_n_0                                                                                                                                                                  |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].metadata_fifo/fifo/depth[0]_i_1__1_n_0                                                                                                                                                                                                                | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[3].metadata_fifo/fifo/depth[0]_i_1__2_n_0                                                                                                                                                                                                                | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                3 |             24 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |                2 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/x3xlh34bispp6kyj_1125/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0                                                               |                                                                                                                                                                                                                                                                                                                           |                3 |             24 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/cc_eq_5                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/cc_eq_5                                                                                                                                                                                           |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[4].metadata_fifo/fifo/depth[0]_i_1__3_n_0                                                                                                                                                                                                                | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/x3xlh34bispp6kyj_1125/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0                                                              |                                                                                                                                                                                                                                                                                                                           |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/x3xlh34bispp6kyj_1125/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0                                                                 |                                                                                                                                                                                                                                                                                                                           |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/s3m2ew5ti6plj4ej7anr_740/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0                                                                        |                                                                                                                                                                                                                                                                                                                           |                3 |             24 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tag_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                               | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tag_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/AR[0]                                                                                                                                                                                 |                2 |             24 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                 | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/AR[0]                                                                                                                                                                                   |                2 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                             | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                |                2 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[4].output_fifo/fifo/wr_en[4]                                                                                                                                                                                                                             | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/valid_6_reg_n_0_[0]                                                                                                                                                                                          | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/MUX_EditCmd_remove[14]_i_1_n_0                                                                                                                                                                                      |                5 |             24 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_frame_size/cc_eq_5                                                                                                                                                                                   | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_frame_size/cc_eq_5                                                                                                                                                                                          |                3 |             24 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/cc_eq_5                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/cc_eq_5                                                                                                                                                                                           |                2 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/axi_awready0                                                                                                                                                                                                                                                | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                                |                2 |             24 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                3 |             24 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/s3m2ew5ti6plj4ej7anr_740/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0                                                                         |                                                                                                                                                                                                                                                                                                                           |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                             | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                |                2 |             24 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/cycle_count_int0                                                                                                                                                                                   | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/cycle_count_int_reg[11]                                                                                                                                                                                   |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                           |                3 |             24 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                             | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                |                3 |             24 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                4 |             24 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                2 |             24 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/_rMainState                                                                                                                                                                                                   | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst                                                                                                                                                                                                                        |                6 |             24 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/_rMainState                                                                                                                                                                                                   | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                                                                                                                                        |                5 |             24 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                             | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                |                4 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/FifoWriter_inst/Val_r1                                                                                                                                                                           | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/FifoWriter_inst/CycleCnt[0]_i_1_n_0                                                                                                                                                                     |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/axi_awready0                                                                                                                                                                                                                               | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                               |                4 |             24 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/wRdEn                                                                                                                                                                                                                      | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_7                                                                                                                                                                                                                                                   |                2 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/s3m2ew5ti6plj4ej7anr_740/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0                                                                           |                                                                                                                                                                                                                                                                                                                           |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/ay87gltlyqsube5h6c4aa4bs62e7d_983/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0                                        |                                                                                                                                                                                                                                                                                                                           |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/arbiter_cpu_regs_inst/axi_awready0                                                                                                                                                                                                                                       | nf_datapath_0/input_arbiter_drr_v1_0/inst/arbiter_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                       |                4 |             24 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/cc_eq_5                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/cc_eq_5                                                                                                                                                                                           |                2 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                             | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_intf/tx_info_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                |                2 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/FifoWriter_inst/Offset_r0[11]_i_1_n_0                                                                                                                                                                   |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/ay87gltlyqsube5h6c4aa4bs62e7d_983/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0                                      |                                                                                                                                                                                                                                                                                                                           |                3 |             24 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/E[0]                                                                                                                                                                                                                       | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_7                                                                                                                                                                                                                                                   |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/ay87gltlyqsube5h6c4aa4bs62e7d_983/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0                                     |                                                                                                                                                                                                                                                                                                                           |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/arbiter_cpu_regs_inst/axi_arready0                                                                                                                                                                                                                                       | nf_datapath_0/input_arbiter_drr_v1_0/inst/arbiter_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                       |                3 |             24 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/axi_awready0                                                                                                                                                                                                                                  | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                           |                2 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/ay87gltlyqsube5h6c4aa4bs62e7d_983/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0                                     |                                                                                                                                                                                                                                                                                                                           |                3 |             24 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/axi_arready0                                                                                                                                                                                                                                                | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                                |                3 |             26 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_size/frame_counter_int                                                                                                                                                                                | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_fsm/frame_counter_int0                                                                                                                                                                                       |                4 |             26 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_size/frame_counter_int                                                                                                                                                                               | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_fsm/frame_counter_int0                                                                                                                                                                                      |                4 |             26 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[58]_i_1_n_0                                   |                6 |             26 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | identifier/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/SR[0]                                                                                                                                                                                                                                                 |                5 |             26 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_decode/last_valid[2]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                7 |             26 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/v26keyzm8pjqvn3md1bx0l7v_448/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                |                6 |             26 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_decode/last_valid[2]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           |                7 |             26 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[4].output_fifo/fifo/depth[0]_i_1__8_n_0                                                                                                                                                                                                                  | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                4 |             26 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                    | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                           |                5 |             26 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[3].output_fifo/fifo/depth[0]_i_1__7_n_0                                                                                                                                                                                                                  | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                4 |             26 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_decode/last_valid[2]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                6 |             26 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/axi_arready0                                                                                                                                                                                                                                                | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                                |                3 |             26 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/depth[0]_i_1__6_n_0                                                                                                                                                                                                                  | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                4 |             26 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_size/frame_counter_int                                                                                                                                                                                | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_fsm/frame_counter_int0                                                                                                                                                                                       |                4 |             26 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[58]_i_1_n_0                                   |                4 |             26 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_size/frame_counter_int                                                                                                                                                                                | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_fsm/frame_counter_int0                                                                                                                                                                                       |                4 |             26 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[1].output_fifo/fifo/depth[0]_i_1__5_n_0                                                                                                                                                                                                                  | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                4 |             26 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/axi_arready0                                                                                                                                                                                                                                                | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                                |                3 |             26 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/m9quijnle2r6qybtzh9_895/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                |                7 |             26 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_decode/last_valid[2]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                7 |             26 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[0].output_fifo/fifo/depth[0]_i_1__4_n_0                                                                                                                                                                                                                  | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                4 |             26 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/sng5v8im6mgqay8jzd0kr_2611/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                               |                4 |             26 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/o3fva5k51f4nc6l9g_167/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                        |                5 |             26 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[58]_i_1_n_0      |                5 |             26 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[58]_i_1_n_0                                   |                4 |             26 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/s9hzfkl2aje37o0a6jiioy32ofya_916/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                5 |             26 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_33_15/SR[0]                       |                2 |             28 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/gbywolr6qk8glwd7gxg82icb10lcv41_2423/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                            |                5 |             28 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                                                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                                   |                3 |             28 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_33_15/SR[0]                                                    |                3 |             28 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                                                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                                   |                4 |             28 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                          | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                      |                6 |             28 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/n5fmkwagi1ff97wcpimrtcv46sr1okx2_210/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                            |                4 |             28 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_33_15/SR[0]                                                    |                2 |             28 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/E[0]                                   | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                                                      |                3 |             28 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/axi_arready0                                                                                                                                                                                                                                  | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                8 |             28 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/E[0]      | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                         |                5 |             28 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                                                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                                   |                5 |             28 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/E[0]                                   | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                                                      |                4 |             28 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_33_15/SR[0]                                                    |                4 |             28 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/E[0]                                   | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                                                      |                5 |             28 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/axi_arready0                                                                                                                                                                                                                                         | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                         |                2 |             28 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                            | control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/AR[0]                                                                                                                                                                              |                3 |             30 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/opahvod35l983u8qs_1615/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                             |                4 |             30 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/yxcr9j80idvdpemwknopq2hs7_921/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                      |                6 |             30 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/sel                                                                                                                                        | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[3].data_register_/pipeline_inst/clear                                                                                                                   |                4 |             30 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/ggjzmw7s37dnhqfjulc45cshnuvg43rs_679/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                               |                5 |             30 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | proc_sys_reset_i/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                   |                3 |             30 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/pcie_top_i/force_adapt_i/eq_state[3]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |                5 |             30 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__4_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |                5 |             30 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |                4 |             30 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/axis_riffa_fifo/E[0]                                                                                                                                                                                                            | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_5                                                                                                                                                                                                                                                   |                4 |             30 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__6_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |                5 |             30 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/sel                                                                                                                                        | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/ready_reg/pipeline_inst/clear                                                                                                                                               |                4 |             30 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__5_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |                5 |             30 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/ErrorCheck_inst/control_i2[37]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |                5 |             30 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |                5 |             30 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataShift_inst/selectShifter/data_i50_n_0                                                                                                                                                               |                3 |             30 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                7 |             30 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                            | control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/AR[0]                                                                                                                                                                              |                4 |             30 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataShift_inst/selectShifter/data_i50_n_0                                                                                                                                                               |                3 |             30 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__2_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |                5 |             30 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__3_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |                6 |             30 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__0_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |                6 |             30 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_BRIDGER_for_mac_exact_tuple_in_request/myfifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_BRIDGER_for_mac_exact_tuple_in_request/myfifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                             |                4 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/gur44n40lo7csvo0_281/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                      | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/gur44n40lo7csvo0_281/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                   |                6 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/rx_to_tx_pause_req/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                4 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_pause_control/control_shift                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |                2 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[30]_i_1_n_0                                   |                4 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[62]_i_1_n_0                                   |                6 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q[15]_i_1_n_0                                           |                6 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/rx_to_tx_pause_req/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                3 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/WEA0__0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                4 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q[15]_i_1_n_0                                           |                5 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/pkr77chel9mc39d1mxnn_596/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                 | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/pkr77chel9mc39d1mxnn_596/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                              |                4 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/opahvod35l983u8qs_1615/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0                                                              |                                                                                                                                                                                                                                                                                                                           |                4 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/eicucsjlzb7nmdzhc2_753/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                 | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/eicucsjlzb7nmdzhc2_753/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                              |                5 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_pause_control/control_shift                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |                2 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[30]_i_1_n_0                                   |                6 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/_rMainState__4                                                                                                                                                                                                | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst                                                                                                                                                                                                                        |                8 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[62]_i_1_n_0                                   |                5 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/mm56uu857tzndyb8c52rq0x7_663/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                           | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/mm56uu857tzndyb8c52rq0x7_663/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                        |                5 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q[15]_i_1_n_0                                           |                4 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/oavvy4nxhv8yvicd_801/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                   | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/oavvy4nxhv8yvicd_801/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                |                5 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_43_all/q[15]_i_1_n_0              |                3 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/pkr77chel9mc39d1mxnn_596/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                          |                5 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/opahvod35l983u8qs_1615/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0                                                                |                                                                                                                                                                                                                                                                                                                           |                4 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[30]_i_1_n_0      |                7 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_test_pattern_error_count0                                                   | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/clear_test_pattern_err_count                              |                4 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[62]_i_1_n_0      |                6 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/b0b0zb12nddwvuropcqcnjy1viv0c_1539/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                        | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/b0b0zb12nddwvuropcqcnjy1viv0c_1539/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                     |                6 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/tx_quanta_count[0]_i_2_n_0                                                                                                                                                                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1                                                                                                                                                                                  |                4 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/os3j3wuc171cd5g8tzzg2l0tn_198/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                             | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/os3j3wuc171cd5g8tzzg2l0tn_198/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                          |                5 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/r0met5bid24nj6f66pnbbl6gei22wtos_2050/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/r0met5bid24nj6f66pnbbl6gei22wtos_2050/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                  |                5 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/rx_to_tx_pause_req/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                3 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/FifoWriter_inst/Field2Data_0[15]_i_1_n_0                                                                                                                                                                |                3 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_test_pattern_error_count0                                                   | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/clear_test_pattern_err_count                              |                4 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/will_update_middle                                                                                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axis_dwidth_dma_tx/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[255]_i_1_n_0                                                                                                                                                                                                         | control_sub_i/dma_sub/axis_dwidth_dma_tx/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                                                                                                                                                                             |                4 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/will_update_dout                                                                                                                                                                                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                3 |             32 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_timer_125us[15]_i_1_n_0                                                |                                                                                                                                                                                                                                                                                                                           |                7 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/tx_quanta_count[0]_i_2_n_0                                                                                                                                                                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1                                                                                                                                                                                  |                4 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/E[0]                                                                                                                                                                                                                            | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_7                                                                                                                                                                                                                                                   |                4 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/fifo/fifo_rd_en                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                           |                3 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/wr_en                                                                                                                                                                                                                 | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/MASTER_WIDER.length_prev[0]_i_1_n_0                                                                                                                                                                                                          |                4 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/fifo/fifo_rd_en                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |                3 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/will_update_dout                                                                                                                                                                                      | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |                2 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[3].metadata_fifo/will_update_middle                                                                                                                                                                                                                      | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                6 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[3].metadata_fifo/will_update_dout                                                                                                                                                                                                                        | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                6 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/will_update_middle                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |                2 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].metadata_fifo/will_update_middle                                                                                                                                                                                                                      | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                6 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].metadata_fifo/will_update_dout                                                                                                                                                                                                                        | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                4 |             32 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_timer_125us[15]_i_1_n_0                                                |                                                                                                                                                                                                                                                                                                                           |                5 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/input_fifo/fifo/wr_en                                                                                                                                                                                                                | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/MASTER_WIDER.length_prev[0]_i_1_n_0                                                                                                                                                                                                         |                4 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/wv0d55iktz9uwrn5j116pb2sqpn20u_216/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                   |                4 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/fifo/fifo_rd_en                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                           |                3 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/will_update_dout                                                                                                                                                                                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/will_update_middle                                                                                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |             32 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/imm_reg_reg[15][0]                                                                                                                                           | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                 |                8 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/wr_en                                                                                                                                                                                                                 | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/MASTER_WIDER.length_prev[0]_i_1_n_0                                                                                                                                                                                                          |                4 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_cntl/tx_quanta_count[0]_i_2_n_0                                                                                                                                                                      | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1                                                                                                                                                                                 |                4 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataShift_inst/selectShifter/p_0_in0                                                                                                                                                                    |                3 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_pause_control/control_shift                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                2 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/insertMaskShiftUp/data_i5[15]_i_1_n_0                                                                                                                                                   |                5 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[30]_i_1_n_0                                   |                6 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/insertMaskShiftUp/shift_i4_reg_n_0_[5]                                                                                                                                                  |                3 |             32 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_timer_125us[15]_i_1_n_0                                                |                                                                                                                                                                                                                                                                                                                           |                5 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/p7bisww0xg2n48dnpw1gbvw5tuxosc_1547/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                  |                6 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataShift_inst/selectShifter/p_0_in0                                                                                                                                                                    |                2 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/fifo/fifo_rd_en                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                           |                3 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/will_update_dout                                                                                                                                                                                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                3 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/will_update_middle                                                                                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |                2 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/fifo/wr_en                                                                                                                                                                                                                 | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/MASTER_WIDER.length_prev[0]_i_1_n_0                                                                                                                                                                                                          |                4 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleShift_inst/insertMaskShiftUp/data_i5[15]_i_1__2_n_0                                                                                                                                                |                3 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/p7bisww0xg2n48dnpw1gbvw5tuxosc_1547/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                         | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/p7bisww0xg2n48dnpw1gbvw5tuxosc_1547/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                      |                4 |             32 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/_rMainState__4                                                                                                                                                                                                | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/rRst                                                                                                                                                                                                                        |                7 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[3].in_arb_fifo/E[0]                                                                                                                                                                                                                                        | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[3].in_arb_fifo/SR[0]                                                                                                                                                                                                                                              |                5 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/terde74d3mcv759jpmbeh9jd5ia1uy_2513/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                          | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/terde74d3mcv759jpmbeh9jd5ia1uy_2513/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                       |                4 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/wv0d55iktz9uwrn5j116pb2sqpn20u_216/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                          | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/wv0d55iktz9uwrn5j116pb2sqpn20u_216/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                       |                5 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_test_pattern_error_count0                      | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/clear_test_pattern_err_count |                4 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[3].in_arb_fifo/in_arb_queues[0].drr_count_reg[0][0]_4[0]                                                                                                                                                                                                   | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[0].in_arb_fifo/SR[0]                                                                                                                                                                                                                                              |                3 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/w10sc8x6603ciejyq8j89gqrrvt208_171/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                           | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/w10sc8x6603ciejyq8j89gqrrvt208_171/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                        |                6 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[3].in_arb_fifo/in_arb_queues[1].drr_count_reg[1][0][0]                                                                                                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[1].in_arb_fifo/SR[0]                                                                                                                                                                                                                                              |                4 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_counters_i/pcs_test_pattern_error_count0                                                   | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/ieee_registers_i/common_reg_block/reg_3_0_15/clear_test_pattern_err_count                              |                4 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[3].in_arb_fifo/in_arb_queues[2].drr_count_reg[2][0][0]                                                                                                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[2].in_arb_fifo/SR[0]                                                                                                                                                                                                                                              |                4 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[3].in_arb_fifo/in_arb_queues[4].drr_count_reg[4][0]_0[0]                                                                                                                                                                                                   | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/SR[0]                                                                                                                                                                                                                                              |                4 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_pause_control/control_shift                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |                2 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/oj2td70xf6wz5m72ajlah_1604/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                   | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/oj2td70xf6wz5m72ajlah_1604/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                |                5 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_cntl/tx_quanta_count[0]_i_2_n_0                                                                                                                                                                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/reset_gen/sync_tx_rst/reset_sync1                                                                                                                                                                                  |                4 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_cntl/rx_to_tx_pause_req/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           |                3 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/data_out[62]_i_1_n_0                                   |                7 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleShift_inst/insertMaskShiftUp/shift_i4_reg_n_0_[5]                                                                                                                                                  |                4 |             32 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_timer_125us[15]_i_1_n_0                   |                                                                                                                                                                                                                                                                                                                           |                6 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[0].metadata_fifo/will_update_dout                                                                                                                                                                                                                        | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                4 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[0].metadata_fifo/will_update_middle                                                                                                                                                                                                                      | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                2 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[1].metadata_fifo/will_update_dout                                                                                                                                                                                                                        | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                4 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[1].metadata_fifo/will_update_middle                                                                                                                                                                                                                      | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                4 |             32 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/q93yuat7lmneria8gkb5hufqig226_1112/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                       | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/q93yuat7lmneria8gkb5hufqig226_1112/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                    |                6 |             34 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/s3m2ew5ti6plj4ej7anr_740/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                        |                5 |             34 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/axi_arready0                                                                                                                                                                                                                               | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                               |                5 |             34 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/Cnt_reg[11]_0                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2_reset                                                                                                                                                                                                               |                8 |             34 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_pause_control/FSM_onehot_pause_state_reg_n_0_[1]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |                3 |             34 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/output_pipeline/pipeline_inst/rCplH_reg[0][0]                                                                                                                                                          | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN                                                                                                                                                                                                                                                     |                5 |             34 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_pause_control/FSM_onehot_pause_state_reg_n_0_[1]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                           |                3 |             34 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/x3xlh34bispp6kyj_1125/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                              |                5 |             34 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                              |                4 |             34 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/os3j3wuc171cd5g8tzzg2l0tn_198/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                      |                5 |             34 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/s4ejuwwnn55i97fnk2e5t_1759/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                            |                6 |             34 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/oj2td70xf6wz5m72ajlah_1604/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                            |                6 |             34 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                       |               10 |             34 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/b0b0zb12nddwvuropcqcnjy1viv0c_1539/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                 |                6 |             34 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/eicucsjlzb7nmdzhc2_753/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                          |                5 |             34 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/q93yuat7lmneria8gkb5hufqig226_1112/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                |                5 |             34 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_pause_control/FSM_onehot_pause_state_reg_n_0_[1]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |                3 |             34 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/oavvy4nxhv8yvicd_801/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                            |                5 |             34 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/gur44n40lo7csvo0_281/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                               |                4 |             34 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/ay87gltlyqsube5h6c4aa4bs62e7d_983/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                     |                4 |             34 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/r0met5bid24nj6f66pnbbl6gei22wtos_2050/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                              |                4 |             34 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/w10sc8x6603ciejyq8j89gqrrvt208_171/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                    |                4 |             34 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/n5fmkwagi1ff97wcpimrtcv46sr1okx2_210/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                   | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/n5fmkwagi1ff97wcpimrtcv46sr1okx2_210/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                |                5 |             34 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_pause_control/FSM_onehot_pause_state_reg_n_0_[1]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |                3 |             34 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/terde74d3mcv759jpmbeh9jd5ia1uy_2513/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                   |                6 |             34 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/e1el57q05r81ibzlt98mdo6jj_341/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                         |                5 |             34 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/mm56uu857tzndyb8c52rq0x7_663/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                    |                5 |             34 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_1/ErrorCheck_inst/control_i2[37]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |                6 |             36 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/c7ud0a3glc4j520l_1331/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                      | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/c7ud0a3glc4j520l_1331/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                    |                5 |             36 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/m9quijnle2r6qybtzh9_895/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                         | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/m9quijnle2r6qybtzh9_895/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                |                7 |             36 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/v26keyzm8pjqvn3md1bx0l7v_448/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                         | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/v26keyzm8pjqvn3md1bx0l7v_448/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                |                6 |             36 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/v26keyzm8pjqvn3md1bx0l7v_448/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                  | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/v26keyzm8pjqvn3md1bx0l7v_448/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                |                6 |             36 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/m92a3pe2k81oxx8mv9bj281_1496/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                   | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/m92a3pe2k81oxx8mv9bj281_1496/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                 |                5 |             36 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/o3fva5k51f4nc6l9g_167/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                 | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/o3fva5k51f4nc6l9g_167/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                        |                7 |             36 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/o3fva5k51f4nc6l9g_167/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                          | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/o3fva5k51f4nc6l9g_167/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                        |                6 |             36 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/js0odib7whjcjno8t81z_1737/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                       | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/js0odib7whjcjno8t81z_1737/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                              |                6 |             36 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/c7ud0a3glc4j520l_1331/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                             | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/c7ud0a3glc4j520l_1331/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                    |                6 |             36 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/sng5v8im6mgqay8jzd0kr_2611/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                 | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/sng5v8im6mgqay8jzd0kr_2611/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                               |                5 |             36 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/b5kuvdeggv1q86en2dieqs20dgr3_1178/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/b5kuvdeggv1q86en2dieqs20dgr3_1178/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                           |                6 |             36 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/js0odib7whjcjno8t81z_1737/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/js0odib7whjcjno8t81z_1737/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                              |                5 |             36 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/m9quijnle2r6qybtzh9_895/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                  | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/m9quijnle2r6qybtzh9_895/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                |                5 |             36 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/axis_riffa_fifo/will_update_dout                                                                                                                                                                                                | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_3                                                                                                                                                                                                                                                   |                4 |             36 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/b5kuvdeggv1q86en2dieqs20dgr3_1178/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                             | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/b5kuvdeggv1q86en2dieqs20dgr3_1178/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                           |                6 |             36 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/swmja1gpy0ehdzii4_2199/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                             | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/swmja1gpy0ehdzii4_2199/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                    |                5 |             36 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/swmja1gpy0ehdzii4_2199/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                      | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/swmja1gpy0ehdzii4_2199/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                    |                6 |             36 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/s9hzfkl2aje37o0a6jiioy32ofya_916/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                   | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/s9hzfkl2aje37o0a6jiioy32ofya_916/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                6 |             36 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/s9hzfkl2aje37o0a6jiioy32ofya_916/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                            | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/s9hzfkl2aje37o0a6jiioy32ofya_916/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                          |                6 |             36 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/m92a3pe2k81oxx8mv9bj281_1496/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                          | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/m92a3pe2k81oxx8mv9bj281_1496/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                 |                5 |             36 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/sng5v8im6mgqay8jzd0kr_2611/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                        | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/sng5v8im6mgqay8jzd0kr_2611/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                               |                5 |             36 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I99                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/empty_allow0                           | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                         |                5 |             38 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I99                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/empty_allow0                                                        | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                                                      |                4 |             38 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                                                          | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_2                                                                                                                                                                                                                               |               10 |             38 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I99                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/empty_allow0                                                        | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                                                      |                4 |             38 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I99                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/empty_allow0                                                        | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/txreset_txusrclk2_sync_i/txreset_txusrclk2                                                                                                                                                      |                6 |             38 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/empty_allow0                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                                   |                3 |             38 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/empty_allow0                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                                   |                6 |             38 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/s4ejuwwnn55i97fnk2e5t_1759/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                   | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/s4ejuwwnn55i97fnk2e5t_1759/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                |                5 |             38 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/empty_allow0       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                      |                5 |             38 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/mac_exact/mac_exact_t_csr_inst/wack_CamUpdReq1                                                                                                                                                                                                           |                8 |             38 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/yxcr9j80idvdpemwknopq2hs7_921/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                             | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/yxcr9j80idvdpemwknopq2hs7_921/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                          |                6 |             38 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/empty_allow0                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                                   |                3 |             38 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                                                          | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_2                                                                                                                                                                                                                               |                9 |             38 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                                                          | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_9                                                                                                                                                                                                                               |                9 |             38 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                                                          | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_8                                                                                                                                                                                                                               |               10 |             38 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                                                          | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_9                                                                                                                                                                                                                               |                9 |             38 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/WEBWE[0]                                                                                                                                                                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/SR[0]                                                                                                                                                                                                                |                5 |             40 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[23][0]                                           |                                                                                                                                                                                                                                                                                                                           |                4 |             40 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/b_lock_count[0]_i_1_n_0                                                                |                5 |             40 |
|  xlnx_opt_                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_src_state_reg[1]_0[0]                                                                                                                                                         |                5 |             40 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_pull_watchdog_event0                                                                                                                                                                                   | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_watchdog_reg[0]                                                                                                                                                 |                5 |             40 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset1__1                                                                                                                                                                                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]                                                                                                                                             |                5 |             40 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/rRdPtr0                                                                                                                                                                                                  | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/SR[0]                                                                                                                                                                                                                |                5 |             40 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset1__1                                                                                                                                                                                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]                                                                                                                                             |                5 |             40 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[23][0]                                           |                                                                                                                                                                                                                                                                                                                           |                6 |             40 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/b_lock_count[0]_i_1_n_0                                                                |                5 |             40 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[23][0]                                           |                                                                                                                                                                                                                                                                                                                           |                6 |             40 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset1__1                                                                                                                                                                                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]                                                                                                                                             |                5 |             40 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/buffer/fifo/rRdPtr0                                                                                                                                                                                                  | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/SR[0]                                                                                                                                                                                                                |                4 |             40 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_pull_watchdog_event0                                                                                                                                                                                   | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_watchdog_reg[0]                                                                                                                                                 |                5 |             40 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/WEBWE[0]                                                                                                                                                                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/SR[0]                                                                                                                                                                                                                |                4 |             40 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_pull_watchdog_event0                                                                                                                                                                                   | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_watchdog_reg[0]                                                                                                                                                 |                5 |             40 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_dest_state_reg[1]_0[0]                                                                                                                                                        |                5 |             40 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/Q[0]                                                                                                                                                                                     |                4 |             40 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/b_lock_count[0]_i_1_n_0                                   |                5 |             40 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_src_state_reg[1]_0[0]                                                                                                                                                                           |                5 |             40 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/b_lock_count[0]_i_1_n_0                                                                |                5 |             40 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_watchdog_event0                                                                                                                                                      | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/cable_pull_watchdog_reg[0]                                                                                                                    |                5 |             40 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset1__1                                                                                                                                                          | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]                                                                                                                |                5 |             40 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_dest_state_reg[1]_0[0]                                                                                                                                                                          |                5 |             40 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[23][0]              |                                                                                                                                                                                                                                                                                                                           |                4 |             40 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/axis_riffa_fifo/will_update_middle                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_3                                                                                                                                                                                                                                                   |                6 |             42 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                      | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                 |               12 |             42 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/opahvod35l983u8qs_1615/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                         | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/opahvod35l983u8qs_1615/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                             |                7 |             42 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/E[0]                                                                                              | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                5 |             44 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][1]                                            | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                                                          |                7 |             44 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/WEA                                                                                                                                                                                                   | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                                                                               |                5 |             44 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgListReader/E[0]                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                                                                               |                7 |             44 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxFifoPacker/WEA                                                                                                                                                                                                   | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                                                                               |                6 |             44 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/sel                                                                                                                                                                                                                         | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/converge_cnt[0]_i_1__12_n_0                                                                                                                                                                                                        |                6 |             44 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxFifoPacker/WEA                                                                                                                                                                                                   | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                                                                               |                5 |             44 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgListReader/E[0]                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                                                                               |                5 |             44 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][1]               | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                             |                7 |             44 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg_0[0]                                                                                                      | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                6 |             44 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/sgListReader/rRdPtrPlus1_reg[10]_0[0]                                                                                                                                                                                | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                                                                               |                5 |             44 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/data_output/rClear                                                                                                                                                                                                                         | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_9                                                                                                                                                                                                                                                   |                5 |             44 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/rMemory_reg[0]                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                5 |             44 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg_0[0]                                                                                                      | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                5 |             44 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/sel                                                                                                                                                                                                                         | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/converge_cnt[0]_i_1__10_n_0                                                                                                                                                                                                        |                6 |             44 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/E[0]                                                                                              | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                6 |             44 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg_0[0]                                                                                                      | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                6 |             44 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][1]                                            | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                                                          |                6 |             44 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/sel                                                                                                                                                                                                                         | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/converge_cnt[0]_i_1__8_n_0                                                                                                                                                                                                         |                6 |             44 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].input_pipeline_inst_/pipeline_inst/rMemory_reg_0[0]                                                                                  | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                6 |             44 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel                                                                                                                                                                                                                         | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt[0]_i_1__6_n_0                                                                                                                                                                                                         |                6 |             44 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg_0[0]                                                                                                      | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                7 |             44 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel                                                                                                                                                                                                                         | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt[0]_i_1__4_n_0                                                                                                                                                                                                         |                6 |             44 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].input_pipeline_inst_/pipeline_inst/E[0]                                                                                              | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                4 |             44 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel                                                                                                                                                                                                                         | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt[0]_i_1__2_n_0                                                                                                                                                                                                         |                6 |             44 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                                                                                                                                                                                                         | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt[0]_i_1__0_n_0                                                                                                                                                                                                         |                6 |             44 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/E[0]                                                                                                                  | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                6 |             44 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/E[0]                                                                                                                  | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                6 |             44 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][1]                                            | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                                                          |                6 |             44 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/sel                                                                                                                                                                                                                         | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/converge_cnt[0]_i_1__14_n_0                                                                                                                                                                                                        |                6 |             44 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/sgListReader/rRdPtrPlus1_reg[10]_0[0]                                                                                                                                                                                | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                                                                               |                5 |             44 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/WEA                                                                                                                                                                                                   | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                                                                               |               10 |             44 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg_0[0]                                                                                                      | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                4 |             44 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/E[0]                                                                                                                  | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                7 |             44 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/wr_state0                                                                                                                                                                                                 |                7 |             46 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                                               |                                                                                                                                                                                                                                                                                                                    | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                                                                                                                                                   |                6 |             46 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/wr_state0                                                                                                                                                                                                 |                8 |             46 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/wr_state0                                                                                                                                                                                                 |                7 |             46 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_sm/wr_state0                                                                                                                                                                                                |                9 |             46 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/sel                                                                                                                                                                                      | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/rxuserrdy_counter0__0                                                                                                                                                |                6 |             48 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/sel                                                                                                                                                                                      | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/rxuserrdy_counter0__0                                                                                                                                                |                6 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/n5fmkwagi1ff97wcpimrtcv46sr1okx2_210/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                        | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/n5fmkwagi1ff97wcpimrtcv46sr1okx2_210/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                            |                8 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/wv0d55iktz9uwrn5j116pb2sqpn20u_216/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                               | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/wv0d55iktz9uwrn5j116pb2sqpn20u_216/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                   |                9 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/q93yuat7lmneria8gkb5hufqig226_1112/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                            | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/q93yuat7lmneria8gkb5hufqig226_1112/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                |                8 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[4].output_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                           | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                7 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/pkr77chel9mc39d1mxnn_596/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                      | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/pkr77chel9mc39d1mxnn_596/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                          |                7 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/gbywolr6qk8glwd7gxg82icb10lcv41_2423/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                        | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/gbywolr6qk8glwd7gxg82icb10lcv41_2423/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                            |                9 |             48 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/sel                                                                                                                                                         | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/rxuserrdy_counter0__0                                                                                                                   |                6 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/s3m2ew5ti6plj4ej7anr_740/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                               | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/s3m2ew5ti6plj4ej7anr_740/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                            |                7 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/mm56uu857tzndyb8c52rq0x7_663/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/mm56uu857tzndyb8c52rq0x7_663/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                    |                9 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/eicucsjlzb7nmdzhc2_753/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                      | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/eicucsjlzb7nmdzhc2_753/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                          |                9 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[1].output_fifo/fifo/wr_en[1]                                                                                                                                                                                                                             | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                6 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/wr_en[2]                                                                                                                                                                                                                             | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                6 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/fifo/info_fifo_wr_en                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                           |                3 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/fifo/info_fifo_wr_en                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                3 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[0].output_fifo/fifo/wr_en[0]                                                                                                                                                                                                                             | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                6 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/ggjzmw7s37dnhqfjulc45cshnuvg43rs_679/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                           | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/ggjzmw7s37dnhqfjulc45cshnuvg43rs_679/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                               |                9 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/oavvy4nxhv8yvicd_801/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                        | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/oavvy4nxhv8yvicd_801/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                            |                8 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/gur44n40lo7csvo0_281/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                           | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/gur44n40lo7csvo0_281/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                               |               10 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/x3xlh34bispp6kyj_1125/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                          | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/x3xlh34bispp6kyj_1125/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                              |                8 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/x3xlh34bispp6kyj_1125/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/x3xlh34bispp6kyj_1125/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                  |                7 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/s4ejuwwnn55i97fnk2e5t_1759/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                        | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/s4ejuwwnn55i97fnk2e5t_1759/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                            |                9 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[3].output_fifo/fifo/wr_en[3]                                                                                                                                                                                                                             | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                6 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/b0b0zb12nddwvuropcqcnjy1viv0c_1539/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                             | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/b0b0zb12nddwvuropcqcnjy1viv0c_1539/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                 |                9 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/oj2td70xf6wz5m72ajlah_1604/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                        | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/oj2td70xf6wz5m72ajlah_1604/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                            |                9 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/ay87gltlyqsube5h6c4aa4bs62e7d_983/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                            | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/ay87gltlyqsube5h6c4aa4bs62e7d_983/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                         |                8 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/ay87gltlyqsube5h6c4aa4bs62e7d_983/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                 | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/ay87gltlyqsube5h6c4aa4bs62e7d_983/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                     |                8 |             48 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/sel                                                                                                                                                                                      | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/rxuserrdy_counter0__0                                                                                                                                                |                6 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/p7bisww0xg2n48dnpw1gbvw5tuxosc_1547/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                              | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for__OUT_/p7bisww0xg2n48dnpw1gbvw5tuxosc_1547/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                  |                7 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/w10sc8x6603ciejyq8j89gqrrvt208_171/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/w10sc8x6603ciejyq8j89gqrrvt208_171/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                    |                8 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/terde74d3mcv759jpmbeh9jd5ia1uy_2513/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                               | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/terde74d3mcv759jpmbeh9jd5ia1uy_2513/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                   |                8 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/e1el57q05r81ibzlt98mdo6jj_341/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/e1el57q05r81ibzlt98mdo6jj_341/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                         |               10 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/yxcr9j80idvdpemwknopq2hs7_921/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                  | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/yxcr9j80idvdpemwknopq2hs7_921/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                      |                9 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_BRIDGER_for_mac_exact_tuple_in_request/myfifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_BRIDGER_for_mac_exact_tuple_in_request/myfifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                         |                9 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/fifo/info_fifo_wr_en                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                3 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/os3j3wuc171cd5g8tzzg2l0tn_198/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                  | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/os3j3wuc171cd5g8tzzg2l0tn_198/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                      |                7 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/s3m2ew5ti6plj4ej7anr_740/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/s3m2ew5ti6plj4ej7anr_740/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                        |                8 |             48 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                          |                8 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/r0met5bid24nj6f66pnbbl6gei22wtos_2050/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                          | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/r0met5bid24nj6f66pnbbl6gei22wtos_2050/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                              |                7 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/DEFAULT_VALUE_ENABLE.info_fifo/fifo/info_fifo_wr_en                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                3 |             48 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/opahvod35l983u8qs_1615/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/opahvod35l983u8qs_1615/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                 |                6 |             50 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                               | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                           |                5 |             50 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/SR[0]                                                                                                                                                                                                                |               12 |             50 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/SR[0]                                                                                                                                                                                                                |               10 |             50 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     |                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |               10 |             52 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                         |               12 |             54 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_mux_final/rs_disable_s/xgmii_data118_out                                                                                                                                                                     |               14 |             54 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                    | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                                                   |                7 |             54 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_mux_final/rs_disable_s/xgmii_data118_out                                                                                                                                                                     |               12 |             54 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_mux_final/rs_disable_s/xgmii_data118_out                                                                                                                                                                     |               14 |             54 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_mux_final/rs_disable_s/xgmii_data118_out                                                                                                                                                                    |               18 |             54 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                    | control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                              |                8 |             54 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                   | control_sub_i/nf_mbsys/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                              |                7 |             56 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][1]                                            | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                                                           |                8 |             56 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][1]                                            | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                                                           |                5 |             56 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][1]               | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                              |               10 |             56 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/meta_DW1_register/E[0]                                                                                                                                                                                 | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                8 |             56 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][1]                                            | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                                                           |                6 |             56 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/master_watchdog_reg[28]                                                                                                                                                          |                8 |             58 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_txresetdone_i_sync_i/master_watchdog_reg[28]                                                                                                                                                                                       |                8 |             58 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_txresetdone_i_sync_i/master_watchdog_reg[28]                                                                                                                                                                                       |                8 |             58 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/gt0_txresetdone_i_sync_i/master_watchdog_reg[28]                                                                                                                                                                                       |                8 |             58 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[23][0]                                           | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |               15 |             60 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                            | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                                                           |                8 |             60 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[23][0]                                           | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |               10 |             60 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/E[0]                                                                                                                                                                                                                            | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_6                                                                                                                                                                                                                                                   |               11 |             60 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[23][0]              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                              |               18 |             60 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/LatencyBuffer_inst/rd_cnt_reg[0]_0[0]                                                                                                                                                            | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2_reset                                                                                                                                                                                                               |               10 |             60 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                            | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                                                           |               10 |             60 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/LatencyBuffer_inst/rd_ptr_reg[0]_0[0]                                                                                                                                                            | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0_reset                                                                                                                                                                                                               |               11 |             60 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]               | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                              |                8 |             60 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_12                                                                                                                                                                                                                                                  |               12 |             60 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_ebuff_data_reg[0][0]                                            | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_4                                                                                           |                5 |             60 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/sel                                                                                                                                                                                                                             | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/words_sent[0]_i_1_n_0                                                                                                                                                                                                                  |                8 |             60 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[23][0]                                           | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |               17 |             60 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_reg[30][0]                                                                                                                                                                                                                                               |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_reg[30][0]                                                                                                                                                                                                                                               |                8 |             62 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/rqpkt_reg_reg[30][0]                                                                                                                                                                                                                                 |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktin_reg_reg[30][0]                                                                                                                                                                                                                              |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktdroppedport4_reg_reg[30][0]                                                                                                                                                                                                                    |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktdroppedport3_reg_reg[30][0]                                                                                                                                                                                                                    |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktdroppedport2_reg_reg[30][0]                                                                                                                                                                                                                    |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/SR[0]                                                                                                                                                                                                                                                              |                8 |             62 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/ccpkt_reg_reg[30][0]                                                                                                                                                                                                                                 |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktdroppedport1_reg_reg[30][0]                                                                                                                                                                                                                    |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktstoredport3_reg_reg[30][0]                                                                                                                                                                                                                     |                8 |             62 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/cqpkt_reg_reg[30][0]                                                                                                                                                                                                                                 |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/SR[0]                                                                                                                                                                                                                                                              |                8 |             62 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/gate/countSync/sigAtoB/metaFF/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                5 |             62 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/SR[0]                                                                                                                                                                                                                                                |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktinqueueport0_reg_reg[30][0]                                                                                                                                                                                                                    |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktstoredport4_reg_reg[30][0]                                                                                                                                                                                                                     |                8 |             62 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/gate/countSync/sigAtoB/metaFF/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                6 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktstoredport2_reg_reg[30][0]                                                                                                                                                                                                                     |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktstoredport1_reg_reg[30][0]                                                                                                                                                                                                                     |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktstoredport0_reg_reg[30][0]                                                                                                                                                                                                                     |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktremovedport4_reg_reg[30][0]                                                                                                                                                                                                                    |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktremovedport3_reg_reg[30][0]                                                                                                                                                                                                                    |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktremovedport2_reg_reg[30][0]                                                                                                                                                                                                                    |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktremovedport1_reg_reg[30][0]                                                                                                                                                                                                                    |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktremovedport0_reg_reg[30][0]                                                                                                                                                                                                                    |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktout_reg_reg[30][0]                                                                                                                                                                                                                             |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktinqueueport4_reg_reg[30][0]                                                                                                                                                                                                                    |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktinqueueport3_reg_reg[30][0]                                                                                                                                                                                                                    |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktinqueueport2_reg_reg[30][0]                                                                                                                                                                                                                    |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktinqueueport1_reg_reg[30][0]                                                                                                                                                                                                                    |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/pktin_reg_reg[30][0]                                                                                                                                                                                                                                        |                8 |             62 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/gate/countSync/sigBtoA/metaFF/rConsumedStable_reg[1][0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                5 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/bytesdroppedport3_reg_reg[30][0]                                                                                                                                                                                                                  |                8 |             62 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/gate/rxSig/sigAtoB/metaFF/SR[0]                                                                                                                                                                                             |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/bytesdroppedport2_reg_reg[30][0]                                                                                                                                                                                                                  |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/input_arbiter_drr_v1_0/inst/arbiter_cpu_regs_inst/pktout_reg_reg[30][0]                                                                                                                                                                                                                                     |                8 |             62 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/gate/rxSig/sigAtoB/metaFF/SR[0]                                                                                                                                                                                             |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/bytesdroppedport1_reg_reg[30][0]                                                                                                                                                                                                                  |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/bytesdroppedport0_reg_reg[30][0]                                                                                                                                                                                                                  |                8 |             62 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/gate/countSync/sigBtoA/metaFF/rConsumedStable_reg[1][0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                4 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/input_arbiter_drr_v1_0/inst/arbiter_cpu_regs_inst/SR[0]                                                                                                                                                                                                                                                     |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/pktdroppedport0_reg_reg[30][0]                                                                                                                                                                                                                    |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/SR[0]                                                                                                                                                                                                                                             |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/SR[0]                                                                                                                                                                                                                                                       |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/pktin_reg_reg[30][0]                                                                                                                                                                                                                                               |                8 |             62 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/xgetxpkt_reg_reg[30][0]                                                                                                                                                                                                                              |                8 |             62 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/rcpkt_reg_reg[30][0]                                                                                                                                                                                                                                 |                8 |             62 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/SR[0]                                                                                                                                                                                                                                                              |                8 |             62 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/i___0_n_0                                                                                                                                                                                                                                  |                6 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/i___135_n_0                                                                                                                                                                                                                                |               10 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/i___134_n_0                                                                                                                                                                                                                                |                7 |             64 |
|  xlnx_opt_                                                                                                                                                  | control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |                6 |             64 |
|  xlnx_opt_                                                                                                                                                  | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[35][0]                                                                                                                  |                                                                                                                                                                                                                                                                                                                           |                4 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/i___136_n_0                                                                                                                                                                                                                                |               10 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rReadWords0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                8 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxFifoPacker/wMask[99]                                                                                                                                                                                                    |                7 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1][2]_0[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                5 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1][1]_2[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                6 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/i___22_n_0                                                                                                                                                                                                                                 |                6 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/i___23_n_0                                                                                                                                                                                                                                 |                7 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1][1]_1[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                6 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/i___45_n_0                                                                                                                                                                                                                                 |                7 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/bytesremovedport2_reg_reg[31]                                                                                                                                                                                                                     |               10 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1][1]_0[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                6 |             64 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                           |                9 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/i___46_n_0                                                                                                                                                                                                                                 |                8 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/i__n_0                                                                                                                                                                                                                                     |                7 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxFifoPacker/wMask[99]                                                                                                                                                                                                    |                6 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifoPacker/wMask[127]                                                                                                                                                                                                   |                9 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/bytesremovedport4_reg_reg[31]                                                                                                                                                                                                                     |               10 |             64 |
|  xlnx_opt_                                                                                                                                                  | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                                                           |                4 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/_rDoneLen                                                                                                                                                                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                                                                                                                                        |               12 |             64 |
|  xlnx_opt_                                                                                                                                                  | control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |                4 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/bytesremovedport3_reg_reg[31]                                                                                                                                                                                                                     |               10 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/_rDoneLen                                                                                                                                                                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst                                                                                                                                                                                                                        |               11 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/i___67_n_0                                                                                                                                                                                                                                 |                9 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1][2]_1[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                5 |             64 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                                               | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |               13 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1][2]_0[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                6 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1][1]_2[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                7 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1][2]_2[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                5 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataBuffer_inst/ShiftSelect/shift_i4_reg_n_0_[5]                                                                                                                                                        |                9 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1][2]_3[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                7 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/rReadWords0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                9 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/data_input/rFinish[63]_i_1_n_0                                                                                                                                                                                                                    |                9 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/data_input/p_0_in[5]                                                                                                                                                                                                                              |               12 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/i___66_n_0                                                                                                                                                                                                                                 |               12 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/TupleShift_inst/insertMaskShiftDn/shift_i4[5]                                                                                                                                                           |                8 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/rTxnLenValid                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                           |                6 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/reg_rden                                                                                                                                                                                                                                      | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |               17 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/_rDoneLen                                                                                                                                                                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/rRst                                                                                                                                                                                                                        |               12 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataBuffer_inst/ShiftSelect/shift_i4_reg_n_0_[5]                                                                                                                                                        |               13 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/SS[0]                                                                                                                                                                                                                                         |                8 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tag_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[35][0]                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |                8 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tag_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |                6 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleShift_inst/insertMaskShiftDn/shift_i4[5]                                                                                                                                                           |                7 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleMerge_inst/shiftFieldData_1/data_i7_reg[15]_0                                                                                                                                                      |                8 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleMerge_inst/shiftFieldData_0/data_i7_reg[15]_0                                                                                                                                                      |               10 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1][1][0]                                                                                                            |                                                                                                                                                                                                                                                                                                                           |                8 |             64 |
|  xlnx_opt_                                                                                                                                                  | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                                                           |                4 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1][1]_3[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                5 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/bytesremovedport1_reg_reg[31]                                                                                                                                                                                                                     |               10 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1][2]_1[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                6 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1][2]_3[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                5 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rTxnLenValid                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                           |                6 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |               10 |             64 |
|  xlnx_opt_                                                                                                                                                  | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[35][0]                                                                                                                  |                                                                                                                                                                                                                                                                                                                           |                4 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/bytesremovedport0_reg_reg[31]                                                                                                                                                                                                                     |               10 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/p_0_in                                                                                                                                                                                                               |                8 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData[1][33]_i_1__11_n_0                                                            |                                                                                                                                                                                                                                                                                                                           |                5 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1][2]_2[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                6 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1][1]_0[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                8 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1][1]_1[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                           |                5 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/_rDoneLen                                                                                                                                                                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst                                                                                                                                                                                                                        |               10 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/i___155_n_0                                                                                                                                                                                                                                |               12 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/i___156_n_0                                                                                                                                                                                                                                |               10 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/i___157_n_0                                                                                                                                                                                                                                |               11 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/i___20_n_0                                                                                                                                                                                                                                 |                8 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/i___21_n_0                                                                                                                                                                                                                                 |               12 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/i___43_n_0                                                                                                                                                                                                                                 |                7 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/i___44_n_0                                                                                                                                                                                                                                 |                8 |             64 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_crc_control/crc_o_reg[0][0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |               25 |             64 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                7 |             64 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                              |                9 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/mac_exact/mac_exact_t_csr_inst/CamPrgKey0_[31]_i_1_n_0                                                                                                                                                                                            | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/mac_exact/mac_exact_t_csr_inst/wack_CamUpdReq1                                                                                                                                                                                                           |                9 |             64 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/crc_o_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |               24 |             64 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg0                                                    |                                                                                                                                                                                                                                                                                                                           |                8 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/mac_exact/mac_exact_t_csr_inst/CamPrgKey1_[15]_i_1_n_0                                                                                                                                                                                            | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/mac_exact/mac_exact_t_csr_inst/wack_CamUpdReq1                                                                                                                                                                                                           |                8 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/mac_exact/mac_exact_t_csr_inst/CamPrgValue0_[9]_i_1_n_0                                                                                                                                                                                           | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/mac_exact/mac_exact_t_csr_inst/wack_CamUpdReq1                                                                                                                                                                                                           |               12 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/mac_exact/mac_exact_t_csr_inst/rdata0                                                                                                                                                                                                             | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/mac_exact/mac_exact_t_csr_inst/wack_CamUpdReq1                                                                                                                                                                                                           |               19 |             64 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i_reg[0][0]                                                                                                                                                                  | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                 |                7 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/arbiter_cpu_regs_inst/reg_rden                                                                                                                                                                                                                                           | nf_datapath_0/input_arbiter_drr_v1_0/inst/arbiter_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                       |               17 |             64 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg0                                                    |                                                                                                                                                                                                                                                                                                                           |                8 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/reg_rden                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                                |               21 |             64 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/crc_o_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |               23 |             64 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg0                       |                                                                                                                                                                                                                                                                                                                           |                8 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/reg_rden                                                                                                                                                                                                                                   | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                               |               23 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/reg_rden                                                                                                                                                                                                                                             | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                         |               19 |             64 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg0                                                    |                                                                                                                                                                                                                                                                                                                           |                8 |             64 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                              | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                                                |               13 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                           | control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                       |               11 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                6 |             64 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/crc_o_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |               20 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                7 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/reg_rden                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                                |               23 |             64 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_pc_reg[0][0]                                                                                                                                                     | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                 |               10 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/reg_rden                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/axi_arready_i_1_n_0                                                                                                                                                                                                                                                |               16 |             64 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                    | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                                                                                   |               13 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/bytesstoredport4_reg_reg[31][0]                                                                                                                                                                                                                   |               10 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/p_0_in                                                                                                                                                                                                               |                8 |             64 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/crc88_data_reg[31][2]                                                                                                                                                                            |               12 |             64 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/crc88_data_reg[31][2]                                                                                                                                                                            |               12 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/wMask[99]                                                                                                                                                                                                    |                7 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/wMask[99]                                                                                                                                                                                                    |                5 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/bytesstoredport0_reg_reg[31][0]                                                                                                                                                                                                                   |               10 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/bytesstoredport1_reg_reg[31][0]                                                                                                                                                                                                                   |               10 |             64 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                                          | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                 |               12 |             64 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifoPacker/wMask[127]                                                                                                                                                                                                   |                8 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/bytesstoredport2_reg_reg[31][0]                                                                                                                                                                                                                   |               10 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/bytesstoredport3_reg_reg[31][0]                                                                                                                                                                                                                   |               10 |             64 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                      | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                 |               12 |             64 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_crc_control/crc88_data_reg[31][2]                                                                                                                                                                            |               11 |             64 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                      | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                                            |               10 |             64 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/mac_exact/mac_exact_t_csr_inst/CamAgingTime_0                                                                                                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/mac_exact/mac_exact_t_csr_inst/wack_CamUpdReq1                                                                                                                                                                                                           |                9 |             64 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_crc_control/crc88_data_reg[31][2]                                                                                                                                                                           |               12 |             64 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_frame_size/cc_eq_1                                                                                                                                                                                          |               19 |             66 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/cc_eq_1                                                                                                                                                                                           |               24 |             66 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_mux_2/frame_data_hold0__0                                                                                                                                                                                    |               10 |             66 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData[1][33]_i_1__4_n_0                                                             |                                                                                                                                                                                                                                                                                                                           |                6 |             66 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData[1][33]_i_1__3_n_0                                                             |                                                                                                                                                                                                                                                                                                                           |               10 |             66 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData[1][33]_i_1__5_n_0                                                             |                                                                                                                                                                                                                                                                                                                           |                7 |             66 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/cc_eq_1                                                                                                                                                                                           |               27 |             66 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_mux_2/frame_data_hold0__0                                                                                                                                                                                   |               14 |             66 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/rMainState[1]_i_1__2_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |               11 |             66 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_mux_2/frame_data_hold0__0                                                                                                                                                                                    |               15 |             66 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_mux_2/frame_data_hold0__0                                                                                                                                                                                    |               10 |             66 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_frame_size/cc_eq_1                                                                                                                                                                                           |               25 |             66 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rMainState[1]_i_1__0_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |               10 |             66 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/rx_engine_ultrascale_inst/rxc_engine_inst/output_pipeline/pipeline_inst/rData_reg[96]                                                                                                                                                                   |                8 |             66 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0_reg[7][0]                      |                                                                                                                                                                                                                                                                                                                           |               10 |             68 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                           |                8 |             68 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleMerge_inst/shiftFieldData_0/shift_i4[2]                                                                                                                                                            |               12 |             68 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleMerge_inst/shiftFieldData_1/shift_i4[2]                                                                                                                                                            |                9 |             68 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0_reg[7][0]                                                   |                                                                                                                                                                                                                                                                                                                           |                8 |             68 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |               14 |             68 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg0                                                          |                                                                                                                                                                                                                                                                                                                           |                8 |             68 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/tuser_next                                                                                                                                                                                                                      | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_7                                                                                                                                                                                                                                                   |                7 |             68 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0_reg[7][0]                                                   |                                                                                                                                                                                                                                                                                                                           |               10 |             68 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg0                                                          |                                                                                                                                                                                                                                                                                                                           |                9 |             68 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                           |               11 |             68 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           |                6 |             68 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |                8 |             68 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg0                                                          |                                                                                                                                                                                                                                                                                                                           |               10 |             68 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg0                             |                                                                                                                                                                                                                                                                                                                           |                9 |             68 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[35][0]                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                6 |             68 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_dec_c0_reg[7][0]                                                   |                                                                                                                                                                                                                                                                                                                           |               12 |             68 |
|  xlnx_opt_                                                                                                                                                  | control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |                7 |             68 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData[1][33]_i_1__6_n_0                                                             |                                                                                                                                                                                                                                                                                                                           |                9 |             68 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |                5 |             68 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_formatter_inst/output_inst/pipeline_inst/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |                8 |             70 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_mux_final/rs_local_fault_s/SR[0]                                                                                                                                                                            |               19 |             70 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_mux_final/rs_local_fault_s/SR[0]                                                                                                                                                                             |               21 |             70 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_mux_final/rs_local_fault_s/SR[0]                                                                                                                                                                             |               20 |             70 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |               13 |             70 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/gen_stages[1].rData_reg[1][124][0]                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |               10 |             70 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/wTxHdrReady                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                8 |             70 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_mux_final/rs_local_fault_s/SR[0]                                                                                                                                                                             |               20 |             70 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[0].output_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                           | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |               10 |             72 |
|  xlnx_opt_                                                                                                                                                  | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[35][0]                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |                6 |             72 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |               10 |             72 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[1].output_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                           | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                7 |             72 |
|  xlnx_opt_                                                                                                                                                  | control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |                6 |             72 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                           | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                7 |             72 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[3].output_fifo/fifo/fifo_rd_en                                                                                                                                                                                                                           | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |                8 |             72 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           |                9 |             72 |
|  xlnx_opt_                                                                                                                                                  | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           |                7 |             72 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                9 |             72 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/data_output/rClear                                                                                                                                                                                                                         | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_11                                                                                                                                                                                                                                                  |                6 |             76 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                    | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                                                                                                                                                                                    |               16 |             82 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/axis_riffa_fifo/will_update_middle                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_5                                                                                                                                                                                                                                                   |                6 |             82 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][0]              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                             |               12 |             84 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][2]                                           | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |               10 |             84 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][2]                                           | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |               16 |             84 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][0]                                           | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                                                          |               14 |             84 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][2]              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                              |               11 |             84 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][0]                                           | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                                                          |               18 |             84 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][0]                                           | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_fsm_i/mcp1_rx_ebuff_ctrl[7]_i_1_n_0                                                          |               12 |             84 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][2]                                           | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |               10 |             84 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/axis_riffa_fifo/will_update_dout                                                                                                                                                                                                | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_5                                                                                                                                                                                                                                                   |                7 |             88 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/gbywolr6qk8glwd7gxg82icb10lcv41_2423/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0                                                            |                                                                                                                                                                                                                                                                                                                           |               11 |             88 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/ggjzmw7s37dnhqfjulc45cshnuvg43rs_679/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0                                               |                                                                                                                                                                                                                                                                                                                           |               11 |             88 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/gbywolr6qk8glwd7gxg82icb10lcv41_2423/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0                                                               |                                                                                                                                                                                                                                                                                                                           |               11 |             88 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/rRst                                                                                                                                                                                                                        |               17 |             88 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/e1el57q05r81ibzlt98mdo6jj_341/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0                                         |                                                                                                                                                                                                                                                                                                                           |               11 |             88 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/ggjzmw7s37dnhqfjulc45cshnuvg43rs_679/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0                                                  |                                                                                                                                                                                                                                                                                                                           |               11 |             88 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/ggjzmw7s37dnhqfjulc45cshnuvg43rs_679/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0                                               |                                                                                                                                                                                                                                                                                                                           |               11 |             88 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/e1el57q05r81ibzlt98mdo6jj_341/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0                                            |                                                                                                                                                                                                                                                                                                                           |               11 |             88 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst                                                                                                                                                                                                                        |               22 |             88 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/e1el57q05r81ibzlt98mdo6jj_341/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0                                         |                                                                                                                                                                                                                                                                                                                           |               11 |             88 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/e1el57q05r81ibzlt98mdo6jj_341/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0                                          |                                                                                                                                                                                                                                                                                                                           |               11 |             88 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/gbywolr6qk8glwd7gxg82icb10lcv41_2423/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0                                                            |                                                                                                                                                                                                                                                                                                                           |               11 |             88 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/ggjzmw7s37dnhqfjulc45cshnuvg43rs_679/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0                                                |                                                                                                                                                                                                                                                                                                                           |               11 |             88 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/gbywolr6qk8glwd7gxg82icb10lcv41_2423/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0                                                             |                                                                                                                                                                                                                                                                                                                           |               11 |             88 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                    | control_sub_i/nf_mbsys/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                                                      |               19 |             90 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_raw_reg[65][0]                  |                                                                                                                                                                                                                                                                                                                           |               10 |             92 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_raw_reg[65][0]                                               |                                                                                                                                                                                                                                                                                                                           |                8 |             92 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_raw_reg[65][0]                                               |                                                                                                                                                                                                                                                                                                                           |                9 |             92 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_raw_reg[65][0]                                               |                                                                                                                                                                                                                                                                                                                           |                8 |             92 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_RESET_clk_lookup/Rst                                                                                                                                                                                                                                   |               18 |             92 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                                               | control_sub_i/nf_mbsys/mbsys/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |               19 |             94 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/aw_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                6 |             96 |
|  xlnx_opt_                                                                                                                                                  | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/r_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |                6 |             96 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/ggjzmw7s37dnhqfjulc45cshnuvg43rs_679/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                      | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/ggjzmw7s37dnhqfjulc45cshnuvg43rs_679/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                   |               16 |             96 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/ar_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |                6 |             96 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleShift_inst/shiftMask/UniShifter2X/data_i4_reg[280]_0                                                                                                                                               |               10 |             96 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleShift_inst/shiftMask/UniShifter2X/data_i4_reg[480]_0                                                                                                                                               |               10 |             96 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_7                                                                                                                                                                                                                                                   |               17 |             96 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/gbywolr6qk8glwd7gxg82icb10lcv41_2423/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                   | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/gbywolr6qk8glwd7gxg82icb10lcv41_2423/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                |               17 |             96 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tag_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |                6 |             96 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/w_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |                6 |             96 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/e1el57q05r81ibzlt98mdo6jj_341/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/e1el57q05r81ibzlt98mdo6jj_341/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                             |               16 |             96 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                         |               10 |             98 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                                                      |               13 |             98 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                                                      |               10 |             98 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                                                      |               12 |             98 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][1]                                           |                                                                                                                                                                                                                                                                                                                           |               13 |            100 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][1]                                           |                                                                                                                                                                                                                                                                                                                           |               17 |            100 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[23][1]                                           | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |               17 |            100 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[23][1]                                           | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |               24 |            100 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][1]                                           |                                                                                                                                                                                                                                                                                                                           |               14 |            100 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[23][1]                                           | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                                                           |               23 |            100 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[65][1]              |                                                                                                                                                                                                                                                                                                                           |               12 |            100 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/mcp1_rx_66_enc_reg_reg[23][1]              | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxreset_5                                                              |               24 |            100 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/rx_engine_ultrascale_inst/rxr_engine_inst/metadata_DW0_register/E[0]                                                                                                                                                                             | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |                9 |            100 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/will_update_dout                                                                                                                                                                                                  | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_3                                                                                                                                                                                                                                                   |               18 |            108 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/will_update_middle                                                                                                                                                                                                | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_3                                                                                                                                                                                                                                                   |               18 |            108 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_10                                                                                                                                                                                                                              |               13 |            118 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/mac_exact/mac_exact_t_Wrap_inst/mac_exact_t_IntTop_inst/mac_exact_t_Update_inst/Entry[61]_i_1_n_0                                                                                                                                                 | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_RESET_clk_lookup/Rst                                                                                                                                                                                                                                   |               21 |            118 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/will_update_dout                                                                                                                                                                                                  | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_1                                                                                                                                                                                                                                                   |               13 |            120 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_11                                                                                                                                                                                                                                                  |               20 |            122 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/will_update_middle                                                                                                                                                                                                | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_1                                                                                                                                                                                                                                                   |               10 |            122 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/mac_exact/mac_exact_t_Wrap_inst/mac_exact_t_IntTop_inst/mac_exact_t_Update_inst/mac_exact_t_Randmod4_inst/CamReg_reg[2][0]_0                                                                                                                      | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/mac_exact/mac_exact_t_Wrap_inst/mac_exact_t_IntTop_inst/mac_exact_t_Update_inst/mac_exact_t_Randmod4_inst/CamReg_reg[2][0]                                                                                                                               |               15 |            122 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/mac_exact/mac_exact_t_Wrap_inst/mac_exact_t_IntTop_inst/mac_exact_t_Update_inst/mac_exact_t_Randmod4_inst/CamReg_reg[1][0]_0                                                                                                                      | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/mac_exact/mac_exact_t_Wrap_inst/mac_exact_t_IntTop_inst/mac_exact_t_Update_inst/mac_exact_t_Randmod4_inst/CamReg_reg[1][0]                                                                                                                               |               14 |            122 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/mac_exact/mac_exact_t_Wrap_inst/mac_exact_t_IntTop_inst/mac_exact_t_Update_inst/mac_exact_t_Randmod4_inst/CamReg_reg[0][0]_0                                                                                                                      | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/mac_exact/mac_exact_t_Wrap_inst/mac_exact_t_IntTop_inst/mac_exact_t_Update_inst/mac_exact_t_Randmod4_inst/CamReg_reg[0][0]                                                                                                                               |               15 |            122 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/mac_exact/mac_exact_t_Wrap_inst/mac_exact_t_IntTop_inst/mac_exact_t_Update_inst/mac_exact_t_Randmod4_inst/CamReg                                                                                                                                  | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/mac_exact/mac_exact_t_Wrap_inst/mac_exact_t_IntTop_inst/mac_exact_t_Update_inst/mac_exact_t_Randmod4_inst/CamReg_reg[3][0]                                                                                                                               |               15 |            122 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/rMainState_reg[7]__0_0[0]                                                                                                                                                                                            |               16 |            124 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rMainState_reg[7]__0_0[0]                                                                                                                                                                                            |               16 |            124 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/riffa_to_axis_conv/tuser_next                                                                                                                                                                                                                      | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_6                                                                                                                                                                                                                                                   |               17 |            124 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/mac_exact/mac_exact_t_Wrap_inst/mac_exact_t_IntTop_inst/mac_exact_t_Update_inst/RamDataOut_reg[0][0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |               25 |            124 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |               12 |            128 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |               16 |            128 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/ip2cpu_debug_reg_reg[0][0]                                                                                                                                                                                                                        |               32 |            128 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/input_arbiter_drr_v1_0/inst/arbiter_cpu_regs_inst/ip2cpu_debug_reg_reg[0][0]                                                                                                                                                                                                                                |               19 |            128 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_user/rx_axis_tdata[63]_i_2_n_0                                                                                                                                                                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/rx/rx_config_sync/rx_axis_tdata_reg[63]                                                                                                                                                                           |               14 |            128 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_user/rx_axis_tdata[63]_i_2_n_0                                                                                                                                                                        | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_config_sync/rx_axis_tdata_reg[63]                                                                                                                                                                            |               16 |            128 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/reorderQueue/rUse[63]_i_1_n_0                                                                                                                                                                                                                                  |               18 |            128 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_user/rx_axis_tdata[63]_i_2_n_0                                                                                                                                                                        | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_config_sync/rx_axis_tdata_reg[63]                                                                                                                                                                            |               15 |            128 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                           |                8 |            128 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_2                                                                                                                                                                                                                               |               18 |            128 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleMerge_inst/shiftFieldData_0/data_i7_reg[47]_0                                                                                                                                                      |               16 |            128 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleMerge_inst/shiftFieldData_1/data_i7_reg[47]_0                                                                                                                                                      |               21 |            128 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_user/rx_axis_tdata[63]_i_2_n_0                                                                                                                                                                        | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/rx/rx_config_sync/rx_axis_tdata_reg[63]                                                                                                                                                                            |               14 |            128 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I99                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ram_rd_en                     |                                                                                                                                                                                                                                                                                                                           |               11 |            132 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                                   |               22 |            132 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                                   |               22 |            132 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                                                   |               24 |            132 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I99                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ram_rd_en                                                  |                                                                                                                                                                                                                                                                                                                           |               12 |            132 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I99                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ram_rd_en                                                  |                                                                                                                                                                                                                                                                                                                           |               10 |            132 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/tx_data0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |               13 |            132 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I99                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ram_rd_en                                                  |                                                                                                                                                                                                                                                                                                                           |               12 |            132 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/AS[0]                                                                                                                                      |               23 |            132 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_stages[1].rData_reg[1][1][0]                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |               22 |            134 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/axis_riffa_fifo/will_update_middle                                                                                                                                                                                              | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_4                                                                                                                                                                                                                                                   |               13 |            134 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/axis_riffa_fifo/will_update_dout                                                                                                                                                                                                | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_4                                                                                                                                                                                                                                                   |               11 |            134 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                                                           |               11 |            134 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/i___241_n_0                                                                                                                                                                                                                         | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/wrPtrFull/rFifoData_reg[0]                                                                                                                                                                                        |               16 |            134 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/areset_coreclk_sync_i/SS[0]                                                                                                                                                              |               15 |            144 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rNotRequesting0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |               22 |            144 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo_rd_en                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           |               15 |            144 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo_rd_en                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           |               12 |            144 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |               23 |            144 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_intf/rx_fifo_rd_en                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                           |               12 |            144 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |               28 |            144 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/rNotRequesting0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |               22 |            144 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_intf/rx_fifo_rd_en                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           |               11 |            144 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/will_update_dout                                                                                                                                                                                                           | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |               16 |            146 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/will_update_dout                                                                                                                                                                                                           | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |               15 |            146 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/will_update_middle                                                                                                                                                                                                         | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |               14 |            146 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/read_en                                                                                                                                                                                            | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/read_data_pipe0                                                                                                                                                                                           |               13 |            146 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_sm/read_en                                                                                                                                                                                           | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_sm/read_data_pipe0                                                                                                                                                                                          |               13 |            146 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/read_en                                                                                                                                                                                            | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/read_data_pipe0                                                                                                                                                                                           |               13 |            146 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/will_update_dout                                                                                                                                                                                                           | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |               12 |            146 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/will_update_middle                                                                                                                                                                                                         | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |               12 |            146 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/input_fifo/will_update_middle                                                                                                                                                                                                        | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |               16 |            146 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/input_fifo/will_update_dout                                                                                                                                                                                                          | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |               14 |            146 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/read_en                                                                                                                                                                                            | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/read_data_pipe0                                                                                                                                                                                           |               13 |            146 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/will_update_middle                                                                                                                                                                                                         | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |               18 |            146 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues_cpu_regs_inst/cpu2ip_flip_reg[31]_i_1_n_0                                                                                                                                                                                                                       |               16 |            148 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ram_rd_en                              |                                                                                                                                                                                                                                                                                                                           |               19 |            148 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ram_rd_en                              |                                                                                                                                                                                                                                                                                                                           |               20 |            148 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ram_rd_en                              |                                                                                                                                                                                                                                                                                                                           |               16 |            148 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ram_rd_en |                                                                                                                                                                                                                                                                                                                           |               14 |            148 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Using_FPGA.Native_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |               10 |            150 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/rMainState_reg[0]__0_n_0                                                                                                                                                                                             |               19 |            150 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rMainState_reg[0]__0_n_0                                                                                                                                                                                             |               19 |            150 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[3].data_register_/pipeline_inst/gen_stages[1].rData_reg[1][0][0]                                                                                 |                                                                                                                                                                                                                                                                                                                           |               11 |            156 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[3].data_register_/pipeline_inst/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                                                           |               10 |            156 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |               13 |            156 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleShift_inst/p_1_out[3]                                                                                                                                                                              |               25 |            160 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rCountIsWr_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |               24 |            160 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |               18 |            160 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleShift_inst/shiftMask/UniShifter2X/data_i4_reg[288]_0                                                                                                                                               |               24 |            160 |
|  control_sub_i/nf_mbsys/mbsys/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                                                               |                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |               30 |            160 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rCapIsWr_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |               21 |            162 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                              | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                 |               37 |            164 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/user_reset                                                                                                                                                                                                                                                                          |               46 |            170 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/AR[0]                                                                                                                                                                                                                |               25 |            170 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/AR[0]                                                                                                                                                                                                                |               24 |            170 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[3].data_register_/pipeline_inst/gen_stages[1].rData_reg[1][1]_0[0]                                                                               |                                                                                                                                                                                                                                                                                                                           |               14 |            174 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                                                       |                                                                                                                                                                                                                                                                                                                           |               11 |            176 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                                                       |                                                                                                                                                                                                                                                                                                                           |               11 |            176 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                          |                                                                                                                                                                                                                                                                                                                           |               11 |            176 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/E[0]                                                       |                                                                                                                                                                                                                                                                                                                           |               11 |            176 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/gen_stages[1].rData_reg[1][4]_0[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |               17 |            180 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_9                                                                                                                                                                                                                                                   |               30 |            180 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/will_update_middle                                                                                                                                                                                                | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_2                                                                                                                                                                                                                                                   |               25 |            188 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axis_attachment/axis_to_riffa_conv/rx_riffa_fifo/will_update_dout                                                                                                                                                                                                  | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_2                                                                                                                                                                                                                                                   |               28 |            188 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/i___240_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           |               27 |            190 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2_reset                                                                                                                                                                                                               |               46 |            190 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/i___219_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           |               29 |            190 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/txPort/sgListReader/_rCapState                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |               29 |            190 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/txPort/sgListReader/_rCapState                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |               25 |            190 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleMerge_inst/shiftFieldData_2/data_i7_reg[47]_0                                                                                                                                                      |               29 |            192 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/FifoWriter_inst/Field0Data_0[47]_i_1_n_0                                                                                                                                                                |               20 |            192 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleMerge_inst/shiftFieldData_2/shift_i4[2]                                                                                                                                                            |               28 |            196 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0_reset                                                                                                                                                                                                               |               53 |            196 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa_axi_lite_attachment/req_addr0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |               20 |            200 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                           |               21 |            200 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/rCache[100]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                           |               17 |            202 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/rData[100]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |               15 |            202 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/write_en                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |               13 |            208 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/E[0]                                   |                                                                                                                                                                                                                                                                                                                           |               13 |            208 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/E[0]                                   |                                                                                                                                                                                                                                                                                                                           |               13 |            208 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xmac/inst/bd_a1aa_xmac_0_core/tx/tx_sm/write_en                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |               13 |            208 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/wWrEn                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |               13 |            208 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_9                                                                                                                                                                                                                               |               25 |            208 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/E[0]                                   |                                                                                                                                                                                                                                                                                                                           |               13 |            208 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/write_en                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |               13 |            208 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xmac/inst/bd_7ad4_xmac_0_core/tx/tx_sm/write_en                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |               13 |            208 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/E[0]      |                                                                                                                                                                                                                                                                                                                           |               13 |            208 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyParser/MyParser_t_inst/PKT_VLD_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |               36 |            222 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyParser/MyParser_t_inst/stage_0/valid_6                                                                                                                                                                                                          | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyParser/MyParser_t_inst/stage_0/MUX_TUPLE_hdr[111]_i_1_n_0                                                                                                                                                                                              |               14 |            224 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/ready_reg/pipeline_inst/gen_stages[1].rData[1][157]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                                                                                           |               17 |            226 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN                                                                                                                                                                                                                                                     |               39 |            228 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/valid_6                                                                                                                                                                                                      | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/MUX_EditCmd_offsetEop                                                                                                                                                                                               |               17 |            230 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_3                                                                                                                                                                                                                               |               39 |            232 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                                    |                                                                                                                                                                                                                                                                                                                           |               23 |            252 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                                    |                                                                                                                                                                                                                                                                                                                           |               27 |            252 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                                                    |                                                                                                                                                                                                                                                                                                                           |               25 |            252 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/E[0]                                       |                                                                                                                                                                                                                                                                                                                           |               26 |            252 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[27]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                           |               16 |            256 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[4].metadata_fifo/will_update_middle                                                                                                                                                                                                                      | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |               25 |            256 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[4].metadata_fifo/will_update_dout                                                                                                                                                                                                                        | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |               23 |            256 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axis_dwidth_dma_tx/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[255]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           |               32 |            256 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/rCache[127]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                           |               26 |            256 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/rData[127]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |               23 |            256 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/FifoReader_inst/shift_i4_reg[5][3]                                                                                                                                                                      |               56 |            256 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/FifoReader_inst/shift_i4_reg[5][3]                                                                                                                                                                      |               56 |            256 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/i___220_n_0                                                                                                                                                                                                                         | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/i___220__2_n_0                                                                                                                                                                                                                             |               39 |            256 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyParser/RX_TUPLE_VALID                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |               27 |            258 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_trans_inst/input_inst/pipeline_inst/wTxPktReady                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |               37 |            262 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_trans_inst/input_inst/pipeline_inst/gen_stages[1].rData[1][133]_i_1__1_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                                                           |               38 |            262 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_trans_inst/input_inst/pipeline_inst/wTxPktReady                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |               37 |            262 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_trans_inst/input_inst/pipeline_inst/gen_stages[1].rData[1][133]_i_1__0_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                                                           |               29 |            262 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |               44 |            264 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/wRdEn                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |               24 |            264 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axis_dwidth_dma_rx/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |               47 |            264 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyParser/MyParser_t_inst/stage_0/valid_6                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |               27 |            264 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txc_engine_inst/txc_trans_inst/output_inst/pipeline_inst/wTxcPktReady                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                           |               28 |            264 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_trans_inst/output_inst/pipeline_inst/wSAxisRqTReady                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |               32 |            264 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/ready_reg/pipeline_inst/gen_stages[1].rData_reg[1][0]_0[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                           |               18 |            264 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/ready_reg/pipeline_inst/gen_stages[1].rData_reg[1][157]_0[0]                                                                                                         |                                                                                                                                                                                                                                                                                                                           |               17 |            264 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/ready_reg/pipeline_inst/gen_stages[1].rData_reg[1][173]                                                                                                              |                                                                                                                                                                                                                                                                                                                           |               24 |            278 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_5                                                                                                                                                                                                                               |               43 |            282 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                    | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                 |               73 |            310 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN                                                                                                                                                                                                                                 |               58 |            314 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_8                                                                                                                                                                                                                               |               51 |            318 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DscFifo_inst/DscFifoRdVal                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                           |               20 |            320 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DscFifo_inst/DscFifoRdVal                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                           |               20 |            320 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_6                                                                                                                                                                                                                               |               51 |            328 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2                                                                                                                                                                                                                              |               50 |            352 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_7                                                                                                                                                                                                                               |               67 |            352 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/engine_layer_inst/tx_engine_ultrascale_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/wWrEn                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |               24 |            384 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/out                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                                                      |               40 |            388 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/out                                        | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                         |               47 |            388 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/out                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                                                      |               45 |            388 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/out                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/rxreset_rxusrclk2                                                                                                                                                      |               53 |            388 |
|  nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |               74 |            396 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_local_clock_reset_block/CLK |                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |               64 |            396 |
|  nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |               60 |            396 |
|  nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_local_clock_reset_block/CLK                              |                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |               45 |            396 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |               96 |            400 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/reset_local                                                                                                  |               77 |            404 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/reset_local                                                                                                  |               69 |            404 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_block_i/axi_10g_ethernet_i/inst/xpcs/inst/bd_7ad4_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/reset_local                                                                                                  |               74 |            404 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_a1aa_xpcs_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/reset_local                                                                     |               71 |            404 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                                                                                                                                                                                      |               64 |            406 |
|  xlnx_opt_                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |               64 |            410 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/SS[0]_repN_10                                                                                                                                                                                                                                                  |               50 |            414 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_1                                                                                                                                                                                                                               |               77 |            420 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_4                                                                                                                                                                                                                               |               61 |            432 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                             | control_sub_i/nf_mbsys/mbsys/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                 |               90 |            442 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/SS[0]                                                                                                                                                                                                                                          |               66 |            450 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyParser/MyParser_t_inst/stage_1/valid_6                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |               31 |            482 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyParser/MyParser_t_inst/stage_0/tupleForward_inst/OutTupDat[551]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                           |               78 |            488 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/FifoReader_inst/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |               76 |            496 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/FifoReader_inst/PipeEnb                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |               72 |            496 |
|  control_sub_i/nf_mbsys/clk_wiz_1/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |              100 |            500 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i_reg[0][0]                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |               56 |            514 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |               63 |            514 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/editor_inst/DataShift_inst/ShiftDataUp/p_0_in0                                                                                                                                                                      |               65 |            528 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/DataShift_inst/ShiftDataUp/p_0_in0                                                                                                                                                                      |               57 |            528 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axis_dwidth_dma_tx/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |               58 |            544 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axis_dwidth_dma_tx/inst/gen_upsizer_conversion.axisc_upsizer_0/s_axis_tready                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                           |               57 |            546 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i_reg[0][0]                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |               59 |            546 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |               57 |            546 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[4].output_fifo/will_update_middle                                                                                                                                                                                                                        | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |               59 |            554 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[4].output_fifo/will_update_dout                                                                                                                                                                                                                          | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |               60 |            554 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/nf_riffa_dma_cpu_regs_inst/pcieinterrupt2_reg_reg[4][0]                                                                                                                                                                                                                         |               95 |            572 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[1].output_fifo/will_update_dout                                                                                                                                                                                                                          | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |               52 |            578 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[1].output_fifo/will_update_middle                                                                                                                                                                                                                        | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |               57 |            578 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/will_update_dout                                                                                                                                                                                                                          | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |               47 |            578 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/will_update_middle                                                                                                                                                                                                                        | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |               60 |            578 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/will_update_middle                                                                                                                                                                                                         | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |               72 |            578 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/will_update_dout                                                                                                                                                                                                           | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |               78 |            578 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[0].output_fifo/will_update_middle                                                                                                                                                                                                                        | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |               72 |            578 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[3].output_fifo/will_update_dout                                                                                                                                                                                                                          | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |               56 |            578 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[3].output_fifo/will_update_middle                                                                                                                                                                                                                        | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |               56 |            578 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/will_update_middle                                                                                                                                                                                                         | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |               71 |            578 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/input_fifo/will_update_dout                                                                                                                                                                                                          | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |               76 |            578 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/will_update_dout                                                                                                                                                                                                           | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |               75 |            578 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_tx/input_fifo/will_update_middle                                                                                                                                                                                                        | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |               70 |            578 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[0].output_fifo/will_update_dout                                                                                                                                                                                                                          | nf_datapath_0/bram_output_queues_1/inst/sss_output_queues[2].output_fifo/fifo/SR[0]                                                                                                                                                                                                                                       |               67 |            578 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/will_update_middle                                                                                                                                                                                                         | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |               69 |            578 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_tx/input_fifo/will_update_dout                                                                                                                                                                                                           | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/tx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |               72 |            578 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/MASTER_WIDER.counter_reg[0]_rep__0                                                                                                                                                                                         | nf_10g_interface_1/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |              149 |            588 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/MASTER_WIDER.counter_reg[0]_rep__0                                                                                                                                                                                         | nf_10g_interface_3/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |              148 |            588 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/converter_rx/input_fifo/MASTER_WIDER.counter_reg[0]_rep__0                                                                                                                                                                                         | nf_10g_interface_2/inst/nf_10g_interface_block_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                    |              150 |            588 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/converter_rx/input_fifo/MASTER_WIDER.counter_reg[0]_rep__0                                                                                                                                                                                        | nf_10g_interface_0/inst/nf_10g_interface_shared_i/xge_attachment/rx_fifo_rst/sync1_r[5]                                                                                                                                                                                                                                   |              144 |            588 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/editor_inst/TupleShift_inst/shiftData/UniShifter2X/data_i6_reg[0]_2                                                                                                                                                 |               52 |            608 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_RESET_clk_line/clk_line_rst_high                                                                                                                                                                                                                       |               93 |            628 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[1].in_arb_fifo/will_update_middle                                                                                                                                                                                                                          | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                         |               52 |            674 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[0].in_arb_fifo/will_update_middle                                                                                                                                                                                                                          | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                         |               49 |            674 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[0].in_arb_fifo/will_update_dout                                                                                                                                                                                                                            | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                         |               63 |            674 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[2].in_arb_fifo/will_update_dout                                                                                                                                                                                                                            | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                         |               56 |            674 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/I99                       |                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |               99 |            674 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[2].in_arb_fifo/will_update_middle                                                                                                                                                                                                                          | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                         |               48 |            674 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/will_update_middle                                                                                                                                                                                                                          | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                         |               51 |            674 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[1].in_arb_fifo/will_update_dout                                                                                                                                                                                                                            | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                         |               65 |            674 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[3].in_arb_fifo/will_update_middle                                                                                                                                                                                                                          | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                         |               52 |            674 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/will_update_dout                                                                                                                                                                                                                            | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                         |               55 |            674 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[3].in_arb_fifo/will_update_dout                                                                                                                                                                                                                            | nf_datapath_0/input_arbiter_drr_v1_0/inst/in_arb_queues[4].in_arb_fifo/fifo/SR[0]                                                                                                                                                                                                                                         |               52 |            674 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axis_fifo_10g_rx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |               44 |            704 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     | control_sub_i/dma_sub/axis_fifo_10g_tx/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |               46 |            736 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | control_sub_i/dma_sub/axis_dwidth_dma_rx/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                           |              106 |            784 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_2/valid_6                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |               59 |            890 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/p_1_in                                                                                                                                                                                                                                                            | nf_10g_interface_3/inst/nf_10g_interface_block_i/p_0_in                                                                                                                                                                                                                                                                   |               92 |            916 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/fifo_generator_shared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                                           |               66 |            916 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_3/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |               78 |            916 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/p_1_in                                                                                                                                                                                                                                                            | nf_10g_interface_1/inst/nf_10g_interface_block_i/p_0_in                                                                                                                                                                                                                                                                   |               85 |            916 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_0/inst/nf_10g_interface_shared_i/p_1_in                                                                                                                                                                                                                                                           | nf_10g_interface_0/inst/nf_10g_interface_shared_i/p_0_in                                                                                                                                                                                                                                                                  |               75 |            916 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_1/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |               74 |            916 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/p_1_in                                                                                                                                                                                                                                                            | nf_10g_interface_2/inst/nf_10g_interface_block_i/p_0_in                                                                                                                                                                                                                                                                   |               82 |            916 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_10g_interface_2/inst/nf_10g_interface_block_i/fifo_generator_nonshared_status_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |               66 |            916 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyIngress_lvl_0/MyIngress_lvl_0_t_inst/stage_0/TX_TUPLE_VALID                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                           |               70 |           1010 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyIngress_lvl_0/MyIngress_lvl_0_t_inst/stage_2/valid_1                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |               79 |           1010 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyIngress_lvl/MyIngress_lvl_t_inst/stage_0/valid_1                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                           |               74 |           1010 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_S_SYNCER_for_MyDeparser/RX_TUPLE_VALID                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                           |               75 |           1010 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyParser/MyParser_t_inst/stage_0/tupleForward_inst/Enable_d_1                                                                                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyParser/MyParser_t_inst/stage_0_reset                                                                                                                                                                                                                   |               98 |           1024 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyIngress_lvl_0/MyIngress_lvl_0_t_inst/stage_0/valid_2                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |               78 |           1028 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_S_SYNCER_for_MyDeparser/wr_en                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                           |               72 |           1032 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_3/inst/nf_10g_interface_cpu_regs_inst/pcspmastatusvector13_reg_reg[0][0]                                                                                                                                                                                                                                 |              142 |           1046 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_1/inst/nf_10g_interface_cpu_regs_inst/pcspmastatusvector13_reg_reg[0][0]                                                                                                                                                                                                                                 |              136 |           1046 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_2/inst/nf_10g_interface_cpu_regs_inst/pcspmastatusvector13_reg_reg[0][0]                                                                                                                                                                                                                                 |              140 |           1046 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    | nf_10g_interface_0/inst/nf_10g_interface_shared_cpu_regs_inst/id_reg1                                                                                                                                                                                                                                                     |              136 |           1046 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/S_SYNCER_for_MyDeparser/RX_TUPLE_VALID                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                           |              115 |           1076 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_0/valid_6_reg_n_0_[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                           |               75 |           1108 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     | nf_datapath_0/nf_sume_sdnet_wrapper_1/inst/SimpleSumeSwitch_inst/MyDeparser/MyDeparser_t_inst/stage_1/valid_6                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                           |               71 |           1108 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[1].channel/channel/rxPort/rRst                                                                                                                                                                                                                        |              246 |           1318 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/nf_riffa_dma_1/inst/riffa/riffa_inst/channels[0].channel/channel/rxPort/rRst                                                                                                                                                                                                                        |              274 |           1358 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                                                         |                                                                                                                                                                                                                                                                                                                    | control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                                                                                                                                                                                  |              233 |           1520 |
|  control_sub_i/dma_sub/pcie3_7x_1/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK1                                                     |                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |             1371 |           9876 |
|  nf_10g_interface_0/inst/nf_10g_interface_shared_i/axi_10g_ethernet_i/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                       |                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |             1861 |          12160 |
|  axi_clocking_i/clk_wiz_i/inst/clk_out1                                                                                                                     |                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                           |             3956 |          35858 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


