INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cover/OneDrive/Documents/vivado/lab6_files/vivado/adc_lab/adc_lab.srcs/sim_1/imports/src/AD9467_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AD9467_INTERFACE'
