

================================================================
== Vivado HLS Report for 'parta1_5'
================================================================
* Date:           Thu Oct  4 23:38:26 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PartA
* Solution:       solution5
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.060|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- for_c_row              |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + for_c_col_for_common  |    ?|    ?|         6|          2|          1|     ?|    yes   |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      6|       0|    503|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    123|
|Register         |        0|      -|     742|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      7|     742|    658|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      3|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |parta1_5_mul_mul_bkb_U1  |parta1_5_mul_mul_bkb  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_204_p2                |     *    |      3|  0|  20|          32|          32|
    |tmp_7_fu_327_p2                |     *    |      3|  0|  20|          32|          32|
    |C_d0                           |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_235_p2                  |     +    |      0|  0|  38|           1|          31|
    |indvar_flatten_next_fu_255_p2  |     +    |      0|  0|  71|          64|           1|
    |j_1_fu_261_p2                  |     +    |      0|  0|  38|           1|          31|
    |k_1_fu_300_p2                  |     +    |      0|  0|  38|           1|          31|
    |next_mul_fu_220_p2             |     +    |      0|  0|  45|           7|          38|
    |tmp_10_fu_309_p2               |     +    |      0|  0|  21|          15|          15|
    |tmp_11_fu_318_p2               |     +    |      0|  0|  21|          15|          15|
    |tmp_9_fu_291_p2                |     +    |      0|  0|  21|          15|          15|
    |exitcond_flatten_fu_250_p2     |   icmp   |      0|  0|  29|          64|          64|
    |tmp_5_fu_245_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_fu_230_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |k_mid2_fu_267_p3               |  select  |      0|  0|  31|           1|          31|
    |tmp_3_mid2_v_fu_275_p3         |  select  |      0|  0|  31|           1|          31|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      6|  0| 503|         348|         466|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_167_p4  |   9|          2|   64|        128|
    |ap_phi_mux_j_phi_fu_178_p4               |   9|          2|   31|         62|
    |ap_phi_mux_k_phi_fu_189_p4               |   9|          2|   31|         62|
    |i_reg_141                                |   9|          2|   31|         62|
    |indvar_flatten_reg_163                   |   9|          2|   64|        128|
    |j_reg_174                                |   9|          2|   31|         62|
    |k_reg_185                                |   9|          2|   31|         62|
    |phi_mul_reg_152                          |   9|          2|   38|         76|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 123|         26|  324|        652|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |A_load_reg_434                  |  32|   0|   32|          0|
    |B_load_reg_439                  |  32|   0|   32|          0|
    |C_addr_1_reg_414                |  14|   0|   14|          0|
    |C_addr_1_reg_414_pp0_iter1_reg  |  14|   0|   14|          0|
    |ap_CS_fsm                       |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |bound_reg_352                   |  64|   0|   64|          0|
    |exitcond_flatten_reg_377        |   1|   0|    1|          0|
    |i_1_reg_372                     |  31|   0|   31|          0|
    |i_reg_141                       |  31|   0|   31|          0|
    |indvar_flatten_next_reg_381     |  64|   0|   64|          0|
    |indvar_flatten_reg_163          |  64|   0|   64|          0|
    |j_reg_174                       |  31|   0|   31|          0|
    |k_1_reg_419                     |  31|   0|   31|          0|
    |k_mid2_reg_386                  |  31|   0|   31|          0|
    |k_reg_185                       |  31|   0|   31|          0|
    |next_mul_reg_363                |  38|   0|   38|          0|
    |phi_mul_reg_152                 |  38|   0|   38|          0|
    |tmp_1_reg_357                   |  15|   0|   15|          0|
    |tmp_2_reg_396                   |  15|   0|   15|          0|
    |tmp_3_mid2_v_reg_391            |  31|   0|   31|          0|
    |tmp_3_reg_408                   |  15|   0|   15|          0|
    |tmp_6_reg_402                   |  15|   0|   15|          0|
    |tmp_7_reg_444                   |  32|   0|   32|          0|
    |exitcond_flatten_reg_377        |  64|  32|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 742|  32|  679|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   parta1_5   | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   parta1_5   | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   parta1_5   | return value |
|ap_done     | out |    1| ap_ctrl_hs |   parta1_5   | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   parta1_5   | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   parta1_5   | return value |
|A_address0  | out |   14|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_q0        |  in |   32|  ap_memory |       A      |     array    |
|B_address0  | out |   14|  ap_memory |       B      |     array    |
|B_ce0       | out |    1|  ap_memory |       B      |     array    |
|B_q0        |  in |   32|  ap_memory |       B      |     array    |
|C_address0  | out |   14|  ap_memory |       C      |     array    |
|C_ce0       | out |    1|  ap_memory |       C      |     array    |
|C_we0       | out |    1|  ap_memory |       C      |     array    |
|C_d0        | out |   32|  ap_memory |       C      |     array    |
|C_q0        |  in |   32|  ap_memory |       C      |     array    |
|mA          |  in |   32|   ap_none  |      mA      |    scalar    |
|nA          |  in |   32|   ap_none  |      nA      |    scalar    |
|mB          |  in |   32|   ap_none  |      mB      |    scalar    |
|nB          |  in |   32|   ap_none  |      nB      |    scalar    |
|mC          |  in |   32|   ap_none  |      mC      |    scalar    |
|nC          |  in |   32|   ap_none  |      nC      |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

