-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity llama_layer is
generic (
    C_M_AXI_GMEM0_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM0_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM0_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM1_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM1_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM2_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM2_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM3_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM3_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM3_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM4_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM4_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM4_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM4_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM4_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM4_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM4_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM4_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 5;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_S_AXI_CONTROL_R_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_CONTROL_R_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM0_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM1_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM1_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM1_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM2_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM2_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM2_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM3_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM3_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM3_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM4_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM4_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM4_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_WUSER_WIDTH-1 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_RUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_BUSER_WIDTH-1 downto 0);
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_WUSER_WIDTH-1 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_RUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_BUSER_WIDTH-1 downto 0);
    m_axi_gmem2_AWVALID : OUT STD_LOGIC;
    m_axi_gmem2_AWREADY : IN STD_LOGIC;
    m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ADDR_WIDTH-1 downto 0);
    m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem2_WVALID : OUT STD_LOGIC;
    m_axi_gmem2_WREADY : IN STD_LOGIC;
    m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH-1 downto 0);
    m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem2_WLAST : OUT STD_LOGIC;
    m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_WUSER_WIDTH-1 downto 0);
    m_axi_gmem2_ARVALID : OUT STD_LOGIC;
    m_axi_gmem2_ARREADY : IN STD_LOGIC;
    m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ADDR_WIDTH-1 downto 0);
    m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem2_RVALID : IN STD_LOGIC;
    m_axi_gmem2_RREADY : OUT STD_LOGIC;
    m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH-1 downto 0);
    m_axi_gmem2_RLAST : IN STD_LOGIC;
    m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_RUSER_WIDTH-1 downto 0);
    m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BVALID : IN STD_LOGIC;
    m_axi_gmem2_BREADY : OUT STD_LOGIC;
    m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_BUSER_WIDTH-1 downto 0);
    m_axi_gmem3_AWVALID : OUT STD_LOGIC;
    m_axi_gmem3_AWREADY : IN STD_LOGIC;
    m_axi_gmem3_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ADDR_WIDTH-1 downto 0);
    m_axi_gmem3_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ID_WIDTH-1 downto 0);
    m_axi_gmem3_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem3_WVALID : OUT STD_LOGIC;
    m_axi_gmem3_WREADY : IN STD_LOGIC;
    m_axi_gmem3_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_DATA_WIDTH-1 downto 0);
    m_axi_gmem3_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem3_WLAST : OUT STD_LOGIC;
    m_axi_gmem3_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ID_WIDTH-1 downto 0);
    m_axi_gmem3_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_WUSER_WIDTH-1 downto 0);
    m_axi_gmem3_ARVALID : OUT STD_LOGIC;
    m_axi_gmem3_ARREADY : IN STD_LOGIC;
    m_axi_gmem3_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ADDR_WIDTH-1 downto 0);
    m_axi_gmem3_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ID_WIDTH-1 downto 0);
    m_axi_gmem3_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem3_RVALID : IN STD_LOGIC;
    m_axi_gmem3_RREADY : OUT STD_LOGIC;
    m_axi_gmem3_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM3_DATA_WIDTH-1 downto 0);
    m_axi_gmem3_RLAST : IN STD_LOGIC;
    m_axi_gmem3_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ID_WIDTH-1 downto 0);
    m_axi_gmem3_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM3_RUSER_WIDTH-1 downto 0);
    m_axi_gmem3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_BVALID : IN STD_LOGIC;
    m_axi_gmem3_BREADY : OUT STD_LOGIC;
    m_axi_gmem3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM3_ID_WIDTH-1 downto 0);
    m_axi_gmem3_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM3_BUSER_WIDTH-1 downto 0);
    m_axi_gmem4_AWVALID : OUT STD_LOGIC;
    m_axi_gmem4_AWREADY : IN STD_LOGIC;
    m_axi_gmem4_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM4_ADDR_WIDTH-1 downto 0);
    m_axi_gmem4_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM4_ID_WIDTH-1 downto 0);
    m_axi_gmem4_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem4_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem4_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem4_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem4_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem4_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem4_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem4_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem4_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM4_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem4_WVALID : OUT STD_LOGIC;
    m_axi_gmem4_WREADY : IN STD_LOGIC;
    m_axi_gmem4_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM4_DATA_WIDTH-1 downto 0);
    m_axi_gmem4_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM4_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem4_WLAST : OUT STD_LOGIC;
    m_axi_gmem4_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM4_ID_WIDTH-1 downto 0);
    m_axi_gmem4_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM4_WUSER_WIDTH-1 downto 0);
    m_axi_gmem4_ARVALID : OUT STD_LOGIC;
    m_axi_gmem4_ARREADY : IN STD_LOGIC;
    m_axi_gmem4_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM4_ADDR_WIDTH-1 downto 0);
    m_axi_gmem4_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM4_ID_WIDTH-1 downto 0);
    m_axi_gmem4_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem4_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem4_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem4_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem4_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem4_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem4_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem4_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem4_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM4_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem4_RVALID : IN STD_LOGIC;
    m_axi_gmem4_RREADY : OUT STD_LOGIC;
    m_axi_gmem4_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM4_DATA_WIDTH-1 downto 0);
    m_axi_gmem4_RLAST : IN STD_LOGIC;
    m_axi_gmem4_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM4_ID_WIDTH-1 downto 0);
    m_axi_gmem4_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM4_RUSER_WIDTH-1 downto 0);
    m_axi_gmem4_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem4_BVALID : IN STD_LOGIC;
    m_axi_gmem4_BREADY : OUT STD_LOGIC;
    m_axi_gmem4_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem4_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM4_ID_WIDTH-1 downto 0);
    m_axi_gmem4_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM4_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC;
    s_axi_control_r_AWVALID : IN STD_LOGIC;
    s_axi_control_r_AWREADY : OUT STD_LOGIC;
    s_axi_control_r_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_ADDR_WIDTH-1 downto 0);
    s_axi_control_r_WVALID : IN STD_LOGIC;
    s_axi_control_r_WREADY : OUT STD_LOGIC;
    s_axi_control_r_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_DATA_WIDTH-1 downto 0);
    s_axi_control_r_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_DATA_WIDTH/8-1 downto 0);
    s_axi_control_r_ARVALID : IN STD_LOGIC;
    s_axi_control_r_ARREADY : OUT STD_LOGIC;
    s_axi_control_r_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_ADDR_WIDTH-1 downto 0);
    s_axi_control_r_RVALID : OUT STD_LOGIC;
    s_axi_control_r_RREADY : IN STD_LOGIC;
    s_axi_control_r_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_DATA_WIDTH-1 downto 0);
    s_axi_control_r_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_r_BVALID : OUT STD_LOGIC;
    s_axi_control_r_BREADY : IN STD_LOGIC;
    s_axi_control_r_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of llama_layer is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "llama_layer_llama_layer,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcv80-lsva4737-2MHP-e-S,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.906000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=311,HLS_SYN_DSP=0,HLS_SYN_FF=54570,HLS_SYN_LUT=84137,HLS_VERSION=2025_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state83 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state84 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state85 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state86 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state87 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state88 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state89 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state90 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state91 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state92 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state93 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state94 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state95 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state96 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state97 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state98 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state99 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state100 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state101 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state102 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state103 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state104 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state105 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state106 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state107 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state108 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state109 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state110 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state111 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state112 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state113 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state114 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state115 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state116 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state117 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state118 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state119 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state120 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state121 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state122 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state123 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state124 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state125 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state126 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state127 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state128 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state129 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state130 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state131 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state132 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state133 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state134 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state135 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state136 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state137 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state138 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state139 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state140 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state141 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state142 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state143 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state144 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state145 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state146 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state147 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state148 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state149 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state150 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state151 : STD_LOGIC_VECTOR (159 downto 0) := "0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state152 : STD_LOGIC_VECTOR (159 downto 0) := "0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state153 : STD_LOGIC_VECTOR (159 downto 0) := "0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state154 : STD_LOGIC_VECTOR (159 downto 0) := "0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state155 : STD_LOGIC_VECTOR (159 downto 0) := "0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state156 : STD_LOGIC_VECTOR (159 downto 0) := "0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state157 : STD_LOGIC_VECTOR (159 downto 0) := "0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state158 : STD_LOGIC_VECTOR (159 downto 0) := "0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state159 : STD_LOGIC_VECTOR (159 downto 0) := "0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state160 : STD_LOGIC_VECTOR (159 downto 0) := "1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_75 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110101";
    constant ap_const_lv32_91 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010001";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv32_82 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000010";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100011";
    constant ap_const_lv32_9C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_65 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100101";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_9E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011110";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant C_M_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_76 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110110";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_64 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100100";
    constant ap_const_lv32_66 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100110";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_69 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101001";
    constant ap_const_lv32_6A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101010";
    constant ap_const_lv32_9D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011101";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv64_300 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000001100000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv29_0 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_358637BD : STD_LOGIC_VECTOR (31 downto 0) := "00110101100001100011011110111101";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv32_44400000 : STD_LOGIC_VECTOR (31 downto 0) := "01000100010000000000000000000000";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_83 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv29_2401800 : STD_LOGIC_VECTOR (28 downto 0) := "00010010000000001100000000000";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv29_C00 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000110000000000";
    constant ap_const_lv29_240C00 : STD_LOGIC_VECTOR (28 downto 0) := "00000001001000000110000000000";
    constant ap_const_lv29_480C00 : STD_LOGIC_VECTOR (28 downto 0) := "00000010010000000110000000000";
    constant ap_const_lv29_6C0C00 : STD_LOGIC_VECTOR (28 downto 0) := "00000011011000000110000000000";
    constant ap_const_lv29_900C00 : STD_LOGIC_VECTOR (28 downto 0) := "00000100100000000110000000000";
    constant ap_const_lv29_901800 : STD_LOGIC_VECTOR (28 downto 0) := "00000100100000001100000000000";
    constant ap_const_lv29_1201800 : STD_LOGIC_VECTOR (28 downto 0) := "00001001000000001100000000000";
    constant ap_const_lv29_1B01800 : STD_LOGIC_VECTOR (28 downto 0) := "00001101100000001100000000000";
    constant ap_const_lv64_1B012000 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000011011000000010010000000000000";
    constant ap_const_lv64_1B012C00 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000011011000000010010110000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_5B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011011";
    constant ap_const_lv32_5C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011100";
    constant ap_const_lv32_5D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011101";
    constant ap_const_lv32_5E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011110";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_61 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100001";
    constant ap_const_lv32_62 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100010";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_79 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111001";
    constant ap_const_lv32_7A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111010";
    constant ap_const_lv32_7B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111011";
    constant ap_const_lv32_7C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111100";
    constant ap_const_lv32_7D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111101";
    constant ap_const_lv32_7E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111110";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_81 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000001";
    constant ap_const_lv32_92 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010010";
    constant ap_const_lv32_93 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010011";
    constant ap_const_lv32_94 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010100";
    constant ap_const_lv32_95 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010101";
    constant ap_const_lv32_96 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010110";
    constant ap_const_lv32_97 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010111";
    constant ap_const_lv32_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011000";
    constant ap_const_lv32_99 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011001";
    constant ap_const_lv32_9A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011010";
    constant ap_const_lv32_9B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv32_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010010";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_55 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010101";
    constant ap_const_lv32_56 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010110";
    constant ap_const_lv32_84 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000100";
    constant ap_const_lv32_85 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000101";
    constant ap_const_lv32_86 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000110";
    constant ap_const_lv32_87 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000111";
    constant ap_const_lv32_88 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001000";
    constant ap_const_lv32_89 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001001";
    constant ap_const_lv32_8A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001010";
    constant ap_const_lv32_8B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001011";
    constant ap_const_lv32_8C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001100";
    constant ap_const_lv32_8D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001101";
    constant ap_const_lv32_8E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001110";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal token_embed : STD_LOGIC_VECTOR (63 downto 0);
    signal output_logits : STD_LOGIC_VECTOR (63 downto 0);
    signal all_weights : STD_LOGIC_VECTOR (63 downto 0);
    signal key_cache : STD_LOGIC_VECTOR (63 downto 0);
    signal value_cache : STD_LOGIC_VECTOR (63 downto 0);
    signal position : STD_LOGIC_VECTOR (31 downto 0);
    signal current_token_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal current_token_ce0 : STD_LOGIC;
    signal current_token_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_token_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal current_token_ce1 : STD_LOGIC;
    signal current_token_we1 : STD_LOGIC;
    signal current_token_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_token_19_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal current_token_19_ce0 : STD_LOGIC;
    signal current_token_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_token_19_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal current_token_19_ce1 : STD_LOGIC;
    signal current_token_19_we1 : STD_LOGIC;
    signal current_token_19_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_token_20_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal current_token_20_ce0 : STD_LOGIC;
    signal current_token_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_token_20_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal current_token_20_ce1 : STD_LOGIC;
    signal current_token_20_we1 : STD_LOGIC;
    signal current_token_20_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_token_21_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal current_token_21_ce0 : STD_LOGIC;
    signal current_token_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_token_21_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal current_token_21_ce1 : STD_LOGIC;
    signal current_token_21_we1 : STD_LOGIC;
    signal current_token_21_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_token_22_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal current_token_22_ce0 : STD_LOGIC;
    signal current_token_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_token_22_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal current_token_22_ce1 : STD_LOGIC;
    signal current_token_22_we1 : STD_LOGIC;
    signal current_token_22_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_token_23_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal current_token_23_ce0 : STD_LOGIC;
    signal current_token_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_token_23_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal current_token_23_ce1 : STD_LOGIC;
    signal current_token_23_we1 : STD_LOGIC;
    signal current_token_23_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_token_24_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal current_token_24_ce0 : STD_LOGIC;
    signal current_token_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_token_24_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal current_token_24_ce1 : STD_LOGIC;
    signal current_token_24_we1 : STD_LOGIC;
    signal current_token_24_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_token_25_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal current_token_25_ce0 : STD_LOGIC;
    signal current_token_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_token_25_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal current_token_25_ce1 : STD_LOGIC;
    signal current_token_25_we1 : STD_LOGIC;
    signal current_token_25_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_token_26_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal current_token_26_ce0 : STD_LOGIC;
    signal current_token_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_token_26_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal current_token_26_ce1 : STD_LOGIC;
    signal current_token_26_we1 : STD_LOGIC;
    signal current_token_26_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_token_27_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal current_token_27_ce0 : STD_LOGIC;
    signal current_token_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_token_27_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal current_token_27_ce1 : STD_LOGIC;
    signal current_token_27_we1 : STD_LOGIC;
    signal current_token_27_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ11llama_layerE13current_token_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ11llama_layerE13current_token_10_ce0 : STD_LOGIC;
    signal p_ZZ11llama_layerE13current_token_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ11llama_layerE13current_token_10_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ11llama_layerE13current_token_10_ce1 : STD_LOGIC;
    signal p_ZZ11llama_layerE13current_token_10_we1 : STD_LOGIC;
    signal p_ZZ11llama_layerE13current_token_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ11llama_layerE13current_token_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ11llama_layerE13current_token_11_ce0 : STD_LOGIC;
    signal p_ZZ11llama_layerE13current_token_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ11llama_layerE13current_token_11_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ11llama_layerE13current_token_11_ce1 : STD_LOGIC;
    signal p_ZZ11llama_layerE13current_token_11_we1 : STD_LOGIC;
    signal p_ZZ11llama_layerE13current_token_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ11llama_layerE13current_token_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ11llama_layerE13current_token_12_ce0 : STD_LOGIC;
    signal p_ZZ11llama_layerE13current_token_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ11llama_layerE13current_token_12_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ11llama_layerE13current_token_12_ce1 : STD_LOGIC;
    signal p_ZZ11llama_layerE13current_token_12_we1 : STD_LOGIC;
    signal p_ZZ11llama_layerE13current_token_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ11llama_layerE13current_token_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ11llama_layerE13current_token_13_ce0 : STD_LOGIC;
    signal p_ZZ11llama_layerE13current_token_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ11llama_layerE13current_token_13_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ11llama_layerE13current_token_13_ce1 : STD_LOGIC;
    signal p_ZZ11llama_layerE13current_token_13_we1 : STD_LOGIC;
    signal p_ZZ11llama_layerE13current_token_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ11llama_layerE13current_token_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ11llama_layerE13current_token_14_ce0 : STD_LOGIC;
    signal p_ZZ11llama_layerE13current_token_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ11llama_layerE13current_token_14_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ11llama_layerE13current_token_14_ce1 : STD_LOGIC;
    signal p_ZZ11llama_layerE13current_token_14_we1 : STD_LOGIC;
    signal p_ZZ11llama_layerE13current_token_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ11llama_layerE13current_token_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ11llama_layerE13current_token_15_ce0 : STD_LOGIC;
    signal p_ZZ11llama_layerE13current_token_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ11llama_layerE13current_token_15_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ11llama_layerE13current_token_15_ce1 : STD_LOGIC;
    signal p_ZZ11llama_layerE13current_token_15_we1 : STD_LOGIC;
    signal p_ZZ11llama_layerE13current_token_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal norm_output_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal norm_output_ce0 : STD_LOGIC;
    signal norm_output_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal norm_output_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal norm_output_ce1 : STD_LOGIC;
    signal norm_output_we1 : STD_LOGIC;
    signal norm_output_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal norm_output_35_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal norm_output_35_ce0 : STD_LOGIC;
    signal norm_output_35_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal norm_output_35_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal norm_output_35_ce1 : STD_LOGIC;
    signal norm_output_35_we1 : STD_LOGIC;
    signal norm_output_35_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal norm_output_36_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal norm_output_36_ce0 : STD_LOGIC;
    signal norm_output_36_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal norm_output_36_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal norm_output_36_ce1 : STD_LOGIC;
    signal norm_output_36_we1 : STD_LOGIC;
    signal norm_output_36_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal norm_output_37_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal norm_output_37_ce0 : STD_LOGIC;
    signal norm_output_37_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal norm_output_37_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal norm_output_37_ce1 : STD_LOGIC;
    signal norm_output_37_we1 : STD_LOGIC;
    signal norm_output_37_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal norm_output_38_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal norm_output_38_ce0 : STD_LOGIC;
    signal norm_output_38_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal norm_output_38_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal norm_output_38_ce1 : STD_LOGIC;
    signal norm_output_38_we1 : STD_LOGIC;
    signal norm_output_38_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal norm_output_39_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal norm_output_39_ce0 : STD_LOGIC;
    signal norm_output_39_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal norm_output_39_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal norm_output_39_ce1 : STD_LOGIC;
    signal norm_output_39_we1 : STD_LOGIC;
    signal norm_output_39_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal norm_output_40_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal norm_output_40_ce0 : STD_LOGIC;
    signal norm_output_40_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal norm_output_40_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal norm_output_40_ce1 : STD_LOGIC;
    signal norm_output_40_we1 : STD_LOGIC;
    signal norm_output_40_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal norm_output_41_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal norm_output_41_ce0 : STD_LOGIC;
    signal norm_output_41_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal norm_output_41_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal norm_output_41_ce1 : STD_LOGIC;
    signal norm_output_41_we1 : STD_LOGIC;
    signal norm_output_41_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal norm_output_42_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal norm_output_42_ce0 : STD_LOGIC;
    signal norm_output_42_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal norm_output_42_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal norm_output_42_ce1 : STD_LOGIC;
    signal norm_output_42_we1 : STD_LOGIC;
    signal norm_output_42_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal norm_output_43_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal norm_output_43_ce0 : STD_LOGIC;
    signal norm_output_43_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal norm_output_43_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal norm_output_43_ce1 : STD_LOGIC;
    signal norm_output_43_we1 : STD_LOGIC;
    signal norm_output_43_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ11llama_layerE11norm_output_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ11llama_layerE11norm_output_10_ce0 : STD_LOGIC;
    signal p_ZZ11llama_layerE11norm_output_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ11llama_layerE11norm_output_10_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ11llama_layerE11norm_output_10_ce1 : STD_LOGIC;
    signal p_ZZ11llama_layerE11norm_output_10_we1 : STD_LOGIC;
    signal p_ZZ11llama_layerE11norm_output_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ11llama_layerE11norm_output_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ11llama_layerE11norm_output_11_ce0 : STD_LOGIC;
    signal p_ZZ11llama_layerE11norm_output_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ11llama_layerE11norm_output_11_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ11llama_layerE11norm_output_11_ce1 : STD_LOGIC;
    signal p_ZZ11llama_layerE11norm_output_11_we1 : STD_LOGIC;
    signal p_ZZ11llama_layerE11norm_output_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ11llama_layerE11norm_output_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ11llama_layerE11norm_output_12_ce0 : STD_LOGIC;
    signal p_ZZ11llama_layerE11norm_output_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ11llama_layerE11norm_output_12_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ11llama_layerE11norm_output_12_ce1 : STD_LOGIC;
    signal p_ZZ11llama_layerE11norm_output_12_we1 : STD_LOGIC;
    signal p_ZZ11llama_layerE11norm_output_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ11llama_layerE11norm_output_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ11llama_layerE11norm_output_13_ce0 : STD_LOGIC;
    signal p_ZZ11llama_layerE11norm_output_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ11llama_layerE11norm_output_13_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ11llama_layerE11norm_output_13_ce1 : STD_LOGIC;
    signal p_ZZ11llama_layerE11norm_output_13_we1 : STD_LOGIC;
    signal p_ZZ11llama_layerE11norm_output_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ11llama_layerE11norm_output_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ11llama_layerE11norm_output_14_ce0 : STD_LOGIC;
    signal p_ZZ11llama_layerE11norm_output_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ11llama_layerE11norm_output_14_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ11llama_layerE11norm_output_14_ce1 : STD_LOGIC;
    signal p_ZZ11llama_layerE11norm_output_14_we1 : STD_LOGIC;
    signal p_ZZ11llama_layerE11norm_output_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ11llama_layerE11norm_output_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ11llama_layerE11norm_output_15_ce0 : STD_LOGIC;
    signal p_ZZ11llama_layerE11norm_output_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZZ11llama_layerE11norm_output_15_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZ11llama_layerE11norm_output_15_ce1 : STD_LOGIC;
    signal p_ZZ11llama_layerE11norm_output_15_we1 : STD_LOGIC;
    signal p_ZZ11llama_layerE11norm_output_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer_output_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer_output_ce0 : STD_LOGIC;
    signal layer_output_we0 : STD_LOGIC;
    signal layer_output_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer_output_28_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer_output_28_ce0 : STD_LOGIC;
    signal layer_output_28_we0 : STD_LOGIC;
    signal layer_output_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer_output_29_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer_output_29_ce0 : STD_LOGIC;
    signal layer_output_29_we0 : STD_LOGIC;
    signal layer_output_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer_output_30_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer_output_30_ce0 : STD_LOGIC;
    signal layer_output_30_we0 : STD_LOGIC;
    signal layer_output_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer_output_31_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer_output_31_ce0 : STD_LOGIC;
    signal layer_output_31_we0 : STD_LOGIC;
    signal layer_output_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer_output_32_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer_output_32_ce0 : STD_LOGIC;
    signal layer_output_32_we0 : STD_LOGIC;
    signal layer_output_32_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer_output_33_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer_output_33_ce0 : STD_LOGIC;
    signal layer_output_33_we0 : STD_LOGIC;
    signal layer_output_33_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer_output_34_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal layer_output_34_ce0 : STD_LOGIC;
    signal layer_output_34_we0 : STD_LOGIC;
    signal layer_output_34_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ffn_input_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ffn_input_ce0 : STD_LOGIC;
    signal ffn_input_we0 : STD_LOGIC;
    signal ffn_input_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ffn_input_44_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ffn_input_44_ce0 : STD_LOGIC;
    signal ffn_input_44_we0 : STD_LOGIC;
    signal ffn_input_44_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ffn_input_45_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ffn_input_45_ce0 : STD_LOGIC;
    signal ffn_input_45_we0 : STD_LOGIC;
    signal ffn_input_45_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ffn_input_46_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ffn_input_46_ce0 : STD_LOGIC;
    signal ffn_input_46_we0 : STD_LOGIC;
    signal ffn_input_46_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ffn_input_47_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ffn_input_47_ce0 : STD_LOGIC;
    signal ffn_input_47_we0 : STD_LOGIC;
    signal ffn_input_47_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ffn_input_48_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ffn_input_48_ce0 : STD_LOGIC;
    signal ffn_input_48_we0 : STD_LOGIC;
    signal ffn_input_48_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ffn_input_49_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ffn_input_49_ce0 : STD_LOGIC;
    signal ffn_input_49_we0 : STD_LOGIC;
    signal ffn_input_49_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ffn_input_50_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ffn_input_50_ce0 : STD_LOGIC;
    signal ffn_input_50_we0 : STD_LOGIC;
    signal ffn_input_50_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem0_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal gmem0_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal gmem0_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state118 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state118 : signal is "none";
    signal gmem2_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state146 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state146 : signal is "none";
    signal ap_CS_fsm_state89 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state89 : signal is "none";
    signal grp_fu_1135_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1182 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal ap_CS_fsm_state131 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state131 : signal is "none";
    signal grp_fu_1150_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1140_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1192 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal ap_CS_fsm_state100 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state100 : signal is "none";
    signal ap_CS_fsm_state157 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state157 : signal is "none";
    signal position_read_reg_1519 : STD_LOGIC_VECTOR (31 downto 0);
    signal value_cache_read_reg_1524 : STD_LOGIC_VECTOR (63 downto 0);
    signal key_cache_read_reg_1529 : STD_LOGIC_VECTOR (63 downto 0);
    signal all_weights_read_reg_1534 : STD_LOGIC_VECTOR (63 downto 0);
    signal output_logits_read_reg_1549 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln_fu_1203_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln_reg_1572 : STD_LOGIC_VECTOR (61 downto 0);
    signal gmem0_addr_reg_1579 : STD_LOGIC_VECTOR (63 downto 0);
    signal phi_mul_load_reg_1587 : STD_LOGIC_VECTOR (28 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal layer_1_reg_1600 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln27_1_reg_1611 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal wq_fu_1324_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal wq_reg_1622 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal wk_fu_1338_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal wk_reg_1627 : STD_LOGIC_VECTOR (63 downto 0);
    signal wv_fu_1352_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal wv_reg_1632 : STD_LOGIC_VECTOR (63 downto 0);
    signal wo_fu_1366_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal wo_reg_1637 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln27_4_reg_1645 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_CS_fsm_state88 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state88 : signal is "none";
    signal w1_fu_1425_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal w1_reg_1656 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state102 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state102 : signal is "none";
    signal w2_fu_1440_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal w2_reg_1661 : STD_LOGIC_VECTOR (63 downto 0);
    signal w3_fu_1455_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal w3_reg_1666 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln3_reg_1674 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_CS_fsm_state145 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state145 : signal is "none";
    signal lm_head_weight_fu_1499_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lm_head_weight_reg_1685 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state159 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state159 : signal is "none";
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_ap_start : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_ap_done : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_ap_idle : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_ap_ready : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_AWVALID : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_WVALID : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_WLAST : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_ARVALID : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_RREADY : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_BREADY : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_19_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_19_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_19_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_19_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_20_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_20_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_20_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_20_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_21_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_21_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_21_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_21_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_22_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_22_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_22_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_22_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_23_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_23_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_23_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_23_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_24_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_24_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_24_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_24_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_25_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_25_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_25_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_25_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_26_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_26_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_26_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_26_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_27_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_27_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_27_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_27_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_10_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_10_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_10_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_11_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_11_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_11_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_12_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_12_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_12_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_13_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_13_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_13_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_14_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_14_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_14_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_15_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_15_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_15_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_ap_start : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_ap_done : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_ap_idle : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_ap_ready : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_sum_local_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_sum_local_2_out_ap_vld : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_19_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_19_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_20_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_20_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_21_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_21_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_22_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_22_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_23_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_23_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_24_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_24_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_25_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_25_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_26_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_26_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_27_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_27_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_10_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_11_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_12_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_13_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_14_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_15_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_ap_start : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_ap_done : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_ap_idle : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_ap_ready : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_sum_local_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_sum_local_out_ap_vld : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_19_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_19_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_20_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_20_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_21_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_21_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_22_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_22_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_23_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_23_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_24_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_24_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_25_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_25_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_26_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_26_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_27_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_27_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_10_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_11_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_12_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_13_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_14_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_15_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_ap_start : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_ap_done : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_ap_idle : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_ap_ready : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_AWVALID : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_WVALID : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_WLAST : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_ARVALID : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_RREADY : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_BREADY : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_19_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_19_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_20_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_20_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_21_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_21_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_22_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_22_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_23_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_23_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_24_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_24_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_25_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_25_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_26_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_26_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_27_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_27_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_10_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_11_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_12_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_13_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_14_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_15_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_35_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_35_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_35_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_35_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_36_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_36_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_36_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_36_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_37_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_37_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_37_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_37_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_38_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_38_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_38_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_38_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_39_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_39_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_39_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_39_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_40_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_40_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_40_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_40_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_41_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_41_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_41_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_41_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_42_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_42_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_42_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_42_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_43_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_43_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_43_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_43_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_10_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_10_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_10_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_11_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_11_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_11_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_12_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_12_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_12_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_13_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_13_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_13_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_14_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_14_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_14_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_15_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_15_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_15_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_ap_start : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_ap_done : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_ap_idle : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_ap_ready : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_35_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_35_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_36_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_36_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_37_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_37_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_38_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_38_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_39_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_39_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_40_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_40_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_41_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_41_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_42_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_42_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_43_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_43_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_10_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_11_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_12_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_13_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_14_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_15_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_19_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_19_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_19_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_19_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_20_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_20_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_20_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_20_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_21_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_21_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_21_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_21_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_22_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_22_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_22_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_22_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_23_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_23_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_23_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_23_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_24_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_24_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_24_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_24_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_25_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_25_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_25_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_25_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_26_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_26_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_26_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_26_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_27_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_27_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_27_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_27_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_10_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_10_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_10_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_11_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_11_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_11_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_12_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_12_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_12_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_13_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_13_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_13_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_14_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_14_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_14_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_15_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_15_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_15_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_AWVALID : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_WVALID : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_WLAST : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_ARVALID : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_RREADY : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_BREADY : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_AWVALID : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_WVALID : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_WLAST : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_ARVALID : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_RREADY : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_BREADY : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_AWVALID : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_WVALID : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_WLAST : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_ARVALID : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_RREADY : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_BREADY : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_10_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_10_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_10_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_10_ce1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_10_we1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_11_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_11_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_11_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_11_ce1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_11_we1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_12_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_12_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_12_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_12_ce1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_12_we1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_13_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_13_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_13_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_13_ce1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_13_we1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_14_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_14_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_14_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_14_ce1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_14_we1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_15_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_15_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_15_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_15_ce1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_15_we1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_ce1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_we1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_19_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_19_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_19_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_19_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_19_ce1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_19_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_19_we1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_20_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_20_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_20_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_20_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_20_ce1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_20_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_20_we1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_21_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_21_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_21_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_21_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_21_ce1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_21_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_21_we1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_22_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_22_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_22_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_22_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_22_ce1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_22_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_22_we1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_23_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_23_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_23_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_23_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_23_ce1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_23_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_23_we1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_24_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_24_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_24_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_24_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_24_ce1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_24_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_24_we1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_25_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_25_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_25_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_25_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_25_ce1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_25_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_25_we1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_26_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_26_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_26_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_26_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_26_ce1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_26_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_26_we1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_27_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_27_ce0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_27_we0 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_27_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_27_ce1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_current_token_27_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mhsa_1_fu_643_current_token_27_we1 : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_ap_start : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_ap_done : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_ap_ready : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_ap_idle : STD_LOGIC;
    signal grp_kernel_mhsa_1_fu_643_ap_continue : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_ap_start : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_ap_done : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_ap_idle : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_ap_ready : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_AWVALID : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_WVALID : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_WLAST : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_ARVALID : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_RREADY : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_BREADY : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_we0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_19_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_19_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_20_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_20_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_21_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_21_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_22_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_22_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_23_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_23_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_24_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_24_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_25_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_25_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_26_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_26_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_27_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_27_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_10_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_11_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_12_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_13_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_14_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_15_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_28_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_28_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_28_we0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_29_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_29_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_29_we0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_30_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_30_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_30_we0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_31_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_31_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_31_we0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_32_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_32_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_32_we0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_32_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_33_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_33_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_33_we0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_33_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_34_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_34_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_34_we0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_34_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_ap_start : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_ap_done : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_ap_idle : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_ap_ready : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_sum_local_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_sum_local_4_out_ap_vld : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_28_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_28_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_29_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_29_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_30_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_30_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_31_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_31_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_32_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_32_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_33_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_33_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_34_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_34_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ap_start : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ap_done : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ap_idle : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ap_ready : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_AWVALID : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_WVALID : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_WLAST : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_ARVALID : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_RREADY : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_BREADY : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_we0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_28_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_28_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_29_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_29_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_30_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_30_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_31_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_31_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_32_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_32_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_33_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_33_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_34_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_34_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_44_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_44_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_44_we0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_44_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_45_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_45_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_45_we0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_45_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_46_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_46_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_46_we0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_46_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_47_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_47_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_47_we0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_47_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_48_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_48_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_48_we0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_48_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_49_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_49_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_49_we0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_49_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_50_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_50_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_50_we0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_50_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_grp_fu_1690_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_grp_fu_1690_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_grp_fu_1694_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_grp_fu_1694_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_AWVALID : STD_LOGIC;
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_WVALID : STD_LOGIC;
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_WLAST : STD_LOGIC;
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_ARVALID : STD_LOGIC;
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_RREADY : STD_LOGIC;
    signal grp_FFN_1_fu_841_m_axi_gmem2_0_BREADY : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_ce0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_we0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_ce1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_we1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_44_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_44_ce0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_44_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_44_we0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_44_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_44_ce1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_44_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_44_we1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_45_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_45_ce0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_45_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_45_we0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_45_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_45_ce1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_45_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_45_we1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_46_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_46_ce0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_46_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_46_we0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_46_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_46_ce1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_46_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_46_we1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_47_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_47_ce0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_47_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_47_we0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_47_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_47_ce1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_47_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_47_we1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_48_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_48_ce0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_48_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_48_we0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_48_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_48_ce1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_48_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_48_we1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_49_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_49_ce0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_49_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_49_we0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_49_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_49_ce1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_49_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_49_we1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_50_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_50_ce0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_50_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_50_we0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_50_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_50_ce1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ffn_input_50_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_ffn_input_50_we1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_10_ce0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_10_we0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_10_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_10_ce1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_10_we1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_11_ce0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_11_we0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_11_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_11_ce1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_11_we1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_12_ce0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_12_we0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_12_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_12_ce1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_12_we1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_13_ce0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_13_we0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_13_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_13_ce1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_13_we1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_14_ce0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_14_we0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_14_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_14_ce1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_14_we1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_15_ce0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_15_we0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_15_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_15_ce1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_15_we1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_norm_output_ce0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_norm_output_we0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_norm_output_ce1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_norm_output_we1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_35_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_norm_output_35_ce0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_35_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_norm_output_35_we0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_35_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_norm_output_35_ce1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_35_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_norm_output_35_we1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_36_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_norm_output_36_ce0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_36_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_norm_output_36_we0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_36_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_norm_output_36_ce1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_36_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_norm_output_36_we1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_37_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_norm_output_37_ce0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_37_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_norm_output_37_we0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_37_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_norm_output_37_ce1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_37_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_norm_output_37_we1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_38_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_norm_output_38_ce0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_38_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_norm_output_38_we0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_38_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_norm_output_38_ce1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_38_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_norm_output_38_we1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_39_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_norm_output_39_ce0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_39_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_norm_output_39_we0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_39_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_norm_output_39_ce1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_39_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_norm_output_39_we1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_40_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_norm_output_40_ce0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_40_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_norm_output_40_we0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_40_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_norm_output_40_ce1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_40_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_norm_output_40_we1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_41_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_norm_output_41_ce0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_41_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_norm_output_41_we0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_41_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_norm_output_41_ce1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_41_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_norm_output_41_we1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_42_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_norm_output_42_ce0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_42_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_norm_output_42_we0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_42_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_norm_output_42_ce1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_42_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_norm_output_42_we1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_43_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_norm_output_43_ce0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_43_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_norm_output_43_we0 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_43_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_FFN_1_fu_841_norm_output_43_ce1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_norm_output_43_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_FFN_1_fu_841_norm_output_43_we1 : STD_LOGIC;
    signal grp_FFN_1_fu_841_ap_start : STD_LOGIC;
    signal grp_FFN_1_fu_841_ap_done : STD_LOGIC;
    signal grp_FFN_1_fu_841_ap_ready : STD_LOGIC;
    signal grp_FFN_1_fu_841_ap_idle : STD_LOGIC;
    signal grp_FFN_1_fu_841_ap_continue : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_ap_start : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_ap_done : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_ap_idle : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_ap_ready : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_28_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_28_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_29_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_29_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_30_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_30_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_31_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_31_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_32_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_32_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_33_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_33_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_34_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_34_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_35_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_35_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_36_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_36_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_37_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_37_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_38_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_38_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_39_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_39_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_40_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_40_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_41_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_41_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_42_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_42_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_43_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_43_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_10_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_11_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_12_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_13_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_14_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_15_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_19_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_19_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_19_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_19_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_20_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_20_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_20_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_20_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_21_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_21_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_21_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_21_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_22_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_22_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_22_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_22_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_23_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_23_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_23_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_23_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_24_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_24_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_24_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_24_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_25_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_25_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_25_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_25_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_26_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_26_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_26_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_26_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_27_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_27_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_27_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_27_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_10_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_10_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_10_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_11_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_11_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_11_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_12_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_12_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_12_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_13_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_13_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_13_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_14_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_14_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_14_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_15_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_15_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_15_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_ap_start : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_ap_done : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_ap_idle : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_ap_ready : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_AWVALID : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_WVALID : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_WLAST : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_ARVALID : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_RREADY : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_BREADY : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_19_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_19_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_20_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_20_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_21_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_21_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_22_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_22_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_23_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_23_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_24_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_24_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_25_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_25_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_26_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_26_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_27_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_27_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_10_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_11_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_12_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_13_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_14_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_15_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_ap_start : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_ap_done : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_ap_idle : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_ap_ready : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_AWVALID : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_WVALID : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_WLAST : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_ARVALID : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_RREADY : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_BREADY : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_19_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_19_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_20_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_20_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_21_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_21_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_22_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_22_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_23_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_23_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_24_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_24_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_25_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_25_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_26_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_26_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_27_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_27_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_10_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_11_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_12_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_13_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_14_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_15_ce0 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_35_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_35_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_35_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_35_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_36_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_36_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_36_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_36_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_37_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_37_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_37_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_37_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_38_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_38_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_38_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_38_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_39_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_39_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_39_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_39_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_40_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_40_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_40_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_40_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_41_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_41_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_41_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_41_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_42_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_42_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_42_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_42_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_43_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_43_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_43_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_43_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_10_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_10_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_10_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_11_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_11_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_11_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_12_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_12_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_12_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_13_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_13_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_13_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_14_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_14_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_14_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_15_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_15_ce1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_15_we1 : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_grp_fu_1690_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_grp_fu_1690_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_grp_fu_1694_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_grp_fu_1694_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_AWVALID : STD_LOGIC;
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_WVALID : STD_LOGIC;
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_WLAST : STD_LOGIC;
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_ARVALID : STD_LOGIC;
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_RREADY : STD_LOGIC;
    signal grp_matmul_1_fu_1093_m_axi_gmem1_0_BREADY : STD_LOGIC;
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_AWVALID : STD_LOGIC;
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_WVALID : STD_LOGIC;
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_WLAST : STD_LOGIC;
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_ARVALID : STD_LOGIC;
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_RREADY : STD_LOGIC;
    signal grp_matmul_1_fu_1093_m_axi_gmem2_0_BREADY : STD_LOGIC;
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_10_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_10_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_10_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_10_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_10_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_11_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_11_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_11_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_11_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_11_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_12_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_12_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_12_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_12_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_12_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_13_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_13_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_13_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_13_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_13_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_14_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_14_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_14_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_14_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_14_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_15_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_15_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_15_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_15_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_15_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_35_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_35_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_35_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_35_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_35_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_35_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_35_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_35_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_36_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_36_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_36_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_36_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_36_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_36_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_36_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_36_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_37_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_37_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_37_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_37_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_37_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_37_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_37_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_37_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_38_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_38_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_38_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_38_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_38_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_38_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_38_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_38_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_39_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_39_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_39_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_39_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_39_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_39_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_39_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_39_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_40_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_40_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_40_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_40_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_40_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_40_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_40_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_40_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_41_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_41_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_41_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_41_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_41_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_41_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_41_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_41_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_42_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_42_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_42_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_42_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_42_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_42_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_42_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_42_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_43_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_43_ce0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_43_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_43_we0 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_43_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_43_ce1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_norm_output_43_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_1_fu_1093_norm_output_43_we1 : STD_LOGIC;
    signal grp_matmul_1_fu_1093_ap_start : STD_LOGIC;
    signal grp_matmul_1_fu_1093_ap_done : STD_LOGIC;
    signal grp_matmul_1_fu_1093_ap_ready : STD_LOGIC;
    signal grp_matmul_1_fu_1093_ap_idle : STD_LOGIC;
    signal grp_matmul_1_fu_1093_ap_continue : STD_LOGIC;
    signal gmem0_0_AWVALID : STD_LOGIC;
    signal gmem0_0_AWREADY : STD_LOGIC;
    signal gmem0_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem0_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem0_0_WVALID : STD_LOGIC;
    signal gmem0_0_WREADY : STD_LOGIC;
    signal gmem0_0_ARVALID : STD_LOGIC;
    signal gmem0_0_ARREADY : STD_LOGIC;
    signal gmem0_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem0_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem0_0_RVALID : STD_LOGIC;
    signal gmem0_0_RREADY : STD_LOGIC;
    signal gmem0_0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem0_0_RFIFONUM : STD_LOGIC_VECTOR (12 downto 0);
    signal gmem0_0_BVALID : STD_LOGIC;
    signal gmem0_0_BREADY : STD_LOGIC;
    signal gmem1_0_AWVALID : STD_LOGIC;
    signal gmem1_0_AWREADY : STD_LOGIC;
    signal gmem1_0_WVALID : STD_LOGIC;
    signal gmem1_0_WREADY : STD_LOGIC;
    signal gmem1_0_ARREADY : STD_LOGIC;
    signal gmem1_0_RVALID : STD_LOGIC;
    signal gmem1_0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem1_0_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem1_0_BVALID : STD_LOGIC;
    signal gmem1_0_BREADY : STD_LOGIC;
    signal gmem2_0_AWREADY : STD_LOGIC;
    signal gmem2_0_WREADY : STD_LOGIC;
    signal gmem2_0_ARVALID : STD_LOGIC;
    signal gmem2_0_ARREADY : STD_LOGIC;
    signal gmem2_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem2_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem2_0_RVALID : STD_LOGIC;
    signal gmem2_0_RREADY : STD_LOGIC;
    signal gmem2_0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem2_0_RFIFONUM : STD_LOGIC_VECTOR (12 downto 0);
    signal gmem2_0_BVALID : STD_LOGIC;
    signal gmem3_0_AWVALID : STD_LOGIC;
    signal gmem3_0_AWREADY : STD_LOGIC;
    signal gmem3_0_WVALID : STD_LOGIC;
    signal gmem3_0_WREADY : STD_LOGIC;
    signal gmem3_0_ARVALID : STD_LOGIC;
    signal gmem3_0_ARREADY : STD_LOGIC;
    signal gmem3_0_RVALID : STD_LOGIC;
    signal gmem3_0_RREADY : STD_LOGIC;
    signal gmem3_0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem3_0_RFIFONUM : STD_LOGIC_VECTOR (12 downto 0);
    signal gmem3_0_BVALID : STD_LOGIC;
    signal gmem3_0_BREADY : STD_LOGIC;
    signal gmem4_0_AWVALID : STD_LOGIC;
    signal gmem4_0_AWREADY : STD_LOGIC;
    signal gmem4_0_WVALID : STD_LOGIC;
    signal gmem4_0_WREADY : STD_LOGIC;
    signal gmem4_0_ARVALID : STD_LOGIC;
    signal gmem4_0_ARREADY : STD_LOGIC;
    signal gmem4_0_RVALID : STD_LOGIC;
    signal gmem4_0_RREADY : STD_LOGIC;
    signal gmem4_0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem4_0_RFIFONUM : STD_LOGIC_VECTOR (12 downto 0);
    signal gmem4_0_BVALID : STD_LOGIC;
    signal gmem4_0_BREADY : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln107_fu_1256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state119 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state119 : signal is "none";
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal grp_kernel_mhsa_1_fu_643_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal ap_sync_reg_grp_kernel_mhsa_1_fu_643_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_kernel_mhsa_1_fu_643_ap_done : STD_LOGIC := '0';
    signal ap_block_state58_on_subcall_done : BOOLEAN;
    signal ap_sync_grp_kernel_mhsa_1_fu_643_ap_ready : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal ap_CS_fsm_state60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state60 : signal is "none";
    signal grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state101 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state101 : signal is "none";
    signal grp_FFN_1_fu_841_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state103 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state103 : signal is "none";
    signal ap_sync_reg_grp_FFN_1_fu_841_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_FFN_1_fu_841_ap_done : STD_LOGIC := '0';
    signal ap_block_state103_on_subcall_done : BOOLEAN;
    signal ap_sync_grp_FFN_1_fu_841_ap_ready : STD_LOGIC;
    signal grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state104 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state104 : signal is "none";
    signal ap_CS_fsm_state105 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state105 : signal is "none";
    signal grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state106 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state106 : signal is "none";
    signal ap_CS_fsm_state107 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state107 : signal is "none";
    signal grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state158 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state158 : signal is "none";
    signal grp_matmul_1_fu_1093_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state160 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state160 : signal is "none";
    signal ap_sync_reg_grp_matmul_1_fu_1093_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_matmul_1_fu_1093_ap_done : STD_LOGIC := '0';
    signal ap_block_state160_on_subcall_done : BOOLEAN;
    signal ap_sync_grp_matmul_1_fu_1093_ap_ready : STD_LOGIC;
    signal sext_ln100_fu_1213_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln27_1_fu_1297_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln27_2_fu_1402_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln27_fu_1485_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state42_io : BOOLEAN;
    signal phi_mul_fu_308 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000000";
    signal add_ln107_1_fu_1250_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal layer_fu_312 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln107_fu_1244_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state120 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state120 : signal is "none";
    signal ap_CS_fsm_state63 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state63 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_fu_1140_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1140_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal ap_CS_fsm_state132 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state132 : signal is "none";
    signal zext_ln37_fu_1279_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln37_fu_1282_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln47_fu_1315_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal zext_ln47_fu_1320_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln48_fu_1329_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal zext_ln48_fu_1334_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln49_fu_1343_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal zext_ln49_fu_1348_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln50_fu_1357_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal zext_ln50_fu_1362_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln37_1_fu_1378_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal zext_ln37_1_fu_1383_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln37_2_fu_1387_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln52_fu_1416_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal zext_ln52_fu_1421_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln53_fu_1431_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal zext_ln53_fu_1436_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln54_fu_1446_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal zext_ln54_fu_1451_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln27_fu_1470_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1140_ce : STD_LOGIC;
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal ap_CS_fsm_state64 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state64 : signal is "none";
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal ap_CS_fsm_state66 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state66 : signal is "none";
    signal ap_CS_fsm_state67 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state67 : signal is "none";
    signal ap_CS_fsm_state68 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state68 : signal is "none";
    signal ap_CS_fsm_state69 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state69 : signal is "none";
    signal ap_CS_fsm_state70 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state70 : signal is "none";
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal ap_CS_fsm_state73 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state73 : signal is "none";
    signal ap_CS_fsm_state90 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state90 : signal is "none";
    signal ap_CS_fsm_state91 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state91 : signal is "none";
    signal ap_CS_fsm_state92 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state92 : signal is "none";
    signal ap_CS_fsm_state93 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state93 : signal is "none";
    signal ap_CS_fsm_state94 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state94 : signal is "none";
    signal ap_CS_fsm_state95 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state95 : signal is "none";
    signal ap_CS_fsm_state96 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state96 : signal is "none";
    signal ap_CS_fsm_state97 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state97 : signal is "none";
    signal ap_CS_fsm_state98 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state98 : signal is "none";
    signal ap_CS_fsm_state99 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state99 : signal is "none";
    signal ap_CS_fsm_state121 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state121 : signal is "none";
    signal ap_CS_fsm_state122 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state122 : signal is "none";
    signal ap_CS_fsm_state123 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state123 : signal is "none";
    signal ap_CS_fsm_state124 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state124 : signal is "none";
    signal ap_CS_fsm_state125 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state125 : signal is "none";
    signal ap_CS_fsm_state126 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state126 : signal is "none";
    signal ap_CS_fsm_state127 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state127 : signal is "none";
    signal ap_CS_fsm_state128 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state128 : signal is "none";
    signal ap_CS_fsm_state129 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state129 : signal is "none";
    signal ap_CS_fsm_state130 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state130 : signal is "none";
    signal ap_CS_fsm_state147 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state147 : signal is "none";
    signal ap_CS_fsm_state148 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state148 : signal is "none";
    signal ap_CS_fsm_state149 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state149 : signal is "none";
    signal ap_CS_fsm_state150 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state150 : signal is "none";
    signal ap_CS_fsm_state151 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state151 : signal is "none";
    signal ap_CS_fsm_state152 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state152 : signal is "none";
    signal ap_CS_fsm_state153 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state153 : signal is "none";
    signal ap_CS_fsm_state154 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state154 : signal is "none";
    signal ap_CS_fsm_state155 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state155 : signal is "none";
    signal ap_CS_fsm_state156 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state156 : signal is "none";
    signal pre_grp_fu_1140_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_1140_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1150_ce : STD_LOGIC;
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ap_CS_fsm_state76 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state76 : signal is "none";
    signal ap_CS_fsm_state77 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state77 : signal is "none";
    signal ap_CS_fsm_state78 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state78 : signal is "none";
    signal ap_CS_fsm_state79 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state79 : signal is "none";
    signal ap_CS_fsm_state80 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state80 : signal is "none";
    signal ap_CS_fsm_state81 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state81 : signal is "none";
    signal ap_CS_fsm_state82 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state82 : signal is "none";
    signal ap_CS_fsm_state83 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state83 : signal is "none";
    signal ap_CS_fsm_state84 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state84 : signal is "none";
    signal ap_CS_fsm_state85 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state85 : signal is "none";
    signal ap_CS_fsm_state86 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state86 : signal is "none";
    signal ap_CS_fsm_state87 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state87 : signal is "none";
    signal ap_CS_fsm_state133 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state133 : signal is "none";
    signal ap_CS_fsm_state134 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state134 : signal is "none";
    signal ap_CS_fsm_state135 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state135 : signal is "none";
    signal ap_CS_fsm_state136 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state136 : signal is "none";
    signal ap_CS_fsm_state137 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state137 : signal is "none";
    signal ap_CS_fsm_state138 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state138 : signal is "none";
    signal ap_CS_fsm_state139 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state139 : signal is "none";
    signal ap_CS_fsm_state140 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state140 : signal is "none";
    signal ap_CS_fsm_state141 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state141 : signal is "none";
    signal ap_CS_fsm_state142 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state142 : signal is "none";
    signal ap_CS_fsm_state143 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state143 : signal is "none";
    signal ap_CS_fsm_state144 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state144 : signal is "none";
    signal grp_fu_1690_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1690_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1690_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1694_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1694_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1694_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (159 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ST_fsm_state78_blk : STD_LOGIC;
    signal ap_ST_fsm_state79_blk : STD_LOGIC;
    signal ap_ST_fsm_state80_blk : STD_LOGIC;
    signal ap_ST_fsm_state81_blk : STD_LOGIC;
    signal ap_ST_fsm_state82_blk : STD_LOGIC;
    signal ap_ST_fsm_state83_blk : STD_LOGIC;
    signal ap_ST_fsm_state84_blk : STD_LOGIC;
    signal ap_ST_fsm_state85_blk : STD_LOGIC;
    signal ap_ST_fsm_state86_blk : STD_LOGIC;
    signal ap_ST_fsm_state87_blk : STD_LOGIC;
    signal ap_ST_fsm_state88_blk : STD_LOGIC;
    signal ap_ST_fsm_state89_blk : STD_LOGIC;
    signal ap_ST_fsm_state90_blk : STD_LOGIC;
    signal ap_ST_fsm_state91_blk : STD_LOGIC;
    signal ap_ST_fsm_state92_blk : STD_LOGIC;
    signal ap_ST_fsm_state93_blk : STD_LOGIC;
    signal ap_ST_fsm_state94_blk : STD_LOGIC;
    signal ap_ST_fsm_state95_blk : STD_LOGIC;
    signal ap_ST_fsm_state96_blk : STD_LOGIC;
    signal ap_ST_fsm_state97_blk : STD_LOGIC;
    signal ap_ST_fsm_state98_blk : STD_LOGIC;
    signal ap_ST_fsm_state99_blk : STD_LOGIC;
    signal ap_ST_fsm_state100_blk : STD_LOGIC;
    signal ap_ST_fsm_state101_blk : STD_LOGIC;
    signal ap_ST_fsm_state102_blk : STD_LOGIC;
    signal ap_ST_fsm_state103_blk : STD_LOGIC;
    signal ap_ST_fsm_state104_blk : STD_LOGIC;
    signal ap_ST_fsm_state105_blk : STD_LOGIC;
    signal ap_ST_fsm_state106_blk : STD_LOGIC;
    signal ap_ST_fsm_state107_blk : STD_LOGIC;
    signal ap_ST_fsm_state108_blk : STD_LOGIC;
    signal ap_ST_fsm_state109_blk : STD_LOGIC;
    signal ap_ST_fsm_state110_blk : STD_LOGIC;
    signal ap_ST_fsm_state111_blk : STD_LOGIC;
    signal ap_ST_fsm_state112_blk : STD_LOGIC;
    signal ap_ST_fsm_state113_blk : STD_LOGIC;
    signal ap_ST_fsm_state114_blk : STD_LOGIC;
    signal ap_ST_fsm_state115_blk : STD_LOGIC;
    signal ap_ST_fsm_state116_blk : STD_LOGIC;
    signal ap_ST_fsm_state117_blk : STD_LOGIC;
    signal ap_ST_fsm_state118_blk : STD_LOGIC;
    signal ap_ST_fsm_state119_blk : STD_LOGIC;
    signal ap_ST_fsm_state120_blk : STD_LOGIC;
    signal ap_ST_fsm_state121_blk : STD_LOGIC;
    signal ap_ST_fsm_state122_blk : STD_LOGIC;
    signal ap_ST_fsm_state123_blk : STD_LOGIC;
    signal ap_ST_fsm_state124_blk : STD_LOGIC;
    signal ap_ST_fsm_state125_blk : STD_LOGIC;
    signal ap_ST_fsm_state126_blk : STD_LOGIC;
    signal ap_ST_fsm_state127_blk : STD_LOGIC;
    signal ap_ST_fsm_state128_blk : STD_LOGIC;
    signal ap_ST_fsm_state129_blk : STD_LOGIC;
    signal ap_ST_fsm_state130_blk : STD_LOGIC;
    signal ap_ST_fsm_state131_blk : STD_LOGIC;
    signal ap_ST_fsm_state132_blk : STD_LOGIC;
    signal ap_ST_fsm_state133_blk : STD_LOGIC;
    signal ap_ST_fsm_state134_blk : STD_LOGIC;
    signal ap_ST_fsm_state135_blk : STD_LOGIC;
    signal ap_ST_fsm_state136_blk : STD_LOGIC;
    signal ap_ST_fsm_state137_blk : STD_LOGIC;
    signal ap_ST_fsm_state138_blk : STD_LOGIC;
    signal ap_ST_fsm_state139_blk : STD_LOGIC;
    signal ap_ST_fsm_state140_blk : STD_LOGIC;
    signal ap_ST_fsm_state141_blk : STD_LOGIC;
    signal ap_ST_fsm_state142_blk : STD_LOGIC;
    signal ap_ST_fsm_state143_blk : STD_LOGIC;
    signal ap_ST_fsm_state144_blk : STD_LOGIC;
    signal ap_ST_fsm_state145_blk : STD_LOGIC;
    signal ap_ST_fsm_state146_blk : STD_LOGIC;
    signal ap_ST_fsm_state147_blk : STD_LOGIC;
    signal ap_ST_fsm_state148_blk : STD_LOGIC;
    signal ap_ST_fsm_state149_blk : STD_LOGIC;
    signal ap_ST_fsm_state150_blk : STD_LOGIC;
    signal ap_ST_fsm_state151_blk : STD_LOGIC;
    signal ap_ST_fsm_state152_blk : STD_LOGIC;
    signal ap_ST_fsm_state153_blk : STD_LOGIC;
    signal ap_ST_fsm_state154_blk : STD_LOGIC;
    signal ap_ST_fsm_state155_blk : STD_LOGIC;
    signal ap_ST_fsm_state156_blk : STD_LOGIC;
    signal ap_ST_fsm_state157_blk : STD_LOGIC;
    signal ap_ST_fsm_state158_blk : STD_LOGIC;
    signal ap_ST_fsm_state159_blk : STD_LOGIC;
    signal ap_ST_fsm_state160_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component llama_layer_llama_layer_Pipeline_VITIS_LOOP_100_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem0_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln100 : IN STD_LOGIC_VECTOR (61 downto 0);
        current_token_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_ce1 : OUT STD_LOGIC;
        current_token_we1 : OUT STD_LOGIC;
        current_token_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_19_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_19_ce1 : OUT STD_LOGIC;
        current_token_19_we1 : OUT STD_LOGIC;
        current_token_19_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_20_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_20_ce1 : OUT STD_LOGIC;
        current_token_20_we1 : OUT STD_LOGIC;
        current_token_20_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_21_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_21_ce1 : OUT STD_LOGIC;
        current_token_21_we1 : OUT STD_LOGIC;
        current_token_21_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_22_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_22_ce1 : OUT STD_LOGIC;
        current_token_22_we1 : OUT STD_LOGIC;
        current_token_22_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_23_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_23_ce1 : OUT STD_LOGIC;
        current_token_23_we1 : OUT STD_LOGIC;
        current_token_23_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_24_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_24_ce1 : OUT STD_LOGIC;
        current_token_24_we1 : OUT STD_LOGIC;
        current_token_24_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_25_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_25_ce1 : OUT STD_LOGIC;
        current_token_25_we1 : OUT STD_LOGIC;
        current_token_25_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_26_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_26_ce1 : OUT STD_LOGIC;
        current_token_26_we1 : OUT STD_LOGIC;
        current_token_26_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_27_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_27_ce1 : OUT STD_LOGIC;
        current_token_27_we1 : OUT STD_LOGIC;
        current_token_27_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_10_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_10_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_10_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_11_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_11_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_11_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_12_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_12_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_12_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_13_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_13_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_13_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_14_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_14_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_14_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_15_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_15_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_15_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component llama_layer_llama_layer_Pipeline_VITIS_LOOP_19_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sum_local_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_local_2_out_ap_vld : OUT STD_LOGIC;
        current_token_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_ce0 : OUT STD_LOGIC;
        current_token_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_19_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_19_ce0 : OUT STD_LOGIC;
        current_token_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_20_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_20_ce0 : OUT STD_LOGIC;
        current_token_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_21_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_21_ce0 : OUT STD_LOGIC;
        current_token_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_22_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_22_ce0 : OUT STD_LOGIC;
        current_token_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_23_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_23_ce0 : OUT STD_LOGIC;
        current_token_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_24_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_24_ce0 : OUT STD_LOGIC;
        current_token_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_25_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_25_ce0 : OUT STD_LOGIC;
        current_token_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_26_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_26_ce0 : OUT STD_LOGIC;
        current_token_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_27_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_27_ce0 : OUT STD_LOGIC;
        current_token_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_10_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_11_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_12_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_13_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_14_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_15_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component llama_layer_llama_layer_Pipeline_VITIS_LOOP_19_13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sum_local_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_local_out_ap_vld : OUT STD_LOGIC;
        current_token_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_ce0 : OUT STD_LOGIC;
        current_token_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_19_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_19_ce0 : OUT STD_LOGIC;
        current_token_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_20_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_20_ce0 : OUT STD_LOGIC;
        current_token_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_21_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_21_ce0 : OUT STD_LOGIC;
        current_token_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_22_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_22_ce0 : OUT STD_LOGIC;
        current_token_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_23_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_23_ce0 : OUT STD_LOGIC;
        current_token_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_24_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_24_ce0 : OUT STD_LOGIC;
        current_token_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_25_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_25_ce0 : OUT STD_LOGIC;
        current_token_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_26_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_26_ce0 : OUT STD_LOGIC;
        current_token_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_27_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_27_ce0 : OUT STD_LOGIC;
        current_token_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_10_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_11_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_12_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_13_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_14_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_15_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component llama_layer_llama_layer_Pipeline_VITIS_LOOP_27_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem2_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem2_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_WREADY : IN STD_LOGIC;
        m_axi_gmem2_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem2_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem2_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RVALID : IN STD_LOGIC;
        m_axi_gmem2_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem2_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_RLAST : IN STD_LOGIC;
        m_axi_gmem2_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem2_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_BVALID : IN STD_LOGIC;
        m_axi_gmem2_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem2_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln27_1 : IN STD_LOGIC_VECTOR (61 downto 0);
        norm_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_ce1 : OUT STD_LOGIC;
        norm_output_we1 : OUT STD_LOGIC;
        norm_output_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_ce0 : OUT STD_LOGIC;
        current_token_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_19_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_19_ce0 : OUT STD_LOGIC;
        current_token_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_20_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_20_ce0 : OUT STD_LOGIC;
        current_token_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_21_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_21_ce0 : OUT STD_LOGIC;
        current_token_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_22_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_22_ce0 : OUT STD_LOGIC;
        current_token_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_23_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_23_ce0 : OUT STD_LOGIC;
        current_token_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_24_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_24_ce0 : OUT STD_LOGIC;
        current_token_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_25_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_25_ce0 : OUT STD_LOGIC;
        current_token_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_26_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_26_ce0 : OUT STD_LOGIC;
        current_token_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_27_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_27_ce0 : OUT STD_LOGIC;
        current_token_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_10_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_11_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_12_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_13_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_14_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_15_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_35_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_35_ce1 : OUT STD_LOGIC;
        norm_output_35_we1 : OUT STD_LOGIC;
        norm_output_35_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_36_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_36_ce1 : OUT STD_LOGIC;
        norm_output_36_we1 : OUT STD_LOGIC;
        norm_output_36_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_37_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_37_ce1 : OUT STD_LOGIC;
        norm_output_37_we1 : OUT STD_LOGIC;
        norm_output_37_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_38_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_38_ce1 : OUT STD_LOGIC;
        norm_output_38_we1 : OUT STD_LOGIC;
        norm_output_38_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_39_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_39_ce1 : OUT STD_LOGIC;
        norm_output_39_we1 : OUT STD_LOGIC;
        norm_output_39_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_40_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_40_ce1 : OUT STD_LOGIC;
        norm_output_40_we1 : OUT STD_LOGIC;
        norm_output_40_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_41_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_41_ce1 : OUT STD_LOGIC;
        norm_output_41_we1 : OUT STD_LOGIC;
        norm_output_41_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_42_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_42_ce1 : OUT STD_LOGIC;
        norm_output_42_we1 : OUT STD_LOGIC;
        norm_output_42_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_43_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_43_ce1 : OUT STD_LOGIC;
        norm_output_43_we1 : OUT STD_LOGIC;
        norm_output_43_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_10_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_10_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_10_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_11_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_11_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_11_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_12_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_12_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_12_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_13_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_13_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_13_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_14_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_14_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_14_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_15_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_15_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_15_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component llama_layer_llama_layer_Pipeline_VITIS_LOOP_124_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        current_token_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_ce1 : OUT STD_LOGIC;
        current_token_we1 : OUT STD_LOGIC;
        current_token_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_ce0 : OUT STD_LOGIC;
        norm_output_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_35_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_35_ce0 : OUT STD_LOGIC;
        norm_output_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_36_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_36_ce0 : OUT STD_LOGIC;
        norm_output_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_37_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_37_ce0 : OUT STD_LOGIC;
        norm_output_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_38_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_38_ce0 : OUT STD_LOGIC;
        norm_output_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_39_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_39_ce0 : OUT STD_LOGIC;
        norm_output_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_40_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_40_ce0 : OUT STD_LOGIC;
        norm_output_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_41_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_41_ce0 : OUT STD_LOGIC;
        norm_output_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_42_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_42_ce0 : OUT STD_LOGIC;
        norm_output_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_43_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_43_ce0 : OUT STD_LOGIC;
        norm_output_43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_10_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_11_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_12_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_13_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_14_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_15_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_19_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_19_ce1 : OUT STD_LOGIC;
        current_token_19_we1 : OUT STD_LOGIC;
        current_token_19_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_20_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_20_ce1 : OUT STD_LOGIC;
        current_token_20_we1 : OUT STD_LOGIC;
        current_token_20_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_21_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_21_ce1 : OUT STD_LOGIC;
        current_token_21_we1 : OUT STD_LOGIC;
        current_token_21_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_22_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_22_ce1 : OUT STD_LOGIC;
        current_token_22_we1 : OUT STD_LOGIC;
        current_token_22_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_23_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_23_ce1 : OUT STD_LOGIC;
        current_token_23_we1 : OUT STD_LOGIC;
        current_token_23_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_24_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_24_ce1 : OUT STD_LOGIC;
        current_token_24_we1 : OUT STD_LOGIC;
        current_token_24_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_25_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_25_ce1 : OUT STD_LOGIC;
        current_token_25_we1 : OUT STD_LOGIC;
        current_token_25_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_26_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_26_ce1 : OUT STD_LOGIC;
        current_token_26_we1 : OUT STD_LOGIC;
        current_token_26_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_27_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_27_ce1 : OUT STD_LOGIC;
        current_token_27_we1 : OUT STD_LOGIC;
        current_token_27_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_10_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_10_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_10_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_11_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_11_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_11_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_12_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_12_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_12_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_13_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_13_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_13_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_14_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_14_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_14_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_15_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_15_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_15_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component llama_layer_kernel_mhsa_1 IS
    port (
        position : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem2_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_WREADY : IN STD_LOGIC;
        m_axi_gmem2_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem2_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem2_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RVALID : IN STD_LOGIC;
        m_axi_gmem2_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem2_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_RLAST : IN STD_LOGIC;
        m_axi_gmem2_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem2_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_BVALID : IN STD_LOGIC;
        m_axi_gmem2_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem2_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        wq : IN STD_LOGIC_VECTOR (63 downto 0);
        wk : IN STD_LOGIC_VECTOR (63 downto 0);
        wv : IN STD_LOGIC_VECTOR (63 downto 0);
        wo : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem3_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem3_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem3_0_WREADY : IN STD_LOGIC;
        m_axi_gmem3_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem3_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem3_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem3_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_0_RVALID : IN STD_LOGIC;
        m_axi_gmem3_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem3_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_0_RLAST : IN STD_LOGIC;
        m_axi_gmem3_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem3_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_0_BVALID : IN STD_LOGIC;
        m_axi_gmem3_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem3_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        key_cache : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem4_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem4_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem4_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem4_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem4_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem4_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem4_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem4_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem4_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem4_0_WREADY : IN STD_LOGIC;
        m_axi_gmem4_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem4_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem4_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem4_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem4_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem4_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem4_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem4_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem4_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem4_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem4_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem4_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_0_RVALID : IN STD_LOGIC;
        m_axi_gmem4_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem4_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem4_0_RLAST : IN STD_LOGIC;
        m_axi_gmem4_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem4_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem4_0_BVALID : IN STD_LOGIC;
        m_axi_gmem4_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem4_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem4_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem4_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        value_cache : IN STD_LOGIC_VECTOR (63 downto 0);
        layer : IN STD_LOGIC_VECTOR (3 downto 0);
        p_ZZ11llama_layerE13current_token_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_10_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_10_we0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_10_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_10_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_10_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_11_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_11_we0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_11_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_11_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_11_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_12_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_12_we0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_12_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_12_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_12_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_13_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_13_we0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_13_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_13_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_13_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_14_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_14_we0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_14_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_14_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_14_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_15_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_15_we0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_15_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_15_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_15_we1 : OUT STD_LOGIC;
        current_token_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_ce0 : OUT STD_LOGIC;
        current_token_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_we0 : OUT STD_LOGIC;
        current_token_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_ce1 : OUT STD_LOGIC;
        current_token_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_we1 : OUT STD_LOGIC;
        current_token_19_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_19_ce0 : OUT STD_LOGIC;
        current_token_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_19_we0 : OUT STD_LOGIC;
        current_token_19_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_19_ce1 : OUT STD_LOGIC;
        current_token_19_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_19_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_19_we1 : OUT STD_LOGIC;
        current_token_20_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_20_ce0 : OUT STD_LOGIC;
        current_token_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_20_we0 : OUT STD_LOGIC;
        current_token_20_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_20_ce1 : OUT STD_LOGIC;
        current_token_20_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_20_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_20_we1 : OUT STD_LOGIC;
        current_token_21_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_21_ce0 : OUT STD_LOGIC;
        current_token_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_21_we0 : OUT STD_LOGIC;
        current_token_21_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_21_ce1 : OUT STD_LOGIC;
        current_token_21_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_21_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_21_we1 : OUT STD_LOGIC;
        current_token_22_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_22_ce0 : OUT STD_LOGIC;
        current_token_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_22_we0 : OUT STD_LOGIC;
        current_token_22_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_22_ce1 : OUT STD_LOGIC;
        current_token_22_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_22_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_22_we1 : OUT STD_LOGIC;
        current_token_23_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_23_ce0 : OUT STD_LOGIC;
        current_token_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_23_we0 : OUT STD_LOGIC;
        current_token_23_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_23_ce1 : OUT STD_LOGIC;
        current_token_23_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_23_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_23_we1 : OUT STD_LOGIC;
        current_token_24_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_24_ce0 : OUT STD_LOGIC;
        current_token_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_24_we0 : OUT STD_LOGIC;
        current_token_24_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_24_ce1 : OUT STD_LOGIC;
        current_token_24_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_24_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_24_we1 : OUT STD_LOGIC;
        current_token_25_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_25_ce0 : OUT STD_LOGIC;
        current_token_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_25_we0 : OUT STD_LOGIC;
        current_token_25_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_25_ce1 : OUT STD_LOGIC;
        current_token_25_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_25_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_25_we1 : OUT STD_LOGIC;
        current_token_26_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_26_ce0 : OUT STD_LOGIC;
        current_token_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_26_we0 : OUT STD_LOGIC;
        current_token_26_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_26_ce1 : OUT STD_LOGIC;
        current_token_26_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_26_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_26_we1 : OUT STD_LOGIC;
        current_token_27_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_27_ce0 : OUT STD_LOGIC;
        current_token_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_27_we0 : OUT STD_LOGIC;
        current_token_27_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_27_ce1 : OUT STD_LOGIC;
        current_token_27_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_27_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_27_we1 : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        layer_ap_vld : IN STD_LOGIC;
        position_ap_vld : IN STD_LOGIC;
        key_cache_ap_vld : IN STD_LOGIC;
        value_cache_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        wq_ap_vld : IN STD_LOGIC;
        wk_ap_vld : IN STD_LOGIC;
        wv_ap_vld : IN STD_LOGIC;
        wo_ap_vld : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component llama_layer_llama_layer_Pipeline_VITIS_LOOP_132_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem0_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln100 : IN STD_LOGIC_VECTOR (61 downto 0);
        layer_output_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_ce0 : OUT STD_LOGIC;
        layer_output_we0 : OUT STD_LOGIC;
        layer_output_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_ce0 : OUT STD_LOGIC;
        current_token_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_19_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_19_ce0 : OUT STD_LOGIC;
        current_token_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_20_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_20_ce0 : OUT STD_LOGIC;
        current_token_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_21_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_21_ce0 : OUT STD_LOGIC;
        current_token_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_22_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_22_ce0 : OUT STD_LOGIC;
        current_token_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_23_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_23_ce0 : OUT STD_LOGIC;
        current_token_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_24_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_24_ce0 : OUT STD_LOGIC;
        current_token_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_25_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_25_ce0 : OUT STD_LOGIC;
        current_token_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_26_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_26_ce0 : OUT STD_LOGIC;
        current_token_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_27_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_27_ce0 : OUT STD_LOGIC;
        current_token_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_10_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_11_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_12_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_13_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_14_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_15_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer_output_28_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_28_ce0 : OUT STD_LOGIC;
        layer_output_28_we0 : OUT STD_LOGIC;
        layer_output_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        layer_output_29_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_29_ce0 : OUT STD_LOGIC;
        layer_output_29_we0 : OUT STD_LOGIC;
        layer_output_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        layer_output_30_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_30_ce0 : OUT STD_LOGIC;
        layer_output_30_we0 : OUT STD_LOGIC;
        layer_output_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        layer_output_31_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_31_ce0 : OUT STD_LOGIC;
        layer_output_31_we0 : OUT STD_LOGIC;
        layer_output_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        layer_output_32_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_32_ce0 : OUT STD_LOGIC;
        layer_output_32_we0 : OUT STD_LOGIC;
        layer_output_32_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        layer_output_33_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_33_ce0 : OUT STD_LOGIC;
        layer_output_33_we0 : OUT STD_LOGIC;
        layer_output_33_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        layer_output_34_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_34_ce0 : OUT STD_LOGIC;
        layer_output_34_we0 : OUT STD_LOGIC;
        layer_output_34_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component llama_layer_llama_layer_Pipeline_VITIS_LOOP_19_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sum_local_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_local_4_out_ap_vld : OUT STD_LOGIC;
        layer_output_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_ce0 : OUT STD_LOGIC;
        layer_output_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer_output_28_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_28_ce0 : OUT STD_LOGIC;
        layer_output_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer_output_29_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_29_ce0 : OUT STD_LOGIC;
        layer_output_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer_output_30_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_30_ce0 : OUT STD_LOGIC;
        layer_output_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer_output_31_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_31_ce0 : OUT STD_LOGIC;
        layer_output_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer_output_32_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_32_ce0 : OUT STD_LOGIC;
        layer_output_32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer_output_33_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_33_ce0 : OUT STD_LOGIC;
        layer_output_33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer_output_34_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_34_ce0 : OUT STD_LOGIC;
        layer_output_34_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component llama_layer_llama_layer_Pipeline_VITIS_LOOP_27_22 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem2_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem2_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_WREADY : IN STD_LOGIC;
        m_axi_gmem2_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem2_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem2_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RVALID : IN STD_LOGIC;
        m_axi_gmem2_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem2_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_RLAST : IN STD_LOGIC;
        m_axi_gmem2_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem2_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_BVALID : IN STD_LOGIC;
        m_axi_gmem2_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem2_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln27_2 : IN STD_LOGIC_VECTOR (61 downto 0);
        norm_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_ce0 : OUT STD_LOGIC;
        ffn_input_we0 : OUT STD_LOGIC;
        ffn_input_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        layer_output_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_ce0 : OUT STD_LOGIC;
        layer_output_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer_output_28_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_28_ce0 : OUT STD_LOGIC;
        layer_output_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer_output_29_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_29_ce0 : OUT STD_LOGIC;
        layer_output_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer_output_30_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_30_ce0 : OUT STD_LOGIC;
        layer_output_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer_output_31_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_31_ce0 : OUT STD_LOGIC;
        layer_output_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer_output_32_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_32_ce0 : OUT STD_LOGIC;
        layer_output_32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer_output_33_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_33_ce0 : OUT STD_LOGIC;
        layer_output_33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer_output_34_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_34_ce0 : OUT STD_LOGIC;
        layer_output_34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_44_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_44_ce0 : OUT STD_LOGIC;
        ffn_input_44_we0 : OUT STD_LOGIC;
        ffn_input_44_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_45_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_45_ce0 : OUT STD_LOGIC;
        ffn_input_45_we0 : OUT STD_LOGIC;
        ffn_input_45_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_46_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_46_ce0 : OUT STD_LOGIC;
        ffn_input_46_we0 : OUT STD_LOGIC;
        ffn_input_46_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_47_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_47_ce0 : OUT STD_LOGIC;
        ffn_input_47_we0 : OUT STD_LOGIC;
        ffn_input_47_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_48_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_48_ce0 : OUT STD_LOGIC;
        ffn_input_48_we0 : OUT STD_LOGIC;
        ffn_input_48_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_49_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_49_ce0 : OUT STD_LOGIC;
        ffn_input_49_we0 : OUT STD_LOGIC;
        ffn_input_49_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_50_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_50_ce0 : OUT STD_LOGIC;
        ffn_input_50_we0 : OUT STD_LOGIC;
        ffn_input_50_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1690_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1690_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1690_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1694_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1694_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1694_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component llama_layer_FFN_1 IS
    port (
        m_axi_gmem2_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem2_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_WREADY : IN STD_LOGIC;
        m_axi_gmem2_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem2_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem2_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RVALID : IN STD_LOGIC;
        m_axi_gmem2_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem2_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_RLAST : IN STD_LOGIC;
        m_axi_gmem2_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem2_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_BVALID : IN STD_LOGIC;
        m_axi_gmem2_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem2_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        W1_vec : IN STD_LOGIC_VECTOR (63 downto 0);
        W2_vec : IN STD_LOGIC_VECTOR (63 downto 0);
        W3_vec : IN STD_LOGIC_VECTOR (63 downto 0);
        ffn_input_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_ce0 : OUT STD_LOGIC;
        ffn_input_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_we0 : OUT STD_LOGIC;
        ffn_input_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_ce1 : OUT STD_LOGIC;
        ffn_input_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_we1 : OUT STD_LOGIC;
        ffn_input_44_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_44_ce0 : OUT STD_LOGIC;
        ffn_input_44_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_44_we0 : OUT STD_LOGIC;
        ffn_input_44_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_44_ce1 : OUT STD_LOGIC;
        ffn_input_44_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_44_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_44_we1 : OUT STD_LOGIC;
        ffn_input_45_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_45_ce0 : OUT STD_LOGIC;
        ffn_input_45_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_45_we0 : OUT STD_LOGIC;
        ffn_input_45_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_45_ce1 : OUT STD_LOGIC;
        ffn_input_45_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_45_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_45_we1 : OUT STD_LOGIC;
        ffn_input_46_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_46_ce0 : OUT STD_LOGIC;
        ffn_input_46_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_46_we0 : OUT STD_LOGIC;
        ffn_input_46_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_46_ce1 : OUT STD_LOGIC;
        ffn_input_46_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_46_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_46_we1 : OUT STD_LOGIC;
        ffn_input_47_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_47_ce0 : OUT STD_LOGIC;
        ffn_input_47_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_47_we0 : OUT STD_LOGIC;
        ffn_input_47_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_47_ce1 : OUT STD_LOGIC;
        ffn_input_47_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_47_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_47_we1 : OUT STD_LOGIC;
        ffn_input_48_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_48_ce0 : OUT STD_LOGIC;
        ffn_input_48_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_48_we0 : OUT STD_LOGIC;
        ffn_input_48_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_48_ce1 : OUT STD_LOGIC;
        ffn_input_48_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_48_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_48_we1 : OUT STD_LOGIC;
        ffn_input_49_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_49_ce0 : OUT STD_LOGIC;
        ffn_input_49_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_49_we0 : OUT STD_LOGIC;
        ffn_input_49_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_49_ce1 : OUT STD_LOGIC;
        ffn_input_49_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_49_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_49_we1 : OUT STD_LOGIC;
        ffn_input_50_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_50_ce0 : OUT STD_LOGIC;
        ffn_input_50_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_50_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_50_we0 : OUT STD_LOGIC;
        ffn_input_50_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        ffn_input_50_ce1 : OUT STD_LOGIC;
        ffn_input_50_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_50_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ffn_input_50_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_10_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_10_we0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_10_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_10_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_10_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_11_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_11_we0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_11_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_11_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_11_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_12_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_12_we0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_12_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_12_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_12_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_13_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_13_we0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_13_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_13_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_13_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_14_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_14_we0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_14_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_14_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_14_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_15_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_15_we0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_15_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_15_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_15_we1 : OUT STD_LOGIC;
        norm_output_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_ce0 : OUT STD_LOGIC;
        norm_output_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_we0 : OUT STD_LOGIC;
        norm_output_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_ce1 : OUT STD_LOGIC;
        norm_output_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_we1 : OUT STD_LOGIC;
        norm_output_35_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_35_ce0 : OUT STD_LOGIC;
        norm_output_35_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_35_we0 : OUT STD_LOGIC;
        norm_output_35_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_35_ce1 : OUT STD_LOGIC;
        norm_output_35_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_35_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_35_we1 : OUT STD_LOGIC;
        norm_output_36_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_36_ce0 : OUT STD_LOGIC;
        norm_output_36_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_36_we0 : OUT STD_LOGIC;
        norm_output_36_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_36_ce1 : OUT STD_LOGIC;
        norm_output_36_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_36_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_36_we1 : OUT STD_LOGIC;
        norm_output_37_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_37_ce0 : OUT STD_LOGIC;
        norm_output_37_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_37_we0 : OUT STD_LOGIC;
        norm_output_37_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_37_ce1 : OUT STD_LOGIC;
        norm_output_37_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_37_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_37_we1 : OUT STD_LOGIC;
        norm_output_38_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_38_ce0 : OUT STD_LOGIC;
        norm_output_38_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_38_we0 : OUT STD_LOGIC;
        norm_output_38_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_38_ce1 : OUT STD_LOGIC;
        norm_output_38_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_38_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_38_we1 : OUT STD_LOGIC;
        norm_output_39_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_39_ce0 : OUT STD_LOGIC;
        norm_output_39_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_39_we0 : OUT STD_LOGIC;
        norm_output_39_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_39_ce1 : OUT STD_LOGIC;
        norm_output_39_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_39_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_39_we1 : OUT STD_LOGIC;
        norm_output_40_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_40_ce0 : OUT STD_LOGIC;
        norm_output_40_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_40_we0 : OUT STD_LOGIC;
        norm_output_40_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_40_ce1 : OUT STD_LOGIC;
        norm_output_40_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_40_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_40_we1 : OUT STD_LOGIC;
        norm_output_41_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_41_ce0 : OUT STD_LOGIC;
        norm_output_41_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_41_we0 : OUT STD_LOGIC;
        norm_output_41_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_41_ce1 : OUT STD_LOGIC;
        norm_output_41_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_41_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_41_we1 : OUT STD_LOGIC;
        norm_output_42_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_42_ce0 : OUT STD_LOGIC;
        norm_output_42_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_42_we0 : OUT STD_LOGIC;
        norm_output_42_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_42_ce1 : OUT STD_LOGIC;
        norm_output_42_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_42_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_42_we1 : OUT STD_LOGIC;
        norm_output_43_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_43_ce0 : OUT STD_LOGIC;
        norm_output_43_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_43_we0 : OUT STD_LOGIC;
        norm_output_43_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_43_ce1 : OUT STD_LOGIC;
        norm_output_43_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_43_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_43_we1 : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        W1_vec_ap_vld : IN STD_LOGIC;
        W2_vec_ap_vld : IN STD_LOGIC;
        W3_vec_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component llama_layer_llama_layer_Pipeline_VITIS_LOOP_144_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        current_token_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_ce1 : OUT STD_LOGIC;
        current_token_we1 : OUT STD_LOGIC;
        current_token_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        layer_output_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_ce0 : OUT STD_LOGIC;
        layer_output_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer_output_28_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_28_ce0 : OUT STD_LOGIC;
        layer_output_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer_output_29_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_29_ce0 : OUT STD_LOGIC;
        layer_output_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer_output_30_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_30_ce0 : OUT STD_LOGIC;
        layer_output_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer_output_31_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_31_ce0 : OUT STD_LOGIC;
        layer_output_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer_output_32_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_32_ce0 : OUT STD_LOGIC;
        layer_output_32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer_output_33_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_33_ce0 : OUT STD_LOGIC;
        layer_output_33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer_output_34_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        layer_output_34_ce0 : OUT STD_LOGIC;
        layer_output_34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_ce0 : OUT STD_LOGIC;
        norm_output_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_35_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_35_ce0 : OUT STD_LOGIC;
        norm_output_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_36_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_36_ce0 : OUT STD_LOGIC;
        norm_output_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_37_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_37_ce0 : OUT STD_LOGIC;
        norm_output_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_38_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_38_ce0 : OUT STD_LOGIC;
        norm_output_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_39_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_39_ce0 : OUT STD_LOGIC;
        norm_output_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_40_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_40_ce0 : OUT STD_LOGIC;
        norm_output_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_41_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_41_ce0 : OUT STD_LOGIC;
        norm_output_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_42_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_42_ce0 : OUT STD_LOGIC;
        norm_output_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_43_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_43_ce0 : OUT STD_LOGIC;
        norm_output_43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_10_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_11_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_12_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_13_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_14_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_15_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_19_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_19_ce1 : OUT STD_LOGIC;
        current_token_19_we1 : OUT STD_LOGIC;
        current_token_19_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_20_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_20_ce1 : OUT STD_LOGIC;
        current_token_20_we1 : OUT STD_LOGIC;
        current_token_20_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_21_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_21_ce1 : OUT STD_LOGIC;
        current_token_21_we1 : OUT STD_LOGIC;
        current_token_21_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_22_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_22_ce1 : OUT STD_LOGIC;
        current_token_22_we1 : OUT STD_LOGIC;
        current_token_22_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_23_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_23_ce1 : OUT STD_LOGIC;
        current_token_23_we1 : OUT STD_LOGIC;
        current_token_23_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_24_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_24_ce1 : OUT STD_LOGIC;
        current_token_24_we1 : OUT STD_LOGIC;
        current_token_24_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_25_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_25_ce1 : OUT STD_LOGIC;
        current_token_25_we1 : OUT STD_LOGIC;
        current_token_25_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_26_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_26_ce1 : OUT STD_LOGIC;
        current_token_26_we1 : OUT STD_LOGIC;
        current_token_26_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_27_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_27_ce1 : OUT STD_LOGIC;
        current_token_27_we1 : OUT STD_LOGIC;
        current_token_27_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_10_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_10_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_10_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_11_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_11_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_11_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_12_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_12_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_12_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_13_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_13_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_13_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_14_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_14_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_14_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_15_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_15_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_15_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component llama_layer_llama_layer_Pipeline_VITIS_LOOP_150_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem0_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln100 : IN STD_LOGIC_VECTOR (61 downto 0);
        current_token_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_ce0 : OUT STD_LOGIC;
        current_token_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_19_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_19_ce0 : OUT STD_LOGIC;
        current_token_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_20_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_20_ce0 : OUT STD_LOGIC;
        current_token_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_21_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_21_ce0 : OUT STD_LOGIC;
        current_token_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_22_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_22_ce0 : OUT STD_LOGIC;
        current_token_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_23_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_23_ce0 : OUT STD_LOGIC;
        current_token_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_24_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_24_ce0 : OUT STD_LOGIC;
        current_token_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_25_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_25_ce0 : OUT STD_LOGIC;
        current_token_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_26_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_26_ce0 : OUT STD_LOGIC;
        current_token_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_27_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_27_ce0 : OUT STD_LOGIC;
        current_token_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_10_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_11_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_12_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_13_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_14_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_15_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component llama_layer_llama_layer_Pipeline_VITIS_LOOP_27_24 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem2_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem2_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_WREADY : IN STD_LOGIC;
        m_axi_gmem2_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem2_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem2_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RVALID : IN STD_LOGIC;
        m_axi_gmem2_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem2_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_RLAST : IN STD_LOGIC;
        m_axi_gmem2_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem2_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_BVALID : IN STD_LOGIC;
        m_axi_gmem2_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem2_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln27 : IN STD_LOGIC_VECTOR (61 downto 0);
        norm : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_ce1 : OUT STD_LOGIC;
        norm_output_we1 : OUT STD_LOGIC;
        norm_output_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_token_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_ce0 : OUT STD_LOGIC;
        current_token_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_19_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_19_ce0 : OUT STD_LOGIC;
        current_token_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_20_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_20_ce0 : OUT STD_LOGIC;
        current_token_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_21_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_21_ce0 : OUT STD_LOGIC;
        current_token_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_22_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_22_ce0 : OUT STD_LOGIC;
        current_token_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_23_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_23_ce0 : OUT STD_LOGIC;
        current_token_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_24_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_24_ce0 : OUT STD_LOGIC;
        current_token_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_25_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_25_ce0 : OUT STD_LOGIC;
        current_token_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_26_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_26_ce0 : OUT STD_LOGIC;
        current_token_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        current_token_27_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_token_27_ce0 : OUT STD_LOGIC;
        current_token_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_10_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_11_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_12_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_13_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_14_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE13current_token_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE13current_token_15_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE13current_token_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_35_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_35_ce1 : OUT STD_LOGIC;
        norm_output_35_we1 : OUT STD_LOGIC;
        norm_output_35_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_36_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_36_ce1 : OUT STD_LOGIC;
        norm_output_36_we1 : OUT STD_LOGIC;
        norm_output_36_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_37_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_37_ce1 : OUT STD_LOGIC;
        norm_output_37_we1 : OUT STD_LOGIC;
        norm_output_37_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_38_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_38_ce1 : OUT STD_LOGIC;
        norm_output_38_we1 : OUT STD_LOGIC;
        norm_output_38_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_39_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_39_ce1 : OUT STD_LOGIC;
        norm_output_39_we1 : OUT STD_LOGIC;
        norm_output_39_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_40_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_40_ce1 : OUT STD_LOGIC;
        norm_output_40_we1 : OUT STD_LOGIC;
        norm_output_40_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_41_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_41_ce1 : OUT STD_LOGIC;
        norm_output_41_we1 : OUT STD_LOGIC;
        norm_output_41_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_42_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_42_ce1 : OUT STD_LOGIC;
        norm_output_42_we1 : OUT STD_LOGIC;
        norm_output_42_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_43_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_43_ce1 : OUT STD_LOGIC;
        norm_output_43_we1 : OUT STD_LOGIC;
        norm_output_43_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_10_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_10_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_10_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_11_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_11_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_11_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_12_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_12_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_12_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_13_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_13_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_13_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_14_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_14_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_14_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_15_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_15_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_15_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1690_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1690_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1690_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1694_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1694_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1694_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component llama_layer_matmul_1 IS
    port (
        m_axi_gmem1_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_WREADY : IN STD_LOGIC;
        m_axi_gmem1_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RVALID : IN STD_LOGIC;
        m_axi_gmem1_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_0_RLAST : IN STD_LOGIC;
        m_axi_gmem1_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem1_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_BVALID : IN STD_LOGIC;
        m_axi_gmem1_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        o_vec : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem2_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_WREADY : IN STD_LOGIC;
        m_axi_gmem2_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem2_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem2_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RVALID : IN STD_LOGIC;
        m_axi_gmem2_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem2_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_RLAST : IN STD_LOGIC;
        m_axi_gmem2_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem2_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_BVALID : IN STD_LOGIC;
        m_axi_gmem2_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem2_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        i_mat : IN STD_LOGIC_VECTOR (63 downto 0);
        p_ZZ11llama_layerE11norm_output_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_10_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_10_we0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_10_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_10_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_10_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_11_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_11_we0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_11_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_11_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_11_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_12_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_12_we0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_12_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_12_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_12_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_13_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_13_we0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_13_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_13_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_13_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_14_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_14_we0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_14_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_14_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_14_we1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_15_ce0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_15_we0 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_15_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_ZZ11llama_layerE11norm_output_15_ce1 : OUT STD_LOGIC;
        p_ZZ11llama_layerE11norm_output_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZZ11llama_layerE11norm_output_15_we1 : OUT STD_LOGIC;
        norm_output_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_ce0 : OUT STD_LOGIC;
        norm_output_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_we0 : OUT STD_LOGIC;
        norm_output_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_ce1 : OUT STD_LOGIC;
        norm_output_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_we1 : OUT STD_LOGIC;
        norm_output_35_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_35_ce0 : OUT STD_LOGIC;
        norm_output_35_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_35_we0 : OUT STD_LOGIC;
        norm_output_35_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_35_ce1 : OUT STD_LOGIC;
        norm_output_35_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_35_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_35_we1 : OUT STD_LOGIC;
        norm_output_36_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_36_ce0 : OUT STD_LOGIC;
        norm_output_36_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_36_we0 : OUT STD_LOGIC;
        norm_output_36_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_36_ce1 : OUT STD_LOGIC;
        norm_output_36_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_36_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_36_we1 : OUT STD_LOGIC;
        norm_output_37_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_37_ce0 : OUT STD_LOGIC;
        norm_output_37_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_37_we0 : OUT STD_LOGIC;
        norm_output_37_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_37_ce1 : OUT STD_LOGIC;
        norm_output_37_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_37_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_37_we1 : OUT STD_LOGIC;
        norm_output_38_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_38_ce0 : OUT STD_LOGIC;
        norm_output_38_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_38_we0 : OUT STD_LOGIC;
        norm_output_38_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_38_ce1 : OUT STD_LOGIC;
        norm_output_38_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_38_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_38_we1 : OUT STD_LOGIC;
        norm_output_39_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_39_ce0 : OUT STD_LOGIC;
        norm_output_39_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_39_we0 : OUT STD_LOGIC;
        norm_output_39_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_39_ce1 : OUT STD_LOGIC;
        norm_output_39_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_39_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_39_we1 : OUT STD_LOGIC;
        norm_output_40_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_40_ce0 : OUT STD_LOGIC;
        norm_output_40_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_40_we0 : OUT STD_LOGIC;
        norm_output_40_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_40_ce1 : OUT STD_LOGIC;
        norm_output_40_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_40_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_40_we1 : OUT STD_LOGIC;
        norm_output_41_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_41_ce0 : OUT STD_LOGIC;
        norm_output_41_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_41_we0 : OUT STD_LOGIC;
        norm_output_41_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_41_ce1 : OUT STD_LOGIC;
        norm_output_41_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_41_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_41_we1 : OUT STD_LOGIC;
        norm_output_42_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_42_ce0 : OUT STD_LOGIC;
        norm_output_42_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_42_we0 : OUT STD_LOGIC;
        norm_output_42_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_42_ce1 : OUT STD_LOGIC;
        norm_output_42_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_42_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_42_we1 : OUT STD_LOGIC;
        norm_output_43_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_43_ce0 : OUT STD_LOGIC;
        norm_output_43_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_43_we0 : OUT STD_LOGIC;
        norm_output_43_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        norm_output_43_ce1 : OUT STD_LOGIC;
        norm_output_43_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        norm_output_43_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        norm_output_43_we1 : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        i_mat_ap_vld : IN STD_LOGIC;
        o_vec_ap_vld : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component llama_layer_fdiv_32ns_32ns_32_11_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component llama_layer_fsqrt_32ns_32ns_32_15_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component llama_layer_fmul_32ns_32ns_32_1_primitive_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component llama_layer_current_token_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component llama_layer_layer_output_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component llama_layer_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        position : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component llama_layer_control_r_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        token_embed : OUT STD_LOGIC_VECTOR (63 downto 0);
        output_logits : OUT STD_LOGIC_VECTOR (63 downto 0);
        all_weights : OUT STD_LOGIC_VECTOR (63 downto 0);
        key_cache : OUT STD_LOGIC_VECTOR (63 downto 0);
        value_cache : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component llama_layer_gmem0_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_NUM_READ_OUTSTANDING : INTEGER;
        CH0_NUM_WRITE_OUTSTANDING : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (12 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;


    component llama_layer_gmem1_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_NUM_READ_OUTSTANDING : INTEGER;
        CH0_NUM_WRITE_OUTSTANDING : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;


    component llama_layer_gmem2_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_NUM_READ_OUTSTANDING : INTEGER;
        CH0_NUM_WRITE_OUTSTANDING : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (12 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;


    component llama_layer_gmem3_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_NUM_READ_OUTSTANDING : INTEGER;
        CH0_NUM_WRITE_OUTSTANDING : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (12 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;


    component llama_layer_gmem4_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_NUM_READ_OUTSTANDING : INTEGER;
        CH0_NUM_WRITE_OUTSTANDING : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (12 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;



begin
    current_token_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => current_token_address0,
        ce0 => current_token_ce0,
        q0 => current_token_q0,
        address1 => current_token_address1,
        ce1 => current_token_ce1,
        we1 => current_token_we1,
        d1 => current_token_d1);

    current_token_19_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => current_token_19_address0,
        ce0 => current_token_19_ce0,
        q0 => current_token_19_q0,
        address1 => current_token_19_address1,
        ce1 => current_token_19_ce1,
        we1 => current_token_19_we1,
        d1 => current_token_19_d1);

    current_token_20_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => current_token_20_address0,
        ce0 => current_token_20_ce0,
        q0 => current_token_20_q0,
        address1 => current_token_20_address1,
        ce1 => current_token_20_ce1,
        we1 => current_token_20_we1,
        d1 => current_token_20_d1);

    current_token_21_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => current_token_21_address0,
        ce0 => current_token_21_ce0,
        q0 => current_token_21_q0,
        address1 => current_token_21_address1,
        ce1 => current_token_21_ce1,
        we1 => current_token_21_we1,
        d1 => current_token_21_d1);

    current_token_22_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => current_token_22_address0,
        ce0 => current_token_22_ce0,
        q0 => current_token_22_q0,
        address1 => current_token_22_address1,
        ce1 => current_token_22_ce1,
        we1 => current_token_22_we1,
        d1 => current_token_22_d1);

    current_token_23_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => current_token_23_address0,
        ce0 => current_token_23_ce0,
        q0 => current_token_23_q0,
        address1 => current_token_23_address1,
        ce1 => current_token_23_ce1,
        we1 => current_token_23_we1,
        d1 => current_token_23_d1);

    current_token_24_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => current_token_24_address0,
        ce0 => current_token_24_ce0,
        q0 => current_token_24_q0,
        address1 => current_token_24_address1,
        ce1 => current_token_24_ce1,
        we1 => current_token_24_we1,
        d1 => current_token_24_d1);

    current_token_25_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => current_token_25_address0,
        ce0 => current_token_25_ce0,
        q0 => current_token_25_q0,
        address1 => current_token_25_address1,
        ce1 => current_token_25_ce1,
        we1 => current_token_25_we1,
        d1 => current_token_25_d1);

    current_token_26_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => current_token_26_address0,
        ce0 => current_token_26_ce0,
        q0 => current_token_26_q0,
        address1 => current_token_26_address1,
        ce1 => current_token_26_ce1,
        we1 => current_token_26_we1,
        d1 => current_token_26_d1);

    current_token_27_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => current_token_27_address0,
        ce0 => current_token_27_ce0,
        q0 => current_token_27_q0,
        address1 => current_token_27_address1,
        ce1 => current_token_27_ce1,
        we1 => current_token_27_we1,
        d1 => current_token_27_d1);

    p_ZZ11llama_layerE13current_token_10_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ11llama_layerE13current_token_10_address0,
        ce0 => p_ZZ11llama_layerE13current_token_10_ce0,
        q0 => p_ZZ11llama_layerE13current_token_10_q0,
        address1 => p_ZZ11llama_layerE13current_token_10_address1,
        ce1 => p_ZZ11llama_layerE13current_token_10_ce1,
        we1 => p_ZZ11llama_layerE13current_token_10_we1,
        d1 => p_ZZ11llama_layerE13current_token_10_d1);

    p_ZZ11llama_layerE13current_token_11_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ11llama_layerE13current_token_11_address0,
        ce0 => p_ZZ11llama_layerE13current_token_11_ce0,
        q0 => p_ZZ11llama_layerE13current_token_11_q0,
        address1 => p_ZZ11llama_layerE13current_token_11_address1,
        ce1 => p_ZZ11llama_layerE13current_token_11_ce1,
        we1 => p_ZZ11llama_layerE13current_token_11_we1,
        d1 => p_ZZ11llama_layerE13current_token_11_d1);

    p_ZZ11llama_layerE13current_token_12_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ11llama_layerE13current_token_12_address0,
        ce0 => p_ZZ11llama_layerE13current_token_12_ce0,
        q0 => p_ZZ11llama_layerE13current_token_12_q0,
        address1 => p_ZZ11llama_layerE13current_token_12_address1,
        ce1 => p_ZZ11llama_layerE13current_token_12_ce1,
        we1 => p_ZZ11llama_layerE13current_token_12_we1,
        d1 => p_ZZ11llama_layerE13current_token_12_d1);

    p_ZZ11llama_layerE13current_token_13_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ11llama_layerE13current_token_13_address0,
        ce0 => p_ZZ11llama_layerE13current_token_13_ce0,
        q0 => p_ZZ11llama_layerE13current_token_13_q0,
        address1 => p_ZZ11llama_layerE13current_token_13_address1,
        ce1 => p_ZZ11llama_layerE13current_token_13_ce1,
        we1 => p_ZZ11llama_layerE13current_token_13_we1,
        d1 => p_ZZ11llama_layerE13current_token_13_d1);

    p_ZZ11llama_layerE13current_token_14_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ11llama_layerE13current_token_14_address0,
        ce0 => p_ZZ11llama_layerE13current_token_14_ce0,
        q0 => p_ZZ11llama_layerE13current_token_14_q0,
        address1 => p_ZZ11llama_layerE13current_token_14_address1,
        ce1 => p_ZZ11llama_layerE13current_token_14_ce1,
        we1 => p_ZZ11llama_layerE13current_token_14_we1,
        d1 => p_ZZ11llama_layerE13current_token_14_d1);

    p_ZZ11llama_layerE13current_token_15_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ11llama_layerE13current_token_15_address0,
        ce0 => p_ZZ11llama_layerE13current_token_15_ce0,
        q0 => p_ZZ11llama_layerE13current_token_15_q0,
        address1 => p_ZZ11llama_layerE13current_token_15_address1,
        ce1 => p_ZZ11llama_layerE13current_token_15_ce1,
        we1 => p_ZZ11llama_layerE13current_token_15_we1,
        d1 => p_ZZ11llama_layerE13current_token_15_d1);

    norm_output_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => norm_output_address0,
        ce0 => norm_output_ce0,
        q0 => norm_output_q0,
        address1 => norm_output_address1,
        ce1 => norm_output_ce1,
        we1 => norm_output_we1,
        d1 => norm_output_d1);

    norm_output_35_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => norm_output_35_address0,
        ce0 => norm_output_35_ce0,
        q0 => norm_output_35_q0,
        address1 => norm_output_35_address1,
        ce1 => norm_output_35_ce1,
        we1 => norm_output_35_we1,
        d1 => norm_output_35_d1);

    norm_output_36_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => norm_output_36_address0,
        ce0 => norm_output_36_ce0,
        q0 => norm_output_36_q0,
        address1 => norm_output_36_address1,
        ce1 => norm_output_36_ce1,
        we1 => norm_output_36_we1,
        d1 => norm_output_36_d1);

    norm_output_37_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => norm_output_37_address0,
        ce0 => norm_output_37_ce0,
        q0 => norm_output_37_q0,
        address1 => norm_output_37_address1,
        ce1 => norm_output_37_ce1,
        we1 => norm_output_37_we1,
        d1 => norm_output_37_d1);

    norm_output_38_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => norm_output_38_address0,
        ce0 => norm_output_38_ce0,
        q0 => norm_output_38_q0,
        address1 => norm_output_38_address1,
        ce1 => norm_output_38_ce1,
        we1 => norm_output_38_we1,
        d1 => norm_output_38_d1);

    norm_output_39_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => norm_output_39_address0,
        ce0 => norm_output_39_ce0,
        q0 => norm_output_39_q0,
        address1 => norm_output_39_address1,
        ce1 => norm_output_39_ce1,
        we1 => norm_output_39_we1,
        d1 => norm_output_39_d1);

    norm_output_40_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => norm_output_40_address0,
        ce0 => norm_output_40_ce0,
        q0 => norm_output_40_q0,
        address1 => norm_output_40_address1,
        ce1 => norm_output_40_ce1,
        we1 => norm_output_40_we1,
        d1 => norm_output_40_d1);

    norm_output_41_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => norm_output_41_address0,
        ce0 => norm_output_41_ce0,
        q0 => norm_output_41_q0,
        address1 => norm_output_41_address1,
        ce1 => norm_output_41_ce1,
        we1 => norm_output_41_we1,
        d1 => norm_output_41_d1);

    norm_output_42_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => norm_output_42_address0,
        ce0 => norm_output_42_ce0,
        q0 => norm_output_42_q0,
        address1 => norm_output_42_address1,
        ce1 => norm_output_42_ce1,
        we1 => norm_output_42_we1,
        d1 => norm_output_42_d1);

    norm_output_43_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => norm_output_43_address0,
        ce0 => norm_output_43_ce0,
        q0 => norm_output_43_q0,
        address1 => norm_output_43_address1,
        ce1 => norm_output_43_ce1,
        we1 => norm_output_43_we1,
        d1 => norm_output_43_d1);

    p_ZZ11llama_layerE11norm_output_10_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ11llama_layerE11norm_output_10_address0,
        ce0 => p_ZZ11llama_layerE11norm_output_10_ce0,
        q0 => p_ZZ11llama_layerE11norm_output_10_q0,
        address1 => p_ZZ11llama_layerE11norm_output_10_address1,
        ce1 => p_ZZ11llama_layerE11norm_output_10_ce1,
        we1 => p_ZZ11llama_layerE11norm_output_10_we1,
        d1 => p_ZZ11llama_layerE11norm_output_10_d1);

    p_ZZ11llama_layerE11norm_output_11_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ11llama_layerE11norm_output_11_address0,
        ce0 => p_ZZ11llama_layerE11norm_output_11_ce0,
        q0 => p_ZZ11llama_layerE11norm_output_11_q0,
        address1 => p_ZZ11llama_layerE11norm_output_11_address1,
        ce1 => p_ZZ11llama_layerE11norm_output_11_ce1,
        we1 => p_ZZ11llama_layerE11norm_output_11_we1,
        d1 => p_ZZ11llama_layerE11norm_output_11_d1);

    p_ZZ11llama_layerE11norm_output_12_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ11llama_layerE11norm_output_12_address0,
        ce0 => p_ZZ11llama_layerE11norm_output_12_ce0,
        q0 => p_ZZ11llama_layerE11norm_output_12_q0,
        address1 => p_ZZ11llama_layerE11norm_output_12_address1,
        ce1 => p_ZZ11llama_layerE11norm_output_12_ce1,
        we1 => p_ZZ11llama_layerE11norm_output_12_we1,
        d1 => p_ZZ11llama_layerE11norm_output_12_d1);

    p_ZZ11llama_layerE11norm_output_13_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ11llama_layerE11norm_output_13_address0,
        ce0 => p_ZZ11llama_layerE11norm_output_13_ce0,
        q0 => p_ZZ11llama_layerE11norm_output_13_q0,
        address1 => p_ZZ11llama_layerE11norm_output_13_address1,
        ce1 => p_ZZ11llama_layerE11norm_output_13_ce1,
        we1 => p_ZZ11llama_layerE11norm_output_13_we1,
        d1 => p_ZZ11llama_layerE11norm_output_13_d1);

    p_ZZ11llama_layerE11norm_output_14_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ11llama_layerE11norm_output_14_address0,
        ce0 => p_ZZ11llama_layerE11norm_output_14_ce0,
        q0 => p_ZZ11llama_layerE11norm_output_14_q0,
        address1 => p_ZZ11llama_layerE11norm_output_14_address1,
        ce1 => p_ZZ11llama_layerE11norm_output_14_ce1,
        we1 => p_ZZ11llama_layerE11norm_output_14_we1,
        d1 => p_ZZ11llama_layerE11norm_output_14_d1);

    p_ZZ11llama_layerE11norm_output_15_U : component llama_layer_current_token_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ11llama_layerE11norm_output_15_address0,
        ce0 => p_ZZ11llama_layerE11norm_output_15_ce0,
        q0 => p_ZZ11llama_layerE11norm_output_15_q0,
        address1 => p_ZZ11llama_layerE11norm_output_15_address1,
        ce1 => p_ZZ11llama_layerE11norm_output_15_ce1,
        we1 => p_ZZ11llama_layerE11norm_output_15_we1,
        d1 => p_ZZ11llama_layerE11norm_output_15_d1);

    layer_output_U : component llama_layer_layer_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer_output_address0,
        ce0 => layer_output_ce0,
        we0 => layer_output_we0,
        d0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_d0,
        q0 => layer_output_q0);

    layer_output_28_U : component llama_layer_layer_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer_output_28_address0,
        ce0 => layer_output_28_ce0,
        we0 => layer_output_28_we0,
        d0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_28_d0,
        q0 => layer_output_28_q0);

    layer_output_29_U : component llama_layer_layer_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer_output_29_address0,
        ce0 => layer_output_29_ce0,
        we0 => layer_output_29_we0,
        d0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_29_d0,
        q0 => layer_output_29_q0);

    layer_output_30_U : component llama_layer_layer_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer_output_30_address0,
        ce0 => layer_output_30_ce0,
        we0 => layer_output_30_we0,
        d0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_30_d0,
        q0 => layer_output_30_q0);

    layer_output_31_U : component llama_layer_layer_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer_output_31_address0,
        ce0 => layer_output_31_ce0,
        we0 => layer_output_31_we0,
        d0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_31_d0,
        q0 => layer_output_31_q0);

    layer_output_32_U : component llama_layer_layer_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer_output_32_address0,
        ce0 => layer_output_32_ce0,
        we0 => layer_output_32_we0,
        d0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_32_d0,
        q0 => layer_output_32_q0);

    layer_output_33_U : component llama_layer_layer_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer_output_33_address0,
        ce0 => layer_output_33_ce0,
        we0 => layer_output_33_we0,
        d0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_33_d0,
        q0 => layer_output_33_q0);

    layer_output_34_U : component llama_layer_layer_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layer_output_34_address0,
        ce0 => layer_output_34_ce0,
        we0 => layer_output_34_we0,
        d0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_34_d0,
        q0 => layer_output_34_q0);

    ffn_input_U : component llama_layer_layer_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ffn_input_address0,
        ce0 => ffn_input_ce0,
        we0 => ffn_input_we0,
        d0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_d0,
        q0 => ffn_input_q0);

    ffn_input_44_U : component llama_layer_layer_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ffn_input_44_address0,
        ce0 => ffn_input_44_ce0,
        we0 => ffn_input_44_we0,
        d0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_44_d0,
        q0 => ffn_input_44_q0);

    ffn_input_45_U : component llama_layer_layer_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ffn_input_45_address0,
        ce0 => ffn_input_45_ce0,
        we0 => ffn_input_45_we0,
        d0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_45_d0,
        q0 => ffn_input_45_q0);

    ffn_input_46_U : component llama_layer_layer_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ffn_input_46_address0,
        ce0 => ffn_input_46_ce0,
        we0 => ffn_input_46_we0,
        d0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_46_d0,
        q0 => ffn_input_46_q0);

    ffn_input_47_U : component llama_layer_layer_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ffn_input_47_address0,
        ce0 => ffn_input_47_ce0,
        we0 => ffn_input_47_we0,
        d0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_47_d0,
        q0 => ffn_input_47_q0);

    ffn_input_48_U : component llama_layer_layer_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ffn_input_48_address0,
        ce0 => ffn_input_48_ce0,
        we0 => ffn_input_48_we0,
        d0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_48_d0,
        q0 => ffn_input_48_q0);

    ffn_input_49_U : component llama_layer_layer_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ffn_input_49_address0,
        ce0 => ffn_input_49_ce0,
        we0 => ffn_input_49_we0,
        d0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_49_d0,
        q0 => ffn_input_49_q0);

    ffn_input_50_U : component llama_layer_layer_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ffn_input_50_address0,
        ce0 => ffn_input_50_ce0,
        we0 => ffn_input_50_we0,
        d0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_50_d0,
        q0 => ffn_input_50_q0);

    grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390 : component llama_layer_llama_layer_Pipeline_VITIS_LOOP_100_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_ap_start,
        ap_done => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_ap_done,
        ap_idle => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_ap_idle,
        ap_ready => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_ap_ready,
        m_axi_gmem0_0_AWVALID => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_AWVALID,
        m_axi_gmem0_0_AWREADY => ap_const_logic_0,
        m_axi_gmem0_0_AWADDR => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_AWADDR,
        m_axi_gmem0_0_AWID => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_AWID,
        m_axi_gmem0_0_AWLEN => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_AWLEN,
        m_axi_gmem0_0_AWSIZE => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_AWSIZE,
        m_axi_gmem0_0_AWBURST => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_AWBURST,
        m_axi_gmem0_0_AWLOCK => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_AWLOCK,
        m_axi_gmem0_0_AWCACHE => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_AWCACHE,
        m_axi_gmem0_0_AWPROT => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_AWPROT,
        m_axi_gmem0_0_AWQOS => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_AWQOS,
        m_axi_gmem0_0_AWREGION => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_AWREGION,
        m_axi_gmem0_0_AWUSER => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_AWUSER,
        m_axi_gmem0_0_WVALID => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_WVALID,
        m_axi_gmem0_0_WREADY => ap_const_logic_0,
        m_axi_gmem0_0_WDATA => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_WDATA,
        m_axi_gmem0_0_WSTRB => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_WSTRB,
        m_axi_gmem0_0_WLAST => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_WLAST,
        m_axi_gmem0_0_WID => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_WID,
        m_axi_gmem0_0_WUSER => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_WUSER,
        m_axi_gmem0_0_ARVALID => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_ARVALID,
        m_axi_gmem0_0_ARREADY => gmem0_0_ARREADY,
        m_axi_gmem0_0_ARADDR => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_ARADDR,
        m_axi_gmem0_0_ARID => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_ARID,
        m_axi_gmem0_0_ARLEN => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_ARLEN,
        m_axi_gmem0_0_ARSIZE => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_ARSIZE,
        m_axi_gmem0_0_ARBURST => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_ARBURST,
        m_axi_gmem0_0_ARLOCK => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_ARLOCK,
        m_axi_gmem0_0_ARCACHE => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_ARCACHE,
        m_axi_gmem0_0_ARPROT => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_ARPROT,
        m_axi_gmem0_0_ARQOS => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_ARQOS,
        m_axi_gmem0_0_ARREGION => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_ARREGION,
        m_axi_gmem0_0_ARUSER => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_ARUSER,
        m_axi_gmem0_0_RVALID => gmem0_0_RVALID,
        m_axi_gmem0_0_RREADY => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_RREADY,
        m_axi_gmem0_0_RDATA => gmem0_0_RDATA,
        m_axi_gmem0_0_RLAST => ap_const_logic_0,
        m_axi_gmem0_0_RID => ap_const_lv1_0,
        m_axi_gmem0_0_RFIFONUM => gmem0_0_RFIFONUM,
        m_axi_gmem0_0_RUSER => ap_const_lv1_0,
        m_axi_gmem0_0_RRESP => ap_const_lv2_0,
        m_axi_gmem0_0_BVALID => ap_const_logic_0,
        m_axi_gmem0_0_BREADY => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_BREADY,
        m_axi_gmem0_0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_0_BID => ap_const_lv1_0,
        m_axi_gmem0_0_BUSER => ap_const_lv1_0,
        sext_ln100 => trunc_ln_reg_1572,
        current_token_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_address1,
        current_token_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_ce1,
        current_token_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_we1,
        current_token_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_d1,
        current_token_19_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_19_address1,
        current_token_19_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_19_ce1,
        current_token_19_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_19_we1,
        current_token_19_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_19_d1,
        current_token_20_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_20_address1,
        current_token_20_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_20_ce1,
        current_token_20_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_20_we1,
        current_token_20_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_20_d1,
        current_token_21_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_21_address1,
        current_token_21_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_21_ce1,
        current_token_21_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_21_we1,
        current_token_21_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_21_d1,
        current_token_22_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_22_address1,
        current_token_22_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_22_ce1,
        current_token_22_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_22_we1,
        current_token_22_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_22_d1,
        current_token_23_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_23_address1,
        current_token_23_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_23_ce1,
        current_token_23_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_23_we1,
        current_token_23_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_23_d1,
        current_token_24_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_24_address1,
        current_token_24_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_24_ce1,
        current_token_24_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_24_we1,
        current_token_24_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_24_d1,
        current_token_25_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_25_address1,
        current_token_25_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_25_ce1,
        current_token_25_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_25_we1,
        current_token_25_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_25_d1,
        current_token_26_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_26_address1,
        current_token_26_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_26_ce1,
        current_token_26_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_26_we1,
        current_token_26_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_26_d1,
        current_token_27_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_27_address1,
        current_token_27_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_27_ce1,
        current_token_27_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_27_we1,
        current_token_27_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_27_d1,
        p_ZZ11llama_layerE13current_token_10_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_10_address1,
        p_ZZ11llama_layerE13current_token_10_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_10_ce1,
        p_ZZ11llama_layerE13current_token_10_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_10_we1,
        p_ZZ11llama_layerE13current_token_10_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_10_d1,
        p_ZZ11llama_layerE13current_token_11_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_11_address1,
        p_ZZ11llama_layerE13current_token_11_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_11_ce1,
        p_ZZ11llama_layerE13current_token_11_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_11_we1,
        p_ZZ11llama_layerE13current_token_11_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_11_d1,
        p_ZZ11llama_layerE13current_token_12_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_12_address1,
        p_ZZ11llama_layerE13current_token_12_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_12_ce1,
        p_ZZ11llama_layerE13current_token_12_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_12_we1,
        p_ZZ11llama_layerE13current_token_12_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_12_d1,
        p_ZZ11llama_layerE13current_token_13_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_13_address1,
        p_ZZ11llama_layerE13current_token_13_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_13_ce1,
        p_ZZ11llama_layerE13current_token_13_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_13_we1,
        p_ZZ11llama_layerE13current_token_13_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_13_d1,
        p_ZZ11llama_layerE13current_token_14_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_14_address1,
        p_ZZ11llama_layerE13current_token_14_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_14_ce1,
        p_ZZ11llama_layerE13current_token_14_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_14_we1,
        p_ZZ11llama_layerE13current_token_14_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_14_d1,
        p_ZZ11llama_layerE13current_token_15_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_15_address1,
        p_ZZ11llama_layerE13current_token_15_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_15_ce1,
        p_ZZ11llama_layerE13current_token_15_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_15_we1,
        p_ZZ11llama_layerE13current_token_15_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_15_d1);

    grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429 : component llama_layer_llama_layer_Pipeline_VITIS_LOOP_19_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_ap_start,
        ap_done => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_ap_done,
        ap_idle => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_ap_idle,
        ap_ready => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_ap_ready,
        sum_local_2_out => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_sum_local_2_out,
        sum_local_2_out_ap_vld => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_sum_local_2_out_ap_vld,
        current_token_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_address0,
        current_token_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_ce0,
        current_token_q0 => current_token_q0,
        current_token_19_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_19_address0,
        current_token_19_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_19_ce0,
        current_token_19_q0 => current_token_19_q0,
        current_token_20_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_20_address0,
        current_token_20_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_20_ce0,
        current_token_20_q0 => current_token_20_q0,
        current_token_21_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_21_address0,
        current_token_21_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_21_ce0,
        current_token_21_q0 => current_token_21_q0,
        current_token_22_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_22_address0,
        current_token_22_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_22_ce0,
        current_token_22_q0 => current_token_22_q0,
        current_token_23_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_23_address0,
        current_token_23_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_23_ce0,
        current_token_23_q0 => current_token_23_q0,
        current_token_24_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_24_address0,
        current_token_24_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_24_ce0,
        current_token_24_q0 => current_token_24_q0,
        current_token_25_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_25_address0,
        current_token_25_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_25_ce0,
        current_token_25_q0 => current_token_25_q0,
        current_token_26_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_26_address0,
        current_token_26_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_26_ce0,
        current_token_26_q0 => current_token_26_q0,
        current_token_27_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_27_address0,
        current_token_27_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_27_ce0,
        current_token_27_q0 => current_token_27_q0,
        p_ZZ11llama_layerE13current_token_10_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_10_address0,
        p_ZZ11llama_layerE13current_token_10_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_10_ce0,
        p_ZZ11llama_layerE13current_token_10_q0 => p_ZZ11llama_layerE13current_token_10_q0,
        p_ZZ11llama_layerE13current_token_11_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_11_address0,
        p_ZZ11llama_layerE13current_token_11_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_11_ce0,
        p_ZZ11llama_layerE13current_token_11_q0 => p_ZZ11llama_layerE13current_token_11_q0,
        p_ZZ11llama_layerE13current_token_12_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_12_address0,
        p_ZZ11llama_layerE13current_token_12_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_12_ce0,
        p_ZZ11llama_layerE13current_token_12_q0 => p_ZZ11llama_layerE13current_token_12_q0,
        p_ZZ11llama_layerE13current_token_13_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_13_address0,
        p_ZZ11llama_layerE13current_token_13_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_13_ce0,
        p_ZZ11llama_layerE13current_token_13_q0 => p_ZZ11llama_layerE13current_token_13_q0,
        p_ZZ11llama_layerE13current_token_14_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_14_address0,
        p_ZZ11llama_layerE13current_token_14_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_14_ce0,
        p_ZZ11llama_layerE13current_token_14_q0 => p_ZZ11llama_layerE13current_token_14_q0,
        p_ZZ11llama_layerE13current_token_15_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_15_address0,
        p_ZZ11llama_layerE13current_token_15_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_15_ce0,
        p_ZZ11llama_layerE13current_token_15_q0 => p_ZZ11llama_layerE13current_token_15_q0);

    grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466 : component llama_layer_llama_layer_Pipeline_VITIS_LOOP_19_13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_ap_start,
        ap_done => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_ap_done,
        ap_idle => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_ap_idle,
        ap_ready => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_ap_ready,
        sum_local_out => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_sum_local_out,
        sum_local_out_ap_vld => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_sum_local_out_ap_vld,
        current_token_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_address0,
        current_token_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_ce0,
        current_token_q0 => current_token_q0,
        current_token_19_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_19_address0,
        current_token_19_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_19_ce0,
        current_token_19_q0 => current_token_19_q0,
        current_token_20_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_20_address0,
        current_token_20_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_20_ce0,
        current_token_20_q0 => current_token_20_q0,
        current_token_21_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_21_address0,
        current_token_21_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_21_ce0,
        current_token_21_q0 => current_token_21_q0,
        current_token_22_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_22_address0,
        current_token_22_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_22_ce0,
        current_token_22_q0 => current_token_22_q0,
        current_token_23_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_23_address0,
        current_token_23_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_23_ce0,
        current_token_23_q0 => current_token_23_q0,
        current_token_24_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_24_address0,
        current_token_24_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_24_ce0,
        current_token_24_q0 => current_token_24_q0,
        current_token_25_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_25_address0,
        current_token_25_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_25_ce0,
        current_token_25_q0 => current_token_25_q0,
        current_token_26_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_26_address0,
        current_token_26_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_26_ce0,
        current_token_26_q0 => current_token_26_q0,
        current_token_27_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_27_address0,
        current_token_27_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_27_ce0,
        current_token_27_q0 => current_token_27_q0,
        p_ZZ11llama_layerE13current_token_10_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_10_address0,
        p_ZZ11llama_layerE13current_token_10_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_10_ce0,
        p_ZZ11llama_layerE13current_token_10_q0 => p_ZZ11llama_layerE13current_token_10_q0,
        p_ZZ11llama_layerE13current_token_11_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_11_address0,
        p_ZZ11llama_layerE13current_token_11_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_11_ce0,
        p_ZZ11llama_layerE13current_token_11_q0 => p_ZZ11llama_layerE13current_token_11_q0,
        p_ZZ11llama_layerE13current_token_12_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_12_address0,
        p_ZZ11llama_layerE13current_token_12_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_12_ce0,
        p_ZZ11llama_layerE13current_token_12_q0 => p_ZZ11llama_layerE13current_token_12_q0,
        p_ZZ11llama_layerE13current_token_13_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_13_address0,
        p_ZZ11llama_layerE13current_token_13_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_13_ce0,
        p_ZZ11llama_layerE13current_token_13_q0 => p_ZZ11llama_layerE13current_token_13_q0,
        p_ZZ11llama_layerE13current_token_14_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_14_address0,
        p_ZZ11llama_layerE13current_token_14_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_14_ce0,
        p_ZZ11llama_layerE13current_token_14_q0 => p_ZZ11llama_layerE13current_token_14_q0,
        p_ZZ11llama_layerE13current_token_15_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_15_address0,
        p_ZZ11llama_layerE13current_token_15_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_15_ce0,
        p_ZZ11llama_layerE13current_token_15_q0 => p_ZZ11llama_layerE13current_token_15_q0);

    grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503 : component llama_layer_llama_layer_Pipeline_VITIS_LOOP_27_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_ap_start,
        ap_done => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_ap_done,
        ap_idle => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_ap_idle,
        ap_ready => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_ap_ready,
        m_axi_gmem2_0_AWVALID => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_AWVALID,
        m_axi_gmem2_0_AWREADY => ap_const_logic_0,
        m_axi_gmem2_0_AWADDR => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_AWADDR,
        m_axi_gmem2_0_AWID => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_AWID,
        m_axi_gmem2_0_AWLEN => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_AWLEN,
        m_axi_gmem2_0_AWSIZE => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_AWSIZE,
        m_axi_gmem2_0_AWBURST => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_AWBURST,
        m_axi_gmem2_0_AWLOCK => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_AWLOCK,
        m_axi_gmem2_0_AWCACHE => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_AWCACHE,
        m_axi_gmem2_0_AWPROT => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_AWPROT,
        m_axi_gmem2_0_AWQOS => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_AWQOS,
        m_axi_gmem2_0_AWREGION => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_AWREGION,
        m_axi_gmem2_0_AWUSER => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_AWUSER,
        m_axi_gmem2_0_WVALID => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_WVALID,
        m_axi_gmem2_0_WREADY => ap_const_logic_0,
        m_axi_gmem2_0_WDATA => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_WDATA,
        m_axi_gmem2_0_WSTRB => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_WSTRB,
        m_axi_gmem2_0_WLAST => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_WLAST,
        m_axi_gmem2_0_WID => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_WID,
        m_axi_gmem2_0_WUSER => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_WUSER,
        m_axi_gmem2_0_ARVALID => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_ARVALID,
        m_axi_gmem2_0_ARREADY => gmem2_0_ARREADY,
        m_axi_gmem2_0_ARADDR => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_ARADDR,
        m_axi_gmem2_0_ARID => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_ARID,
        m_axi_gmem2_0_ARLEN => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_ARLEN,
        m_axi_gmem2_0_ARSIZE => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_ARSIZE,
        m_axi_gmem2_0_ARBURST => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_ARBURST,
        m_axi_gmem2_0_ARLOCK => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_ARLOCK,
        m_axi_gmem2_0_ARCACHE => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_ARCACHE,
        m_axi_gmem2_0_ARPROT => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_ARPROT,
        m_axi_gmem2_0_ARQOS => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_ARQOS,
        m_axi_gmem2_0_ARREGION => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_ARREGION,
        m_axi_gmem2_0_ARUSER => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_ARUSER,
        m_axi_gmem2_0_RVALID => gmem2_0_RVALID,
        m_axi_gmem2_0_RREADY => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_RREADY,
        m_axi_gmem2_0_RDATA => gmem2_0_RDATA,
        m_axi_gmem2_0_RLAST => ap_const_logic_0,
        m_axi_gmem2_0_RID => ap_const_lv1_0,
        m_axi_gmem2_0_RFIFONUM => gmem2_0_RFIFONUM,
        m_axi_gmem2_0_RUSER => ap_const_lv1_0,
        m_axi_gmem2_0_RRESP => ap_const_lv2_0,
        m_axi_gmem2_0_BVALID => ap_const_logic_0,
        m_axi_gmem2_0_BREADY => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_BREADY,
        m_axi_gmem2_0_BRESP => ap_const_lv2_0,
        m_axi_gmem2_0_BID => ap_const_lv1_0,
        m_axi_gmem2_0_BUSER => ap_const_lv1_0,
        sext_ln27_1 => trunc_ln27_1_reg_1611,
        norm_1 => reg_1192,
        norm_output_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_address1,
        norm_output_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_ce1,
        norm_output_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_we1,
        norm_output_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_d1,
        current_token_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_address0,
        current_token_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_ce0,
        current_token_q0 => current_token_q0,
        current_token_19_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_19_address0,
        current_token_19_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_19_ce0,
        current_token_19_q0 => current_token_19_q0,
        current_token_20_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_20_address0,
        current_token_20_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_20_ce0,
        current_token_20_q0 => current_token_20_q0,
        current_token_21_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_21_address0,
        current_token_21_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_21_ce0,
        current_token_21_q0 => current_token_21_q0,
        current_token_22_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_22_address0,
        current_token_22_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_22_ce0,
        current_token_22_q0 => current_token_22_q0,
        current_token_23_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_23_address0,
        current_token_23_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_23_ce0,
        current_token_23_q0 => current_token_23_q0,
        current_token_24_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_24_address0,
        current_token_24_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_24_ce0,
        current_token_24_q0 => current_token_24_q0,
        current_token_25_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_25_address0,
        current_token_25_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_25_ce0,
        current_token_25_q0 => current_token_25_q0,
        current_token_26_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_26_address0,
        current_token_26_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_26_ce0,
        current_token_26_q0 => current_token_26_q0,
        current_token_27_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_27_address0,
        current_token_27_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_27_ce0,
        current_token_27_q0 => current_token_27_q0,
        p_ZZ11llama_layerE13current_token_10_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_10_address0,
        p_ZZ11llama_layerE13current_token_10_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_10_ce0,
        p_ZZ11llama_layerE13current_token_10_q0 => p_ZZ11llama_layerE13current_token_10_q0,
        p_ZZ11llama_layerE13current_token_11_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_11_address0,
        p_ZZ11llama_layerE13current_token_11_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_11_ce0,
        p_ZZ11llama_layerE13current_token_11_q0 => p_ZZ11llama_layerE13current_token_11_q0,
        p_ZZ11llama_layerE13current_token_12_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_12_address0,
        p_ZZ11llama_layerE13current_token_12_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_12_ce0,
        p_ZZ11llama_layerE13current_token_12_q0 => p_ZZ11llama_layerE13current_token_12_q0,
        p_ZZ11llama_layerE13current_token_13_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_13_address0,
        p_ZZ11llama_layerE13current_token_13_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_13_ce0,
        p_ZZ11llama_layerE13current_token_13_q0 => p_ZZ11llama_layerE13current_token_13_q0,
        p_ZZ11llama_layerE13current_token_14_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_14_address0,
        p_ZZ11llama_layerE13current_token_14_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_14_ce0,
        p_ZZ11llama_layerE13current_token_14_q0 => p_ZZ11llama_layerE13current_token_14_q0,
        p_ZZ11llama_layerE13current_token_15_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_15_address0,
        p_ZZ11llama_layerE13current_token_15_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_15_ce0,
        p_ZZ11llama_layerE13current_token_15_q0 => p_ZZ11llama_layerE13current_token_15_q0,
        norm_output_35_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_35_address1,
        norm_output_35_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_35_ce1,
        norm_output_35_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_35_we1,
        norm_output_35_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_35_d1,
        norm_output_36_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_36_address1,
        norm_output_36_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_36_ce1,
        norm_output_36_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_36_we1,
        norm_output_36_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_36_d1,
        norm_output_37_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_37_address1,
        norm_output_37_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_37_ce1,
        norm_output_37_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_37_we1,
        norm_output_37_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_37_d1,
        norm_output_38_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_38_address1,
        norm_output_38_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_38_ce1,
        norm_output_38_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_38_we1,
        norm_output_38_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_38_d1,
        norm_output_39_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_39_address1,
        norm_output_39_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_39_ce1,
        norm_output_39_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_39_we1,
        norm_output_39_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_39_d1,
        norm_output_40_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_40_address1,
        norm_output_40_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_40_ce1,
        norm_output_40_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_40_we1,
        norm_output_40_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_40_d1,
        norm_output_41_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_41_address1,
        norm_output_41_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_41_ce1,
        norm_output_41_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_41_we1,
        norm_output_41_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_41_d1,
        norm_output_42_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_42_address1,
        norm_output_42_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_42_ce1,
        norm_output_42_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_42_we1,
        norm_output_42_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_42_d1,
        norm_output_43_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_43_address1,
        norm_output_43_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_43_ce1,
        norm_output_43_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_43_we1,
        norm_output_43_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_43_d1,
        p_ZZ11llama_layerE11norm_output_10_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_10_address1,
        p_ZZ11llama_layerE11norm_output_10_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_10_ce1,
        p_ZZ11llama_layerE11norm_output_10_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_10_we1,
        p_ZZ11llama_layerE11norm_output_10_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_10_d1,
        p_ZZ11llama_layerE11norm_output_11_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_11_address1,
        p_ZZ11llama_layerE11norm_output_11_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_11_ce1,
        p_ZZ11llama_layerE11norm_output_11_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_11_we1,
        p_ZZ11llama_layerE11norm_output_11_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_11_d1,
        p_ZZ11llama_layerE11norm_output_12_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_12_address1,
        p_ZZ11llama_layerE11norm_output_12_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_12_ce1,
        p_ZZ11llama_layerE11norm_output_12_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_12_we1,
        p_ZZ11llama_layerE11norm_output_12_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_12_d1,
        p_ZZ11llama_layerE11norm_output_13_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_13_address1,
        p_ZZ11llama_layerE11norm_output_13_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_13_ce1,
        p_ZZ11llama_layerE11norm_output_13_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_13_we1,
        p_ZZ11llama_layerE11norm_output_13_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_13_d1,
        p_ZZ11llama_layerE11norm_output_14_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_14_address1,
        p_ZZ11llama_layerE11norm_output_14_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_14_ce1,
        p_ZZ11llama_layerE11norm_output_14_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_14_we1,
        p_ZZ11llama_layerE11norm_output_14_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_14_d1,
        p_ZZ11llama_layerE11norm_output_15_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_15_address1,
        p_ZZ11llama_layerE11norm_output_15_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_15_ce1,
        p_ZZ11llama_layerE11norm_output_15_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_15_we1,
        p_ZZ11llama_layerE11norm_output_15_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_15_d1);

    grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575 : component llama_layer_llama_layer_Pipeline_VITIS_LOOP_124_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_ap_start,
        ap_done => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_ap_done,
        ap_idle => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_ap_idle,
        ap_ready => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_ap_ready,
        current_token_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_address1,
        current_token_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_ce1,
        current_token_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_we1,
        current_token_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_d1,
        norm_output_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_address0,
        norm_output_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_ce0,
        norm_output_q0 => norm_output_q0,
        norm_output_35_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_35_address0,
        norm_output_35_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_35_ce0,
        norm_output_35_q0 => norm_output_35_q0,
        norm_output_36_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_36_address0,
        norm_output_36_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_36_ce0,
        norm_output_36_q0 => norm_output_36_q0,
        norm_output_37_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_37_address0,
        norm_output_37_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_37_ce0,
        norm_output_37_q0 => norm_output_37_q0,
        norm_output_38_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_38_address0,
        norm_output_38_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_38_ce0,
        norm_output_38_q0 => norm_output_38_q0,
        norm_output_39_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_39_address0,
        norm_output_39_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_39_ce0,
        norm_output_39_q0 => norm_output_39_q0,
        norm_output_40_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_40_address0,
        norm_output_40_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_40_ce0,
        norm_output_40_q0 => norm_output_40_q0,
        norm_output_41_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_41_address0,
        norm_output_41_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_41_ce0,
        norm_output_41_q0 => norm_output_41_q0,
        norm_output_42_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_42_address0,
        norm_output_42_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_42_ce0,
        norm_output_42_q0 => norm_output_42_q0,
        norm_output_43_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_43_address0,
        norm_output_43_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_43_ce0,
        norm_output_43_q0 => norm_output_43_q0,
        p_ZZ11llama_layerE11norm_output_10_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_10_address0,
        p_ZZ11llama_layerE11norm_output_10_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_10_ce0,
        p_ZZ11llama_layerE11norm_output_10_q0 => p_ZZ11llama_layerE11norm_output_10_q0,
        p_ZZ11llama_layerE11norm_output_11_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_11_address0,
        p_ZZ11llama_layerE11norm_output_11_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_11_ce0,
        p_ZZ11llama_layerE11norm_output_11_q0 => p_ZZ11llama_layerE11norm_output_11_q0,
        p_ZZ11llama_layerE11norm_output_12_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_12_address0,
        p_ZZ11llama_layerE11norm_output_12_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_12_ce0,
        p_ZZ11llama_layerE11norm_output_12_q0 => p_ZZ11llama_layerE11norm_output_12_q0,
        p_ZZ11llama_layerE11norm_output_13_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_13_address0,
        p_ZZ11llama_layerE11norm_output_13_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_13_ce0,
        p_ZZ11llama_layerE11norm_output_13_q0 => p_ZZ11llama_layerE11norm_output_13_q0,
        p_ZZ11llama_layerE11norm_output_14_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_14_address0,
        p_ZZ11llama_layerE11norm_output_14_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_14_ce0,
        p_ZZ11llama_layerE11norm_output_14_q0 => p_ZZ11llama_layerE11norm_output_14_q0,
        p_ZZ11llama_layerE11norm_output_15_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_15_address0,
        p_ZZ11llama_layerE11norm_output_15_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_15_ce0,
        p_ZZ11llama_layerE11norm_output_15_q0 => p_ZZ11llama_layerE11norm_output_15_q0,
        current_token_19_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_19_address1,
        current_token_19_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_19_ce1,
        current_token_19_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_19_we1,
        current_token_19_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_19_d1,
        current_token_20_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_20_address1,
        current_token_20_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_20_ce1,
        current_token_20_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_20_we1,
        current_token_20_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_20_d1,
        current_token_21_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_21_address1,
        current_token_21_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_21_ce1,
        current_token_21_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_21_we1,
        current_token_21_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_21_d1,
        current_token_22_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_22_address1,
        current_token_22_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_22_ce1,
        current_token_22_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_22_we1,
        current_token_22_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_22_d1,
        current_token_23_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_23_address1,
        current_token_23_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_23_ce1,
        current_token_23_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_23_we1,
        current_token_23_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_23_d1,
        current_token_24_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_24_address1,
        current_token_24_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_24_ce1,
        current_token_24_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_24_we1,
        current_token_24_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_24_d1,
        current_token_25_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_25_address1,
        current_token_25_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_25_ce1,
        current_token_25_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_25_we1,
        current_token_25_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_25_d1,
        current_token_26_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_26_address1,
        current_token_26_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_26_ce1,
        current_token_26_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_26_we1,
        current_token_26_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_26_d1,
        current_token_27_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_27_address1,
        current_token_27_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_27_ce1,
        current_token_27_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_27_we1,
        current_token_27_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_27_d1,
        p_ZZ11llama_layerE13current_token_10_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_10_address1,
        p_ZZ11llama_layerE13current_token_10_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_10_ce1,
        p_ZZ11llama_layerE13current_token_10_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_10_we1,
        p_ZZ11llama_layerE13current_token_10_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_10_d1,
        p_ZZ11llama_layerE13current_token_11_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_11_address1,
        p_ZZ11llama_layerE13current_token_11_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_11_ce1,
        p_ZZ11llama_layerE13current_token_11_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_11_we1,
        p_ZZ11llama_layerE13current_token_11_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_11_d1,
        p_ZZ11llama_layerE13current_token_12_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_12_address1,
        p_ZZ11llama_layerE13current_token_12_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_12_ce1,
        p_ZZ11llama_layerE13current_token_12_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_12_we1,
        p_ZZ11llama_layerE13current_token_12_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_12_d1,
        p_ZZ11llama_layerE13current_token_13_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_13_address1,
        p_ZZ11llama_layerE13current_token_13_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_13_ce1,
        p_ZZ11llama_layerE13current_token_13_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_13_we1,
        p_ZZ11llama_layerE13current_token_13_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_13_d1,
        p_ZZ11llama_layerE13current_token_14_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_14_address1,
        p_ZZ11llama_layerE13current_token_14_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_14_ce1,
        p_ZZ11llama_layerE13current_token_14_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_14_we1,
        p_ZZ11llama_layerE13current_token_14_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_14_d1,
        p_ZZ11llama_layerE13current_token_15_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_15_address1,
        p_ZZ11llama_layerE13current_token_15_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_15_ce1,
        p_ZZ11llama_layerE13current_token_15_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_15_we1,
        p_ZZ11llama_layerE13current_token_15_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_15_d1);

    grp_kernel_mhsa_1_fu_643 : component llama_layer_kernel_mhsa_1
    port map (
        position => position_read_reg_1519,
        m_axi_gmem2_0_AWVALID => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_AWVALID,
        m_axi_gmem2_0_AWREADY => ap_const_logic_0,
        m_axi_gmem2_0_AWADDR => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_AWADDR,
        m_axi_gmem2_0_AWID => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_AWID,
        m_axi_gmem2_0_AWLEN => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_AWLEN,
        m_axi_gmem2_0_AWSIZE => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_AWSIZE,
        m_axi_gmem2_0_AWBURST => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_AWBURST,
        m_axi_gmem2_0_AWLOCK => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_AWLOCK,
        m_axi_gmem2_0_AWCACHE => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_AWCACHE,
        m_axi_gmem2_0_AWPROT => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_AWPROT,
        m_axi_gmem2_0_AWQOS => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_AWQOS,
        m_axi_gmem2_0_AWREGION => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_AWREGION,
        m_axi_gmem2_0_AWUSER => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_AWUSER,
        m_axi_gmem2_0_WVALID => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_WVALID,
        m_axi_gmem2_0_WREADY => ap_const_logic_0,
        m_axi_gmem2_0_WDATA => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_WDATA,
        m_axi_gmem2_0_WSTRB => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_WSTRB,
        m_axi_gmem2_0_WLAST => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_WLAST,
        m_axi_gmem2_0_WID => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_WID,
        m_axi_gmem2_0_WUSER => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_WUSER,
        m_axi_gmem2_0_ARVALID => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_ARVALID,
        m_axi_gmem2_0_ARREADY => gmem2_0_ARREADY,
        m_axi_gmem2_0_ARADDR => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_ARADDR,
        m_axi_gmem2_0_ARID => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_ARID,
        m_axi_gmem2_0_ARLEN => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_ARLEN,
        m_axi_gmem2_0_ARSIZE => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_ARSIZE,
        m_axi_gmem2_0_ARBURST => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_ARBURST,
        m_axi_gmem2_0_ARLOCK => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_ARLOCK,
        m_axi_gmem2_0_ARCACHE => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_ARCACHE,
        m_axi_gmem2_0_ARPROT => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_ARPROT,
        m_axi_gmem2_0_ARQOS => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_ARQOS,
        m_axi_gmem2_0_ARREGION => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_ARREGION,
        m_axi_gmem2_0_ARUSER => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_ARUSER,
        m_axi_gmem2_0_RVALID => gmem2_0_RVALID,
        m_axi_gmem2_0_RREADY => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_RREADY,
        m_axi_gmem2_0_RDATA => gmem2_0_RDATA,
        m_axi_gmem2_0_RLAST => ap_const_logic_0,
        m_axi_gmem2_0_RID => ap_const_lv1_0,
        m_axi_gmem2_0_RFIFONUM => gmem2_0_RFIFONUM,
        m_axi_gmem2_0_RUSER => ap_const_lv1_0,
        m_axi_gmem2_0_RRESP => ap_const_lv2_0,
        m_axi_gmem2_0_BVALID => ap_const_logic_0,
        m_axi_gmem2_0_BREADY => grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_BREADY,
        m_axi_gmem2_0_BRESP => ap_const_lv2_0,
        m_axi_gmem2_0_BID => ap_const_lv1_0,
        m_axi_gmem2_0_BUSER => ap_const_lv1_0,
        wq => wq_reg_1622,
        wk => wk_reg_1627,
        wv => wv_reg_1632,
        wo => wo_reg_1637,
        m_axi_gmem3_0_AWVALID => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_AWVALID,
        m_axi_gmem3_0_AWREADY => gmem3_0_AWREADY,
        m_axi_gmem3_0_AWADDR => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_AWADDR,
        m_axi_gmem3_0_AWID => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_AWID,
        m_axi_gmem3_0_AWLEN => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_AWLEN,
        m_axi_gmem3_0_AWSIZE => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_AWSIZE,
        m_axi_gmem3_0_AWBURST => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_AWBURST,
        m_axi_gmem3_0_AWLOCK => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_AWLOCK,
        m_axi_gmem3_0_AWCACHE => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_AWCACHE,
        m_axi_gmem3_0_AWPROT => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_AWPROT,
        m_axi_gmem3_0_AWQOS => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_AWQOS,
        m_axi_gmem3_0_AWREGION => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_AWREGION,
        m_axi_gmem3_0_AWUSER => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_AWUSER,
        m_axi_gmem3_0_WVALID => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_WVALID,
        m_axi_gmem3_0_WREADY => gmem3_0_WREADY,
        m_axi_gmem3_0_WDATA => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_WDATA,
        m_axi_gmem3_0_WSTRB => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_WSTRB,
        m_axi_gmem3_0_WLAST => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_WLAST,
        m_axi_gmem3_0_WID => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_WID,
        m_axi_gmem3_0_WUSER => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_WUSER,
        m_axi_gmem3_0_ARVALID => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_ARVALID,
        m_axi_gmem3_0_ARREADY => gmem3_0_ARREADY,
        m_axi_gmem3_0_ARADDR => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_ARADDR,
        m_axi_gmem3_0_ARID => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_ARID,
        m_axi_gmem3_0_ARLEN => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_ARLEN,
        m_axi_gmem3_0_ARSIZE => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_ARSIZE,
        m_axi_gmem3_0_ARBURST => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_ARBURST,
        m_axi_gmem3_0_ARLOCK => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_ARLOCK,
        m_axi_gmem3_0_ARCACHE => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_ARCACHE,
        m_axi_gmem3_0_ARPROT => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_ARPROT,
        m_axi_gmem3_0_ARQOS => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_ARQOS,
        m_axi_gmem3_0_ARREGION => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_ARREGION,
        m_axi_gmem3_0_ARUSER => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_ARUSER,
        m_axi_gmem3_0_RVALID => gmem3_0_RVALID,
        m_axi_gmem3_0_RREADY => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_RREADY,
        m_axi_gmem3_0_RDATA => gmem3_0_RDATA,
        m_axi_gmem3_0_RLAST => ap_const_logic_0,
        m_axi_gmem3_0_RID => ap_const_lv1_0,
        m_axi_gmem3_0_RFIFONUM => gmem3_0_RFIFONUM,
        m_axi_gmem3_0_RUSER => ap_const_lv1_0,
        m_axi_gmem3_0_RRESP => ap_const_lv2_0,
        m_axi_gmem3_0_BVALID => gmem3_0_BVALID,
        m_axi_gmem3_0_BREADY => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_BREADY,
        m_axi_gmem3_0_BRESP => ap_const_lv2_0,
        m_axi_gmem3_0_BID => ap_const_lv1_0,
        m_axi_gmem3_0_BUSER => ap_const_lv1_0,
        key_cache => key_cache_read_reg_1529,
        m_axi_gmem4_0_AWVALID => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_AWVALID,
        m_axi_gmem4_0_AWREADY => gmem4_0_AWREADY,
        m_axi_gmem4_0_AWADDR => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_AWADDR,
        m_axi_gmem4_0_AWID => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_AWID,
        m_axi_gmem4_0_AWLEN => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_AWLEN,
        m_axi_gmem4_0_AWSIZE => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_AWSIZE,
        m_axi_gmem4_0_AWBURST => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_AWBURST,
        m_axi_gmem4_0_AWLOCK => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_AWLOCK,
        m_axi_gmem4_0_AWCACHE => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_AWCACHE,
        m_axi_gmem4_0_AWPROT => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_AWPROT,
        m_axi_gmem4_0_AWQOS => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_AWQOS,
        m_axi_gmem4_0_AWREGION => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_AWREGION,
        m_axi_gmem4_0_AWUSER => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_AWUSER,
        m_axi_gmem4_0_WVALID => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_WVALID,
        m_axi_gmem4_0_WREADY => gmem4_0_WREADY,
        m_axi_gmem4_0_WDATA => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_WDATA,
        m_axi_gmem4_0_WSTRB => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_WSTRB,
        m_axi_gmem4_0_WLAST => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_WLAST,
        m_axi_gmem4_0_WID => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_WID,
        m_axi_gmem4_0_WUSER => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_WUSER,
        m_axi_gmem4_0_ARVALID => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_ARVALID,
        m_axi_gmem4_0_ARREADY => gmem4_0_ARREADY,
        m_axi_gmem4_0_ARADDR => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_ARADDR,
        m_axi_gmem4_0_ARID => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_ARID,
        m_axi_gmem4_0_ARLEN => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_ARLEN,
        m_axi_gmem4_0_ARSIZE => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_ARSIZE,
        m_axi_gmem4_0_ARBURST => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_ARBURST,
        m_axi_gmem4_0_ARLOCK => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_ARLOCK,
        m_axi_gmem4_0_ARCACHE => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_ARCACHE,
        m_axi_gmem4_0_ARPROT => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_ARPROT,
        m_axi_gmem4_0_ARQOS => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_ARQOS,
        m_axi_gmem4_0_ARREGION => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_ARREGION,
        m_axi_gmem4_0_ARUSER => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_ARUSER,
        m_axi_gmem4_0_RVALID => gmem4_0_RVALID,
        m_axi_gmem4_0_RREADY => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_RREADY,
        m_axi_gmem4_0_RDATA => gmem4_0_RDATA,
        m_axi_gmem4_0_RLAST => ap_const_logic_0,
        m_axi_gmem4_0_RID => ap_const_lv1_0,
        m_axi_gmem4_0_RFIFONUM => gmem4_0_RFIFONUM,
        m_axi_gmem4_0_RUSER => ap_const_lv1_0,
        m_axi_gmem4_0_RRESP => ap_const_lv2_0,
        m_axi_gmem4_0_BVALID => gmem4_0_BVALID,
        m_axi_gmem4_0_BREADY => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_BREADY,
        m_axi_gmem4_0_BRESP => ap_const_lv2_0,
        m_axi_gmem4_0_BID => ap_const_lv1_0,
        m_axi_gmem4_0_BUSER => ap_const_lv1_0,
        value_cache => value_cache_read_reg_1524,
        layer => layer_1_reg_1600,
        p_ZZ11llama_layerE13current_token_10_address0 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_10_address0,
        p_ZZ11llama_layerE13current_token_10_ce0 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_10_ce0,
        p_ZZ11llama_layerE13current_token_10_d0 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_10_d0,
        p_ZZ11llama_layerE13current_token_10_q0 => p_ZZ11llama_layerE13current_token_10_q0,
        p_ZZ11llama_layerE13current_token_10_we0 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_10_we0,
        p_ZZ11llama_layerE13current_token_10_address1 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_10_address1,
        p_ZZ11llama_layerE13current_token_10_ce1 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_10_ce1,
        p_ZZ11llama_layerE13current_token_10_d1 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_10_d1,
        p_ZZ11llama_layerE13current_token_10_q1 => ap_const_lv32_0,
        p_ZZ11llama_layerE13current_token_10_we1 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_10_we1,
        p_ZZ11llama_layerE13current_token_11_address0 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_11_address0,
        p_ZZ11llama_layerE13current_token_11_ce0 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_11_ce0,
        p_ZZ11llama_layerE13current_token_11_d0 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_11_d0,
        p_ZZ11llama_layerE13current_token_11_q0 => p_ZZ11llama_layerE13current_token_11_q0,
        p_ZZ11llama_layerE13current_token_11_we0 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_11_we0,
        p_ZZ11llama_layerE13current_token_11_address1 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_11_address1,
        p_ZZ11llama_layerE13current_token_11_ce1 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_11_ce1,
        p_ZZ11llama_layerE13current_token_11_d1 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_11_d1,
        p_ZZ11llama_layerE13current_token_11_q1 => ap_const_lv32_0,
        p_ZZ11llama_layerE13current_token_11_we1 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_11_we1,
        p_ZZ11llama_layerE13current_token_12_address0 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_12_address0,
        p_ZZ11llama_layerE13current_token_12_ce0 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_12_ce0,
        p_ZZ11llama_layerE13current_token_12_d0 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_12_d0,
        p_ZZ11llama_layerE13current_token_12_q0 => p_ZZ11llama_layerE13current_token_12_q0,
        p_ZZ11llama_layerE13current_token_12_we0 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_12_we0,
        p_ZZ11llama_layerE13current_token_12_address1 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_12_address1,
        p_ZZ11llama_layerE13current_token_12_ce1 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_12_ce1,
        p_ZZ11llama_layerE13current_token_12_d1 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_12_d1,
        p_ZZ11llama_layerE13current_token_12_q1 => ap_const_lv32_0,
        p_ZZ11llama_layerE13current_token_12_we1 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_12_we1,
        p_ZZ11llama_layerE13current_token_13_address0 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_13_address0,
        p_ZZ11llama_layerE13current_token_13_ce0 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_13_ce0,
        p_ZZ11llama_layerE13current_token_13_d0 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_13_d0,
        p_ZZ11llama_layerE13current_token_13_q0 => p_ZZ11llama_layerE13current_token_13_q0,
        p_ZZ11llama_layerE13current_token_13_we0 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_13_we0,
        p_ZZ11llama_layerE13current_token_13_address1 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_13_address1,
        p_ZZ11llama_layerE13current_token_13_ce1 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_13_ce1,
        p_ZZ11llama_layerE13current_token_13_d1 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_13_d1,
        p_ZZ11llama_layerE13current_token_13_q1 => ap_const_lv32_0,
        p_ZZ11llama_layerE13current_token_13_we1 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_13_we1,
        p_ZZ11llama_layerE13current_token_14_address0 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_14_address0,
        p_ZZ11llama_layerE13current_token_14_ce0 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_14_ce0,
        p_ZZ11llama_layerE13current_token_14_d0 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_14_d0,
        p_ZZ11llama_layerE13current_token_14_q0 => p_ZZ11llama_layerE13current_token_14_q0,
        p_ZZ11llama_layerE13current_token_14_we0 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_14_we0,
        p_ZZ11llama_layerE13current_token_14_address1 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_14_address1,
        p_ZZ11llama_layerE13current_token_14_ce1 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_14_ce1,
        p_ZZ11llama_layerE13current_token_14_d1 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_14_d1,
        p_ZZ11llama_layerE13current_token_14_q1 => ap_const_lv32_0,
        p_ZZ11llama_layerE13current_token_14_we1 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_14_we1,
        p_ZZ11llama_layerE13current_token_15_address0 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_15_address0,
        p_ZZ11llama_layerE13current_token_15_ce0 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_15_ce0,
        p_ZZ11llama_layerE13current_token_15_d0 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_15_d0,
        p_ZZ11llama_layerE13current_token_15_q0 => p_ZZ11llama_layerE13current_token_15_q0,
        p_ZZ11llama_layerE13current_token_15_we0 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_15_we0,
        p_ZZ11llama_layerE13current_token_15_address1 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_15_address1,
        p_ZZ11llama_layerE13current_token_15_ce1 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_15_ce1,
        p_ZZ11llama_layerE13current_token_15_d1 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_15_d1,
        p_ZZ11llama_layerE13current_token_15_q1 => ap_const_lv32_0,
        p_ZZ11llama_layerE13current_token_15_we1 => grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_15_we1,
        current_token_address0 => grp_kernel_mhsa_1_fu_643_current_token_address0,
        current_token_ce0 => grp_kernel_mhsa_1_fu_643_current_token_ce0,
        current_token_d0 => grp_kernel_mhsa_1_fu_643_current_token_d0,
        current_token_q0 => current_token_q0,
        current_token_we0 => grp_kernel_mhsa_1_fu_643_current_token_we0,
        current_token_address1 => grp_kernel_mhsa_1_fu_643_current_token_address1,
        current_token_ce1 => grp_kernel_mhsa_1_fu_643_current_token_ce1,
        current_token_d1 => grp_kernel_mhsa_1_fu_643_current_token_d1,
        current_token_q1 => ap_const_lv32_0,
        current_token_we1 => grp_kernel_mhsa_1_fu_643_current_token_we1,
        current_token_19_address0 => grp_kernel_mhsa_1_fu_643_current_token_19_address0,
        current_token_19_ce0 => grp_kernel_mhsa_1_fu_643_current_token_19_ce0,
        current_token_19_d0 => grp_kernel_mhsa_1_fu_643_current_token_19_d0,
        current_token_19_q0 => current_token_19_q0,
        current_token_19_we0 => grp_kernel_mhsa_1_fu_643_current_token_19_we0,
        current_token_19_address1 => grp_kernel_mhsa_1_fu_643_current_token_19_address1,
        current_token_19_ce1 => grp_kernel_mhsa_1_fu_643_current_token_19_ce1,
        current_token_19_d1 => grp_kernel_mhsa_1_fu_643_current_token_19_d1,
        current_token_19_q1 => ap_const_lv32_0,
        current_token_19_we1 => grp_kernel_mhsa_1_fu_643_current_token_19_we1,
        current_token_20_address0 => grp_kernel_mhsa_1_fu_643_current_token_20_address0,
        current_token_20_ce0 => grp_kernel_mhsa_1_fu_643_current_token_20_ce0,
        current_token_20_d0 => grp_kernel_mhsa_1_fu_643_current_token_20_d0,
        current_token_20_q0 => current_token_20_q0,
        current_token_20_we0 => grp_kernel_mhsa_1_fu_643_current_token_20_we0,
        current_token_20_address1 => grp_kernel_mhsa_1_fu_643_current_token_20_address1,
        current_token_20_ce1 => grp_kernel_mhsa_1_fu_643_current_token_20_ce1,
        current_token_20_d1 => grp_kernel_mhsa_1_fu_643_current_token_20_d1,
        current_token_20_q1 => ap_const_lv32_0,
        current_token_20_we1 => grp_kernel_mhsa_1_fu_643_current_token_20_we1,
        current_token_21_address0 => grp_kernel_mhsa_1_fu_643_current_token_21_address0,
        current_token_21_ce0 => grp_kernel_mhsa_1_fu_643_current_token_21_ce0,
        current_token_21_d0 => grp_kernel_mhsa_1_fu_643_current_token_21_d0,
        current_token_21_q0 => current_token_21_q0,
        current_token_21_we0 => grp_kernel_mhsa_1_fu_643_current_token_21_we0,
        current_token_21_address1 => grp_kernel_mhsa_1_fu_643_current_token_21_address1,
        current_token_21_ce1 => grp_kernel_mhsa_1_fu_643_current_token_21_ce1,
        current_token_21_d1 => grp_kernel_mhsa_1_fu_643_current_token_21_d1,
        current_token_21_q1 => ap_const_lv32_0,
        current_token_21_we1 => grp_kernel_mhsa_1_fu_643_current_token_21_we1,
        current_token_22_address0 => grp_kernel_mhsa_1_fu_643_current_token_22_address0,
        current_token_22_ce0 => grp_kernel_mhsa_1_fu_643_current_token_22_ce0,
        current_token_22_d0 => grp_kernel_mhsa_1_fu_643_current_token_22_d0,
        current_token_22_q0 => current_token_22_q0,
        current_token_22_we0 => grp_kernel_mhsa_1_fu_643_current_token_22_we0,
        current_token_22_address1 => grp_kernel_mhsa_1_fu_643_current_token_22_address1,
        current_token_22_ce1 => grp_kernel_mhsa_1_fu_643_current_token_22_ce1,
        current_token_22_d1 => grp_kernel_mhsa_1_fu_643_current_token_22_d1,
        current_token_22_q1 => ap_const_lv32_0,
        current_token_22_we1 => grp_kernel_mhsa_1_fu_643_current_token_22_we1,
        current_token_23_address0 => grp_kernel_mhsa_1_fu_643_current_token_23_address0,
        current_token_23_ce0 => grp_kernel_mhsa_1_fu_643_current_token_23_ce0,
        current_token_23_d0 => grp_kernel_mhsa_1_fu_643_current_token_23_d0,
        current_token_23_q0 => current_token_23_q0,
        current_token_23_we0 => grp_kernel_mhsa_1_fu_643_current_token_23_we0,
        current_token_23_address1 => grp_kernel_mhsa_1_fu_643_current_token_23_address1,
        current_token_23_ce1 => grp_kernel_mhsa_1_fu_643_current_token_23_ce1,
        current_token_23_d1 => grp_kernel_mhsa_1_fu_643_current_token_23_d1,
        current_token_23_q1 => ap_const_lv32_0,
        current_token_23_we1 => grp_kernel_mhsa_1_fu_643_current_token_23_we1,
        current_token_24_address0 => grp_kernel_mhsa_1_fu_643_current_token_24_address0,
        current_token_24_ce0 => grp_kernel_mhsa_1_fu_643_current_token_24_ce0,
        current_token_24_d0 => grp_kernel_mhsa_1_fu_643_current_token_24_d0,
        current_token_24_q0 => current_token_24_q0,
        current_token_24_we0 => grp_kernel_mhsa_1_fu_643_current_token_24_we0,
        current_token_24_address1 => grp_kernel_mhsa_1_fu_643_current_token_24_address1,
        current_token_24_ce1 => grp_kernel_mhsa_1_fu_643_current_token_24_ce1,
        current_token_24_d1 => grp_kernel_mhsa_1_fu_643_current_token_24_d1,
        current_token_24_q1 => ap_const_lv32_0,
        current_token_24_we1 => grp_kernel_mhsa_1_fu_643_current_token_24_we1,
        current_token_25_address0 => grp_kernel_mhsa_1_fu_643_current_token_25_address0,
        current_token_25_ce0 => grp_kernel_mhsa_1_fu_643_current_token_25_ce0,
        current_token_25_d0 => grp_kernel_mhsa_1_fu_643_current_token_25_d0,
        current_token_25_q0 => current_token_25_q0,
        current_token_25_we0 => grp_kernel_mhsa_1_fu_643_current_token_25_we0,
        current_token_25_address1 => grp_kernel_mhsa_1_fu_643_current_token_25_address1,
        current_token_25_ce1 => grp_kernel_mhsa_1_fu_643_current_token_25_ce1,
        current_token_25_d1 => grp_kernel_mhsa_1_fu_643_current_token_25_d1,
        current_token_25_q1 => ap_const_lv32_0,
        current_token_25_we1 => grp_kernel_mhsa_1_fu_643_current_token_25_we1,
        current_token_26_address0 => grp_kernel_mhsa_1_fu_643_current_token_26_address0,
        current_token_26_ce0 => grp_kernel_mhsa_1_fu_643_current_token_26_ce0,
        current_token_26_d0 => grp_kernel_mhsa_1_fu_643_current_token_26_d0,
        current_token_26_q0 => current_token_26_q0,
        current_token_26_we0 => grp_kernel_mhsa_1_fu_643_current_token_26_we0,
        current_token_26_address1 => grp_kernel_mhsa_1_fu_643_current_token_26_address1,
        current_token_26_ce1 => grp_kernel_mhsa_1_fu_643_current_token_26_ce1,
        current_token_26_d1 => grp_kernel_mhsa_1_fu_643_current_token_26_d1,
        current_token_26_q1 => ap_const_lv32_0,
        current_token_26_we1 => grp_kernel_mhsa_1_fu_643_current_token_26_we1,
        current_token_27_address0 => grp_kernel_mhsa_1_fu_643_current_token_27_address0,
        current_token_27_ce0 => grp_kernel_mhsa_1_fu_643_current_token_27_ce0,
        current_token_27_d0 => grp_kernel_mhsa_1_fu_643_current_token_27_d0,
        current_token_27_q0 => current_token_27_q0,
        current_token_27_we0 => grp_kernel_mhsa_1_fu_643_current_token_27_we0,
        current_token_27_address1 => grp_kernel_mhsa_1_fu_643_current_token_27_address1,
        current_token_27_ce1 => grp_kernel_mhsa_1_fu_643_current_token_27_ce1,
        current_token_27_d1 => grp_kernel_mhsa_1_fu_643_current_token_27_d1,
        current_token_27_q1 => ap_const_lv32_0,
        current_token_27_we1 => grp_kernel_mhsa_1_fu_643_current_token_27_we1,
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        layer_ap_vld => ap_const_logic_1,
        position_ap_vld => ap_const_logic_1,
        key_cache_ap_vld => ap_const_logic_1,
        value_cache_ap_vld => ap_const_logic_1,
        ap_start => grp_kernel_mhsa_1_fu_643_ap_start,
        wq_ap_vld => ap_const_logic_1,
        wk_ap_vld => ap_const_logic_1,
        wv_ap_vld => ap_const_logic_1,
        wo_ap_vld => ap_const_logic_1,
        ap_done => grp_kernel_mhsa_1_fu_643_ap_done,
        ap_ready => grp_kernel_mhsa_1_fu_643_ap_ready,
        ap_idle => grp_kernel_mhsa_1_fu_643_ap_idle,
        ap_continue => grp_kernel_mhsa_1_fu_643_ap_continue);

    grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725 : component llama_layer_llama_layer_Pipeline_VITIS_LOOP_132_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_ap_start,
        ap_done => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_ap_done,
        ap_idle => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_ap_idle,
        ap_ready => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_ap_ready,
        m_axi_gmem0_0_AWVALID => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_AWVALID,
        m_axi_gmem0_0_AWREADY => ap_const_logic_0,
        m_axi_gmem0_0_AWADDR => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_AWADDR,
        m_axi_gmem0_0_AWID => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_AWID,
        m_axi_gmem0_0_AWLEN => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_AWLEN,
        m_axi_gmem0_0_AWSIZE => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_AWSIZE,
        m_axi_gmem0_0_AWBURST => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_AWBURST,
        m_axi_gmem0_0_AWLOCK => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_AWLOCK,
        m_axi_gmem0_0_AWCACHE => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_AWCACHE,
        m_axi_gmem0_0_AWPROT => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_AWPROT,
        m_axi_gmem0_0_AWQOS => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_AWQOS,
        m_axi_gmem0_0_AWREGION => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_AWREGION,
        m_axi_gmem0_0_AWUSER => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_AWUSER,
        m_axi_gmem0_0_WVALID => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_WVALID,
        m_axi_gmem0_0_WREADY => ap_const_logic_0,
        m_axi_gmem0_0_WDATA => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_WDATA,
        m_axi_gmem0_0_WSTRB => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_WSTRB,
        m_axi_gmem0_0_WLAST => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_WLAST,
        m_axi_gmem0_0_WID => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_WID,
        m_axi_gmem0_0_WUSER => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_WUSER,
        m_axi_gmem0_0_ARVALID => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_ARVALID,
        m_axi_gmem0_0_ARREADY => gmem0_0_ARREADY,
        m_axi_gmem0_0_ARADDR => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_ARADDR,
        m_axi_gmem0_0_ARID => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_ARID,
        m_axi_gmem0_0_ARLEN => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_ARLEN,
        m_axi_gmem0_0_ARSIZE => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_ARSIZE,
        m_axi_gmem0_0_ARBURST => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_ARBURST,
        m_axi_gmem0_0_ARLOCK => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_ARLOCK,
        m_axi_gmem0_0_ARCACHE => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_ARCACHE,
        m_axi_gmem0_0_ARPROT => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_ARPROT,
        m_axi_gmem0_0_ARQOS => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_ARQOS,
        m_axi_gmem0_0_ARREGION => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_ARREGION,
        m_axi_gmem0_0_ARUSER => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_ARUSER,
        m_axi_gmem0_0_RVALID => gmem0_0_RVALID,
        m_axi_gmem0_0_RREADY => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_RREADY,
        m_axi_gmem0_0_RDATA => gmem0_0_RDATA,
        m_axi_gmem0_0_RLAST => ap_const_logic_0,
        m_axi_gmem0_0_RID => ap_const_lv1_0,
        m_axi_gmem0_0_RFIFONUM => gmem0_0_RFIFONUM,
        m_axi_gmem0_0_RUSER => ap_const_lv1_0,
        m_axi_gmem0_0_RRESP => ap_const_lv2_0,
        m_axi_gmem0_0_BVALID => ap_const_logic_0,
        m_axi_gmem0_0_BREADY => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_BREADY,
        m_axi_gmem0_0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_0_BID => ap_const_lv1_0,
        m_axi_gmem0_0_BUSER => ap_const_lv1_0,
        sext_ln100 => trunc_ln_reg_1572,
        layer_output_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_address0,
        layer_output_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_ce0,
        layer_output_we0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_we0,
        layer_output_d0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_d0,
        current_token_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_address0,
        current_token_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_ce0,
        current_token_q0 => current_token_q0,
        current_token_19_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_19_address0,
        current_token_19_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_19_ce0,
        current_token_19_q0 => current_token_19_q0,
        current_token_20_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_20_address0,
        current_token_20_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_20_ce0,
        current_token_20_q0 => current_token_20_q0,
        current_token_21_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_21_address0,
        current_token_21_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_21_ce0,
        current_token_21_q0 => current_token_21_q0,
        current_token_22_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_22_address0,
        current_token_22_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_22_ce0,
        current_token_22_q0 => current_token_22_q0,
        current_token_23_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_23_address0,
        current_token_23_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_23_ce0,
        current_token_23_q0 => current_token_23_q0,
        current_token_24_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_24_address0,
        current_token_24_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_24_ce0,
        current_token_24_q0 => current_token_24_q0,
        current_token_25_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_25_address0,
        current_token_25_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_25_ce0,
        current_token_25_q0 => current_token_25_q0,
        current_token_26_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_26_address0,
        current_token_26_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_26_ce0,
        current_token_26_q0 => current_token_26_q0,
        current_token_27_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_27_address0,
        current_token_27_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_27_ce0,
        current_token_27_q0 => current_token_27_q0,
        p_ZZ11llama_layerE13current_token_10_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_10_address0,
        p_ZZ11llama_layerE13current_token_10_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_10_ce0,
        p_ZZ11llama_layerE13current_token_10_q0 => p_ZZ11llama_layerE13current_token_10_q0,
        p_ZZ11llama_layerE13current_token_11_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_11_address0,
        p_ZZ11llama_layerE13current_token_11_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_11_ce0,
        p_ZZ11llama_layerE13current_token_11_q0 => p_ZZ11llama_layerE13current_token_11_q0,
        p_ZZ11llama_layerE13current_token_12_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_12_address0,
        p_ZZ11llama_layerE13current_token_12_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_12_ce0,
        p_ZZ11llama_layerE13current_token_12_q0 => p_ZZ11llama_layerE13current_token_12_q0,
        p_ZZ11llama_layerE13current_token_13_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_13_address0,
        p_ZZ11llama_layerE13current_token_13_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_13_ce0,
        p_ZZ11llama_layerE13current_token_13_q0 => p_ZZ11llama_layerE13current_token_13_q0,
        p_ZZ11llama_layerE13current_token_14_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_14_address0,
        p_ZZ11llama_layerE13current_token_14_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_14_ce0,
        p_ZZ11llama_layerE13current_token_14_q0 => p_ZZ11llama_layerE13current_token_14_q0,
        p_ZZ11llama_layerE13current_token_15_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_15_address0,
        p_ZZ11llama_layerE13current_token_15_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_15_ce0,
        p_ZZ11llama_layerE13current_token_15_q0 => p_ZZ11llama_layerE13current_token_15_q0,
        layer_output_28_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_28_address0,
        layer_output_28_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_28_ce0,
        layer_output_28_we0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_28_we0,
        layer_output_28_d0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_28_d0,
        layer_output_29_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_29_address0,
        layer_output_29_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_29_ce0,
        layer_output_29_we0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_29_we0,
        layer_output_29_d0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_29_d0,
        layer_output_30_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_30_address0,
        layer_output_30_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_30_ce0,
        layer_output_30_we0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_30_we0,
        layer_output_30_d0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_30_d0,
        layer_output_31_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_31_address0,
        layer_output_31_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_31_ce0,
        layer_output_31_we0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_31_we0,
        layer_output_31_d0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_31_d0,
        layer_output_32_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_32_address0,
        layer_output_32_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_32_ce0,
        layer_output_32_we0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_32_we0,
        layer_output_32_d0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_32_d0,
        layer_output_33_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_33_address0,
        layer_output_33_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_33_ce0,
        layer_output_33_we0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_33_we0,
        layer_output_33_d0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_33_d0,
        layer_output_34_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_34_address0,
        layer_output_34_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_34_ce0,
        layer_output_34_we0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_34_we0,
        layer_output_34_d0 => grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_34_d0);

    grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780 : component llama_layer_llama_layer_Pipeline_VITIS_LOOP_19_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_ap_start,
        ap_done => grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_ap_done,
        ap_idle => grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_ap_idle,
        ap_ready => grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_ap_ready,
        sum_local_4_out => grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_sum_local_4_out,
        sum_local_4_out_ap_vld => grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_sum_local_4_out_ap_vld,
        layer_output_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_address0,
        layer_output_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_ce0,
        layer_output_q0 => layer_output_q0,
        layer_output_28_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_28_address0,
        layer_output_28_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_28_ce0,
        layer_output_28_q0 => layer_output_28_q0,
        layer_output_29_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_29_address0,
        layer_output_29_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_29_ce0,
        layer_output_29_q0 => layer_output_29_q0,
        layer_output_30_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_30_address0,
        layer_output_30_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_30_ce0,
        layer_output_30_q0 => layer_output_30_q0,
        layer_output_31_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_31_address0,
        layer_output_31_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_31_ce0,
        layer_output_31_q0 => layer_output_31_q0,
        layer_output_32_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_32_address0,
        layer_output_32_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_32_ce0,
        layer_output_32_q0 => layer_output_32_q0,
        layer_output_33_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_33_address0,
        layer_output_33_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_33_ce0,
        layer_output_33_q0 => layer_output_33_q0,
        layer_output_34_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_34_address0,
        layer_output_34_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_34_ce0,
        layer_output_34_q0 => layer_output_34_q0);

    grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801 : component llama_layer_llama_layer_Pipeline_VITIS_LOOP_27_22
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ap_start,
        ap_done => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ap_done,
        ap_idle => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ap_idle,
        ap_ready => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ap_ready,
        m_axi_gmem2_0_AWVALID => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_AWVALID,
        m_axi_gmem2_0_AWREADY => ap_const_logic_0,
        m_axi_gmem2_0_AWADDR => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_AWADDR,
        m_axi_gmem2_0_AWID => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_AWID,
        m_axi_gmem2_0_AWLEN => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_AWLEN,
        m_axi_gmem2_0_AWSIZE => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_AWSIZE,
        m_axi_gmem2_0_AWBURST => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_AWBURST,
        m_axi_gmem2_0_AWLOCK => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_AWLOCK,
        m_axi_gmem2_0_AWCACHE => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_AWCACHE,
        m_axi_gmem2_0_AWPROT => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_AWPROT,
        m_axi_gmem2_0_AWQOS => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_AWQOS,
        m_axi_gmem2_0_AWREGION => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_AWREGION,
        m_axi_gmem2_0_AWUSER => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_AWUSER,
        m_axi_gmem2_0_WVALID => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_WVALID,
        m_axi_gmem2_0_WREADY => ap_const_logic_0,
        m_axi_gmem2_0_WDATA => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_WDATA,
        m_axi_gmem2_0_WSTRB => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_WSTRB,
        m_axi_gmem2_0_WLAST => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_WLAST,
        m_axi_gmem2_0_WID => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_WID,
        m_axi_gmem2_0_WUSER => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_WUSER,
        m_axi_gmem2_0_ARVALID => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_ARVALID,
        m_axi_gmem2_0_ARREADY => gmem2_0_ARREADY,
        m_axi_gmem2_0_ARADDR => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_ARADDR,
        m_axi_gmem2_0_ARID => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_ARID,
        m_axi_gmem2_0_ARLEN => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_ARLEN,
        m_axi_gmem2_0_ARSIZE => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_ARSIZE,
        m_axi_gmem2_0_ARBURST => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_ARBURST,
        m_axi_gmem2_0_ARLOCK => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_ARLOCK,
        m_axi_gmem2_0_ARCACHE => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_ARCACHE,
        m_axi_gmem2_0_ARPROT => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_ARPROT,
        m_axi_gmem2_0_ARQOS => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_ARQOS,
        m_axi_gmem2_0_ARREGION => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_ARREGION,
        m_axi_gmem2_0_ARUSER => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_ARUSER,
        m_axi_gmem2_0_RVALID => gmem2_0_RVALID,
        m_axi_gmem2_0_RREADY => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_RREADY,
        m_axi_gmem2_0_RDATA => gmem2_0_RDATA,
        m_axi_gmem2_0_RLAST => ap_const_logic_0,
        m_axi_gmem2_0_RID => ap_const_lv1_0,
        m_axi_gmem2_0_RFIFONUM => gmem2_0_RFIFONUM,
        m_axi_gmem2_0_RUSER => ap_const_lv1_0,
        m_axi_gmem2_0_RRESP => ap_const_lv2_0,
        m_axi_gmem2_0_BVALID => ap_const_logic_0,
        m_axi_gmem2_0_BREADY => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_BREADY,
        m_axi_gmem2_0_BRESP => ap_const_lv2_0,
        m_axi_gmem2_0_BID => ap_const_lv1_0,
        m_axi_gmem2_0_BUSER => ap_const_lv1_0,
        sext_ln27_2 => trunc_ln27_4_reg_1645,
        norm_2 => reg_1192,
        ffn_input_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_address0,
        ffn_input_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_ce0,
        ffn_input_we0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_we0,
        ffn_input_d0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_d0,
        layer_output_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_address0,
        layer_output_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_ce0,
        layer_output_q0 => layer_output_q0,
        layer_output_28_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_28_address0,
        layer_output_28_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_28_ce0,
        layer_output_28_q0 => layer_output_28_q0,
        layer_output_29_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_29_address0,
        layer_output_29_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_29_ce0,
        layer_output_29_q0 => layer_output_29_q0,
        layer_output_30_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_30_address0,
        layer_output_30_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_30_ce0,
        layer_output_30_q0 => layer_output_30_q0,
        layer_output_31_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_31_address0,
        layer_output_31_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_31_ce0,
        layer_output_31_q0 => layer_output_31_q0,
        layer_output_32_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_32_address0,
        layer_output_32_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_32_ce0,
        layer_output_32_q0 => layer_output_32_q0,
        layer_output_33_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_33_address0,
        layer_output_33_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_33_ce0,
        layer_output_33_q0 => layer_output_33_q0,
        layer_output_34_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_34_address0,
        layer_output_34_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_34_ce0,
        layer_output_34_q0 => layer_output_34_q0,
        ffn_input_44_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_44_address0,
        ffn_input_44_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_44_ce0,
        ffn_input_44_we0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_44_we0,
        ffn_input_44_d0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_44_d0,
        ffn_input_45_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_45_address0,
        ffn_input_45_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_45_ce0,
        ffn_input_45_we0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_45_we0,
        ffn_input_45_d0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_45_d0,
        ffn_input_46_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_46_address0,
        ffn_input_46_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_46_ce0,
        ffn_input_46_we0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_46_we0,
        ffn_input_46_d0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_46_d0,
        ffn_input_47_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_47_address0,
        ffn_input_47_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_47_ce0,
        ffn_input_47_we0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_47_we0,
        ffn_input_47_d0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_47_d0,
        ffn_input_48_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_48_address0,
        ffn_input_48_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_48_ce0,
        ffn_input_48_we0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_48_we0,
        ffn_input_48_d0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_48_d0,
        ffn_input_49_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_49_address0,
        ffn_input_49_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_49_ce0,
        ffn_input_49_we0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_49_we0,
        ffn_input_49_d0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_49_d0,
        ffn_input_50_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_50_address0,
        ffn_input_50_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_50_ce0,
        ffn_input_50_we0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_50_we0,
        ffn_input_50_d0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_50_d0,
        grp_fu_1690_p_din0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_grp_fu_1690_p_din0,
        grp_fu_1690_p_din1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_grp_fu_1690_p_din1,
        grp_fu_1690_p_dout0 => grp_fu_1690_p2,
        grp_fu_1694_p_din0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_grp_fu_1694_p_din0,
        grp_fu_1694_p_din1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_grp_fu_1694_p_din1,
        grp_fu_1694_p_dout0 => grp_fu_1694_p2);

    grp_FFN_1_fu_841 : component llama_layer_FFN_1
    port map (
        m_axi_gmem2_0_AWVALID => grp_FFN_1_fu_841_m_axi_gmem2_0_AWVALID,
        m_axi_gmem2_0_AWREADY => ap_const_logic_0,
        m_axi_gmem2_0_AWADDR => grp_FFN_1_fu_841_m_axi_gmem2_0_AWADDR,
        m_axi_gmem2_0_AWID => grp_FFN_1_fu_841_m_axi_gmem2_0_AWID,
        m_axi_gmem2_0_AWLEN => grp_FFN_1_fu_841_m_axi_gmem2_0_AWLEN,
        m_axi_gmem2_0_AWSIZE => grp_FFN_1_fu_841_m_axi_gmem2_0_AWSIZE,
        m_axi_gmem2_0_AWBURST => grp_FFN_1_fu_841_m_axi_gmem2_0_AWBURST,
        m_axi_gmem2_0_AWLOCK => grp_FFN_1_fu_841_m_axi_gmem2_0_AWLOCK,
        m_axi_gmem2_0_AWCACHE => grp_FFN_1_fu_841_m_axi_gmem2_0_AWCACHE,
        m_axi_gmem2_0_AWPROT => grp_FFN_1_fu_841_m_axi_gmem2_0_AWPROT,
        m_axi_gmem2_0_AWQOS => grp_FFN_1_fu_841_m_axi_gmem2_0_AWQOS,
        m_axi_gmem2_0_AWREGION => grp_FFN_1_fu_841_m_axi_gmem2_0_AWREGION,
        m_axi_gmem2_0_AWUSER => grp_FFN_1_fu_841_m_axi_gmem2_0_AWUSER,
        m_axi_gmem2_0_WVALID => grp_FFN_1_fu_841_m_axi_gmem2_0_WVALID,
        m_axi_gmem2_0_WREADY => ap_const_logic_0,
        m_axi_gmem2_0_WDATA => grp_FFN_1_fu_841_m_axi_gmem2_0_WDATA,
        m_axi_gmem2_0_WSTRB => grp_FFN_1_fu_841_m_axi_gmem2_0_WSTRB,
        m_axi_gmem2_0_WLAST => grp_FFN_1_fu_841_m_axi_gmem2_0_WLAST,
        m_axi_gmem2_0_WID => grp_FFN_1_fu_841_m_axi_gmem2_0_WID,
        m_axi_gmem2_0_WUSER => grp_FFN_1_fu_841_m_axi_gmem2_0_WUSER,
        m_axi_gmem2_0_ARVALID => grp_FFN_1_fu_841_m_axi_gmem2_0_ARVALID,
        m_axi_gmem2_0_ARREADY => gmem2_0_ARREADY,
        m_axi_gmem2_0_ARADDR => grp_FFN_1_fu_841_m_axi_gmem2_0_ARADDR,
        m_axi_gmem2_0_ARID => grp_FFN_1_fu_841_m_axi_gmem2_0_ARID,
        m_axi_gmem2_0_ARLEN => grp_FFN_1_fu_841_m_axi_gmem2_0_ARLEN,
        m_axi_gmem2_0_ARSIZE => grp_FFN_1_fu_841_m_axi_gmem2_0_ARSIZE,
        m_axi_gmem2_0_ARBURST => grp_FFN_1_fu_841_m_axi_gmem2_0_ARBURST,
        m_axi_gmem2_0_ARLOCK => grp_FFN_1_fu_841_m_axi_gmem2_0_ARLOCK,
        m_axi_gmem2_0_ARCACHE => grp_FFN_1_fu_841_m_axi_gmem2_0_ARCACHE,
        m_axi_gmem2_0_ARPROT => grp_FFN_1_fu_841_m_axi_gmem2_0_ARPROT,
        m_axi_gmem2_0_ARQOS => grp_FFN_1_fu_841_m_axi_gmem2_0_ARQOS,
        m_axi_gmem2_0_ARREGION => grp_FFN_1_fu_841_m_axi_gmem2_0_ARREGION,
        m_axi_gmem2_0_ARUSER => grp_FFN_1_fu_841_m_axi_gmem2_0_ARUSER,
        m_axi_gmem2_0_RVALID => gmem2_0_RVALID,
        m_axi_gmem2_0_RREADY => grp_FFN_1_fu_841_m_axi_gmem2_0_RREADY,
        m_axi_gmem2_0_RDATA => gmem2_0_RDATA,
        m_axi_gmem2_0_RLAST => ap_const_logic_0,
        m_axi_gmem2_0_RID => ap_const_lv1_0,
        m_axi_gmem2_0_RFIFONUM => gmem2_0_RFIFONUM,
        m_axi_gmem2_0_RUSER => ap_const_lv1_0,
        m_axi_gmem2_0_RRESP => ap_const_lv2_0,
        m_axi_gmem2_0_BVALID => ap_const_logic_0,
        m_axi_gmem2_0_BREADY => grp_FFN_1_fu_841_m_axi_gmem2_0_BREADY,
        m_axi_gmem2_0_BRESP => ap_const_lv2_0,
        m_axi_gmem2_0_BID => ap_const_lv1_0,
        m_axi_gmem2_0_BUSER => ap_const_lv1_0,
        W1_vec => w1_reg_1656,
        W2_vec => w2_reg_1661,
        W3_vec => w3_reg_1666,
        ffn_input_address0 => grp_FFN_1_fu_841_ffn_input_address0,
        ffn_input_ce0 => grp_FFN_1_fu_841_ffn_input_ce0,
        ffn_input_d0 => grp_FFN_1_fu_841_ffn_input_d0,
        ffn_input_q0 => ffn_input_q0,
        ffn_input_we0 => grp_FFN_1_fu_841_ffn_input_we0,
        ffn_input_address1 => grp_FFN_1_fu_841_ffn_input_address1,
        ffn_input_ce1 => grp_FFN_1_fu_841_ffn_input_ce1,
        ffn_input_d1 => grp_FFN_1_fu_841_ffn_input_d1,
        ffn_input_q1 => ap_const_lv32_0,
        ffn_input_we1 => grp_FFN_1_fu_841_ffn_input_we1,
        ffn_input_44_address0 => grp_FFN_1_fu_841_ffn_input_44_address0,
        ffn_input_44_ce0 => grp_FFN_1_fu_841_ffn_input_44_ce0,
        ffn_input_44_d0 => grp_FFN_1_fu_841_ffn_input_44_d0,
        ffn_input_44_q0 => ffn_input_44_q0,
        ffn_input_44_we0 => grp_FFN_1_fu_841_ffn_input_44_we0,
        ffn_input_44_address1 => grp_FFN_1_fu_841_ffn_input_44_address1,
        ffn_input_44_ce1 => grp_FFN_1_fu_841_ffn_input_44_ce1,
        ffn_input_44_d1 => grp_FFN_1_fu_841_ffn_input_44_d1,
        ffn_input_44_q1 => ap_const_lv32_0,
        ffn_input_44_we1 => grp_FFN_1_fu_841_ffn_input_44_we1,
        ffn_input_45_address0 => grp_FFN_1_fu_841_ffn_input_45_address0,
        ffn_input_45_ce0 => grp_FFN_1_fu_841_ffn_input_45_ce0,
        ffn_input_45_d0 => grp_FFN_1_fu_841_ffn_input_45_d0,
        ffn_input_45_q0 => ffn_input_45_q0,
        ffn_input_45_we0 => grp_FFN_1_fu_841_ffn_input_45_we0,
        ffn_input_45_address1 => grp_FFN_1_fu_841_ffn_input_45_address1,
        ffn_input_45_ce1 => grp_FFN_1_fu_841_ffn_input_45_ce1,
        ffn_input_45_d1 => grp_FFN_1_fu_841_ffn_input_45_d1,
        ffn_input_45_q1 => ap_const_lv32_0,
        ffn_input_45_we1 => grp_FFN_1_fu_841_ffn_input_45_we1,
        ffn_input_46_address0 => grp_FFN_1_fu_841_ffn_input_46_address0,
        ffn_input_46_ce0 => grp_FFN_1_fu_841_ffn_input_46_ce0,
        ffn_input_46_d0 => grp_FFN_1_fu_841_ffn_input_46_d0,
        ffn_input_46_q0 => ffn_input_46_q0,
        ffn_input_46_we0 => grp_FFN_1_fu_841_ffn_input_46_we0,
        ffn_input_46_address1 => grp_FFN_1_fu_841_ffn_input_46_address1,
        ffn_input_46_ce1 => grp_FFN_1_fu_841_ffn_input_46_ce1,
        ffn_input_46_d1 => grp_FFN_1_fu_841_ffn_input_46_d1,
        ffn_input_46_q1 => ap_const_lv32_0,
        ffn_input_46_we1 => grp_FFN_1_fu_841_ffn_input_46_we1,
        ffn_input_47_address0 => grp_FFN_1_fu_841_ffn_input_47_address0,
        ffn_input_47_ce0 => grp_FFN_1_fu_841_ffn_input_47_ce0,
        ffn_input_47_d0 => grp_FFN_1_fu_841_ffn_input_47_d0,
        ffn_input_47_q0 => ffn_input_47_q0,
        ffn_input_47_we0 => grp_FFN_1_fu_841_ffn_input_47_we0,
        ffn_input_47_address1 => grp_FFN_1_fu_841_ffn_input_47_address1,
        ffn_input_47_ce1 => grp_FFN_1_fu_841_ffn_input_47_ce1,
        ffn_input_47_d1 => grp_FFN_1_fu_841_ffn_input_47_d1,
        ffn_input_47_q1 => ap_const_lv32_0,
        ffn_input_47_we1 => grp_FFN_1_fu_841_ffn_input_47_we1,
        ffn_input_48_address0 => grp_FFN_1_fu_841_ffn_input_48_address0,
        ffn_input_48_ce0 => grp_FFN_1_fu_841_ffn_input_48_ce0,
        ffn_input_48_d0 => grp_FFN_1_fu_841_ffn_input_48_d0,
        ffn_input_48_q0 => ffn_input_48_q0,
        ffn_input_48_we0 => grp_FFN_1_fu_841_ffn_input_48_we0,
        ffn_input_48_address1 => grp_FFN_1_fu_841_ffn_input_48_address1,
        ffn_input_48_ce1 => grp_FFN_1_fu_841_ffn_input_48_ce1,
        ffn_input_48_d1 => grp_FFN_1_fu_841_ffn_input_48_d1,
        ffn_input_48_q1 => ap_const_lv32_0,
        ffn_input_48_we1 => grp_FFN_1_fu_841_ffn_input_48_we1,
        ffn_input_49_address0 => grp_FFN_1_fu_841_ffn_input_49_address0,
        ffn_input_49_ce0 => grp_FFN_1_fu_841_ffn_input_49_ce0,
        ffn_input_49_d0 => grp_FFN_1_fu_841_ffn_input_49_d0,
        ffn_input_49_q0 => ffn_input_49_q0,
        ffn_input_49_we0 => grp_FFN_1_fu_841_ffn_input_49_we0,
        ffn_input_49_address1 => grp_FFN_1_fu_841_ffn_input_49_address1,
        ffn_input_49_ce1 => grp_FFN_1_fu_841_ffn_input_49_ce1,
        ffn_input_49_d1 => grp_FFN_1_fu_841_ffn_input_49_d1,
        ffn_input_49_q1 => ap_const_lv32_0,
        ffn_input_49_we1 => grp_FFN_1_fu_841_ffn_input_49_we1,
        ffn_input_50_address0 => grp_FFN_1_fu_841_ffn_input_50_address0,
        ffn_input_50_ce0 => grp_FFN_1_fu_841_ffn_input_50_ce0,
        ffn_input_50_d0 => grp_FFN_1_fu_841_ffn_input_50_d0,
        ffn_input_50_q0 => ffn_input_50_q0,
        ffn_input_50_we0 => grp_FFN_1_fu_841_ffn_input_50_we0,
        ffn_input_50_address1 => grp_FFN_1_fu_841_ffn_input_50_address1,
        ffn_input_50_ce1 => grp_FFN_1_fu_841_ffn_input_50_ce1,
        ffn_input_50_d1 => grp_FFN_1_fu_841_ffn_input_50_d1,
        ffn_input_50_q1 => ap_const_lv32_0,
        ffn_input_50_we1 => grp_FFN_1_fu_841_ffn_input_50_we1,
        p_ZZ11llama_layerE11norm_output_10_address0 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_10_address0,
        p_ZZ11llama_layerE11norm_output_10_ce0 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_10_ce0,
        p_ZZ11llama_layerE11norm_output_10_d0 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_10_d0,
        p_ZZ11llama_layerE11norm_output_10_q0 => ap_const_lv32_0,
        p_ZZ11llama_layerE11norm_output_10_we0 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_10_we0,
        p_ZZ11llama_layerE11norm_output_10_address1 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_10_address1,
        p_ZZ11llama_layerE11norm_output_10_ce1 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_10_ce1,
        p_ZZ11llama_layerE11norm_output_10_d1 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_10_d1,
        p_ZZ11llama_layerE11norm_output_10_q1 => ap_const_lv32_0,
        p_ZZ11llama_layerE11norm_output_10_we1 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_10_we1,
        p_ZZ11llama_layerE11norm_output_11_address0 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_11_address0,
        p_ZZ11llama_layerE11norm_output_11_ce0 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_11_ce0,
        p_ZZ11llama_layerE11norm_output_11_d0 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_11_d0,
        p_ZZ11llama_layerE11norm_output_11_q0 => ap_const_lv32_0,
        p_ZZ11llama_layerE11norm_output_11_we0 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_11_we0,
        p_ZZ11llama_layerE11norm_output_11_address1 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_11_address1,
        p_ZZ11llama_layerE11norm_output_11_ce1 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_11_ce1,
        p_ZZ11llama_layerE11norm_output_11_d1 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_11_d1,
        p_ZZ11llama_layerE11norm_output_11_q1 => ap_const_lv32_0,
        p_ZZ11llama_layerE11norm_output_11_we1 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_11_we1,
        p_ZZ11llama_layerE11norm_output_12_address0 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_12_address0,
        p_ZZ11llama_layerE11norm_output_12_ce0 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_12_ce0,
        p_ZZ11llama_layerE11norm_output_12_d0 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_12_d0,
        p_ZZ11llama_layerE11norm_output_12_q0 => ap_const_lv32_0,
        p_ZZ11llama_layerE11norm_output_12_we0 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_12_we0,
        p_ZZ11llama_layerE11norm_output_12_address1 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_12_address1,
        p_ZZ11llama_layerE11norm_output_12_ce1 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_12_ce1,
        p_ZZ11llama_layerE11norm_output_12_d1 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_12_d1,
        p_ZZ11llama_layerE11norm_output_12_q1 => ap_const_lv32_0,
        p_ZZ11llama_layerE11norm_output_12_we1 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_12_we1,
        p_ZZ11llama_layerE11norm_output_13_address0 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_13_address0,
        p_ZZ11llama_layerE11norm_output_13_ce0 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_13_ce0,
        p_ZZ11llama_layerE11norm_output_13_d0 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_13_d0,
        p_ZZ11llama_layerE11norm_output_13_q0 => ap_const_lv32_0,
        p_ZZ11llama_layerE11norm_output_13_we0 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_13_we0,
        p_ZZ11llama_layerE11norm_output_13_address1 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_13_address1,
        p_ZZ11llama_layerE11norm_output_13_ce1 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_13_ce1,
        p_ZZ11llama_layerE11norm_output_13_d1 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_13_d1,
        p_ZZ11llama_layerE11norm_output_13_q1 => ap_const_lv32_0,
        p_ZZ11llama_layerE11norm_output_13_we1 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_13_we1,
        p_ZZ11llama_layerE11norm_output_14_address0 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_14_address0,
        p_ZZ11llama_layerE11norm_output_14_ce0 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_14_ce0,
        p_ZZ11llama_layerE11norm_output_14_d0 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_14_d0,
        p_ZZ11llama_layerE11norm_output_14_q0 => ap_const_lv32_0,
        p_ZZ11llama_layerE11norm_output_14_we0 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_14_we0,
        p_ZZ11llama_layerE11norm_output_14_address1 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_14_address1,
        p_ZZ11llama_layerE11norm_output_14_ce1 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_14_ce1,
        p_ZZ11llama_layerE11norm_output_14_d1 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_14_d1,
        p_ZZ11llama_layerE11norm_output_14_q1 => ap_const_lv32_0,
        p_ZZ11llama_layerE11norm_output_14_we1 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_14_we1,
        p_ZZ11llama_layerE11norm_output_15_address0 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_15_address0,
        p_ZZ11llama_layerE11norm_output_15_ce0 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_15_ce0,
        p_ZZ11llama_layerE11norm_output_15_d0 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_15_d0,
        p_ZZ11llama_layerE11norm_output_15_q0 => ap_const_lv32_0,
        p_ZZ11llama_layerE11norm_output_15_we0 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_15_we0,
        p_ZZ11llama_layerE11norm_output_15_address1 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_15_address1,
        p_ZZ11llama_layerE11norm_output_15_ce1 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_15_ce1,
        p_ZZ11llama_layerE11norm_output_15_d1 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_15_d1,
        p_ZZ11llama_layerE11norm_output_15_q1 => ap_const_lv32_0,
        p_ZZ11llama_layerE11norm_output_15_we1 => grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_15_we1,
        norm_output_address0 => grp_FFN_1_fu_841_norm_output_address0,
        norm_output_ce0 => grp_FFN_1_fu_841_norm_output_ce0,
        norm_output_d0 => grp_FFN_1_fu_841_norm_output_d0,
        norm_output_q0 => ap_const_lv32_0,
        norm_output_we0 => grp_FFN_1_fu_841_norm_output_we0,
        norm_output_address1 => grp_FFN_1_fu_841_norm_output_address1,
        norm_output_ce1 => grp_FFN_1_fu_841_norm_output_ce1,
        norm_output_d1 => grp_FFN_1_fu_841_norm_output_d1,
        norm_output_q1 => ap_const_lv32_0,
        norm_output_we1 => grp_FFN_1_fu_841_norm_output_we1,
        norm_output_35_address0 => grp_FFN_1_fu_841_norm_output_35_address0,
        norm_output_35_ce0 => grp_FFN_1_fu_841_norm_output_35_ce0,
        norm_output_35_d0 => grp_FFN_1_fu_841_norm_output_35_d0,
        norm_output_35_q0 => ap_const_lv32_0,
        norm_output_35_we0 => grp_FFN_1_fu_841_norm_output_35_we0,
        norm_output_35_address1 => grp_FFN_1_fu_841_norm_output_35_address1,
        norm_output_35_ce1 => grp_FFN_1_fu_841_norm_output_35_ce1,
        norm_output_35_d1 => grp_FFN_1_fu_841_norm_output_35_d1,
        norm_output_35_q1 => ap_const_lv32_0,
        norm_output_35_we1 => grp_FFN_1_fu_841_norm_output_35_we1,
        norm_output_36_address0 => grp_FFN_1_fu_841_norm_output_36_address0,
        norm_output_36_ce0 => grp_FFN_1_fu_841_norm_output_36_ce0,
        norm_output_36_d0 => grp_FFN_1_fu_841_norm_output_36_d0,
        norm_output_36_q0 => ap_const_lv32_0,
        norm_output_36_we0 => grp_FFN_1_fu_841_norm_output_36_we0,
        norm_output_36_address1 => grp_FFN_1_fu_841_norm_output_36_address1,
        norm_output_36_ce1 => grp_FFN_1_fu_841_norm_output_36_ce1,
        norm_output_36_d1 => grp_FFN_1_fu_841_norm_output_36_d1,
        norm_output_36_q1 => ap_const_lv32_0,
        norm_output_36_we1 => grp_FFN_1_fu_841_norm_output_36_we1,
        norm_output_37_address0 => grp_FFN_1_fu_841_norm_output_37_address0,
        norm_output_37_ce0 => grp_FFN_1_fu_841_norm_output_37_ce0,
        norm_output_37_d0 => grp_FFN_1_fu_841_norm_output_37_d0,
        norm_output_37_q0 => ap_const_lv32_0,
        norm_output_37_we0 => grp_FFN_1_fu_841_norm_output_37_we0,
        norm_output_37_address1 => grp_FFN_1_fu_841_norm_output_37_address1,
        norm_output_37_ce1 => grp_FFN_1_fu_841_norm_output_37_ce1,
        norm_output_37_d1 => grp_FFN_1_fu_841_norm_output_37_d1,
        norm_output_37_q1 => ap_const_lv32_0,
        norm_output_37_we1 => grp_FFN_1_fu_841_norm_output_37_we1,
        norm_output_38_address0 => grp_FFN_1_fu_841_norm_output_38_address0,
        norm_output_38_ce0 => grp_FFN_1_fu_841_norm_output_38_ce0,
        norm_output_38_d0 => grp_FFN_1_fu_841_norm_output_38_d0,
        norm_output_38_q0 => ap_const_lv32_0,
        norm_output_38_we0 => grp_FFN_1_fu_841_norm_output_38_we0,
        norm_output_38_address1 => grp_FFN_1_fu_841_norm_output_38_address1,
        norm_output_38_ce1 => grp_FFN_1_fu_841_norm_output_38_ce1,
        norm_output_38_d1 => grp_FFN_1_fu_841_norm_output_38_d1,
        norm_output_38_q1 => ap_const_lv32_0,
        norm_output_38_we1 => grp_FFN_1_fu_841_norm_output_38_we1,
        norm_output_39_address0 => grp_FFN_1_fu_841_norm_output_39_address0,
        norm_output_39_ce0 => grp_FFN_1_fu_841_norm_output_39_ce0,
        norm_output_39_d0 => grp_FFN_1_fu_841_norm_output_39_d0,
        norm_output_39_q0 => ap_const_lv32_0,
        norm_output_39_we0 => grp_FFN_1_fu_841_norm_output_39_we0,
        norm_output_39_address1 => grp_FFN_1_fu_841_norm_output_39_address1,
        norm_output_39_ce1 => grp_FFN_1_fu_841_norm_output_39_ce1,
        norm_output_39_d1 => grp_FFN_1_fu_841_norm_output_39_d1,
        norm_output_39_q1 => ap_const_lv32_0,
        norm_output_39_we1 => grp_FFN_1_fu_841_norm_output_39_we1,
        norm_output_40_address0 => grp_FFN_1_fu_841_norm_output_40_address0,
        norm_output_40_ce0 => grp_FFN_1_fu_841_norm_output_40_ce0,
        norm_output_40_d0 => grp_FFN_1_fu_841_norm_output_40_d0,
        norm_output_40_q0 => ap_const_lv32_0,
        norm_output_40_we0 => grp_FFN_1_fu_841_norm_output_40_we0,
        norm_output_40_address1 => grp_FFN_1_fu_841_norm_output_40_address1,
        norm_output_40_ce1 => grp_FFN_1_fu_841_norm_output_40_ce1,
        norm_output_40_d1 => grp_FFN_1_fu_841_norm_output_40_d1,
        norm_output_40_q1 => ap_const_lv32_0,
        norm_output_40_we1 => grp_FFN_1_fu_841_norm_output_40_we1,
        norm_output_41_address0 => grp_FFN_1_fu_841_norm_output_41_address0,
        norm_output_41_ce0 => grp_FFN_1_fu_841_norm_output_41_ce0,
        norm_output_41_d0 => grp_FFN_1_fu_841_norm_output_41_d0,
        norm_output_41_q0 => ap_const_lv32_0,
        norm_output_41_we0 => grp_FFN_1_fu_841_norm_output_41_we0,
        norm_output_41_address1 => grp_FFN_1_fu_841_norm_output_41_address1,
        norm_output_41_ce1 => grp_FFN_1_fu_841_norm_output_41_ce1,
        norm_output_41_d1 => grp_FFN_1_fu_841_norm_output_41_d1,
        norm_output_41_q1 => ap_const_lv32_0,
        norm_output_41_we1 => grp_FFN_1_fu_841_norm_output_41_we1,
        norm_output_42_address0 => grp_FFN_1_fu_841_norm_output_42_address0,
        norm_output_42_ce0 => grp_FFN_1_fu_841_norm_output_42_ce0,
        norm_output_42_d0 => grp_FFN_1_fu_841_norm_output_42_d0,
        norm_output_42_q0 => ap_const_lv32_0,
        norm_output_42_we0 => grp_FFN_1_fu_841_norm_output_42_we0,
        norm_output_42_address1 => grp_FFN_1_fu_841_norm_output_42_address1,
        norm_output_42_ce1 => grp_FFN_1_fu_841_norm_output_42_ce1,
        norm_output_42_d1 => grp_FFN_1_fu_841_norm_output_42_d1,
        norm_output_42_q1 => ap_const_lv32_0,
        norm_output_42_we1 => grp_FFN_1_fu_841_norm_output_42_we1,
        norm_output_43_address0 => grp_FFN_1_fu_841_norm_output_43_address0,
        norm_output_43_ce0 => grp_FFN_1_fu_841_norm_output_43_ce0,
        norm_output_43_d0 => grp_FFN_1_fu_841_norm_output_43_d0,
        norm_output_43_q0 => ap_const_lv32_0,
        norm_output_43_we0 => grp_FFN_1_fu_841_norm_output_43_we0,
        norm_output_43_address1 => grp_FFN_1_fu_841_norm_output_43_address1,
        norm_output_43_ce1 => grp_FFN_1_fu_841_norm_output_43_ce1,
        norm_output_43_d1 => grp_FFN_1_fu_841_norm_output_43_d1,
        norm_output_43_q1 => ap_const_lv32_0,
        norm_output_43_we1 => grp_FFN_1_fu_841_norm_output_43_we1,
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        W1_vec_ap_vld => ap_const_logic_1,
        W2_vec_ap_vld => ap_const_logic_1,
        W3_vec_ap_vld => ap_const_logic_1,
        ap_start => grp_FFN_1_fu_841_ap_start,
        ap_done => grp_FFN_1_fu_841_ap_done,
        ap_ready => grp_FFN_1_fu_841_ap_ready,
        ap_idle => grp_FFN_1_fu_841_ap_idle,
        ap_continue => grp_FFN_1_fu_841_ap_continue);

    grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898 : component llama_layer_llama_layer_Pipeline_VITIS_LOOP_144_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_ap_start,
        ap_done => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_ap_done,
        ap_idle => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_ap_idle,
        ap_ready => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_ap_ready,
        current_token_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_address1,
        current_token_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_ce1,
        current_token_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_we1,
        current_token_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_d1,
        layer_output_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_address0,
        layer_output_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_ce0,
        layer_output_q0 => layer_output_q0,
        layer_output_28_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_28_address0,
        layer_output_28_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_28_ce0,
        layer_output_28_q0 => layer_output_28_q0,
        layer_output_29_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_29_address0,
        layer_output_29_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_29_ce0,
        layer_output_29_q0 => layer_output_29_q0,
        layer_output_30_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_30_address0,
        layer_output_30_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_30_ce0,
        layer_output_30_q0 => layer_output_30_q0,
        layer_output_31_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_31_address0,
        layer_output_31_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_31_ce0,
        layer_output_31_q0 => layer_output_31_q0,
        layer_output_32_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_32_address0,
        layer_output_32_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_32_ce0,
        layer_output_32_q0 => layer_output_32_q0,
        layer_output_33_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_33_address0,
        layer_output_33_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_33_ce0,
        layer_output_33_q0 => layer_output_33_q0,
        layer_output_34_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_34_address0,
        layer_output_34_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_34_ce0,
        layer_output_34_q0 => layer_output_34_q0,
        norm_output_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_address0,
        norm_output_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_ce0,
        norm_output_q0 => norm_output_q0,
        norm_output_35_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_35_address0,
        norm_output_35_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_35_ce0,
        norm_output_35_q0 => norm_output_35_q0,
        norm_output_36_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_36_address0,
        norm_output_36_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_36_ce0,
        norm_output_36_q0 => norm_output_36_q0,
        norm_output_37_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_37_address0,
        norm_output_37_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_37_ce0,
        norm_output_37_q0 => norm_output_37_q0,
        norm_output_38_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_38_address0,
        norm_output_38_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_38_ce0,
        norm_output_38_q0 => norm_output_38_q0,
        norm_output_39_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_39_address0,
        norm_output_39_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_39_ce0,
        norm_output_39_q0 => norm_output_39_q0,
        norm_output_40_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_40_address0,
        norm_output_40_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_40_ce0,
        norm_output_40_q0 => norm_output_40_q0,
        norm_output_41_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_41_address0,
        norm_output_41_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_41_ce0,
        norm_output_41_q0 => norm_output_41_q0,
        norm_output_42_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_42_address0,
        norm_output_42_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_42_ce0,
        norm_output_42_q0 => norm_output_42_q0,
        norm_output_43_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_43_address0,
        norm_output_43_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_43_ce0,
        norm_output_43_q0 => norm_output_43_q0,
        p_ZZ11llama_layerE11norm_output_10_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_10_address0,
        p_ZZ11llama_layerE11norm_output_10_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_10_ce0,
        p_ZZ11llama_layerE11norm_output_10_q0 => p_ZZ11llama_layerE11norm_output_10_q0,
        p_ZZ11llama_layerE11norm_output_11_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_11_address0,
        p_ZZ11llama_layerE11norm_output_11_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_11_ce0,
        p_ZZ11llama_layerE11norm_output_11_q0 => p_ZZ11llama_layerE11norm_output_11_q0,
        p_ZZ11llama_layerE11norm_output_12_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_12_address0,
        p_ZZ11llama_layerE11norm_output_12_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_12_ce0,
        p_ZZ11llama_layerE11norm_output_12_q0 => p_ZZ11llama_layerE11norm_output_12_q0,
        p_ZZ11llama_layerE11norm_output_13_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_13_address0,
        p_ZZ11llama_layerE11norm_output_13_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_13_ce0,
        p_ZZ11llama_layerE11norm_output_13_q0 => p_ZZ11llama_layerE11norm_output_13_q0,
        p_ZZ11llama_layerE11norm_output_14_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_14_address0,
        p_ZZ11llama_layerE11norm_output_14_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_14_ce0,
        p_ZZ11llama_layerE11norm_output_14_q0 => p_ZZ11llama_layerE11norm_output_14_q0,
        p_ZZ11llama_layerE11norm_output_15_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_15_address0,
        p_ZZ11llama_layerE11norm_output_15_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_15_ce0,
        p_ZZ11llama_layerE11norm_output_15_q0 => p_ZZ11llama_layerE11norm_output_15_q0,
        current_token_19_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_19_address1,
        current_token_19_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_19_ce1,
        current_token_19_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_19_we1,
        current_token_19_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_19_d1,
        current_token_20_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_20_address1,
        current_token_20_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_20_ce1,
        current_token_20_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_20_we1,
        current_token_20_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_20_d1,
        current_token_21_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_21_address1,
        current_token_21_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_21_ce1,
        current_token_21_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_21_we1,
        current_token_21_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_21_d1,
        current_token_22_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_22_address1,
        current_token_22_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_22_ce1,
        current_token_22_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_22_we1,
        current_token_22_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_22_d1,
        current_token_23_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_23_address1,
        current_token_23_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_23_ce1,
        current_token_23_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_23_we1,
        current_token_23_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_23_d1,
        current_token_24_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_24_address1,
        current_token_24_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_24_ce1,
        current_token_24_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_24_we1,
        current_token_24_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_24_d1,
        current_token_25_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_25_address1,
        current_token_25_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_25_ce1,
        current_token_25_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_25_we1,
        current_token_25_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_25_d1,
        current_token_26_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_26_address1,
        current_token_26_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_26_ce1,
        current_token_26_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_26_we1,
        current_token_26_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_26_d1,
        current_token_27_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_27_address1,
        current_token_27_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_27_ce1,
        current_token_27_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_27_we1,
        current_token_27_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_27_d1,
        p_ZZ11llama_layerE13current_token_10_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_10_address1,
        p_ZZ11llama_layerE13current_token_10_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_10_ce1,
        p_ZZ11llama_layerE13current_token_10_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_10_we1,
        p_ZZ11llama_layerE13current_token_10_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_10_d1,
        p_ZZ11llama_layerE13current_token_11_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_11_address1,
        p_ZZ11llama_layerE13current_token_11_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_11_ce1,
        p_ZZ11llama_layerE13current_token_11_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_11_we1,
        p_ZZ11llama_layerE13current_token_11_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_11_d1,
        p_ZZ11llama_layerE13current_token_12_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_12_address1,
        p_ZZ11llama_layerE13current_token_12_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_12_ce1,
        p_ZZ11llama_layerE13current_token_12_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_12_we1,
        p_ZZ11llama_layerE13current_token_12_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_12_d1,
        p_ZZ11llama_layerE13current_token_13_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_13_address1,
        p_ZZ11llama_layerE13current_token_13_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_13_ce1,
        p_ZZ11llama_layerE13current_token_13_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_13_we1,
        p_ZZ11llama_layerE13current_token_13_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_13_d1,
        p_ZZ11llama_layerE13current_token_14_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_14_address1,
        p_ZZ11llama_layerE13current_token_14_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_14_ce1,
        p_ZZ11llama_layerE13current_token_14_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_14_we1,
        p_ZZ11llama_layerE13current_token_14_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_14_d1,
        p_ZZ11llama_layerE13current_token_15_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_15_address1,
        p_ZZ11llama_layerE13current_token_15_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_15_ce1,
        p_ZZ11llama_layerE13current_token_15_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_15_we1,
        p_ZZ11llama_layerE13current_token_15_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_15_d1);

    grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982 : component llama_layer_llama_layer_Pipeline_VITIS_LOOP_150_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_ap_start,
        ap_done => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_ap_done,
        ap_idle => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_ap_idle,
        ap_ready => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_ap_ready,
        m_axi_gmem0_0_AWVALID => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_AWVALID,
        m_axi_gmem0_0_AWREADY => gmem0_0_AWREADY,
        m_axi_gmem0_0_AWADDR => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_AWADDR,
        m_axi_gmem0_0_AWID => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_AWID,
        m_axi_gmem0_0_AWLEN => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_AWLEN,
        m_axi_gmem0_0_AWSIZE => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_AWSIZE,
        m_axi_gmem0_0_AWBURST => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_AWBURST,
        m_axi_gmem0_0_AWLOCK => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_AWLOCK,
        m_axi_gmem0_0_AWCACHE => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_AWCACHE,
        m_axi_gmem0_0_AWPROT => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_AWPROT,
        m_axi_gmem0_0_AWQOS => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_AWQOS,
        m_axi_gmem0_0_AWREGION => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_AWREGION,
        m_axi_gmem0_0_AWUSER => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_AWUSER,
        m_axi_gmem0_0_WVALID => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_WVALID,
        m_axi_gmem0_0_WREADY => gmem0_0_WREADY,
        m_axi_gmem0_0_WDATA => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_WDATA,
        m_axi_gmem0_0_WSTRB => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_WSTRB,
        m_axi_gmem0_0_WLAST => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_WLAST,
        m_axi_gmem0_0_WID => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_WID,
        m_axi_gmem0_0_WUSER => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_WUSER,
        m_axi_gmem0_0_ARVALID => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_ARVALID,
        m_axi_gmem0_0_ARREADY => ap_const_logic_0,
        m_axi_gmem0_0_ARADDR => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_ARADDR,
        m_axi_gmem0_0_ARID => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_ARID,
        m_axi_gmem0_0_ARLEN => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_ARLEN,
        m_axi_gmem0_0_ARSIZE => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_ARSIZE,
        m_axi_gmem0_0_ARBURST => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_ARBURST,
        m_axi_gmem0_0_ARLOCK => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_ARLOCK,
        m_axi_gmem0_0_ARCACHE => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_ARCACHE,
        m_axi_gmem0_0_ARPROT => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_ARPROT,
        m_axi_gmem0_0_ARQOS => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_ARQOS,
        m_axi_gmem0_0_ARREGION => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_ARREGION,
        m_axi_gmem0_0_ARUSER => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_ARUSER,
        m_axi_gmem0_0_RVALID => ap_const_logic_0,
        m_axi_gmem0_0_RREADY => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_RREADY,
        m_axi_gmem0_0_RDATA => ap_const_lv32_0,
        m_axi_gmem0_0_RLAST => ap_const_logic_0,
        m_axi_gmem0_0_RID => ap_const_lv1_0,
        m_axi_gmem0_0_RFIFONUM => ap_const_lv13_0,
        m_axi_gmem0_0_RUSER => ap_const_lv1_0,
        m_axi_gmem0_0_RRESP => ap_const_lv2_0,
        m_axi_gmem0_0_BVALID => gmem0_0_BVALID,
        m_axi_gmem0_0_BREADY => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_BREADY,
        m_axi_gmem0_0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_0_BID => ap_const_lv1_0,
        m_axi_gmem0_0_BUSER => ap_const_lv1_0,
        sext_ln100 => trunc_ln_reg_1572,
        current_token_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_address0,
        current_token_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_ce0,
        current_token_q0 => current_token_q0,
        current_token_19_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_19_address0,
        current_token_19_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_19_ce0,
        current_token_19_q0 => current_token_19_q0,
        current_token_20_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_20_address0,
        current_token_20_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_20_ce0,
        current_token_20_q0 => current_token_20_q0,
        current_token_21_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_21_address0,
        current_token_21_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_21_ce0,
        current_token_21_q0 => current_token_21_q0,
        current_token_22_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_22_address0,
        current_token_22_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_22_ce0,
        current_token_22_q0 => current_token_22_q0,
        current_token_23_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_23_address0,
        current_token_23_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_23_ce0,
        current_token_23_q0 => current_token_23_q0,
        current_token_24_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_24_address0,
        current_token_24_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_24_ce0,
        current_token_24_q0 => current_token_24_q0,
        current_token_25_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_25_address0,
        current_token_25_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_25_ce0,
        current_token_25_q0 => current_token_25_q0,
        current_token_26_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_26_address0,
        current_token_26_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_26_ce0,
        current_token_26_q0 => current_token_26_q0,
        current_token_27_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_27_address0,
        current_token_27_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_27_ce0,
        current_token_27_q0 => current_token_27_q0,
        p_ZZ11llama_layerE13current_token_10_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_10_address0,
        p_ZZ11llama_layerE13current_token_10_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_10_ce0,
        p_ZZ11llama_layerE13current_token_10_q0 => p_ZZ11llama_layerE13current_token_10_q0,
        p_ZZ11llama_layerE13current_token_11_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_11_address0,
        p_ZZ11llama_layerE13current_token_11_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_11_ce0,
        p_ZZ11llama_layerE13current_token_11_q0 => p_ZZ11llama_layerE13current_token_11_q0,
        p_ZZ11llama_layerE13current_token_12_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_12_address0,
        p_ZZ11llama_layerE13current_token_12_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_12_ce0,
        p_ZZ11llama_layerE13current_token_12_q0 => p_ZZ11llama_layerE13current_token_12_q0,
        p_ZZ11llama_layerE13current_token_13_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_13_address0,
        p_ZZ11llama_layerE13current_token_13_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_13_ce0,
        p_ZZ11llama_layerE13current_token_13_q0 => p_ZZ11llama_layerE13current_token_13_q0,
        p_ZZ11llama_layerE13current_token_14_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_14_address0,
        p_ZZ11llama_layerE13current_token_14_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_14_ce0,
        p_ZZ11llama_layerE13current_token_14_q0 => p_ZZ11llama_layerE13current_token_14_q0,
        p_ZZ11llama_layerE13current_token_15_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_15_address0,
        p_ZZ11llama_layerE13current_token_15_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_15_ce0,
        p_ZZ11llama_layerE13current_token_15_q0 => p_ZZ11llama_layerE13current_token_15_q0);

    grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021 : component llama_layer_llama_layer_Pipeline_VITIS_LOOP_27_24
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_ap_start,
        ap_done => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_ap_done,
        ap_idle => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_ap_idle,
        ap_ready => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_ap_ready,
        m_axi_gmem2_0_AWVALID => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_AWVALID,
        m_axi_gmem2_0_AWREADY => ap_const_logic_0,
        m_axi_gmem2_0_AWADDR => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_AWADDR,
        m_axi_gmem2_0_AWID => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_AWID,
        m_axi_gmem2_0_AWLEN => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_AWLEN,
        m_axi_gmem2_0_AWSIZE => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_AWSIZE,
        m_axi_gmem2_0_AWBURST => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_AWBURST,
        m_axi_gmem2_0_AWLOCK => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_AWLOCK,
        m_axi_gmem2_0_AWCACHE => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_AWCACHE,
        m_axi_gmem2_0_AWPROT => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_AWPROT,
        m_axi_gmem2_0_AWQOS => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_AWQOS,
        m_axi_gmem2_0_AWREGION => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_AWREGION,
        m_axi_gmem2_0_AWUSER => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_AWUSER,
        m_axi_gmem2_0_WVALID => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_WVALID,
        m_axi_gmem2_0_WREADY => ap_const_logic_0,
        m_axi_gmem2_0_WDATA => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_WDATA,
        m_axi_gmem2_0_WSTRB => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_WSTRB,
        m_axi_gmem2_0_WLAST => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_WLAST,
        m_axi_gmem2_0_WID => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_WID,
        m_axi_gmem2_0_WUSER => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_WUSER,
        m_axi_gmem2_0_ARVALID => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_ARVALID,
        m_axi_gmem2_0_ARREADY => gmem2_0_ARREADY,
        m_axi_gmem2_0_ARADDR => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_ARADDR,
        m_axi_gmem2_0_ARID => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_ARID,
        m_axi_gmem2_0_ARLEN => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_ARLEN,
        m_axi_gmem2_0_ARSIZE => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_ARSIZE,
        m_axi_gmem2_0_ARBURST => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_ARBURST,
        m_axi_gmem2_0_ARLOCK => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_ARLOCK,
        m_axi_gmem2_0_ARCACHE => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_ARCACHE,
        m_axi_gmem2_0_ARPROT => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_ARPROT,
        m_axi_gmem2_0_ARQOS => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_ARQOS,
        m_axi_gmem2_0_ARREGION => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_ARREGION,
        m_axi_gmem2_0_ARUSER => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_ARUSER,
        m_axi_gmem2_0_RVALID => gmem2_0_RVALID,
        m_axi_gmem2_0_RREADY => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_RREADY,
        m_axi_gmem2_0_RDATA => gmem2_0_RDATA,
        m_axi_gmem2_0_RLAST => ap_const_logic_0,
        m_axi_gmem2_0_RID => ap_const_lv1_0,
        m_axi_gmem2_0_RFIFONUM => gmem2_0_RFIFONUM,
        m_axi_gmem2_0_RUSER => ap_const_lv1_0,
        m_axi_gmem2_0_RRESP => ap_const_lv2_0,
        m_axi_gmem2_0_BVALID => ap_const_logic_0,
        m_axi_gmem2_0_BREADY => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_BREADY,
        m_axi_gmem2_0_BRESP => ap_const_lv2_0,
        m_axi_gmem2_0_BID => ap_const_lv1_0,
        m_axi_gmem2_0_BUSER => ap_const_lv1_0,
        sext_ln27 => trunc_ln3_reg_1674,
        norm => reg_1192,
        norm_output_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_address1,
        norm_output_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_ce1,
        norm_output_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_we1,
        norm_output_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_d1,
        current_token_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_address0,
        current_token_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_ce0,
        current_token_q0 => current_token_q0,
        current_token_19_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_19_address0,
        current_token_19_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_19_ce0,
        current_token_19_q0 => current_token_19_q0,
        current_token_20_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_20_address0,
        current_token_20_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_20_ce0,
        current_token_20_q0 => current_token_20_q0,
        current_token_21_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_21_address0,
        current_token_21_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_21_ce0,
        current_token_21_q0 => current_token_21_q0,
        current_token_22_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_22_address0,
        current_token_22_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_22_ce0,
        current_token_22_q0 => current_token_22_q0,
        current_token_23_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_23_address0,
        current_token_23_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_23_ce0,
        current_token_23_q0 => current_token_23_q0,
        current_token_24_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_24_address0,
        current_token_24_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_24_ce0,
        current_token_24_q0 => current_token_24_q0,
        current_token_25_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_25_address0,
        current_token_25_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_25_ce0,
        current_token_25_q0 => current_token_25_q0,
        current_token_26_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_26_address0,
        current_token_26_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_26_ce0,
        current_token_26_q0 => current_token_26_q0,
        current_token_27_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_27_address0,
        current_token_27_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_27_ce0,
        current_token_27_q0 => current_token_27_q0,
        p_ZZ11llama_layerE13current_token_10_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_10_address0,
        p_ZZ11llama_layerE13current_token_10_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_10_ce0,
        p_ZZ11llama_layerE13current_token_10_q0 => p_ZZ11llama_layerE13current_token_10_q0,
        p_ZZ11llama_layerE13current_token_11_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_11_address0,
        p_ZZ11llama_layerE13current_token_11_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_11_ce0,
        p_ZZ11llama_layerE13current_token_11_q0 => p_ZZ11llama_layerE13current_token_11_q0,
        p_ZZ11llama_layerE13current_token_12_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_12_address0,
        p_ZZ11llama_layerE13current_token_12_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_12_ce0,
        p_ZZ11llama_layerE13current_token_12_q0 => p_ZZ11llama_layerE13current_token_12_q0,
        p_ZZ11llama_layerE13current_token_13_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_13_address0,
        p_ZZ11llama_layerE13current_token_13_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_13_ce0,
        p_ZZ11llama_layerE13current_token_13_q0 => p_ZZ11llama_layerE13current_token_13_q0,
        p_ZZ11llama_layerE13current_token_14_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_14_address0,
        p_ZZ11llama_layerE13current_token_14_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_14_ce0,
        p_ZZ11llama_layerE13current_token_14_q0 => p_ZZ11llama_layerE13current_token_14_q0,
        p_ZZ11llama_layerE13current_token_15_address0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_15_address0,
        p_ZZ11llama_layerE13current_token_15_ce0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_15_ce0,
        p_ZZ11llama_layerE13current_token_15_q0 => p_ZZ11llama_layerE13current_token_15_q0,
        norm_output_35_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_35_address1,
        norm_output_35_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_35_ce1,
        norm_output_35_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_35_we1,
        norm_output_35_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_35_d1,
        norm_output_36_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_36_address1,
        norm_output_36_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_36_ce1,
        norm_output_36_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_36_we1,
        norm_output_36_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_36_d1,
        norm_output_37_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_37_address1,
        norm_output_37_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_37_ce1,
        norm_output_37_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_37_we1,
        norm_output_37_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_37_d1,
        norm_output_38_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_38_address1,
        norm_output_38_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_38_ce1,
        norm_output_38_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_38_we1,
        norm_output_38_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_38_d1,
        norm_output_39_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_39_address1,
        norm_output_39_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_39_ce1,
        norm_output_39_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_39_we1,
        norm_output_39_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_39_d1,
        norm_output_40_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_40_address1,
        norm_output_40_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_40_ce1,
        norm_output_40_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_40_we1,
        norm_output_40_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_40_d1,
        norm_output_41_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_41_address1,
        norm_output_41_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_41_ce1,
        norm_output_41_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_41_we1,
        norm_output_41_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_41_d1,
        norm_output_42_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_42_address1,
        norm_output_42_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_42_ce1,
        norm_output_42_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_42_we1,
        norm_output_42_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_42_d1,
        norm_output_43_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_43_address1,
        norm_output_43_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_43_ce1,
        norm_output_43_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_43_we1,
        norm_output_43_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_43_d1,
        p_ZZ11llama_layerE11norm_output_10_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_10_address1,
        p_ZZ11llama_layerE11norm_output_10_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_10_ce1,
        p_ZZ11llama_layerE11norm_output_10_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_10_we1,
        p_ZZ11llama_layerE11norm_output_10_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_10_d1,
        p_ZZ11llama_layerE11norm_output_11_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_11_address1,
        p_ZZ11llama_layerE11norm_output_11_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_11_ce1,
        p_ZZ11llama_layerE11norm_output_11_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_11_we1,
        p_ZZ11llama_layerE11norm_output_11_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_11_d1,
        p_ZZ11llama_layerE11norm_output_12_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_12_address1,
        p_ZZ11llama_layerE11norm_output_12_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_12_ce1,
        p_ZZ11llama_layerE11norm_output_12_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_12_we1,
        p_ZZ11llama_layerE11norm_output_12_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_12_d1,
        p_ZZ11llama_layerE11norm_output_13_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_13_address1,
        p_ZZ11llama_layerE11norm_output_13_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_13_ce1,
        p_ZZ11llama_layerE11norm_output_13_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_13_we1,
        p_ZZ11llama_layerE11norm_output_13_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_13_d1,
        p_ZZ11llama_layerE11norm_output_14_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_14_address1,
        p_ZZ11llama_layerE11norm_output_14_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_14_ce1,
        p_ZZ11llama_layerE11norm_output_14_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_14_we1,
        p_ZZ11llama_layerE11norm_output_14_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_14_d1,
        p_ZZ11llama_layerE11norm_output_15_address1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_15_address1,
        p_ZZ11llama_layerE11norm_output_15_ce1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_15_ce1,
        p_ZZ11llama_layerE11norm_output_15_we1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_15_we1,
        p_ZZ11llama_layerE11norm_output_15_d1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_15_d1,
        grp_fu_1690_p_din0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_grp_fu_1690_p_din0,
        grp_fu_1690_p_din1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_grp_fu_1690_p_din1,
        grp_fu_1690_p_dout0 => grp_fu_1690_p2,
        grp_fu_1694_p_din0 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_grp_fu_1694_p_din0,
        grp_fu_1694_p_din1 => grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_grp_fu_1694_p_din1,
        grp_fu_1694_p_dout0 => grp_fu_1694_p2);

    grp_matmul_1_fu_1093 : component llama_layer_matmul_1
    port map (
        m_axi_gmem1_0_AWVALID => grp_matmul_1_fu_1093_m_axi_gmem1_0_AWVALID,
        m_axi_gmem1_0_AWREADY => gmem1_0_AWREADY,
        m_axi_gmem1_0_AWADDR => grp_matmul_1_fu_1093_m_axi_gmem1_0_AWADDR,
        m_axi_gmem1_0_AWID => grp_matmul_1_fu_1093_m_axi_gmem1_0_AWID,
        m_axi_gmem1_0_AWLEN => grp_matmul_1_fu_1093_m_axi_gmem1_0_AWLEN,
        m_axi_gmem1_0_AWSIZE => grp_matmul_1_fu_1093_m_axi_gmem1_0_AWSIZE,
        m_axi_gmem1_0_AWBURST => grp_matmul_1_fu_1093_m_axi_gmem1_0_AWBURST,
        m_axi_gmem1_0_AWLOCK => grp_matmul_1_fu_1093_m_axi_gmem1_0_AWLOCK,
        m_axi_gmem1_0_AWCACHE => grp_matmul_1_fu_1093_m_axi_gmem1_0_AWCACHE,
        m_axi_gmem1_0_AWPROT => grp_matmul_1_fu_1093_m_axi_gmem1_0_AWPROT,
        m_axi_gmem1_0_AWQOS => grp_matmul_1_fu_1093_m_axi_gmem1_0_AWQOS,
        m_axi_gmem1_0_AWREGION => grp_matmul_1_fu_1093_m_axi_gmem1_0_AWREGION,
        m_axi_gmem1_0_AWUSER => grp_matmul_1_fu_1093_m_axi_gmem1_0_AWUSER,
        m_axi_gmem1_0_WVALID => grp_matmul_1_fu_1093_m_axi_gmem1_0_WVALID,
        m_axi_gmem1_0_WREADY => gmem1_0_WREADY,
        m_axi_gmem1_0_WDATA => grp_matmul_1_fu_1093_m_axi_gmem1_0_WDATA,
        m_axi_gmem1_0_WSTRB => grp_matmul_1_fu_1093_m_axi_gmem1_0_WSTRB,
        m_axi_gmem1_0_WLAST => grp_matmul_1_fu_1093_m_axi_gmem1_0_WLAST,
        m_axi_gmem1_0_WID => grp_matmul_1_fu_1093_m_axi_gmem1_0_WID,
        m_axi_gmem1_0_WUSER => grp_matmul_1_fu_1093_m_axi_gmem1_0_WUSER,
        m_axi_gmem1_0_ARVALID => grp_matmul_1_fu_1093_m_axi_gmem1_0_ARVALID,
        m_axi_gmem1_0_ARREADY => ap_const_logic_0,
        m_axi_gmem1_0_ARADDR => grp_matmul_1_fu_1093_m_axi_gmem1_0_ARADDR,
        m_axi_gmem1_0_ARID => grp_matmul_1_fu_1093_m_axi_gmem1_0_ARID,
        m_axi_gmem1_0_ARLEN => grp_matmul_1_fu_1093_m_axi_gmem1_0_ARLEN,
        m_axi_gmem1_0_ARSIZE => grp_matmul_1_fu_1093_m_axi_gmem1_0_ARSIZE,
        m_axi_gmem1_0_ARBURST => grp_matmul_1_fu_1093_m_axi_gmem1_0_ARBURST,
        m_axi_gmem1_0_ARLOCK => grp_matmul_1_fu_1093_m_axi_gmem1_0_ARLOCK,
        m_axi_gmem1_0_ARCACHE => grp_matmul_1_fu_1093_m_axi_gmem1_0_ARCACHE,
        m_axi_gmem1_0_ARPROT => grp_matmul_1_fu_1093_m_axi_gmem1_0_ARPROT,
        m_axi_gmem1_0_ARQOS => grp_matmul_1_fu_1093_m_axi_gmem1_0_ARQOS,
        m_axi_gmem1_0_ARREGION => grp_matmul_1_fu_1093_m_axi_gmem1_0_ARREGION,
        m_axi_gmem1_0_ARUSER => grp_matmul_1_fu_1093_m_axi_gmem1_0_ARUSER,
        m_axi_gmem1_0_RVALID => ap_const_logic_0,
        m_axi_gmem1_0_RREADY => grp_matmul_1_fu_1093_m_axi_gmem1_0_RREADY,
        m_axi_gmem1_0_RDATA => ap_const_lv32_0,
        m_axi_gmem1_0_RLAST => ap_const_logic_0,
        m_axi_gmem1_0_RID => ap_const_lv1_0,
        m_axi_gmem1_0_RFIFONUM => ap_const_lv9_0,
        m_axi_gmem1_0_RUSER => ap_const_lv1_0,
        m_axi_gmem1_0_RRESP => ap_const_lv2_0,
        m_axi_gmem1_0_BVALID => gmem1_0_BVALID,
        m_axi_gmem1_0_BREADY => grp_matmul_1_fu_1093_m_axi_gmem1_0_BREADY,
        m_axi_gmem1_0_BRESP => ap_const_lv2_0,
        m_axi_gmem1_0_BID => ap_const_lv1_0,
        m_axi_gmem1_0_BUSER => ap_const_lv1_0,
        o_vec => output_logits_read_reg_1549,
        m_axi_gmem2_0_AWVALID => grp_matmul_1_fu_1093_m_axi_gmem2_0_AWVALID,
        m_axi_gmem2_0_AWREADY => ap_const_logic_0,
        m_axi_gmem2_0_AWADDR => grp_matmul_1_fu_1093_m_axi_gmem2_0_AWADDR,
        m_axi_gmem2_0_AWID => grp_matmul_1_fu_1093_m_axi_gmem2_0_AWID,
        m_axi_gmem2_0_AWLEN => grp_matmul_1_fu_1093_m_axi_gmem2_0_AWLEN,
        m_axi_gmem2_0_AWSIZE => grp_matmul_1_fu_1093_m_axi_gmem2_0_AWSIZE,
        m_axi_gmem2_0_AWBURST => grp_matmul_1_fu_1093_m_axi_gmem2_0_AWBURST,
        m_axi_gmem2_0_AWLOCK => grp_matmul_1_fu_1093_m_axi_gmem2_0_AWLOCK,
        m_axi_gmem2_0_AWCACHE => grp_matmul_1_fu_1093_m_axi_gmem2_0_AWCACHE,
        m_axi_gmem2_0_AWPROT => grp_matmul_1_fu_1093_m_axi_gmem2_0_AWPROT,
        m_axi_gmem2_0_AWQOS => grp_matmul_1_fu_1093_m_axi_gmem2_0_AWQOS,
        m_axi_gmem2_0_AWREGION => grp_matmul_1_fu_1093_m_axi_gmem2_0_AWREGION,
        m_axi_gmem2_0_AWUSER => grp_matmul_1_fu_1093_m_axi_gmem2_0_AWUSER,
        m_axi_gmem2_0_WVALID => grp_matmul_1_fu_1093_m_axi_gmem2_0_WVALID,
        m_axi_gmem2_0_WREADY => ap_const_logic_0,
        m_axi_gmem2_0_WDATA => grp_matmul_1_fu_1093_m_axi_gmem2_0_WDATA,
        m_axi_gmem2_0_WSTRB => grp_matmul_1_fu_1093_m_axi_gmem2_0_WSTRB,
        m_axi_gmem2_0_WLAST => grp_matmul_1_fu_1093_m_axi_gmem2_0_WLAST,
        m_axi_gmem2_0_WID => grp_matmul_1_fu_1093_m_axi_gmem2_0_WID,
        m_axi_gmem2_0_WUSER => grp_matmul_1_fu_1093_m_axi_gmem2_0_WUSER,
        m_axi_gmem2_0_ARVALID => grp_matmul_1_fu_1093_m_axi_gmem2_0_ARVALID,
        m_axi_gmem2_0_ARREADY => gmem2_0_ARREADY,
        m_axi_gmem2_0_ARADDR => grp_matmul_1_fu_1093_m_axi_gmem2_0_ARADDR,
        m_axi_gmem2_0_ARID => grp_matmul_1_fu_1093_m_axi_gmem2_0_ARID,
        m_axi_gmem2_0_ARLEN => grp_matmul_1_fu_1093_m_axi_gmem2_0_ARLEN,
        m_axi_gmem2_0_ARSIZE => grp_matmul_1_fu_1093_m_axi_gmem2_0_ARSIZE,
        m_axi_gmem2_0_ARBURST => grp_matmul_1_fu_1093_m_axi_gmem2_0_ARBURST,
        m_axi_gmem2_0_ARLOCK => grp_matmul_1_fu_1093_m_axi_gmem2_0_ARLOCK,
        m_axi_gmem2_0_ARCACHE => grp_matmul_1_fu_1093_m_axi_gmem2_0_ARCACHE,
        m_axi_gmem2_0_ARPROT => grp_matmul_1_fu_1093_m_axi_gmem2_0_ARPROT,
        m_axi_gmem2_0_ARQOS => grp_matmul_1_fu_1093_m_axi_gmem2_0_ARQOS,
        m_axi_gmem2_0_ARREGION => grp_matmul_1_fu_1093_m_axi_gmem2_0_ARREGION,
        m_axi_gmem2_0_ARUSER => grp_matmul_1_fu_1093_m_axi_gmem2_0_ARUSER,
        m_axi_gmem2_0_RVALID => gmem2_0_RVALID,
        m_axi_gmem2_0_RREADY => grp_matmul_1_fu_1093_m_axi_gmem2_0_RREADY,
        m_axi_gmem2_0_RDATA => gmem2_0_RDATA,
        m_axi_gmem2_0_RLAST => ap_const_logic_0,
        m_axi_gmem2_0_RID => ap_const_lv1_0,
        m_axi_gmem2_0_RFIFONUM => gmem2_0_RFIFONUM,
        m_axi_gmem2_0_RUSER => ap_const_lv1_0,
        m_axi_gmem2_0_RRESP => ap_const_lv2_0,
        m_axi_gmem2_0_BVALID => ap_const_logic_0,
        m_axi_gmem2_0_BREADY => grp_matmul_1_fu_1093_m_axi_gmem2_0_BREADY,
        m_axi_gmem2_0_BRESP => ap_const_lv2_0,
        m_axi_gmem2_0_BID => ap_const_lv1_0,
        m_axi_gmem2_0_BUSER => ap_const_lv1_0,
        i_mat => lm_head_weight_reg_1685,
        p_ZZ11llama_layerE11norm_output_10_address0 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_10_address0,
        p_ZZ11llama_layerE11norm_output_10_ce0 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_10_ce0,
        p_ZZ11llama_layerE11norm_output_10_d0 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_10_d0,
        p_ZZ11llama_layerE11norm_output_10_q0 => p_ZZ11llama_layerE11norm_output_10_q0,
        p_ZZ11llama_layerE11norm_output_10_we0 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_10_we0,
        p_ZZ11llama_layerE11norm_output_10_address1 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_10_address1,
        p_ZZ11llama_layerE11norm_output_10_ce1 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_10_ce1,
        p_ZZ11llama_layerE11norm_output_10_d1 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_10_d1,
        p_ZZ11llama_layerE11norm_output_10_q1 => ap_const_lv32_0,
        p_ZZ11llama_layerE11norm_output_10_we1 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_10_we1,
        p_ZZ11llama_layerE11norm_output_11_address0 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_11_address0,
        p_ZZ11llama_layerE11norm_output_11_ce0 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_11_ce0,
        p_ZZ11llama_layerE11norm_output_11_d0 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_11_d0,
        p_ZZ11llama_layerE11norm_output_11_q0 => p_ZZ11llama_layerE11norm_output_11_q0,
        p_ZZ11llama_layerE11norm_output_11_we0 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_11_we0,
        p_ZZ11llama_layerE11norm_output_11_address1 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_11_address1,
        p_ZZ11llama_layerE11norm_output_11_ce1 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_11_ce1,
        p_ZZ11llama_layerE11norm_output_11_d1 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_11_d1,
        p_ZZ11llama_layerE11norm_output_11_q1 => ap_const_lv32_0,
        p_ZZ11llama_layerE11norm_output_11_we1 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_11_we1,
        p_ZZ11llama_layerE11norm_output_12_address0 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_12_address0,
        p_ZZ11llama_layerE11norm_output_12_ce0 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_12_ce0,
        p_ZZ11llama_layerE11norm_output_12_d0 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_12_d0,
        p_ZZ11llama_layerE11norm_output_12_q0 => p_ZZ11llama_layerE11norm_output_12_q0,
        p_ZZ11llama_layerE11norm_output_12_we0 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_12_we0,
        p_ZZ11llama_layerE11norm_output_12_address1 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_12_address1,
        p_ZZ11llama_layerE11norm_output_12_ce1 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_12_ce1,
        p_ZZ11llama_layerE11norm_output_12_d1 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_12_d1,
        p_ZZ11llama_layerE11norm_output_12_q1 => ap_const_lv32_0,
        p_ZZ11llama_layerE11norm_output_12_we1 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_12_we1,
        p_ZZ11llama_layerE11norm_output_13_address0 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_13_address0,
        p_ZZ11llama_layerE11norm_output_13_ce0 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_13_ce0,
        p_ZZ11llama_layerE11norm_output_13_d0 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_13_d0,
        p_ZZ11llama_layerE11norm_output_13_q0 => p_ZZ11llama_layerE11norm_output_13_q0,
        p_ZZ11llama_layerE11norm_output_13_we0 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_13_we0,
        p_ZZ11llama_layerE11norm_output_13_address1 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_13_address1,
        p_ZZ11llama_layerE11norm_output_13_ce1 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_13_ce1,
        p_ZZ11llama_layerE11norm_output_13_d1 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_13_d1,
        p_ZZ11llama_layerE11norm_output_13_q1 => ap_const_lv32_0,
        p_ZZ11llama_layerE11norm_output_13_we1 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_13_we1,
        p_ZZ11llama_layerE11norm_output_14_address0 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_14_address0,
        p_ZZ11llama_layerE11norm_output_14_ce0 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_14_ce0,
        p_ZZ11llama_layerE11norm_output_14_d0 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_14_d0,
        p_ZZ11llama_layerE11norm_output_14_q0 => p_ZZ11llama_layerE11norm_output_14_q0,
        p_ZZ11llama_layerE11norm_output_14_we0 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_14_we0,
        p_ZZ11llama_layerE11norm_output_14_address1 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_14_address1,
        p_ZZ11llama_layerE11norm_output_14_ce1 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_14_ce1,
        p_ZZ11llama_layerE11norm_output_14_d1 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_14_d1,
        p_ZZ11llama_layerE11norm_output_14_q1 => ap_const_lv32_0,
        p_ZZ11llama_layerE11norm_output_14_we1 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_14_we1,
        p_ZZ11llama_layerE11norm_output_15_address0 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_15_address0,
        p_ZZ11llama_layerE11norm_output_15_ce0 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_15_ce0,
        p_ZZ11llama_layerE11norm_output_15_d0 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_15_d0,
        p_ZZ11llama_layerE11norm_output_15_q0 => p_ZZ11llama_layerE11norm_output_15_q0,
        p_ZZ11llama_layerE11norm_output_15_we0 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_15_we0,
        p_ZZ11llama_layerE11norm_output_15_address1 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_15_address1,
        p_ZZ11llama_layerE11norm_output_15_ce1 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_15_ce1,
        p_ZZ11llama_layerE11norm_output_15_d1 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_15_d1,
        p_ZZ11llama_layerE11norm_output_15_q1 => ap_const_lv32_0,
        p_ZZ11llama_layerE11norm_output_15_we1 => grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_15_we1,
        norm_output_address0 => grp_matmul_1_fu_1093_norm_output_address0,
        norm_output_ce0 => grp_matmul_1_fu_1093_norm_output_ce0,
        norm_output_d0 => grp_matmul_1_fu_1093_norm_output_d0,
        norm_output_q0 => norm_output_q0,
        norm_output_we0 => grp_matmul_1_fu_1093_norm_output_we0,
        norm_output_address1 => grp_matmul_1_fu_1093_norm_output_address1,
        norm_output_ce1 => grp_matmul_1_fu_1093_norm_output_ce1,
        norm_output_d1 => grp_matmul_1_fu_1093_norm_output_d1,
        norm_output_q1 => ap_const_lv32_0,
        norm_output_we1 => grp_matmul_1_fu_1093_norm_output_we1,
        norm_output_35_address0 => grp_matmul_1_fu_1093_norm_output_35_address0,
        norm_output_35_ce0 => grp_matmul_1_fu_1093_norm_output_35_ce0,
        norm_output_35_d0 => grp_matmul_1_fu_1093_norm_output_35_d0,
        norm_output_35_q0 => norm_output_35_q0,
        norm_output_35_we0 => grp_matmul_1_fu_1093_norm_output_35_we0,
        norm_output_35_address1 => grp_matmul_1_fu_1093_norm_output_35_address1,
        norm_output_35_ce1 => grp_matmul_1_fu_1093_norm_output_35_ce1,
        norm_output_35_d1 => grp_matmul_1_fu_1093_norm_output_35_d1,
        norm_output_35_q1 => ap_const_lv32_0,
        norm_output_35_we1 => grp_matmul_1_fu_1093_norm_output_35_we1,
        norm_output_36_address0 => grp_matmul_1_fu_1093_norm_output_36_address0,
        norm_output_36_ce0 => grp_matmul_1_fu_1093_norm_output_36_ce0,
        norm_output_36_d0 => grp_matmul_1_fu_1093_norm_output_36_d0,
        norm_output_36_q0 => norm_output_36_q0,
        norm_output_36_we0 => grp_matmul_1_fu_1093_norm_output_36_we0,
        norm_output_36_address1 => grp_matmul_1_fu_1093_norm_output_36_address1,
        norm_output_36_ce1 => grp_matmul_1_fu_1093_norm_output_36_ce1,
        norm_output_36_d1 => grp_matmul_1_fu_1093_norm_output_36_d1,
        norm_output_36_q1 => ap_const_lv32_0,
        norm_output_36_we1 => grp_matmul_1_fu_1093_norm_output_36_we1,
        norm_output_37_address0 => grp_matmul_1_fu_1093_norm_output_37_address0,
        norm_output_37_ce0 => grp_matmul_1_fu_1093_norm_output_37_ce0,
        norm_output_37_d0 => grp_matmul_1_fu_1093_norm_output_37_d0,
        norm_output_37_q0 => norm_output_37_q0,
        norm_output_37_we0 => grp_matmul_1_fu_1093_norm_output_37_we0,
        norm_output_37_address1 => grp_matmul_1_fu_1093_norm_output_37_address1,
        norm_output_37_ce1 => grp_matmul_1_fu_1093_norm_output_37_ce1,
        norm_output_37_d1 => grp_matmul_1_fu_1093_norm_output_37_d1,
        norm_output_37_q1 => ap_const_lv32_0,
        norm_output_37_we1 => grp_matmul_1_fu_1093_norm_output_37_we1,
        norm_output_38_address0 => grp_matmul_1_fu_1093_norm_output_38_address0,
        norm_output_38_ce0 => grp_matmul_1_fu_1093_norm_output_38_ce0,
        norm_output_38_d0 => grp_matmul_1_fu_1093_norm_output_38_d0,
        norm_output_38_q0 => norm_output_38_q0,
        norm_output_38_we0 => grp_matmul_1_fu_1093_norm_output_38_we0,
        norm_output_38_address1 => grp_matmul_1_fu_1093_norm_output_38_address1,
        norm_output_38_ce1 => grp_matmul_1_fu_1093_norm_output_38_ce1,
        norm_output_38_d1 => grp_matmul_1_fu_1093_norm_output_38_d1,
        norm_output_38_q1 => ap_const_lv32_0,
        norm_output_38_we1 => grp_matmul_1_fu_1093_norm_output_38_we1,
        norm_output_39_address0 => grp_matmul_1_fu_1093_norm_output_39_address0,
        norm_output_39_ce0 => grp_matmul_1_fu_1093_norm_output_39_ce0,
        norm_output_39_d0 => grp_matmul_1_fu_1093_norm_output_39_d0,
        norm_output_39_q0 => norm_output_39_q0,
        norm_output_39_we0 => grp_matmul_1_fu_1093_norm_output_39_we0,
        norm_output_39_address1 => grp_matmul_1_fu_1093_norm_output_39_address1,
        norm_output_39_ce1 => grp_matmul_1_fu_1093_norm_output_39_ce1,
        norm_output_39_d1 => grp_matmul_1_fu_1093_norm_output_39_d1,
        norm_output_39_q1 => ap_const_lv32_0,
        norm_output_39_we1 => grp_matmul_1_fu_1093_norm_output_39_we1,
        norm_output_40_address0 => grp_matmul_1_fu_1093_norm_output_40_address0,
        norm_output_40_ce0 => grp_matmul_1_fu_1093_norm_output_40_ce0,
        norm_output_40_d0 => grp_matmul_1_fu_1093_norm_output_40_d0,
        norm_output_40_q0 => norm_output_40_q0,
        norm_output_40_we0 => grp_matmul_1_fu_1093_norm_output_40_we0,
        norm_output_40_address1 => grp_matmul_1_fu_1093_norm_output_40_address1,
        norm_output_40_ce1 => grp_matmul_1_fu_1093_norm_output_40_ce1,
        norm_output_40_d1 => grp_matmul_1_fu_1093_norm_output_40_d1,
        norm_output_40_q1 => ap_const_lv32_0,
        norm_output_40_we1 => grp_matmul_1_fu_1093_norm_output_40_we1,
        norm_output_41_address0 => grp_matmul_1_fu_1093_norm_output_41_address0,
        norm_output_41_ce0 => grp_matmul_1_fu_1093_norm_output_41_ce0,
        norm_output_41_d0 => grp_matmul_1_fu_1093_norm_output_41_d0,
        norm_output_41_q0 => norm_output_41_q0,
        norm_output_41_we0 => grp_matmul_1_fu_1093_norm_output_41_we0,
        norm_output_41_address1 => grp_matmul_1_fu_1093_norm_output_41_address1,
        norm_output_41_ce1 => grp_matmul_1_fu_1093_norm_output_41_ce1,
        norm_output_41_d1 => grp_matmul_1_fu_1093_norm_output_41_d1,
        norm_output_41_q1 => ap_const_lv32_0,
        norm_output_41_we1 => grp_matmul_1_fu_1093_norm_output_41_we1,
        norm_output_42_address0 => grp_matmul_1_fu_1093_norm_output_42_address0,
        norm_output_42_ce0 => grp_matmul_1_fu_1093_norm_output_42_ce0,
        norm_output_42_d0 => grp_matmul_1_fu_1093_norm_output_42_d0,
        norm_output_42_q0 => norm_output_42_q0,
        norm_output_42_we0 => grp_matmul_1_fu_1093_norm_output_42_we0,
        norm_output_42_address1 => grp_matmul_1_fu_1093_norm_output_42_address1,
        norm_output_42_ce1 => grp_matmul_1_fu_1093_norm_output_42_ce1,
        norm_output_42_d1 => grp_matmul_1_fu_1093_norm_output_42_d1,
        norm_output_42_q1 => ap_const_lv32_0,
        norm_output_42_we1 => grp_matmul_1_fu_1093_norm_output_42_we1,
        norm_output_43_address0 => grp_matmul_1_fu_1093_norm_output_43_address0,
        norm_output_43_ce0 => grp_matmul_1_fu_1093_norm_output_43_ce0,
        norm_output_43_d0 => grp_matmul_1_fu_1093_norm_output_43_d0,
        norm_output_43_q0 => norm_output_43_q0,
        norm_output_43_we0 => grp_matmul_1_fu_1093_norm_output_43_we0,
        norm_output_43_address1 => grp_matmul_1_fu_1093_norm_output_43_address1,
        norm_output_43_ce1 => grp_matmul_1_fu_1093_norm_output_43_ce1,
        norm_output_43_d1 => grp_matmul_1_fu_1093_norm_output_43_d1,
        norm_output_43_q1 => ap_const_lv32_0,
        norm_output_43_we1 => grp_matmul_1_fu_1093_norm_output_43_we1,
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_matmul_1_fu_1093_ap_start,
        i_mat_ap_vld => ap_const_logic_1,
        o_vec_ap_vld => ap_const_logic_1,
        ap_done => grp_matmul_1_fu_1093_ap_done,
        ap_ready => grp_matmul_1_fu_1093_ap_ready,
        ap_idle => grp_matmul_1_fu_1093_ap_idle,
        ap_continue => grp_matmul_1_fu_1093_ap_continue);

    control_s_axi_U : component llama_layer_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        position => position,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    control_r_s_axi_U : component llama_layer_control_r_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_R_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_R_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_r_AWVALID,
        AWREADY => s_axi_control_r_AWREADY,
        AWADDR => s_axi_control_r_AWADDR,
        WVALID => s_axi_control_r_WVALID,
        WREADY => s_axi_control_r_WREADY,
        WDATA => s_axi_control_r_WDATA,
        WSTRB => s_axi_control_r_WSTRB,
        ARVALID => s_axi_control_r_ARVALID,
        ARREADY => s_axi_control_r_ARREADY,
        ARADDR => s_axi_control_r_ARADDR,
        RVALID => s_axi_control_r_RVALID,
        RREADY => s_axi_control_r_RREADY,
        RDATA => s_axi_control_r_RDATA,
        RRESP => s_axi_control_r_RRESP,
        BVALID => s_axi_control_r_BVALID,
        BREADY => s_axi_control_r_BREADY,
        BRESP => s_axi_control_r_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        token_embed => token_embed,
        output_logits => output_logits,
        all_weights => all_weights,
        key_cache => key_cache,
        value_cache => value_cache);

    gmem0_m_axi_U : component llama_layer_gmem0_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 10,
        MAX_READ_BURST_LENGTH => 256,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM0_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM0_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM0_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM0_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM0_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM0_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM0_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM0_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM0_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM0_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM0_CACHE_VALUE,
        CH0_NUM_READ_OUTSTANDING => 16,
        CH0_NUM_WRITE_OUTSTANDING => 16,
        CH0_USER_RFIFONUM_WIDTH => 13,
        CH0_USER_DW => 32,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem0_AWVALID,
        AWREADY => m_axi_gmem0_AWREADY,
        AWADDR => m_axi_gmem0_AWADDR,
        AWID => m_axi_gmem0_AWID,
        AWLEN => m_axi_gmem0_AWLEN,
        AWSIZE => m_axi_gmem0_AWSIZE,
        AWBURST => m_axi_gmem0_AWBURST,
        AWLOCK => m_axi_gmem0_AWLOCK,
        AWCACHE => m_axi_gmem0_AWCACHE,
        AWPROT => m_axi_gmem0_AWPROT,
        AWQOS => m_axi_gmem0_AWQOS,
        AWREGION => m_axi_gmem0_AWREGION,
        AWUSER => m_axi_gmem0_AWUSER,
        WVALID => m_axi_gmem0_WVALID,
        WREADY => m_axi_gmem0_WREADY,
        WDATA => m_axi_gmem0_WDATA,
        WSTRB => m_axi_gmem0_WSTRB,
        WLAST => m_axi_gmem0_WLAST,
        WID => m_axi_gmem0_WID,
        WUSER => m_axi_gmem0_WUSER,
        ARVALID => m_axi_gmem0_ARVALID,
        ARREADY => m_axi_gmem0_ARREADY,
        ARADDR => m_axi_gmem0_ARADDR,
        ARID => m_axi_gmem0_ARID,
        ARLEN => m_axi_gmem0_ARLEN,
        ARSIZE => m_axi_gmem0_ARSIZE,
        ARBURST => m_axi_gmem0_ARBURST,
        ARLOCK => m_axi_gmem0_ARLOCK,
        ARCACHE => m_axi_gmem0_ARCACHE,
        ARPROT => m_axi_gmem0_ARPROT,
        ARQOS => m_axi_gmem0_ARQOS,
        ARREGION => m_axi_gmem0_ARREGION,
        ARUSER => m_axi_gmem0_ARUSER,
        RVALID => m_axi_gmem0_RVALID,
        RREADY => m_axi_gmem0_RREADY,
        RDATA => m_axi_gmem0_RDATA,
        RLAST => m_axi_gmem0_RLAST,
        RID => m_axi_gmem0_RID,
        RUSER => m_axi_gmem0_RUSER,
        RRESP => m_axi_gmem0_RRESP,
        BVALID => m_axi_gmem0_BVALID,
        BREADY => m_axi_gmem0_BREADY,
        BRESP => m_axi_gmem0_BRESP,
        BID => m_axi_gmem0_BID,
        BUSER => m_axi_gmem0_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => gmem0_0_ARVALID,
        I_CH0_ARREADY => gmem0_0_ARREADY,
        I_CH0_ARADDR => gmem0_0_ARADDR,
        I_CH0_ARLEN => gmem0_0_ARLEN,
        I_CH0_RVALID => gmem0_0_RVALID,
        I_CH0_RREADY => gmem0_0_RREADY,
        I_CH0_RDATA => gmem0_0_RDATA,
        I_CH0_RFIFONUM => gmem0_0_RFIFONUM,
        I_CH0_AWVALID => gmem0_0_AWVALID,
        I_CH0_AWREADY => gmem0_0_AWREADY,
        I_CH0_AWADDR => gmem0_0_AWADDR,
        I_CH0_AWLEN => gmem0_0_AWLEN,
        I_CH0_WVALID => gmem0_0_WVALID,
        I_CH0_WREADY => gmem0_0_WREADY,
        I_CH0_WDATA => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_WDATA,
        I_CH0_WSTRB => grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_WSTRB,
        I_CH0_BVALID => gmem0_0_BVALID,
        I_CH0_BREADY => gmem0_0_BREADY);

    gmem1_m_axi_U : component llama_layer_gmem1_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 10,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 256,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM1_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM1_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM1_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM1_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM1_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM1_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM1_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM1_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM1_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM1_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM1_CACHE_VALUE,
        CH0_NUM_READ_OUTSTANDING => 16,
        CH0_NUM_WRITE_OUTSTANDING => 16,
        CH0_USER_RFIFONUM_WIDTH => 9,
        CH0_USER_DW => 32,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 0,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem1_AWVALID,
        AWREADY => m_axi_gmem1_AWREADY,
        AWADDR => m_axi_gmem1_AWADDR,
        AWID => m_axi_gmem1_AWID,
        AWLEN => m_axi_gmem1_AWLEN,
        AWSIZE => m_axi_gmem1_AWSIZE,
        AWBURST => m_axi_gmem1_AWBURST,
        AWLOCK => m_axi_gmem1_AWLOCK,
        AWCACHE => m_axi_gmem1_AWCACHE,
        AWPROT => m_axi_gmem1_AWPROT,
        AWQOS => m_axi_gmem1_AWQOS,
        AWREGION => m_axi_gmem1_AWREGION,
        AWUSER => m_axi_gmem1_AWUSER,
        WVALID => m_axi_gmem1_WVALID,
        WREADY => m_axi_gmem1_WREADY,
        WDATA => m_axi_gmem1_WDATA,
        WSTRB => m_axi_gmem1_WSTRB,
        WLAST => m_axi_gmem1_WLAST,
        WID => m_axi_gmem1_WID,
        WUSER => m_axi_gmem1_WUSER,
        ARVALID => m_axi_gmem1_ARVALID,
        ARREADY => m_axi_gmem1_ARREADY,
        ARADDR => m_axi_gmem1_ARADDR,
        ARID => m_axi_gmem1_ARID,
        ARLEN => m_axi_gmem1_ARLEN,
        ARSIZE => m_axi_gmem1_ARSIZE,
        ARBURST => m_axi_gmem1_ARBURST,
        ARLOCK => m_axi_gmem1_ARLOCK,
        ARCACHE => m_axi_gmem1_ARCACHE,
        ARPROT => m_axi_gmem1_ARPROT,
        ARQOS => m_axi_gmem1_ARQOS,
        ARREGION => m_axi_gmem1_ARREGION,
        ARUSER => m_axi_gmem1_ARUSER,
        RVALID => m_axi_gmem1_RVALID,
        RREADY => m_axi_gmem1_RREADY,
        RDATA => m_axi_gmem1_RDATA,
        RLAST => m_axi_gmem1_RLAST,
        RID => m_axi_gmem1_RID,
        RUSER => m_axi_gmem1_RUSER,
        RRESP => m_axi_gmem1_RRESP,
        BVALID => m_axi_gmem1_BVALID,
        BREADY => m_axi_gmem1_BREADY,
        BRESP => m_axi_gmem1_BRESP,
        BID => m_axi_gmem1_BID,
        BUSER => m_axi_gmem1_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => ap_const_logic_0,
        I_CH0_ARREADY => gmem1_0_ARREADY,
        I_CH0_ARADDR => ap_const_lv64_0,
        I_CH0_ARLEN => ap_const_lv32_0,
        I_CH0_RVALID => gmem1_0_RVALID,
        I_CH0_RREADY => ap_const_logic_0,
        I_CH0_RDATA => gmem1_0_RDATA,
        I_CH0_RFIFONUM => gmem1_0_RFIFONUM,
        I_CH0_AWVALID => gmem1_0_AWVALID,
        I_CH0_AWREADY => gmem1_0_AWREADY,
        I_CH0_AWADDR => grp_matmul_1_fu_1093_m_axi_gmem1_0_AWADDR,
        I_CH0_AWLEN => grp_matmul_1_fu_1093_m_axi_gmem1_0_AWLEN,
        I_CH0_WVALID => gmem1_0_WVALID,
        I_CH0_WREADY => gmem1_0_WREADY,
        I_CH0_WDATA => grp_matmul_1_fu_1093_m_axi_gmem1_0_WDATA,
        I_CH0_WSTRB => grp_matmul_1_fu_1093_m_axi_gmem1_0_WSTRB,
        I_CH0_BVALID => gmem1_0_BVALID,
        I_CH0_BREADY => gmem1_0_BREADY);

    gmem2_m_axi_U : component llama_layer_gmem2_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 10,
        MAX_READ_BURST_LENGTH => 256,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM2_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM2_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM2_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM2_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM2_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM2_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM2_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM2_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM2_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM2_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM2_CACHE_VALUE,
        CH0_NUM_READ_OUTSTANDING => 16,
        CH0_NUM_WRITE_OUTSTANDING => 16,
        CH0_USER_RFIFONUM_WIDTH => 13,
        CH0_USER_DW => 32,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 0)
    port map (
        AWVALID => m_axi_gmem2_AWVALID,
        AWREADY => m_axi_gmem2_AWREADY,
        AWADDR => m_axi_gmem2_AWADDR,
        AWID => m_axi_gmem2_AWID,
        AWLEN => m_axi_gmem2_AWLEN,
        AWSIZE => m_axi_gmem2_AWSIZE,
        AWBURST => m_axi_gmem2_AWBURST,
        AWLOCK => m_axi_gmem2_AWLOCK,
        AWCACHE => m_axi_gmem2_AWCACHE,
        AWPROT => m_axi_gmem2_AWPROT,
        AWQOS => m_axi_gmem2_AWQOS,
        AWREGION => m_axi_gmem2_AWREGION,
        AWUSER => m_axi_gmem2_AWUSER,
        WVALID => m_axi_gmem2_WVALID,
        WREADY => m_axi_gmem2_WREADY,
        WDATA => m_axi_gmem2_WDATA,
        WSTRB => m_axi_gmem2_WSTRB,
        WLAST => m_axi_gmem2_WLAST,
        WID => m_axi_gmem2_WID,
        WUSER => m_axi_gmem2_WUSER,
        ARVALID => m_axi_gmem2_ARVALID,
        ARREADY => m_axi_gmem2_ARREADY,
        ARADDR => m_axi_gmem2_ARADDR,
        ARID => m_axi_gmem2_ARID,
        ARLEN => m_axi_gmem2_ARLEN,
        ARSIZE => m_axi_gmem2_ARSIZE,
        ARBURST => m_axi_gmem2_ARBURST,
        ARLOCK => m_axi_gmem2_ARLOCK,
        ARCACHE => m_axi_gmem2_ARCACHE,
        ARPROT => m_axi_gmem2_ARPROT,
        ARQOS => m_axi_gmem2_ARQOS,
        ARREGION => m_axi_gmem2_ARREGION,
        ARUSER => m_axi_gmem2_ARUSER,
        RVALID => m_axi_gmem2_RVALID,
        RREADY => m_axi_gmem2_RREADY,
        RDATA => m_axi_gmem2_RDATA,
        RLAST => m_axi_gmem2_RLAST,
        RID => m_axi_gmem2_RID,
        RUSER => m_axi_gmem2_RUSER,
        RRESP => m_axi_gmem2_RRESP,
        BVALID => m_axi_gmem2_BVALID,
        BREADY => m_axi_gmem2_BREADY,
        BRESP => m_axi_gmem2_BRESP,
        BID => m_axi_gmem2_BID,
        BUSER => m_axi_gmem2_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => gmem2_0_ARVALID,
        I_CH0_ARREADY => gmem2_0_ARREADY,
        I_CH0_ARADDR => gmem2_0_ARADDR,
        I_CH0_ARLEN => gmem2_0_ARLEN,
        I_CH0_RVALID => gmem2_0_RVALID,
        I_CH0_RREADY => gmem2_0_RREADY,
        I_CH0_RDATA => gmem2_0_RDATA,
        I_CH0_RFIFONUM => gmem2_0_RFIFONUM,
        I_CH0_AWVALID => ap_const_logic_0,
        I_CH0_AWREADY => gmem2_0_AWREADY,
        I_CH0_AWADDR => ap_const_lv64_0,
        I_CH0_AWLEN => ap_const_lv32_0,
        I_CH0_WVALID => ap_const_logic_0,
        I_CH0_WREADY => gmem2_0_WREADY,
        I_CH0_WDATA => ap_const_lv32_0,
        I_CH0_WSTRB => ap_const_lv4_0,
        I_CH0_BVALID => gmem2_0_BVALID,
        I_CH0_BREADY => ap_const_logic_0);

    gmem3_m_axi_U : component llama_layer_gmem3_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 10,
        MAX_READ_BURST_LENGTH => 256,
        MAX_WRITE_BURST_LENGTH => 256,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM3_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM3_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM3_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM3_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM3_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM3_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM3_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM3_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM3_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM3_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM3_CACHE_VALUE,
        CH0_NUM_READ_OUTSTANDING => 16,
        CH0_NUM_WRITE_OUTSTANDING => 16,
        CH0_USER_RFIFONUM_WIDTH => 13,
        CH0_USER_DW => 32,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem3_AWVALID,
        AWREADY => m_axi_gmem3_AWREADY,
        AWADDR => m_axi_gmem3_AWADDR,
        AWID => m_axi_gmem3_AWID,
        AWLEN => m_axi_gmem3_AWLEN,
        AWSIZE => m_axi_gmem3_AWSIZE,
        AWBURST => m_axi_gmem3_AWBURST,
        AWLOCK => m_axi_gmem3_AWLOCK,
        AWCACHE => m_axi_gmem3_AWCACHE,
        AWPROT => m_axi_gmem3_AWPROT,
        AWQOS => m_axi_gmem3_AWQOS,
        AWREGION => m_axi_gmem3_AWREGION,
        AWUSER => m_axi_gmem3_AWUSER,
        WVALID => m_axi_gmem3_WVALID,
        WREADY => m_axi_gmem3_WREADY,
        WDATA => m_axi_gmem3_WDATA,
        WSTRB => m_axi_gmem3_WSTRB,
        WLAST => m_axi_gmem3_WLAST,
        WID => m_axi_gmem3_WID,
        WUSER => m_axi_gmem3_WUSER,
        ARVALID => m_axi_gmem3_ARVALID,
        ARREADY => m_axi_gmem3_ARREADY,
        ARADDR => m_axi_gmem3_ARADDR,
        ARID => m_axi_gmem3_ARID,
        ARLEN => m_axi_gmem3_ARLEN,
        ARSIZE => m_axi_gmem3_ARSIZE,
        ARBURST => m_axi_gmem3_ARBURST,
        ARLOCK => m_axi_gmem3_ARLOCK,
        ARCACHE => m_axi_gmem3_ARCACHE,
        ARPROT => m_axi_gmem3_ARPROT,
        ARQOS => m_axi_gmem3_ARQOS,
        ARREGION => m_axi_gmem3_ARREGION,
        ARUSER => m_axi_gmem3_ARUSER,
        RVALID => m_axi_gmem3_RVALID,
        RREADY => m_axi_gmem3_RREADY,
        RDATA => m_axi_gmem3_RDATA,
        RLAST => m_axi_gmem3_RLAST,
        RID => m_axi_gmem3_RID,
        RUSER => m_axi_gmem3_RUSER,
        RRESP => m_axi_gmem3_RRESP,
        BVALID => m_axi_gmem3_BVALID,
        BREADY => m_axi_gmem3_BREADY,
        BRESP => m_axi_gmem3_BRESP,
        BID => m_axi_gmem3_BID,
        BUSER => m_axi_gmem3_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => gmem3_0_ARVALID,
        I_CH0_ARREADY => gmem3_0_ARREADY,
        I_CH0_ARADDR => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_ARADDR,
        I_CH0_ARLEN => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_ARLEN,
        I_CH0_RVALID => gmem3_0_RVALID,
        I_CH0_RREADY => gmem3_0_RREADY,
        I_CH0_RDATA => gmem3_0_RDATA,
        I_CH0_RFIFONUM => gmem3_0_RFIFONUM,
        I_CH0_AWVALID => gmem3_0_AWVALID,
        I_CH0_AWREADY => gmem3_0_AWREADY,
        I_CH0_AWADDR => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_AWADDR,
        I_CH0_AWLEN => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_AWLEN,
        I_CH0_WVALID => gmem3_0_WVALID,
        I_CH0_WREADY => gmem3_0_WREADY,
        I_CH0_WDATA => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_WDATA,
        I_CH0_WSTRB => grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_WSTRB,
        I_CH0_BVALID => gmem3_0_BVALID,
        I_CH0_BREADY => gmem3_0_BREADY);

    gmem4_m_axi_U : component llama_layer_gmem4_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 10,
        MAX_READ_BURST_LENGTH => 256,
        MAX_WRITE_BURST_LENGTH => 256,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM4_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM4_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM4_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM4_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM4_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM4_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM4_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM4_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM4_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM4_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM4_CACHE_VALUE,
        CH0_NUM_READ_OUTSTANDING => 16,
        CH0_NUM_WRITE_OUTSTANDING => 16,
        CH0_USER_RFIFONUM_WIDTH => 13,
        CH0_USER_DW => 32,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem4_AWVALID,
        AWREADY => m_axi_gmem4_AWREADY,
        AWADDR => m_axi_gmem4_AWADDR,
        AWID => m_axi_gmem4_AWID,
        AWLEN => m_axi_gmem4_AWLEN,
        AWSIZE => m_axi_gmem4_AWSIZE,
        AWBURST => m_axi_gmem4_AWBURST,
        AWLOCK => m_axi_gmem4_AWLOCK,
        AWCACHE => m_axi_gmem4_AWCACHE,
        AWPROT => m_axi_gmem4_AWPROT,
        AWQOS => m_axi_gmem4_AWQOS,
        AWREGION => m_axi_gmem4_AWREGION,
        AWUSER => m_axi_gmem4_AWUSER,
        WVALID => m_axi_gmem4_WVALID,
        WREADY => m_axi_gmem4_WREADY,
        WDATA => m_axi_gmem4_WDATA,
        WSTRB => m_axi_gmem4_WSTRB,
        WLAST => m_axi_gmem4_WLAST,
        WID => m_axi_gmem4_WID,
        WUSER => m_axi_gmem4_WUSER,
        ARVALID => m_axi_gmem4_ARVALID,
        ARREADY => m_axi_gmem4_ARREADY,
        ARADDR => m_axi_gmem4_ARADDR,
        ARID => m_axi_gmem4_ARID,
        ARLEN => m_axi_gmem4_ARLEN,
        ARSIZE => m_axi_gmem4_ARSIZE,
        ARBURST => m_axi_gmem4_ARBURST,
        ARLOCK => m_axi_gmem4_ARLOCK,
        ARCACHE => m_axi_gmem4_ARCACHE,
        ARPROT => m_axi_gmem4_ARPROT,
        ARQOS => m_axi_gmem4_ARQOS,
        ARREGION => m_axi_gmem4_ARREGION,
        ARUSER => m_axi_gmem4_ARUSER,
        RVALID => m_axi_gmem4_RVALID,
        RREADY => m_axi_gmem4_RREADY,
        RDATA => m_axi_gmem4_RDATA,
        RLAST => m_axi_gmem4_RLAST,
        RID => m_axi_gmem4_RID,
        RUSER => m_axi_gmem4_RUSER,
        RRESP => m_axi_gmem4_RRESP,
        BVALID => m_axi_gmem4_BVALID,
        BREADY => m_axi_gmem4_BREADY,
        BRESP => m_axi_gmem4_BRESP,
        BID => m_axi_gmem4_BID,
        BUSER => m_axi_gmem4_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => gmem4_0_ARVALID,
        I_CH0_ARREADY => gmem4_0_ARREADY,
        I_CH0_ARADDR => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_ARADDR,
        I_CH0_ARLEN => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_ARLEN,
        I_CH0_RVALID => gmem4_0_RVALID,
        I_CH0_RREADY => gmem4_0_RREADY,
        I_CH0_RDATA => gmem4_0_RDATA,
        I_CH0_RFIFONUM => gmem4_0_RFIFONUM,
        I_CH0_AWVALID => gmem4_0_AWVALID,
        I_CH0_AWREADY => gmem4_0_AWREADY,
        I_CH0_AWADDR => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_AWADDR,
        I_CH0_AWLEN => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_AWLEN,
        I_CH0_WVALID => gmem4_0_WVALID,
        I_CH0_WREADY => gmem4_0_WREADY,
        I_CH0_WDATA => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_WDATA,
        I_CH0_WSTRB => grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_WSTRB,
        I_CH0_BVALID => gmem4_0_BVALID,
        I_CH0_BREADY => gmem4_0_BREADY);

    fadd_32ns_32ns_32_1_primitive_dsp_1_U1778 : component llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_1140_p2,
        din1 => ap_const_lv32_358637BD,
        dout => grp_fu_1135_p2);

    fdiv_32ns_32ns_32_11_no_dsp_1_U1779 : component llama_layer_fdiv_32ns_32ns_32_11_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 11,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1140_p0,
        din1 => grp_fu_1140_p1,
        ce => grp_fu_1140_ce,
        dout => pre_grp_fu_1140_p2);

    fsqrt_32ns_32ns_32_15_no_dsp_1_U1780 : component llama_layer_fsqrt_32ns_32ns_32_15_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => ap_const_lv32_0,
        din1 => reg_1182,
        ce => grp_fu_1150_ce,
        dout => grp_fu_1150_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U1781 : component llama_layer_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_1690_p0,
        din1 => grp_fu_1690_p1,
        dout => grp_fu_1690_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U1782 : component llama_layer_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_1694_p0,
        din1 => grp_fu_1694_p1,
        dout => grp_fu_1694_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_sync_reg_grp_FFN_1_fu_841_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_FFN_1_fu_841_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state103_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state103))) then 
                    ap_sync_reg_grp_FFN_1_fu_841_ap_done <= ap_const_logic_0;
                elsif ((grp_FFN_1_fu_841_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_FFN_1_fu_841_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_FFN_1_fu_841_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_FFN_1_fu_841_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state103_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state103))) then 
                    ap_sync_reg_grp_FFN_1_fu_841_ap_ready <= ap_const_logic_0;
                elsif ((grp_FFN_1_fu_841_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_FFN_1_fu_841_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_kernel_mhsa_1_fu_643_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_kernel_mhsa_1_fu_643_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state58_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state58))) then 
                    ap_sync_reg_grp_kernel_mhsa_1_fu_643_ap_done <= ap_const_logic_0;
                elsif ((grp_kernel_mhsa_1_fu_643_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_kernel_mhsa_1_fu_643_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_kernel_mhsa_1_fu_643_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_kernel_mhsa_1_fu_643_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state58_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state58))) then 
                    ap_sync_reg_grp_kernel_mhsa_1_fu_643_ap_ready <= ap_const_logic_0;
                elsif ((grp_kernel_mhsa_1_fu_643_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_kernel_mhsa_1_fu_643_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_matmul_1_fu_1093_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_matmul_1_fu_1093_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state160_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state160))) then 
                    ap_sync_reg_grp_matmul_1_fu_1093_ap_done <= ap_const_logic_0;
                elsif ((grp_matmul_1_fu_1093_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_matmul_1_fu_1093_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_matmul_1_fu_1093_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_matmul_1_fu_1093_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state160_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state160))) then 
                    ap_sync_reg_grp_matmul_1_fu_1093_ap_ready <= ap_const_logic_0;
                elsif ((grp_matmul_1_fu_1093_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_matmul_1_fu_1093_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_FFN_1_fu_841_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_FFN_1_fu_841_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state102) or ((ap_sync_grp_FFN_1_fu_841_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state103)))) then 
                    grp_FFN_1_fu_841_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_FFN_1_fu_841_ap_ready = ap_const_logic_1)) then 
                    grp_FFN_1_fu_841_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_mhsa_1_fu_643_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_mhsa_1_fu_643_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state57) or ((ap_sync_grp_kernel_mhsa_1_fu_643_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state58)))) then 
                    grp_kernel_mhsa_1_fu_643_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_mhsa_1_fu_643_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_mhsa_1_fu_643_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_ap_ready = ap_const_logic_1)) then 
                    grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                    grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_ap_ready = ap_const_logic_1)) then 
                    grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
                    grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_ap_ready = ap_const_logic_1)) then 
                    grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state104)) then 
                    grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_ap_ready = ap_const_logic_1)) then 
                    grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state106)) then 
                    grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_ap_ready = ap_const_logic_1)) then 
                    grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_ap_start_reg <= ap_const_logic_0;
            else
                if (((gmem0_0_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state61))) then 
                    grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_ap_ready = ap_const_logic_1)) then 
                    grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln107_fu_1256_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                    grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_ap_ready = ap_const_logic_1)) then 
                    grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln107_fu_1256_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                    grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_ap_ready = ap_const_logic_1)) then 
                    grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state100)) then 
                    grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ap_ready = ap_const_logic_1)) then 
                    grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state157)) then 
                    grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_ap_ready = ap_const_logic_1)) then 
                    grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
                    grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_ap_ready = ap_const_logic_1)) then 
                    grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_matmul_1_fu_1093_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_matmul_1_fu_1093_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state159) or ((ap_sync_grp_matmul_1_fu_1093_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state160)))) then 
                    grp_matmul_1_fu_1093_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_matmul_1_fu_1093_ap_ready = ap_const_logic_1)) then 
                    grp_matmul_1_fu_1093_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fu_1140_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state156) or (ap_const_logic_1 = ap_CS_fsm_state155) or (ap_const_logic_1 = ap_CS_fsm_state154) or (ap_const_logic_1 = ap_CS_fsm_state153) or (ap_const_logic_1 = ap_CS_fsm_state152) or (ap_const_logic_1 = ap_CS_fsm_state151) or (ap_const_logic_1 = ap_CS_fsm_state150) or (ap_const_logic_1 = ap_CS_fsm_state149) or (ap_const_logic_1 = ap_CS_fsm_state148) or (ap_const_logic_1 = ap_CS_fsm_state147) or (ap_const_logic_1 = ap_CS_fsm_state130) or (ap_const_logic_1 = ap_CS_fsm_state129) or (ap_const_logic_1 = ap_CS_fsm_state128) or (ap_const_logic_1 = ap_CS_fsm_state127) or (ap_const_logic_1 = ap_CS_fsm_state126) or (ap_const_logic_1 = ap_CS_fsm_state125) or (ap_const_logic_1 = ap_CS_fsm_state124) or (ap_const_logic_1 = ap_CS_fsm_state123) or (ap_const_logic_1 = ap_CS_fsm_state122) or (ap_const_logic_1 = ap_CS_fsm_state121) or (ap_const_logic_1 = ap_CS_fsm_state99) or (ap_const_logic_1 = ap_CS_fsm_state98) or (ap_const_logic_1 = ap_CS_fsm_state97) or (ap_const_logic_1 = ap_CS_fsm_state96) 
    or (ap_const_logic_1 = ap_CS_fsm_state95) or (ap_const_logic_1 = ap_CS_fsm_state94) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state92) or (ap_const_logic_1 = ap_CS_fsm_state91) or (ap_const_logic_1 = ap_CS_fsm_state90) or (ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state70) or (ap_const_logic_1 = ap_CS_fsm_state69) or (ap_const_logic_1 = ap_CS_fsm_state68) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 
    = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state120) or ((gmem2_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state89)) or ((gmem2_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state146)) or ((ap_const_boolean_0 = ap_block_state42_io) and (ap_const_logic_1 = ap_CS_fsm_state42)))) then 
                grp_fu_1140_ce <= ap_const_logic_1;
            else 
                grp_fu_1140_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_1140_p0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state120)) then 
                grp_fu_1140_p0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_sum_local_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
                grp_fu_1140_p0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_sum_local_4_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state89) or (ap_const_logic_1 = ap_CS_fsm_state146) or (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                grp_fu_1140_p0 <= ap_const_lv32_3F800000;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                grp_fu_1140_p0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_sum_local_2_out;
            end if; 
        end if;
    end process;

    grp_fu_1140_p1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state89) or (ap_const_logic_1 = ap_CS_fsm_state146) or (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                grp_fu_1140_p1 <= grp_fu_1150_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state120))) then 
                grp_fu_1140_p1 <= ap_const_lv32_44400000;
            end if; 
        end if;
    end process;

    grp_fu_1690_p0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
                grp_fu_1690_p0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_grp_fu_1690_p_din0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
                grp_fu_1690_p0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_grp_fu_1690_p_din0;
            end if; 
        end if;
    end process;

    grp_fu_1690_p1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
                grp_fu_1690_p1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_grp_fu_1690_p_din1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
                grp_fu_1690_p1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_grp_fu_1690_p_din1;
            end if; 
        end if;
    end process;

    grp_fu_1694_p0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
                grp_fu_1694_p0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_grp_fu_1694_p_din0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
                grp_fu_1694_p0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_grp_fu_1694_p_din0;
            end if; 
        end if;
    end process;

    grp_fu_1694_p1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
                grp_fu_1694_p1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_grp_fu_1694_p_din1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
                grp_fu_1694_p1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_grp_fu_1694_p_din1;
            end if; 
        end if;
    end process;

    layer_fu_312_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((gmem0_0_ARREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                layer_fu_312 <= ap_const_lv4_0;
            elsif (((icmp_ln107_fu_1256_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                layer_fu_312 <= add_ln107_fu_1244_p2;
            end if; 
        end if;
    end process;

    phi_mul_fu_308_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((gmem0_0_ARREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_mul_fu_308 <= ap_const_lv29_0;
            elsif (((icmp_ln107_fu_1256_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                phi_mul_fu_308 <= add_ln107_1_fu_1250_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                all_weights_read_reg_1534 <= all_weights;
                gmem0_addr_reg_1579 <= sext_ln100_fu_1213_p1;
                key_cache_read_reg_1529 <= key_cache;
                output_logits_read_reg_1549 <= output_logits;
                position_read_reg_1519 <= position;
                trunc_ln_reg_1572 <= token_embed(63 downto 2);
                value_cache_read_reg_1524 <= value_cache;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                layer_1_reg_1600 <= layer_fu_312;
                phi_mul_load_reg_1587 <= phi_mul_fu_308;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state159)) then
                lm_head_weight_reg_1685 <= lm_head_weight_fu_1499_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_1140_ce = ap_const_logic_1)) then
                pre_grp_fu_1140_p2_reg <= pre_grp_fu_1140_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state131) or (ap_const_logic_1 = ap_CS_fsm_state74) or (ap_const_logic_1 = ap_CS_fsm_state27))) then
                reg_1182 <= grp_fu_1135_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state157) or (ap_const_logic_1 = ap_CS_fsm_state100) or (ap_const_logic_1 = ap_CS_fsm_state53))) then
                reg_1192 <= grp_fu_1140_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state41)) then
                trunc_ln27_1_reg_1611 <= add_ln37_fu_1282_p2(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state88)) then
                trunc_ln27_4_reg_1645 <= add_ln37_2_fu_1387_p2(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state145)) then
                trunc_ln3_reg_1674 <= add_ln27_fu_1470_p2(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state102)) then
                w1_reg_1656 <= w1_fu_1425_p2;
                w2_reg_1661 <= w2_fu_1440_p2;
                w3_reg_1666 <= w3_fu_1455_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state56)) then
                wk_reg_1627 <= wk_fu_1338_p2;
                wo_reg_1637 <= wo_fu_1366_p2;
                wq_reg_1622 <= wq_fu_1324_p2;
                wv_reg_1632 <= wv_fu_1352_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state42, ap_CS_fsm_state61, ap_CS_fsm_state118, ap_CS_fsm_state146, ap_CS_fsm_state89, ap_CS_fsm_state14, ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_ap_done, grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_ap_done, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_ap_done, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_ap_done, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_ap_done, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_ap_done, grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_ap_done, grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ap_done, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_ap_done, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_ap_done, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_ap_done, gmem0_0_AWREADY, gmem0_0_ARREADY, gmem0_0_BVALID, gmem2_0_ARREADY, ap_CS_fsm_state13, icmp_ln107_fu_1256_p2, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_block_state58_on_subcall_done, ap_CS_fsm_state60, ap_CS_fsm_state62, ap_CS_fsm_state101, ap_CS_fsm_state103, ap_block_state103_on_subcall_done, ap_CS_fsm_state105, ap_CS_fsm_state107, ap_CS_fsm_state158, ap_CS_fsm_state160, ap_block_state160_on_subcall_done, ap_block_state42_io)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((gmem0_0_ARREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if (((icmp_ln107_fu_1256_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state119;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                if (((ap_const_boolean_0 = ap_block_state42_io) and (ap_const_logic_1 = ap_CS_fsm_state42))) then
                    ap_NS_fsm <= ap_ST_fsm_state43;
                else
                    ap_NS_fsm <= ap_ST_fsm_state42;
                end if;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state54) and (grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state55;
                else
                    ap_NS_fsm <= ap_ST_fsm_state54;
                end if;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state56) and (grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state57;
                else
                    ap_NS_fsm <= ap_ST_fsm_state56;
                end if;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                if (((ap_const_boolean_0 = ap_block_state58_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state58))) then
                    ap_NS_fsm <= ap_ST_fsm_state59;
                else
                    ap_NS_fsm <= ap_ST_fsm_state58;
                end if;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state60) and (grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state61;
                else
                    ap_NS_fsm <= ap_ST_fsm_state60;
                end if;
            when ap_ST_fsm_state61 => 
                if (((gmem0_0_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state61))) then
                    ap_NS_fsm <= ap_ST_fsm_state62;
                else
                    ap_NS_fsm <= ap_ST_fsm_state61;
                end if;
            when ap_ST_fsm_state62 => 
                if (((grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state62))) then
                    ap_NS_fsm <= ap_ST_fsm_state63;
                else
                    ap_NS_fsm <= ap_ST_fsm_state62;
                end if;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                ap_NS_fsm <= ap_ST_fsm_state75;
            when ap_ST_fsm_state75 => 
                ap_NS_fsm <= ap_ST_fsm_state76;
            when ap_ST_fsm_state76 => 
                ap_NS_fsm <= ap_ST_fsm_state77;
            when ap_ST_fsm_state77 => 
                ap_NS_fsm <= ap_ST_fsm_state78;
            when ap_ST_fsm_state78 => 
                ap_NS_fsm <= ap_ST_fsm_state79;
            when ap_ST_fsm_state79 => 
                ap_NS_fsm <= ap_ST_fsm_state80;
            when ap_ST_fsm_state80 => 
                ap_NS_fsm <= ap_ST_fsm_state81;
            when ap_ST_fsm_state81 => 
                ap_NS_fsm <= ap_ST_fsm_state82;
            when ap_ST_fsm_state82 => 
                ap_NS_fsm <= ap_ST_fsm_state83;
            when ap_ST_fsm_state83 => 
                ap_NS_fsm <= ap_ST_fsm_state84;
            when ap_ST_fsm_state84 => 
                ap_NS_fsm <= ap_ST_fsm_state85;
            when ap_ST_fsm_state85 => 
                ap_NS_fsm <= ap_ST_fsm_state86;
            when ap_ST_fsm_state86 => 
                ap_NS_fsm <= ap_ST_fsm_state87;
            when ap_ST_fsm_state87 => 
                ap_NS_fsm <= ap_ST_fsm_state88;
            when ap_ST_fsm_state88 => 
                ap_NS_fsm <= ap_ST_fsm_state89;
            when ap_ST_fsm_state89 => 
                if (((gmem2_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state89))) then
                    ap_NS_fsm <= ap_ST_fsm_state90;
                else
                    ap_NS_fsm <= ap_ST_fsm_state89;
                end if;
            when ap_ST_fsm_state90 => 
                ap_NS_fsm <= ap_ST_fsm_state91;
            when ap_ST_fsm_state91 => 
                ap_NS_fsm <= ap_ST_fsm_state92;
            when ap_ST_fsm_state92 => 
                ap_NS_fsm <= ap_ST_fsm_state93;
            when ap_ST_fsm_state93 => 
                ap_NS_fsm <= ap_ST_fsm_state94;
            when ap_ST_fsm_state94 => 
                ap_NS_fsm <= ap_ST_fsm_state95;
            when ap_ST_fsm_state95 => 
                ap_NS_fsm <= ap_ST_fsm_state96;
            when ap_ST_fsm_state96 => 
                ap_NS_fsm <= ap_ST_fsm_state97;
            when ap_ST_fsm_state97 => 
                ap_NS_fsm <= ap_ST_fsm_state98;
            when ap_ST_fsm_state98 => 
                ap_NS_fsm <= ap_ST_fsm_state99;
            when ap_ST_fsm_state99 => 
                ap_NS_fsm <= ap_ST_fsm_state100;
            when ap_ST_fsm_state100 => 
                ap_NS_fsm <= ap_ST_fsm_state101;
            when ap_ST_fsm_state101 => 
                if (((grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state101))) then
                    ap_NS_fsm <= ap_ST_fsm_state102;
                else
                    ap_NS_fsm <= ap_ST_fsm_state101;
                end if;
            when ap_ST_fsm_state102 => 
                ap_NS_fsm <= ap_ST_fsm_state103;
            when ap_ST_fsm_state103 => 
                if (((ap_const_boolean_0 = ap_block_state103_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state103))) then
                    ap_NS_fsm <= ap_ST_fsm_state104;
                else
                    ap_NS_fsm <= ap_ST_fsm_state103;
                end if;
            when ap_ST_fsm_state104 => 
                ap_NS_fsm <= ap_ST_fsm_state105;
            when ap_ST_fsm_state105 => 
                if (((grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state105))) then
                    ap_NS_fsm <= ap_ST_fsm_state106;
                else
                    ap_NS_fsm <= ap_ST_fsm_state105;
                end if;
            when ap_ST_fsm_state106 => 
                ap_NS_fsm <= ap_ST_fsm_state107;
            when ap_ST_fsm_state107 => 
                if (((grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state107))) then
                    ap_NS_fsm <= ap_ST_fsm_state108;
                else
                    ap_NS_fsm <= ap_ST_fsm_state107;
                end if;
            when ap_ST_fsm_state108 => 
                ap_NS_fsm <= ap_ST_fsm_state109;
            when ap_ST_fsm_state109 => 
                ap_NS_fsm <= ap_ST_fsm_state110;
            when ap_ST_fsm_state110 => 
                ap_NS_fsm <= ap_ST_fsm_state111;
            when ap_ST_fsm_state111 => 
                ap_NS_fsm <= ap_ST_fsm_state112;
            when ap_ST_fsm_state112 => 
                ap_NS_fsm <= ap_ST_fsm_state113;
            when ap_ST_fsm_state113 => 
                ap_NS_fsm <= ap_ST_fsm_state114;
            when ap_ST_fsm_state114 => 
                ap_NS_fsm <= ap_ST_fsm_state115;
            when ap_ST_fsm_state115 => 
                ap_NS_fsm <= ap_ST_fsm_state116;
            when ap_ST_fsm_state116 => 
                ap_NS_fsm <= ap_ST_fsm_state117;
            when ap_ST_fsm_state117 => 
                ap_NS_fsm <= ap_ST_fsm_state118;
            when ap_ST_fsm_state118 => 
                if (((gmem0_0_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state118))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state118;
                end if;
            when ap_ST_fsm_state119 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state119) and (grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state120;
                else
                    ap_NS_fsm <= ap_ST_fsm_state119;
                end if;
            when ap_ST_fsm_state120 => 
                ap_NS_fsm <= ap_ST_fsm_state121;
            when ap_ST_fsm_state121 => 
                ap_NS_fsm <= ap_ST_fsm_state122;
            when ap_ST_fsm_state122 => 
                ap_NS_fsm <= ap_ST_fsm_state123;
            when ap_ST_fsm_state123 => 
                ap_NS_fsm <= ap_ST_fsm_state124;
            when ap_ST_fsm_state124 => 
                ap_NS_fsm <= ap_ST_fsm_state125;
            when ap_ST_fsm_state125 => 
                ap_NS_fsm <= ap_ST_fsm_state126;
            when ap_ST_fsm_state126 => 
                ap_NS_fsm <= ap_ST_fsm_state127;
            when ap_ST_fsm_state127 => 
                ap_NS_fsm <= ap_ST_fsm_state128;
            when ap_ST_fsm_state128 => 
                ap_NS_fsm <= ap_ST_fsm_state129;
            when ap_ST_fsm_state129 => 
                ap_NS_fsm <= ap_ST_fsm_state130;
            when ap_ST_fsm_state130 => 
                ap_NS_fsm <= ap_ST_fsm_state131;
            when ap_ST_fsm_state131 => 
                ap_NS_fsm <= ap_ST_fsm_state132;
            when ap_ST_fsm_state132 => 
                ap_NS_fsm <= ap_ST_fsm_state133;
            when ap_ST_fsm_state133 => 
                ap_NS_fsm <= ap_ST_fsm_state134;
            when ap_ST_fsm_state134 => 
                ap_NS_fsm <= ap_ST_fsm_state135;
            when ap_ST_fsm_state135 => 
                ap_NS_fsm <= ap_ST_fsm_state136;
            when ap_ST_fsm_state136 => 
                ap_NS_fsm <= ap_ST_fsm_state137;
            when ap_ST_fsm_state137 => 
                ap_NS_fsm <= ap_ST_fsm_state138;
            when ap_ST_fsm_state138 => 
                ap_NS_fsm <= ap_ST_fsm_state139;
            when ap_ST_fsm_state139 => 
                ap_NS_fsm <= ap_ST_fsm_state140;
            when ap_ST_fsm_state140 => 
                ap_NS_fsm <= ap_ST_fsm_state141;
            when ap_ST_fsm_state141 => 
                ap_NS_fsm <= ap_ST_fsm_state142;
            when ap_ST_fsm_state142 => 
                ap_NS_fsm <= ap_ST_fsm_state143;
            when ap_ST_fsm_state143 => 
                ap_NS_fsm <= ap_ST_fsm_state144;
            when ap_ST_fsm_state144 => 
                ap_NS_fsm <= ap_ST_fsm_state145;
            when ap_ST_fsm_state145 => 
                ap_NS_fsm <= ap_ST_fsm_state146;
            when ap_ST_fsm_state146 => 
                if (((gmem2_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state146))) then
                    ap_NS_fsm <= ap_ST_fsm_state147;
                else
                    ap_NS_fsm <= ap_ST_fsm_state146;
                end if;
            when ap_ST_fsm_state147 => 
                ap_NS_fsm <= ap_ST_fsm_state148;
            when ap_ST_fsm_state148 => 
                ap_NS_fsm <= ap_ST_fsm_state149;
            when ap_ST_fsm_state149 => 
                ap_NS_fsm <= ap_ST_fsm_state150;
            when ap_ST_fsm_state150 => 
                ap_NS_fsm <= ap_ST_fsm_state151;
            when ap_ST_fsm_state151 => 
                ap_NS_fsm <= ap_ST_fsm_state152;
            when ap_ST_fsm_state152 => 
                ap_NS_fsm <= ap_ST_fsm_state153;
            when ap_ST_fsm_state153 => 
                ap_NS_fsm <= ap_ST_fsm_state154;
            when ap_ST_fsm_state154 => 
                ap_NS_fsm <= ap_ST_fsm_state155;
            when ap_ST_fsm_state155 => 
                ap_NS_fsm <= ap_ST_fsm_state156;
            when ap_ST_fsm_state156 => 
                ap_NS_fsm <= ap_ST_fsm_state157;
            when ap_ST_fsm_state157 => 
                ap_NS_fsm <= ap_ST_fsm_state158;
            when ap_ST_fsm_state158 => 
                if (((grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state158))) then
                    ap_NS_fsm <= ap_ST_fsm_state159;
                else
                    ap_NS_fsm <= ap_ST_fsm_state158;
                end if;
            when ap_ST_fsm_state159 => 
                ap_NS_fsm <= ap_ST_fsm_state160;
            when ap_ST_fsm_state160 => 
                if (((ap_const_boolean_0 = ap_block_state160_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state160))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state160;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln107_1_fu_1250_p2 <= std_logic_vector(unsigned(phi_mul_fu_308) + unsigned(ap_const_lv29_2401800));
    add_ln107_fu_1244_p2 <= std_logic_vector(unsigned(layer_fu_312) + unsigned(ap_const_lv4_1));
    add_ln27_fu_1470_p2 <= std_logic_vector(unsigned(all_weights_read_reg_1534) + unsigned(ap_const_lv64_1B012000));
    add_ln37_1_fu_1378_p2 <= std_logic_vector(unsigned(phi_mul_load_reg_1587) + unsigned(ap_const_lv29_900C00));
    add_ln37_2_fu_1387_p2 <= std_logic_vector(unsigned(zext_ln37_1_fu_1383_p1) + unsigned(all_weights_read_reg_1534));
    add_ln37_fu_1282_p2 <= std_logic_vector(unsigned(zext_ln37_fu_1279_p1) + unsigned(all_weights_read_reg_1534));
    add_ln47_fu_1315_p2 <= std_logic_vector(unsigned(phi_mul_load_reg_1587) + unsigned(ap_const_lv29_C00));
    add_ln48_fu_1329_p2 <= std_logic_vector(unsigned(phi_mul_load_reg_1587) + unsigned(ap_const_lv29_240C00));
    add_ln49_fu_1343_p2 <= std_logic_vector(unsigned(phi_mul_load_reg_1587) + unsigned(ap_const_lv29_480C00));
    add_ln50_fu_1357_p2 <= std_logic_vector(unsigned(phi_mul_load_reg_1587) + unsigned(ap_const_lv29_6C0C00));
    add_ln52_fu_1416_p2 <= std_logic_vector(unsigned(phi_mul_load_reg_1587) + unsigned(ap_const_lv29_901800));
    add_ln53_fu_1431_p2 <= std_logic_vector(unsigned(phi_mul_load_reg_1587) + unsigned(ap_const_lv29_1201800));
    add_ln54_fu_1446_p2 <= std_logic_vector(unsigned(phi_mul_load_reg_1587) + unsigned(ap_const_lv29_1B01800));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state100 <= ap_CS_fsm(99);
    ap_CS_fsm_state101 <= ap_CS_fsm(100);
    ap_CS_fsm_state102 <= ap_CS_fsm(101);
    ap_CS_fsm_state103 <= ap_CS_fsm(102);
    ap_CS_fsm_state104 <= ap_CS_fsm(103);
    ap_CS_fsm_state105 <= ap_CS_fsm(104);
    ap_CS_fsm_state106 <= ap_CS_fsm(105);
    ap_CS_fsm_state107 <= ap_CS_fsm(106);
    ap_CS_fsm_state118 <= ap_CS_fsm(117);
    ap_CS_fsm_state119 <= ap_CS_fsm(118);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state120 <= ap_CS_fsm(119);
    ap_CS_fsm_state121 <= ap_CS_fsm(120);
    ap_CS_fsm_state122 <= ap_CS_fsm(121);
    ap_CS_fsm_state123 <= ap_CS_fsm(122);
    ap_CS_fsm_state124 <= ap_CS_fsm(123);
    ap_CS_fsm_state125 <= ap_CS_fsm(124);
    ap_CS_fsm_state126 <= ap_CS_fsm(125);
    ap_CS_fsm_state127 <= ap_CS_fsm(126);
    ap_CS_fsm_state128 <= ap_CS_fsm(127);
    ap_CS_fsm_state129 <= ap_CS_fsm(128);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state130 <= ap_CS_fsm(129);
    ap_CS_fsm_state131 <= ap_CS_fsm(130);
    ap_CS_fsm_state132 <= ap_CS_fsm(131);
    ap_CS_fsm_state133 <= ap_CS_fsm(132);
    ap_CS_fsm_state134 <= ap_CS_fsm(133);
    ap_CS_fsm_state135 <= ap_CS_fsm(134);
    ap_CS_fsm_state136 <= ap_CS_fsm(135);
    ap_CS_fsm_state137 <= ap_CS_fsm(136);
    ap_CS_fsm_state138 <= ap_CS_fsm(137);
    ap_CS_fsm_state139 <= ap_CS_fsm(138);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state140 <= ap_CS_fsm(139);
    ap_CS_fsm_state141 <= ap_CS_fsm(140);
    ap_CS_fsm_state142 <= ap_CS_fsm(141);
    ap_CS_fsm_state143 <= ap_CS_fsm(142);
    ap_CS_fsm_state144 <= ap_CS_fsm(143);
    ap_CS_fsm_state145 <= ap_CS_fsm(144);
    ap_CS_fsm_state146 <= ap_CS_fsm(145);
    ap_CS_fsm_state147 <= ap_CS_fsm(146);
    ap_CS_fsm_state148 <= ap_CS_fsm(147);
    ap_CS_fsm_state149 <= ap_CS_fsm(148);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state150 <= ap_CS_fsm(149);
    ap_CS_fsm_state151 <= ap_CS_fsm(150);
    ap_CS_fsm_state152 <= ap_CS_fsm(151);
    ap_CS_fsm_state153 <= ap_CS_fsm(152);
    ap_CS_fsm_state154 <= ap_CS_fsm(153);
    ap_CS_fsm_state155 <= ap_CS_fsm(154);
    ap_CS_fsm_state156 <= ap_CS_fsm(155);
    ap_CS_fsm_state157 <= ap_CS_fsm(156);
    ap_CS_fsm_state158 <= ap_CS_fsm(157);
    ap_CS_fsm_state159 <= ap_CS_fsm(158);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state160 <= ap_CS_fsm(159);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_CS_fsm_state59 <= ap_CS_fsm(58);
    ap_CS_fsm_state60 <= ap_CS_fsm(59);
    ap_CS_fsm_state61 <= ap_CS_fsm(60);
    ap_CS_fsm_state62 <= ap_CS_fsm(61);
    ap_CS_fsm_state63 <= ap_CS_fsm(62);
    ap_CS_fsm_state64 <= ap_CS_fsm(63);
    ap_CS_fsm_state65 <= ap_CS_fsm(64);
    ap_CS_fsm_state66 <= ap_CS_fsm(65);
    ap_CS_fsm_state67 <= ap_CS_fsm(66);
    ap_CS_fsm_state68 <= ap_CS_fsm(67);
    ap_CS_fsm_state69 <= ap_CS_fsm(68);
    ap_CS_fsm_state70 <= ap_CS_fsm(69);
    ap_CS_fsm_state71 <= ap_CS_fsm(70);
    ap_CS_fsm_state72 <= ap_CS_fsm(71);
    ap_CS_fsm_state73 <= ap_CS_fsm(72);
    ap_CS_fsm_state74 <= ap_CS_fsm(73);
    ap_CS_fsm_state75 <= ap_CS_fsm(74);
    ap_CS_fsm_state76 <= ap_CS_fsm(75);
    ap_CS_fsm_state77 <= ap_CS_fsm(76);
    ap_CS_fsm_state78 <= ap_CS_fsm(77);
    ap_CS_fsm_state79 <= ap_CS_fsm(78);
    ap_CS_fsm_state80 <= ap_CS_fsm(79);
    ap_CS_fsm_state81 <= ap_CS_fsm(80);
    ap_CS_fsm_state82 <= ap_CS_fsm(81);
    ap_CS_fsm_state83 <= ap_CS_fsm(82);
    ap_CS_fsm_state84 <= ap_CS_fsm(83);
    ap_CS_fsm_state85 <= ap_CS_fsm(84);
    ap_CS_fsm_state86 <= ap_CS_fsm(85);
    ap_CS_fsm_state87 <= ap_CS_fsm(86);
    ap_CS_fsm_state88 <= ap_CS_fsm(87);
    ap_CS_fsm_state89 <= ap_CS_fsm(88);
    ap_CS_fsm_state90 <= ap_CS_fsm(89);
    ap_CS_fsm_state91 <= ap_CS_fsm(90);
    ap_CS_fsm_state92 <= ap_CS_fsm(91);
    ap_CS_fsm_state93 <= ap_CS_fsm(92);
    ap_CS_fsm_state94 <= ap_CS_fsm(93);
    ap_CS_fsm_state95 <= ap_CS_fsm(94);
    ap_CS_fsm_state96 <= ap_CS_fsm(95);
    ap_CS_fsm_state97 <= ap_CS_fsm(96);
    ap_CS_fsm_state98 <= ap_CS_fsm(97);
    ap_CS_fsm_state99 <= ap_CS_fsm(98);
    ap_ST_fsm_state100_blk <= ap_const_logic_0;

    ap_ST_fsm_state101_blk_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ap_done)
    begin
        if ((grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state101_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state101_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state102_blk <= ap_const_logic_0;

    ap_ST_fsm_state103_blk_assign_proc : process(ap_block_state103_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state103_on_subcall_done)) then 
            ap_ST_fsm_state103_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state103_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state104_blk <= ap_const_logic_0;

    ap_ST_fsm_state105_blk_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_ap_done)
    begin
        if ((grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state105_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state105_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state106_blk <= ap_const_logic_0;

    ap_ST_fsm_state107_blk_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_ap_done)
    begin
        if ((grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state107_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state107_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state108_blk <= ap_const_logic_0;
    ap_ST_fsm_state109_blk <= ap_const_logic_0;
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state110_blk <= ap_const_logic_0;
    ap_ST_fsm_state111_blk <= ap_const_logic_0;
    ap_ST_fsm_state112_blk <= ap_const_logic_0;
    ap_ST_fsm_state113_blk <= ap_const_logic_0;
    ap_ST_fsm_state114_blk <= ap_const_logic_0;
    ap_ST_fsm_state115_blk <= ap_const_logic_0;
    ap_ST_fsm_state116_blk <= ap_const_logic_0;
    ap_ST_fsm_state117_blk <= ap_const_logic_0;

    ap_ST_fsm_state118_blk_assign_proc : process(gmem0_0_BVALID)
    begin
        if ((gmem0_0_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state118_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state118_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state119_blk_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_ap_done)
    begin
        if ((grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state119_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state119_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state120_blk <= ap_const_logic_0;
    ap_ST_fsm_state121_blk <= ap_const_logic_0;
    ap_ST_fsm_state122_blk <= ap_const_logic_0;
    ap_ST_fsm_state123_blk <= ap_const_logic_0;
    ap_ST_fsm_state124_blk <= ap_const_logic_0;
    ap_ST_fsm_state125_blk <= ap_const_logic_0;
    ap_ST_fsm_state126_blk <= ap_const_logic_0;
    ap_ST_fsm_state127_blk <= ap_const_logic_0;
    ap_ST_fsm_state128_blk <= ap_const_logic_0;
    ap_ST_fsm_state129_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state130_blk <= ap_const_logic_0;
    ap_ST_fsm_state131_blk <= ap_const_logic_0;
    ap_ST_fsm_state132_blk <= ap_const_logic_0;
    ap_ST_fsm_state133_blk <= ap_const_logic_0;
    ap_ST_fsm_state134_blk <= ap_const_logic_0;
    ap_ST_fsm_state135_blk <= ap_const_logic_0;
    ap_ST_fsm_state136_blk <= ap_const_logic_0;
    ap_ST_fsm_state137_blk <= ap_const_logic_0;
    ap_ST_fsm_state138_blk <= ap_const_logic_0;
    ap_ST_fsm_state139_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_ap_done)
    begin
        if ((grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state140_blk <= ap_const_logic_0;
    ap_ST_fsm_state141_blk <= ap_const_logic_0;
    ap_ST_fsm_state142_blk <= ap_const_logic_0;
    ap_ST_fsm_state143_blk <= ap_const_logic_0;
    ap_ST_fsm_state144_blk <= ap_const_logic_0;
    ap_ST_fsm_state145_blk <= ap_const_logic_0;

    ap_ST_fsm_state146_blk_assign_proc : process(gmem2_0_ARREADY)
    begin
        if ((gmem2_0_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state146_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state146_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state147_blk <= ap_const_logic_0;
    ap_ST_fsm_state148_blk <= ap_const_logic_0;
    ap_ST_fsm_state149_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state150_blk <= ap_const_logic_0;
    ap_ST_fsm_state151_blk <= ap_const_logic_0;
    ap_ST_fsm_state152_blk <= ap_const_logic_0;
    ap_ST_fsm_state153_blk <= ap_const_logic_0;
    ap_ST_fsm_state154_blk <= ap_const_logic_0;
    ap_ST_fsm_state155_blk <= ap_const_logic_0;
    ap_ST_fsm_state156_blk <= ap_const_logic_0;
    ap_ST_fsm_state157_blk <= ap_const_logic_0;

    ap_ST_fsm_state158_blk_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_ap_done)
    begin
        if ((grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state158_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state158_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state159_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_ap_done)
    begin
        if ((grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state160_blk_assign_proc : process(ap_block_state160_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state160_on_subcall_done)) then 
            ap_ST_fsm_state160_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state160_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, gmem0_0_ARREADY)
    begin
        if (((gmem0_0_ARREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;

    ap_ST_fsm_state42_blk_assign_proc : process(ap_block_state42_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state42_io)) then 
            ap_ST_fsm_state42_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state42_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;

    ap_ST_fsm_state54_blk_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_ap_done)
    begin
        if ((grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state54_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state54_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state55_blk <= ap_const_logic_0;

    ap_ST_fsm_state56_blk_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_ap_done)
    begin
        if ((grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state56_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state56_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state57_blk <= ap_const_logic_0;

    ap_ST_fsm_state58_blk_assign_proc : process(ap_block_state58_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state58_on_subcall_done)) then 
            ap_ST_fsm_state58_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state58_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state59_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state60_blk_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_ap_done)
    begin
        if ((grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state60_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state60_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state61_blk_assign_proc : process(gmem0_0_AWREADY)
    begin
        if ((gmem0_0_AWREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state61_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state61_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state62_blk_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_ap_done)
    begin
        if ((grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state62_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state62_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;
    ap_ST_fsm_state66_blk <= ap_const_logic_0;
    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state69_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state70_blk <= ap_const_logic_0;
    ap_ST_fsm_state71_blk <= ap_const_logic_0;
    ap_ST_fsm_state72_blk <= ap_const_logic_0;
    ap_ST_fsm_state73_blk <= ap_const_logic_0;
    ap_ST_fsm_state74_blk <= ap_const_logic_0;
    ap_ST_fsm_state75_blk <= ap_const_logic_0;
    ap_ST_fsm_state76_blk <= ap_const_logic_0;
    ap_ST_fsm_state77_blk <= ap_const_logic_0;
    ap_ST_fsm_state78_blk <= ap_const_logic_0;
    ap_ST_fsm_state79_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state80_blk <= ap_const_logic_0;
    ap_ST_fsm_state81_blk <= ap_const_logic_0;
    ap_ST_fsm_state82_blk <= ap_const_logic_0;
    ap_ST_fsm_state83_blk <= ap_const_logic_0;
    ap_ST_fsm_state84_blk <= ap_const_logic_0;
    ap_ST_fsm_state85_blk <= ap_const_logic_0;
    ap_ST_fsm_state86_blk <= ap_const_logic_0;
    ap_ST_fsm_state87_blk <= ap_const_logic_0;
    ap_ST_fsm_state88_blk <= ap_const_logic_0;

    ap_ST_fsm_state89_blk_assign_proc : process(gmem2_0_ARREADY)
    begin
        if ((gmem2_0_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state89_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state89_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state90_blk <= ap_const_logic_0;
    ap_ST_fsm_state91_blk <= ap_const_logic_0;
    ap_ST_fsm_state92_blk <= ap_const_logic_0;
    ap_ST_fsm_state93_blk <= ap_const_logic_0;
    ap_ST_fsm_state94_blk <= ap_const_logic_0;
    ap_ST_fsm_state95_blk <= ap_const_logic_0;
    ap_ST_fsm_state96_blk <= ap_const_logic_0;
    ap_ST_fsm_state97_blk <= ap_const_logic_0;
    ap_ST_fsm_state98_blk <= ap_const_logic_0;
    ap_ST_fsm_state99_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state103_on_subcall_done_assign_proc : process(ap_sync_reg_grp_FFN_1_fu_841_ap_ready, ap_sync_reg_grp_FFN_1_fu_841_ap_done)
    begin
                ap_block_state103_on_subcall_done <= ((ap_sync_reg_grp_FFN_1_fu_841_ap_ready and ap_sync_reg_grp_FFN_1_fu_841_ap_done) = ap_const_logic_0);
    end process;


    ap_block_state160_on_subcall_done_assign_proc : process(ap_sync_reg_grp_matmul_1_fu_1093_ap_ready, ap_sync_reg_grp_matmul_1_fu_1093_ap_done)
    begin
                ap_block_state160_on_subcall_done <= ((ap_sync_reg_grp_matmul_1_fu_1093_ap_ready and ap_sync_reg_grp_matmul_1_fu_1093_ap_done) = ap_const_logic_0);
    end process;


    ap_block_state42_io_assign_proc : process(gmem0_0_ARREADY, gmem2_0_ARREADY)
    begin
                ap_block_state42_io <= ((gmem2_0_ARREADY = ap_const_logic_0) or (gmem0_0_ARREADY = ap_const_logic_0));
    end process;


    ap_block_state58_on_subcall_done_assign_proc : process(ap_sync_reg_grp_kernel_mhsa_1_fu_643_ap_ready, ap_sync_reg_grp_kernel_mhsa_1_fu_643_ap_done)
    begin
                ap_block_state58_on_subcall_done <= ((ap_sync_reg_grp_kernel_mhsa_1_fu_643_ap_ready and ap_sync_reg_grp_kernel_mhsa_1_fu_643_ap_done) = ap_const_logic_0);
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state160, ap_block_state160_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state160_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state160))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state160, ap_block_state160_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state160_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state160))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_grp_FFN_1_fu_841_ap_ready <= (grp_FFN_1_fu_841_ap_ready or ap_sync_reg_grp_FFN_1_fu_841_ap_ready);
    ap_sync_grp_kernel_mhsa_1_fu_643_ap_ready <= (grp_kernel_mhsa_1_fu_643_ap_ready or ap_sync_reg_grp_kernel_mhsa_1_fu_643_ap_ready);
    ap_sync_grp_matmul_1_fu_1093_ap_ready <= (grp_matmul_1_fu_1093_ap_ready or ap_sync_reg_grp_matmul_1_fu_1093_ap_ready);

    current_token_19_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_19_address0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_19_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_19_address0, grp_kernel_mhsa_1_fu_643_current_token_19_address0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_19_address0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_19_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_19_address0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            current_token_19_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            current_token_19_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            current_token_19_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_19_address0 <= grp_kernel_mhsa_1_fu_643_current_token_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            current_token_19_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            current_token_19_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_token_19_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_19_address0;
        else 
            current_token_19_address0 <= "XXXXXX";
        end if; 
    end process;


    current_token_19_address1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_19_address1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_19_address1, grp_kernel_mhsa_1_fu_643_current_token_19_address1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_19_address1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_19_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_19_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_19_address1 <= grp_kernel_mhsa_1_fu_643_current_token_19_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_19_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_19_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_19_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_19_address1;
        else 
            current_token_19_address1 <= "XXXXXX";
        end if; 
    end process;


    current_token_19_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_19_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_19_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_19_ce0, grp_kernel_mhsa_1_fu_643_current_token_19_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_19_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_19_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_19_ce0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            current_token_19_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            current_token_19_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            current_token_19_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_19_ce0 <= grp_kernel_mhsa_1_fu_643_current_token_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            current_token_19_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            current_token_19_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_token_19_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_19_ce0;
        else 
            current_token_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    current_token_19_ce1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_19_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_19_ce1, grp_kernel_mhsa_1_fu_643_current_token_19_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_19_ce1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_19_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_19_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_19_ce1 <= grp_kernel_mhsa_1_fu_643_current_token_19_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_19_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_19_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_19_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_19_ce1;
        else 
            current_token_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    current_token_19_d1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_19_d1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_19_d1, grp_kernel_mhsa_1_fu_643_current_token_19_d1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_19_d1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_19_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_19_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_19_d1 <= grp_kernel_mhsa_1_fu_643_current_token_19_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_19_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_19_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_19_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_19_d1;
        else 
            current_token_19_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    current_token_19_we1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_19_we1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_19_we1, grp_kernel_mhsa_1_fu_643_current_token_19_we1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_19_we1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_19_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_19_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_19_we1 <= grp_kernel_mhsa_1_fu_643_current_token_19_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_19_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_19_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_19_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_19_we1;
        else 
            current_token_19_we1 <= ap_const_logic_0;
        end if; 
    end process;


    current_token_20_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_20_address0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_20_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_20_address0, grp_kernel_mhsa_1_fu_643_current_token_20_address0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_20_address0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_20_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_20_address0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            current_token_20_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            current_token_20_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            current_token_20_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_20_address0 <= grp_kernel_mhsa_1_fu_643_current_token_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            current_token_20_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            current_token_20_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_token_20_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_20_address0;
        else 
            current_token_20_address0 <= "XXXXXX";
        end if; 
    end process;


    current_token_20_address1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_20_address1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_20_address1, grp_kernel_mhsa_1_fu_643_current_token_20_address1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_20_address1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_20_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_20_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_20_address1 <= grp_kernel_mhsa_1_fu_643_current_token_20_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_20_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_20_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_20_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_20_address1;
        else 
            current_token_20_address1 <= "XXXXXX";
        end if; 
    end process;


    current_token_20_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_20_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_20_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_20_ce0, grp_kernel_mhsa_1_fu_643_current_token_20_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_20_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_20_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_20_ce0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            current_token_20_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            current_token_20_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            current_token_20_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_20_ce0 <= grp_kernel_mhsa_1_fu_643_current_token_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            current_token_20_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            current_token_20_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_token_20_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_20_ce0;
        else 
            current_token_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    current_token_20_ce1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_20_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_20_ce1, grp_kernel_mhsa_1_fu_643_current_token_20_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_20_ce1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_20_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_20_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_20_ce1 <= grp_kernel_mhsa_1_fu_643_current_token_20_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_20_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_20_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_20_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_20_ce1;
        else 
            current_token_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    current_token_20_d1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_20_d1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_20_d1, grp_kernel_mhsa_1_fu_643_current_token_20_d1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_20_d1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_20_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_20_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_20_d1 <= grp_kernel_mhsa_1_fu_643_current_token_20_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_20_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_20_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_20_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_20_d1;
        else 
            current_token_20_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    current_token_20_we1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_20_we1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_20_we1, grp_kernel_mhsa_1_fu_643_current_token_20_we1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_20_we1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_20_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_20_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_20_we1 <= grp_kernel_mhsa_1_fu_643_current_token_20_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_20_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_20_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_20_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_20_we1;
        else 
            current_token_20_we1 <= ap_const_logic_0;
        end if; 
    end process;


    current_token_21_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_21_address0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_21_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_21_address0, grp_kernel_mhsa_1_fu_643_current_token_21_address0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_21_address0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_21_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_21_address0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            current_token_21_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            current_token_21_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            current_token_21_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_21_address0 <= grp_kernel_mhsa_1_fu_643_current_token_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            current_token_21_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            current_token_21_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_token_21_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_21_address0;
        else 
            current_token_21_address0 <= "XXXXXX";
        end if; 
    end process;


    current_token_21_address1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_21_address1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_21_address1, grp_kernel_mhsa_1_fu_643_current_token_21_address1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_21_address1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_21_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_21_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_21_address1 <= grp_kernel_mhsa_1_fu_643_current_token_21_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_21_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_21_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_21_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_21_address1;
        else 
            current_token_21_address1 <= "XXXXXX";
        end if; 
    end process;


    current_token_21_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_21_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_21_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_21_ce0, grp_kernel_mhsa_1_fu_643_current_token_21_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_21_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_21_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_21_ce0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            current_token_21_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            current_token_21_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            current_token_21_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_21_ce0 <= grp_kernel_mhsa_1_fu_643_current_token_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            current_token_21_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            current_token_21_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_token_21_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_21_ce0;
        else 
            current_token_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    current_token_21_ce1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_21_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_21_ce1, grp_kernel_mhsa_1_fu_643_current_token_21_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_21_ce1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_21_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_21_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_21_ce1 <= grp_kernel_mhsa_1_fu_643_current_token_21_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_21_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_21_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_21_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_21_ce1;
        else 
            current_token_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    current_token_21_d1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_21_d1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_21_d1, grp_kernel_mhsa_1_fu_643_current_token_21_d1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_21_d1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_21_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_21_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_21_d1 <= grp_kernel_mhsa_1_fu_643_current_token_21_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_21_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_21_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_21_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_21_d1;
        else 
            current_token_21_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    current_token_21_we1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_21_we1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_21_we1, grp_kernel_mhsa_1_fu_643_current_token_21_we1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_21_we1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_21_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_21_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_21_we1 <= grp_kernel_mhsa_1_fu_643_current_token_21_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_21_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_21_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_21_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_21_we1;
        else 
            current_token_21_we1 <= ap_const_logic_0;
        end if; 
    end process;


    current_token_22_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_22_address0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_22_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_22_address0, grp_kernel_mhsa_1_fu_643_current_token_22_address0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_22_address0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_22_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_22_address0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            current_token_22_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            current_token_22_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            current_token_22_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_22_address0 <= grp_kernel_mhsa_1_fu_643_current_token_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            current_token_22_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            current_token_22_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_token_22_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_22_address0;
        else 
            current_token_22_address0 <= "XXXXXX";
        end if; 
    end process;


    current_token_22_address1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_22_address1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_22_address1, grp_kernel_mhsa_1_fu_643_current_token_22_address1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_22_address1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_22_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_22_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_22_address1 <= grp_kernel_mhsa_1_fu_643_current_token_22_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_22_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_22_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_22_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_22_address1;
        else 
            current_token_22_address1 <= "XXXXXX";
        end if; 
    end process;


    current_token_22_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_22_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_22_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_22_ce0, grp_kernel_mhsa_1_fu_643_current_token_22_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_22_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_22_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_22_ce0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            current_token_22_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            current_token_22_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            current_token_22_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_22_ce0 <= grp_kernel_mhsa_1_fu_643_current_token_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            current_token_22_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            current_token_22_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_token_22_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_22_ce0;
        else 
            current_token_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    current_token_22_ce1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_22_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_22_ce1, grp_kernel_mhsa_1_fu_643_current_token_22_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_22_ce1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_22_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_22_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_22_ce1 <= grp_kernel_mhsa_1_fu_643_current_token_22_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_22_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_22_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_22_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_22_ce1;
        else 
            current_token_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    current_token_22_d1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_22_d1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_22_d1, grp_kernel_mhsa_1_fu_643_current_token_22_d1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_22_d1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_22_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_22_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_22_d1 <= grp_kernel_mhsa_1_fu_643_current_token_22_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_22_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_22_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_22_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_22_d1;
        else 
            current_token_22_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    current_token_22_we1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_22_we1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_22_we1, grp_kernel_mhsa_1_fu_643_current_token_22_we1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_22_we1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_22_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_22_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_22_we1 <= grp_kernel_mhsa_1_fu_643_current_token_22_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_22_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_22_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_22_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_22_we1;
        else 
            current_token_22_we1 <= ap_const_logic_0;
        end if; 
    end process;


    current_token_23_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_23_address0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_23_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_23_address0, grp_kernel_mhsa_1_fu_643_current_token_23_address0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_23_address0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_23_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_23_address0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            current_token_23_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            current_token_23_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            current_token_23_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_23_address0 <= grp_kernel_mhsa_1_fu_643_current_token_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            current_token_23_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            current_token_23_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_token_23_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_23_address0;
        else 
            current_token_23_address0 <= "XXXXXX";
        end if; 
    end process;


    current_token_23_address1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_23_address1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_23_address1, grp_kernel_mhsa_1_fu_643_current_token_23_address1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_23_address1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_23_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_23_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_23_address1 <= grp_kernel_mhsa_1_fu_643_current_token_23_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_23_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_23_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_23_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_23_address1;
        else 
            current_token_23_address1 <= "XXXXXX";
        end if; 
    end process;


    current_token_23_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_23_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_23_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_23_ce0, grp_kernel_mhsa_1_fu_643_current_token_23_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_23_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_23_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_23_ce0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            current_token_23_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            current_token_23_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            current_token_23_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_23_ce0 <= grp_kernel_mhsa_1_fu_643_current_token_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            current_token_23_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            current_token_23_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_token_23_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_23_ce0;
        else 
            current_token_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    current_token_23_ce1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_23_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_23_ce1, grp_kernel_mhsa_1_fu_643_current_token_23_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_23_ce1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_23_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_23_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_23_ce1 <= grp_kernel_mhsa_1_fu_643_current_token_23_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_23_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_23_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_23_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_23_ce1;
        else 
            current_token_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    current_token_23_d1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_23_d1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_23_d1, grp_kernel_mhsa_1_fu_643_current_token_23_d1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_23_d1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_23_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_23_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_23_d1 <= grp_kernel_mhsa_1_fu_643_current_token_23_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_23_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_23_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_23_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_23_d1;
        else 
            current_token_23_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    current_token_23_we1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_23_we1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_23_we1, grp_kernel_mhsa_1_fu_643_current_token_23_we1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_23_we1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_23_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_23_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_23_we1 <= grp_kernel_mhsa_1_fu_643_current_token_23_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_23_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_23_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_23_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_23_we1;
        else 
            current_token_23_we1 <= ap_const_logic_0;
        end if; 
    end process;


    current_token_24_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_24_address0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_24_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_24_address0, grp_kernel_mhsa_1_fu_643_current_token_24_address0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_24_address0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_24_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_24_address0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            current_token_24_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            current_token_24_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            current_token_24_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_24_address0 <= grp_kernel_mhsa_1_fu_643_current_token_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            current_token_24_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            current_token_24_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_token_24_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_24_address0;
        else 
            current_token_24_address0 <= "XXXXXX";
        end if; 
    end process;


    current_token_24_address1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_24_address1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_24_address1, grp_kernel_mhsa_1_fu_643_current_token_24_address1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_24_address1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_24_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_24_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_24_address1 <= grp_kernel_mhsa_1_fu_643_current_token_24_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_24_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_24_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_24_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_24_address1;
        else 
            current_token_24_address1 <= "XXXXXX";
        end if; 
    end process;


    current_token_24_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_24_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_24_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_24_ce0, grp_kernel_mhsa_1_fu_643_current_token_24_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_24_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_24_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_24_ce0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            current_token_24_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            current_token_24_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            current_token_24_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_24_ce0 <= grp_kernel_mhsa_1_fu_643_current_token_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            current_token_24_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            current_token_24_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_token_24_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_24_ce0;
        else 
            current_token_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    current_token_24_ce1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_24_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_24_ce1, grp_kernel_mhsa_1_fu_643_current_token_24_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_24_ce1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_24_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_24_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_24_ce1 <= grp_kernel_mhsa_1_fu_643_current_token_24_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_24_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_24_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_24_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_24_ce1;
        else 
            current_token_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    current_token_24_d1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_24_d1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_24_d1, grp_kernel_mhsa_1_fu_643_current_token_24_d1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_24_d1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_24_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_24_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_24_d1 <= grp_kernel_mhsa_1_fu_643_current_token_24_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_24_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_24_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_24_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_24_d1;
        else 
            current_token_24_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    current_token_24_we1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_24_we1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_24_we1, grp_kernel_mhsa_1_fu_643_current_token_24_we1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_24_we1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_24_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_24_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_24_we1 <= grp_kernel_mhsa_1_fu_643_current_token_24_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_24_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_24_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_24_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_24_we1;
        else 
            current_token_24_we1 <= ap_const_logic_0;
        end if; 
    end process;


    current_token_25_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_25_address0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_25_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_25_address0, grp_kernel_mhsa_1_fu_643_current_token_25_address0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_25_address0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_25_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_25_address0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            current_token_25_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            current_token_25_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            current_token_25_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_25_address0 <= grp_kernel_mhsa_1_fu_643_current_token_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            current_token_25_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            current_token_25_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_token_25_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_25_address0;
        else 
            current_token_25_address0 <= "XXXXXX";
        end if; 
    end process;


    current_token_25_address1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_25_address1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_25_address1, grp_kernel_mhsa_1_fu_643_current_token_25_address1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_25_address1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_25_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_25_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_25_address1 <= grp_kernel_mhsa_1_fu_643_current_token_25_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_25_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_25_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_25_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_25_address1;
        else 
            current_token_25_address1 <= "XXXXXX";
        end if; 
    end process;


    current_token_25_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_25_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_25_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_25_ce0, grp_kernel_mhsa_1_fu_643_current_token_25_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_25_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_25_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_25_ce0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            current_token_25_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            current_token_25_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            current_token_25_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_25_ce0 <= grp_kernel_mhsa_1_fu_643_current_token_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            current_token_25_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            current_token_25_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_token_25_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_25_ce0;
        else 
            current_token_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    current_token_25_ce1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_25_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_25_ce1, grp_kernel_mhsa_1_fu_643_current_token_25_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_25_ce1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_25_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_25_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_25_ce1 <= grp_kernel_mhsa_1_fu_643_current_token_25_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_25_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_25_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_25_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_25_ce1;
        else 
            current_token_25_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    current_token_25_d1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_25_d1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_25_d1, grp_kernel_mhsa_1_fu_643_current_token_25_d1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_25_d1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_25_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_25_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_25_d1 <= grp_kernel_mhsa_1_fu_643_current_token_25_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_25_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_25_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_25_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_25_d1;
        else 
            current_token_25_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    current_token_25_we1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_25_we1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_25_we1, grp_kernel_mhsa_1_fu_643_current_token_25_we1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_25_we1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_25_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_25_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_25_we1 <= grp_kernel_mhsa_1_fu_643_current_token_25_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_25_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_25_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_25_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_25_we1;
        else 
            current_token_25_we1 <= ap_const_logic_0;
        end if; 
    end process;


    current_token_26_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_26_address0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_26_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_26_address0, grp_kernel_mhsa_1_fu_643_current_token_26_address0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_26_address0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_26_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_26_address0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            current_token_26_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            current_token_26_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            current_token_26_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_26_address0 <= grp_kernel_mhsa_1_fu_643_current_token_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            current_token_26_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            current_token_26_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_token_26_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_26_address0;
        else 
            current_token_26_address0 <= "XXXXXX";
        end if; 
    end process;


    current_token_26_address1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_26_address1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_26_address1, grp_kernel_mhsa_1_fu_643_current_token_26_address1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_26_address1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_26_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_26_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_26_address1 <= grp_kernel_mhsa_1_fu_643_current_token_26_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_26_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_26_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_26_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_26_address1;
        else 
            current_token_26_address1 <= "XXXXXX";
        end if; 
    end process;


    current_token_26_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_26_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_26_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_26_ce0, grp_kernel_mhsa_1_fu_643_current_token_26_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_26_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_26_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_26_ce0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            current_token_26_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            current_token_26_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            current_token_26_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_26_ce0 <= grp_kernel_mhsa_1_fu_643_current_token_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            current_token_26_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            current_token_26_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_token_26_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_26_ce0;
        else 
            current_token_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    current_token_26_ce1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_26_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_26_ce1, grp_kernel_mhsa_1_fu_643_current_token_26_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_26_ce1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_26_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_26_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_26_ce1 <= grp_kernel_mhsa_1_fu_643_current_token_26_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_26_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_26_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_26_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_26_ce1;
        else 
            current_token_26_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    current_token_26_d1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_26_d1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_26_d1, grp_kernel_mhsa_1_fu_643_current_token_26_d1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_26_d1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_26_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_26_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_26_d1 <= grp_kernel_mhsa_1_fu_643_current_token_26_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_26_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_26_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_26_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_26_d1;
        else 
            current_token_26_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    current_token_26_we1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_26_we1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_26_we1, grp_kernel_mhsa_1_fu_643_current_token_26_we1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_26_we1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_26_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_26_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_26_we1 <= grp_kernel_mhsa_1_fu_643_current_token_26_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_26_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_26_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_26_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_26_we1;
        else 
            current_token_26_we1 <= ap_const_logic_0;
        end if; 
    end process;


    current_token_27_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_27_address0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_27_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_27_address0, grp_kernel_mhsa_1_fu_643_current_token_27_address0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_27_address0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_27_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_27_address0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            current_token_27_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            current_token_27_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            current_token_27_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_27_address0 <= grp_kernel_mhsa_1_fu_643_current_token_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            current_token_27_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            current_token_27_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_token_27_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_27_address0;
        else 
            current_token_27_address0 <= "XXXXXX";
        end if; 
    end process;


    current_token_27_address1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_27_address1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_27_address1, grp_kernel_mhsa_1_fu_643_current_token_27_address1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_27_address1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_27_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_27_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_27_address1 <= grp_kernel_mhsa_1_fu_643_current_token_27_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_27_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_27_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_27_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_27_address1;
        else 
            current_token_27_address1 <= "XXXXXX";
        end if; 
    end process;


    current_token_27_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_27_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_27_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_27_ce0, grp_kernel_mhsa_1_fu_643_current_token_27_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_27_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_27_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_27_ce0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            current_token_27_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            current_token_27_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            current_token_27_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_27_ce0 <= grp_kernel_mhsa_1_fu_643_current_token_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            current_token_27_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            current_token_27_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_token_27_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_27_ce0;
        else 
            current_token_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    current_token_27_ce1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_27_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_27_ce1, grp_kernel_mhsa_1_fu_643_current_token_27_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_27_ce1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_27_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_27_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_27_ce1 <= grp_kernel_mhsa_1_fu_643_current_token_27_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_27_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_27_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_27_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_27_ce1;
        else 
            current_token_27_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    current_token_27_d1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_27_d1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_27_d1, grp_kernel_mhsa_1_fu_643_current_token_27_d1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_27_d1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_27_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_27_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_27_d1 <= grp_kernel_mhsa_1_fu_643_current_token_27_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_27_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_27_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_27_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_27_d1;
        else 
            current_token_27_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    current_token_27_we1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_27_we1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_27_we1, grp_kernel_mhsa_1_fu_643_current_token_27_we1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_27_we1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_27_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_27_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_27_we1 <= grp_kernel_mhsa_1_fu_643_current_token_27_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_27_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_27_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_27_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_27_we1;
        else 
            current_token_27_we1 <= ap_const_logic_0;
        end if; 
    end process;


    current_token_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_address0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_address0, grp_kernel_mhsa_1_fu_643_current_token_address0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_address0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_address0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            current_token_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            current_token_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            current_token_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_address0 <= grp_kernel_mhsa_1_fu_643_current_token_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            current_token_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            current_token_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_token_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_address0;
        else 
            current_token_address0 <= "XXXXXX";
        end if; 
    end process;


    current_token_address1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_address1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_address1, grp_kernel_mhsa_1_fu_643_current_token_address1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_address1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_address1 <= grp_kernel_mhsa_1_fu_643_current_token_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_address1;
        else 
            current_token_address1 <= "XXXXXX";
        end if; 
    end process;


    current_token_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_ce0, grp_kernel_mhsa_1_fu_643_current_token_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_ce0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            current_token_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_current_token_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            current_token_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_current_token_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            current_token_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_current_token_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_ce0 <= grp_kernel_mhsa_1_fu_643_current_token_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            current_token_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_current_token_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            current_token_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_current_token_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            current_token_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_current_token_ce0;
        else 
            current_token_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    current_token_ce1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_ce1, grp_kernel_mhsa_1_fu_643_current_token_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_ce1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_ce1 <= grp_kernel_mhsa_1_fu_643_current_token_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_ce1;
        else 
            current_token_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    current_token_d1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_d1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_d1, grp_kernel_mhsa_1_fu_643_current_token_d1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_d1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_d1 <= grp_kernel_mhsa_1_fu_643_current_token_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_d1;
        else 
            current_token_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    current_token_we1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_we1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_we1, grp_kernel_mhsa_1_fu_643_current_token_we1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_we1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            current_token_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_current_token_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            current_token_we1 <= grp_kernel_mhsa_1_fu_643_current_token_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            current_token_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_current_token_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            current_token_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_current_token_we1;
        else 
            current_token_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ffn_input_44_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_44_address0, grp_FFN_1_fu_841_ffn_input_44_address0, ap_CS_fsm_state101, ap_CS_fsm_state103)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            ffn_input_44_address0 <= grp_FFN_1_fu_841_ffn_input_44_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            ffn_input_44_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_44_address0;
        else 
            ffn_input_44_address0 <= "XXXXXXX";
        end if; 
    end process;


    ffn_input_44_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_44_ce0, grp_FFN_1_fu_841_ffn_input_44_ce0, ap_CS_fsm_state101, ap_CS_fsm_state103)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            ffn_input_44_ce0 <= grp_FFN_1_fu_841_ffn_input_44_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            ffn_input_44_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_44_ce0;
        else 
            ffn_input_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ffn_input_44_we0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_44_we0, ap_CS_fsm_state101)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            ffn_input_44_we0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_44_we0;
        else 
            ffn_input_44_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ffn_input_45_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_45_address0, grp_FFN_1_fu_841_ffn_input_45_address0, ap_CS_fsm_state101, ap_CS_fsm_state103)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            ffn_input_45_address0 <= grp_FFN_1_fu_841_ffn_input_45_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            ffn_input_45_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_45_address0;
        else 
            ffn_input_45_address0 <= "XXXXXXX";
        end if; 
    end process;


    ffn_input_45_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_45_ce0, grp_FFN_1_fu_841_ffn_input_45_ce0, ap_CS_fsm_state101, ap_CS_fsm_state103)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            ffn_input_45_ce0 <= grp_FFN_1_fu_841_ffn_input_45_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            ffn_input_45_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_45_ce0;
        else 
            ffn_input_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ffn_input_45_we0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_45_we0, ap_CS_fsm_state101)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            ffn_input_45_we0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_45_we0;
        else 
            ffn_input_45_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ffn_input_46_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_46_address0, grp_FFN_1_fu_841_ffn_input_46_address0, ap_CS_fsm_state101, ap_CS_fsm_state103)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            ffn_input_46_address0 <= grp_FFN_1_fu_841_ffn_input_46_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            ffn_input_46_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_46_address0;
        else 
            ffn_input_46_address0 <= "XXXXXXX";
        end if; 
    end process;


    ffn_input_46_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_46_ce0, grp_FFN_1_fu_841_ffn_input_46_ce0, ap_CS_fsm_state101, ap_CS_fsm_state103)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            ffn_input_46_ce0 <= grp_FFN_1_fu_841_ffn_input_46_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            ffn_input_46_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_46_ce0;
        else 
            ffn_input_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ffn_input_46_we0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_46_we0, ap_CS_fsm_state101)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            ffn_input_46_we0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_46_we0;
        else 
            ffn_input_46_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ffn_input_47_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_47_address0, grp_FFN_1_fu_841_ffn_input_47_address0, ap_CS_fsm_state101, ap_CS_fsm_state103)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            ffn_input_47_address0 <= grp_FFN_1_fu_841_ffn_input_47_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            ffn_input_47_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_47_address0;
        else 
            ffn_input_47_address0 <= "XXXXXXX";
        end if; 
    end process;


    ffn_input_47_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_47_ce0, grp_FFN_1_fu_841_ffn_input_47_ce0, ap_CS_fsm_state101, ap_CS_fsm_state103)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            ffn_input_47_ce0 <= grp_FFN_1_fu_841_ffn_input_47_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            ffn_input_47_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_47_ce0;
        else 
            ffn_input_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ffn_input_47_we0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_47_we0, ap_CS_fsm_state101)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            ffn_input_47_we0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_47_we0;
        else 
            ffn_input_47_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ffn_input_48_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_48_address0, grp_FFN_1_fu_841_ffn_input_48_address0, ap_CS_fsm_state101, ap_CS_fsm_state103)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            ffn_input_48_address0 <= grp_FFN_1_fu_841_ffn_input_48_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            ffn_input_48_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_48_address0;
        else 
            ffn_input_48_address0 <= "XXXXXXX";
        end if; 
    end process;


    ffn_input_48_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_48_ce0, grp_FFN_1_fu_841_ffn_input_48_ce0, ap_CS_fsm_state101, ap_CS_fsm_state103)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            ffn_input_48_ce0 <= grp_FFN_1_fu_841_ffn_input_48_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            ffn_input_48_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_48_ce0;
        else 
            ffn_input_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ffn_input_48_we0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_48_we0, ap_CS_fsm_state101)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            ffn_input_48_we0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_48_we0;
        else 
            ffn_input_48_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ffn_input_49_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_49_address0, grp_FFN_1_fu_841_ffn_input_49_address0, ap_CS_fsm_state101, ap_CS_fsm_state103)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            ffn_input_49_address0 <= grp_FFN_1_fu_841_ffn_input_49_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            ffn_input_49_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_49_address0;
        else 
            ffn_input_49_address0 <= "XXXXXXX";
        end if; 
    end process;


    ffn_input_49_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_49_ce0, grp_FFN_1_fu_841_ffn_input_49_ce0, ap_CS_fsm_state101, ap_CS_fsm_state103)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            ffn_input_49_ce0 <= grp_FFN_1_fu_841_ffn_input_49_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            ffn_input_49_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_49_ce0;
        else 
            ffn_input_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ffn_input_49_we0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_49_we0, ap_CS_fsm_state101)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            ffn_input_49_we0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_49_we0;
        else 
            ffn_input_49_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ffn_input_50_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_50_address0, grp_FFN_1_fu_841_ffn_input_50_address0, ap_CS_fsm_state101, ap_CS_fsm_state103)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            ffn_input_50_address0 <= grp_FFN_1_fu_841_ffn_input_50_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            ffn_input_50_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_50_address0;
        else 
            ffn_input_50_address0 <= "XXXXXXX";
        end if; 
    end process;


    ffn_input_50_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_50_ce0, grp_FFN_1_fu_841_ffn_input_50_ce0, ap_CS_fsm_state101, ap_CS_fsm_state103)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            ffn_input_50_ce0 <= grp_FFN_1_fu_841_ffn_input_50_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            ffn_input_50_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_50_ce0;
        else 
            ffn_input_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ffn_input_50_we0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_50_we0, ap_CS_fsm_state101)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            ffn_input_50_we0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_50_we0;
        else 
            ffn_input_50_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ffn_input_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_address0, grp_FFN_1_fu_841_ffn_input_address0, ap_CS_fsm_state101, ap_CS_fsm_state103)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            ffn_input_address0 <= grp_FFN_1_fu_841_ffn_input_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            ffn_input_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_address0;
        else 
            ffn_input_address0 <= "XXXXXXX";
        end if; 
    end process;


    ffn_input_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_ce0, grp_FFN_1_fu_841_ffn_input_ce0, ap_CS_fsm_state101, ap_CS_fsm_state103)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            ffn_input_ce0 <= grp_FFN_1_fu_841_ffn_input_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            ffn_input_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_ce0;
        else 
            ffn_input_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ffn_input_we0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_we0, ap_CS_fsm_state101)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            ffn_input_we0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ffn_input_we0;
        else 
            ffn_input_we0 <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_0_ARADDR_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state42, gmem0_addr_reg_1579, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_ARADDR, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_ARADDR, gmem0_0_ARREADY, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state59, ap_CS_fsm_state60, sext_ln100_fu_1213_p1, ap_block_state42_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state42_io) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
            gmem0_0_ARADDR <= gmem0_addr_reg_1579;
        elsif ((not(((gmem0_0_ARREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            gmem0_0_ARADDR <= sext_ln100_fu_1213_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state59))) then 
            gmem0_0_ARADDR <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem0_0_ARADDR <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_ARADDR;
        else 
            gmem0_0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem0_0_ARLEN_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state42, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_ARLEN, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_ARLEN, gmem0_0_ARREADY, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state59, ap_CS_fsm_state60, ap_block_state42_io)
    begin
        if ((((ap_const_boolean_0 = ap_block_state42_io) and (ap_const_logic_1 = ap_CS_fsm_state42)) or (not(((gmem0_0_ARREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            gmem0_0_ARLEN <= ap_const_lv64_300(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state59))) then 
            gmem0_0_ARLEN <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem0_0_ARLEN <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_ARLEN;
        else 
            gmem0_0_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem0_0_ARVALID_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state42, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_ARVALID, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_ARVALID, gmem0_0_ARREADY, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state59, ap_CS_fsm_state60, ap_block_state42_io)
    begin
        if ((((ap_const_boolean_0 = ap_block_state42_io) and (ap_const_logic_1 = ap_CS_fsm_state42)) or (not(((gmem0_0_ARREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            gmem0_0_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state59))) then 
            gmem0_0_ARVALID <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem0_0_ARVALID <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_ARVALID;
        else 
            gmem0_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_0_AWADDR_assign_proc : process(ap_CS_fsm_state61, gmem0_addr_reg_1579, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_AWADDR, gmem0_0_AWREADY, ap_CS_fsm_state106, ap_CS_fsm_state107)
    begin
        if (((gmem0_0_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            gmem0_0_AWADDR <= gmem0_addr_reg_1579;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state107) or (ap_const_logic_1 = ap_CS_fsm_state106))) then 
            gmem0_0_AWADDR <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_AWADDR;
        else 
            gmem0_0_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem0_0_AWLEN_assign_proc : process(ap_CS_fsm_state61, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_AWLEN, gmem0_0_AWREADY, ap_CS_fsm_state106, ap_CS_fsm_state107)
    begin
        if (((gmem0_0_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            gmem0_0_AWLEN <= ap_const_lv64_300(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state107) or (ap_const_logic_1 = ap_CS_fsm_state106))) then 
            gmem0_0_AWLEN <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_AWLEN;
        else 
            gmem0_0_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem0_0_AWVALID_assign_proc : process(ap_CS_fsm_state61, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_AWVALID, gmem0_0_AWREADY, ap_CS_fsm_state106, ap_CS_fsm_state107)
    begin
        if (((gmem0_0_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            gmem0_0_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state107) or (ap_const_logic_1 = ap_CS_fsm_state106))) then 
            gmem0_0_AWVALID <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_AWVALID;
        else 
            gmem0_0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_0_BREADY_assign_proc : process(ap_CS_fsm_state118, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_BREADY, gmem0_0_BVALID, ap_CS_fsm_state106, ap_CS_fsm_state107)
    begin
        if (((gmem0_0_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state118))) then 
            gmem0_0_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state107) or (ap_const_logic_1 = ap_CS_fsm_state106))) then 
            gmem0_0_BREADY <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_BREADY;
        else 
            gmem0_0_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_0_RREADY_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_RREADY, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_RREADY, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state59, ap_CS_fsm_state60)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state59))) then 
            gmem0_0_RREADY <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_m_axi_gmem0_0_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem0_0_RREADY <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_m_axi_gmem0_0_RREADY;
        else 
            gmem0_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_0_WVALID_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_WVALID, ap_CS_fsm_state106, ap_CS_fsm_state107)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state107) or (ap_const_logic_1 = ap_CS_fsm_state106))) then 
            gmem0_0_WVALID <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_m_axi_gmem0_0_WVALID;
        else 
            gmem0_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_blk_n_AR_assign_proc : process(ap_start, ap_CS_fsm_state1, m_axi_gmem0_ARREADY, ap_CS_fsm_state42)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            gmem0_blk_n_AR <= m_axi_gmem0_ARREADY;
        else 
            gmem0_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem0_blk_n_AW_assign_proc : process(m_axi_gmem0_AWREADY, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            gmem0_blk_n_AW <= m_axi_gmem0_AWREADY;
        else 
            gmem0_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem0_blk_n_B_assign_proc : process(m_axi_gmem0_BVALID, ap_CS_fsm_state118)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            gmem0_blk_n_B <= m_axi_gmem0_BVALID;
        else 
            gmem0_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    gmem1_0_AWVALID_assign_proc : process(ap_CS_fsm_state159, grp_matmul_1_fu_1093_m_axi_gmem1_0_AWVALID, ap_CS_fsm_state160)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state160) or (ap_const_logic_1 = ap_CS_fsm_state159))) then 
            gmem1_0_AWVALID <= grp_matmul_1_fu_1093_m_axi_gmem1_0_AWVALID;
        else 
            gmem1_0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem1_0_BREADY_assign_proc : process(ap_CS_fsm_state159, grp_matmul_1_fu_1093_m_axi_gmem1_0_BREADY, ap_CS_fsm_state160)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state160) or (ap_const_logic_1 = ap_CS_fsm_state159))) then 
            gmem1_0_BREADY <= grp_matmul_1_fu_1093_m_axi_gmem1_0_BREADY;
        else 
            gmem1_0_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem1_0_WVALID_assign_proc : process(ap_CS_fsm_state159, grp_matmul_1_fu_1093_m_axi_gmem1_0_WVALID, ap_CS_fsm_state160)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state160) or (ap_const_logic_1 = ap_CS_fsm_state159))) then 
            gmem1_0_WVALID <= grp_matmul_1_fu_1093_m_axi_gmem1_0_WVALID;
        else 
            gmem1_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem2_0_ARADDR_assign_proc : process(ap_CS_fsm_state42, ap_CS_fsm_state146, ap_CS_fsm_state89, ap_CS_fsm_state53, ap_CS_fsm_state100, ap_CS_fsm_state157, ap_CS_fsm_state102, ap_CS_fsm_state159, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_ARADDR, grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_ARADDR, grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_ARADDR, grp_FFN_1_fu_841_m_axi_gmem2_0_ARADDR, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_ARADDR, grp_matmul_1_fu_1093_m_axi_gmem2_0_ARADDR, gmem2_0_ARREADY, ap_CS_fsm_state54, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state101, ap_CS_fsm_state103, ap_CS_fsm_state158, ap_CS_fsm_state160, sext_ln27_1_fu_1297_p1, sext_ln27_2_fu_1402_p1, sext_ln27_fu_1485_p1, ap_block_state42_io)
    begin
        if (((gmem2_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state146))) then 
            gmem2_0_ARADDR <= sext_ln27_fu_1485_p1;
        elsif (((gmem2_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state89))) then 
            gmem2_0_ARADDR <= sext_ln27_2_fu_1402_p1;
        elsif (((ap_const_boolean_0 = ap_block_state42_io) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
            gmem2_0_ARADDR <= sext_ln27_1_fu_1297_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state160) or (ap_const_logic_1 = ap_CS_fsm_state159))) then 
            gmem2_0_ARADDR <= grp_matmul_1_fu_1093_m_axi_gmem2_0_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state158) or (ap_const_logic_1 = ap_CS_fsm_state157))) then 
            gmem2_0_ARADDR <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state103) or (ap_const_logic_1 = ap_CS_fsm_state102))) then 
            gmem2_0_ARADDR <= grp_FFN_1_fu_841_m_axi_gmem2_0_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state101) or (ap_const_logic_1 = ap_CS_fsm_state100))) then 
            gmem2_0_ARADDR <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            gmem2_0_ARADDR <= grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state53))) then 
            gmem2_0_ARADDR <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_ARADDR;
        else 
            gmem2_0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem2_0_ARLEN_assign_proc : process(ap_CS_fsm_state42, ap_CS_fsm_state146, ap_CS_fsm_state89, ap_CS_fsm_state53, ap_CS_fsm_state100, ap_CS_fsm_state157, ap_CS_fsm_state102, ap_CS_fsm_state159, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_ARLEN, grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_ARLEN, grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_ARLEN, grp_FFN_1_fu_841_m_axi_gmem2_0_ARLEN, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_ARLEN, grp_matmul_1_fu_1093_m_axi_gmem2_0_ARLEN, gmem2_0_ARREADY, ap_CS_fsm_state54, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state101, ap_CS_fsm_state103, ap_CS_fsm_state158, ap_CS_fsm_state160, ap_block_state42_io)
    begin
        if ((((gmem2_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state89)) or ((gmem2_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state146)) or ((ap_const_boolean_0 = ap_block_state42_io) and (ap_const_logic_1 = ap_CS_fsm_state42)))) then 
            gmem2_0_ARLEN <= ap_const_lv64_300(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state160) or (ap_const_logic_1 = ap_CS_fsm_state159))) then 
            gmem2_0_ARLEN <= grp_matmul_1_fu_1093_m_axi_gmem2_0_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state158) or (ap_const_logic_1 = ap_CS_fsm_state157))) then 
            gmem2_0_ARLEN <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state103) or (ap_const_logic_1 = ap_CS_fsm_state102))) then 
            gmem2_0_ARLEN <= grp_FFN_1_fu_841_m_axi_gmem2_0_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state101) or (ap_const_logic_1 = ap_CS_fsm_state100))) then 
            gmem2_0_ARLEN <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            gmem2_0_ARLEN <= grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state53))) then 
            gmem2_0_ARLEN <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_ARLEN;
        else 
            gmem2_0_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem2_0_ARVALID_assign_proc : process(ap_CS_fsm_state42, ap_CS_fsm_state146, ap_CS_fsm_state89, ap_CS_fsm_state53, ap_CS_fsm_state100, ap_CS_fsm_state157, ap_CS_fsm_state102, ap_CS_fsm_state159, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_ARVALID, grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_ARVALID, grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_ARVALID, grp_FFN_1_fu_841_m_axi_gmem2_0_ARVALID, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_ARVALID, grp_matmul_1_fu_1093_m_axi_gmem2_0_ARVALID, gmem2_0_ARREADY, ap_CS_fsm_state54, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state101, ap_CS_fsm_state103, ap_CS_fsm_state158, ap_CS_fsm_state160, ap_block_state42_io)
    begin
        if ((((gmem2_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state89)) or ((gmem2_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state146)) or ((ap_const_boolean_0 = ap_block_state42_io) and (ap_const_logic_1 = ap_CS_fsm_state42)))) then 
            gmem2_0_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state160) or (ap_const_logic_1 = ap_CS_fsm_state159))) then 
            gmem2_0_ARVALID <= grp_matmul_1_fu_1093_m_axi_gmem2_0_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state158) or (ap_const_logic_1 = ap_CS_fsm_state157))) then 
            gmem2_0_ARVALID <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state103) or (ap_const_logic_1 = ap_CS_fsm_state102))) then 
            gmem2_0_ARVALID <= grp_FFN_1_fu_841_m_axi_gmem2_0_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state101) or (ap_const_logic_1 = ap_CS_fsm_state100))) then 
            gmem2_0_ARVALID <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            gmem2_0_ARVALID <= grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state53))) then 
            gmem2_0_ARVALID <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_ARVALID;
        else 
            gmem2_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem2_0_RREADY_assign_proc : process(ap_CS_fsm_state53, ap_CS_fsm_state100, ap_CS_fsm_state157, ap_CS_fsm_state102, ap_CS_fsm_state159, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_RREADY, grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_RREADY, grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_RREADY, grp_FFN_1_fu_841_m_axi_gmem2_0_RREADY, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_RREADY, grp_matmul_1_fu_1093_m_axi_gmem2_0_RREADY, ap_CS_fsm_state54, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state101, ap_CS_fsm_state103, ap_CS_fsm_state158, ap_CS_fsm_state160)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state160) or (ap_const_logic_1 = ap_CS_fsm_state159))) then 
            gmem2_0_RREADY <= grp_matmul_1_fu_1093_m_axi_gmem2_0_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state158) or (ap_const_logic_1 = ap_CS_fsm_state157))) then 
            gmem2_0_RREADY <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_m_axi_gmem2_0_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state103) or (ap_const_logic_1 = ap_CS_fsm_state102))) then 
            gmem2_0_RREADY <= grp_FFN_1_fu_841_m_axi_gmem2_0_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state101) or (ap_const_logic_1 = ap_CS_fsm_state100))) then 
            gmem2_0_RREADY <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_m_axi_gmem2_0_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            gmem2_0_RREADY <= grp_kernel_mhsa_1_fu_643_m_axi_gmem2_0_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state53))) then 
            gmem2_0_RREADY <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_m_axi_gmem2_0_RREADY;
        else 
            gmem2_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem2_blk_n_AR_assign_proc : process(m_axi_gmem2_ARREADY, ap_CS_fsm_state42, ap_CS_fsm_state146, ap_CS_fsm_state89)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state89) or (ap_const_logic_1 = ap_CS_fsm_state146) or (ap_const_logic_1 = ap_CS_fsm_state42))) then 
            gmem2_blk_n_AR <= m_axi_gmem2_ARREADY;
        else 
            gmem2_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem3_0_ARVALID_assign_proc : process(grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_ARVALID, ap_CS_fsm_state57, ap_CS_fsm_state58)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            gmem3_0_ARVALID <= grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_ARVALID;
        else 
            gmem3_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem3_0_AWVALID_assign_proc : process(grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_AWVALID, ap_CS_fsm_state57, ap_CS_fsm_state58)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            gmem3_0_AWVALID <= grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_AWVALID;
        else 
            gmem3_0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem3_0_BREADY_assign_proc : process(grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_BREADY, ap_CS_fsm_state57, ap_CS_fsm_state58)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            gmem3_0_BREADY <= grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_BREADY;
        else 
            gmem3_0_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem3_0_RREADY_assign_proc : process(grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_RREADY, ap_CS_fsm_state57, ap_CS_fsm_state58)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            gmem3_0_RREADY <= grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_RREADY;
        else 
            gmem3_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem3_0_WVALID_assign_proc : process(grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_WVALID, ap_CS_fsm_state57, ap_CS_fsm_state58)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            gmem3_0_WVALID <= grp_kernel_mhsa_1_fu_643_m_axi_gmem3_0_WVALID;
        else 
            gmem3_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem4_0_ARVALID_assign_proc : process(grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_ARVALID, ap_CS_fsm_state57, ap_CS_fsm_state58)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            gmem4_0_ARVALID <= grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_ARVALID;
        else 
            gmem4_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem4_0_AWVALID_assign_proc : process(grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_AWVALID, ap_CS_fsm_state57, ap_CS_fsm_state58)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            gmem4_0_AWVALID <= grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_AWVALID;
        else 
            gmem4_0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem4_0_BREADY_assign_proc : process(grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_BREADY, ap_CS_fsm_state57, ap_CS_fsm_state58)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            gmem4_0_BREADY <= grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_BREADY;
        else 
            gmem4_0_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem4_0_RREADY_assign_proc : process(grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_RREADY, ap_CS_fsm_state57, ap_CS_fsm_state58)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            gmem4_0_RREADY <= grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_RREADY;
        else 
            gmem4_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem4_0_WVALID_assign_proc : process(grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_WVALID, ap_CS_fsm_state57, ap_CS_fsm_state58)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            gmem4_0_WVALID <= grp_kernel_mhsa_1_fu_643_m_axi_gmem4_0_WVALID;
        else 
            gmem4_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    grp_FFN_1_fu_841_ap_continue_assign_proc : process(ap_CS_fsm_state103, ap_block_state103_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state103_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state103))) then 
            grp_FFN_1_fu_841_ap_continue <= ap_const_logic_1;
        else 
            grp_FFN_1_fu_841_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_FFN_1_fu_841_ap_start <= grp_FFN_1_fu_841_ap_start_reg;

    grp_fu_1140_p2_assign_proc : process(grp_fu_1140_ce, pre_grp_fu_1140_p2, pre_grp_fu_1140_p2_reg)
    begin
        if ((grp_fu_1140_ce = ap_const_logic_1)) then 
            grp_fu_1140_p2 <= pre_grp_fu_1140_p2;
        else 
            grp_fu_1140_p2 <= pre_grp_fu_1140_p2_reg;
        end if; 
    end process;


    grp_fu_1150_ce_assign_proc : process(ap_CS_fsm_state42, ap_CS_fsm_state146, ap_CS_fsm_state89, ap_CS_fsm_state41, ap_CS_fsm_state88, ap_CS_fsm_state145, gmem2_0_ARREADY, ap_block_state42_io, ap_CS_fsm_state28, ap_CS_fsm_state75, ap_CS_fsm_state132, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state76, ap_CS_fsm_state77, ap_CS_fsm_state78, ap_CS_fsm_state79, ap_CS_fsm_state80, ap_CS_fsm_state81, ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, ap_CS_fsm_state86, ap_CS_fsm_state87, ap_CS_fsm_state133, ap_CS_fsm_state134, ap_CS_fsm_state135, ap_CS_fsm_state136, ap_CS_fsm_state137, ap_CS_fsm_state138, ap_CS_fsm_state139, ap_CS_fsm_state140, ap_CS_fsm_state141, ap_CS_fsm_state142, ap_CS_fsm_state143, ap_CS_fsm_state144)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state144) or (ap_const_logic_1 = ap_CS_fsm_state143) or (ap_const_logic_1 = ap_CS_fsm_state142) or (ap_const_logic_1 = ap_CS_fsm_state141) or (ap_const_logic_1 = ap_CS_fsm_state140) or (ap_const_logic_1 = ap_CS_fsm_state139) or (ap_const_logic_1 = ap_CS_fsm_state138) or (ap_const_logic_1 = ap_CS_fsm_state137) or (ap_const_logic_1 = ap_CS_fsm_state136) or (ap_const_logic_1 = ap_CS_fsm_state135) or (ap_const_logic_1 = ap_CS_fsm_state134) or (ap_const_logic_1 = ap_CS_fsm_state133) or (ap_const_logic_1 = ap_CS_fsm_state87) or (ap_const_logic_1 = ap_CS_fsm_state86) or (ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state80) or (ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state78) or (ap_const_logic_1 = ap_CS_fsm_state77) or (ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 
    = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state132) or (ap_const_logic_1 = ap_CS_fsm_state75) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state145) or (ap_const_logic_1 = ap_CS_fsm_state88) or (ap_const_logic_1 = ap_CS_fsm_state41) or ((gmem2_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state89)) or ((gmem2_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state146)) or ((ap_const_boolean_0 = ap_block_state42_io) and (ap_const_logic_1 = ap_CS_fsm_state42)))) then 
            grp_fu_1150_ce <= ap_const_logic_1;
        else 
            grp_fu_1150_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_kernel_mhsa_1_fu_643_ap_continue_assign_proc : process(ap_CS_fsm_state58, ap_block_state58_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state58_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state58))) then 
            grp_kernel_mhsa_1_fu_643_ap_continue <= ap_const_logic_1;
        else 
            grp_kernel_mhsa_1_fu_643_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_kernel_mhsa_1_fu_643_ap_start <= grp_kernel_mhsa_1_fu_643_ap_start_reg;
    grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_ap_start <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_ap_start_reg;
    grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_ap_start <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_ap_start_reg;
    grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_ap_start <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_ap_start_reg;
    grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_ap_start <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_ap_start_reg;
    grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_ap_start <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_ap_start_reg;
    grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_ap_start <= grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_ap_start_reg;
    grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_ap_start <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_ap_start_reg;
    grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_ap_start <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_ap_start_reg;
    grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ap_start <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_ap_start_reg;
    grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_ap_start <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_ap_start_reg;
    grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_ap_start <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_ap_start_reg;

    grp_matmul_1_fu_1093_ap_continue_assign_proc : process(ap_CS_fsm_state160, ap_block_state160_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state160_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state160))) then 
            grp_matmul_1_fu_1093_ap_continue <= ap_const_logic_1;
        else 
            grp_matmul_1_fu_1093_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_matmul_1_fu_1093_ap_start <= grp_matmul_1_fu_1093_ap_start_reg;
    icmp_ln107_fu_1256_p2 <= "1" when (layer_fu_312 = ap_const_lv4_C) else "0";

    layer_output_28_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_28_address0, grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_28_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_28_address0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_28_address0, ap_CS_fsm_state60, ap_CS_fsm_state62, ap_CS_fsm_state101, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            layer_output_28_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            layer_output_28_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            layer_output_28_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            layer_output_28_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_28_address0;
        else 
            layer_output_28_address0 <= "XXXXXXX";
        end if; 
    end process;


    layer_output_28_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_28_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_28_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_28_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_28_ce0, ap_CS_fsm_state60, ap_CS_fsm_state62, ap_CS_fsm_state101, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            layer_output_28_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            layer_output_28_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            layer_output_28_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            layer_output_28_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_28_ce0;
        else 
            layer_output_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer_output_28_we0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_28_we0, ap_CS_fsm_state60)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            layer_output_28_we0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_28_we0;
        else 
            layer_output_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer_output_29_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_29_address0, grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_29_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_29_address0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_29_address0, ap_CS_fsm_state60, ap_CS_fsm_state62, ap_CS_fsm_state101, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            layer_output_29_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            layer_output_29_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            layer_output_29_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            layer_output_29_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_29_address0;
        else 
            layer_output_29_address0 <= "XXXXXXX";
        end if; 
    end process;


    layer_output_29_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_29_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_29_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_29_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_29_ce0, ap_CS_fsm_state60, ap_CS_fsm_state62, ap_CS_fsm_state101, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            layer_output_29_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            layer_output_29_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            layer_output_29_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            layer_output_29_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_29_ce0;
        else 
            layer_output_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer_output_29_we0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_29_we0, ap_CS_fsm_state60)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            layer_output_29_we0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_29_we0;
        else 
            layer_output_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer_output_30_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_30_address0, grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_30_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_30_address0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_30_address0, ap_CS_fsm_state60, ap_CS_fsm_state62, ap_CS_fsm_state101, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            layer_output_30_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            layer_output_30_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            layer_output_30_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            layer_output_30_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_30_address0;
        else 
            layer_output_30_address0 <= "XXXXXXX";
        end if; 
    end process;


    layer_output_30_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_30_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_30_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_30_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_30_ce0, ap_CS_fsm_state60, ap_CS_fsm_state62, ap_CS_fsm_state101, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            layer_output_30_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            layer_output_30_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            layer_output_30_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            layer_output_30_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_30_ce0;
        else 
            layer_output_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer_output_30_we0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_30_we0, ap_CS_fsm_state60)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            layer_output_30_we0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_30_we0;
        else 
            layer_output_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer_output_31_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_31_address0, grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_31_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_31_address0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_31_address0, ap_CS_fsm_state60, ap_CS_fsm_state62, ap_CS_fsm_state101, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            layer_output_31_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            layer_output_31_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            layer_output_31_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            layer_output_31_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_31_address0;
        else 
            layer_output_31_address0 <= "XXXXXXX";
        end if; 
    end process;


    layer_output_31_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_31_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_31_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_31_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_31_ce0, ap_CS_fsm_state60, ap_CS_fsm_state62, ap_CS_fsm_state101, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            layer_output_31_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            layer_output_31_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            layer_output_31_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            layer_output_31_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_31_ce0;
        else 
            layer_output_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer_output_31_we0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_31_we0, ap_CS_fsm_state60)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            layer_output_31_we0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_31_we0;
        else 
            layer_output_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer_output_32_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_32_address0, grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_32_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_32_address0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_32_address0, ap_CS_fsm_state60, ap_CS_fsm_state62, ap_CS_fsm_state101, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            layer_output_32_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            layer_output_32_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            layer_output_32_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            layer_output_32_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_32_address0;
        else 
            layer_output_32_address0 <= "XXXXXXX";
        end if; 
    end process;


    layer_output_32_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_32_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_32_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_32_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_32_ce0, ap_CS_fsm_state60, ap_CS_fsm_state62, ap_CS_fsm_state101, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            layer_output_32_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            layer_output_32_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            layer_output_32_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            layer_output_32_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_32_ce0;
        else 
            layer_output_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer_output_32_we0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_32_we0, ap_CS_fsm_state60)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            layer_output_32_we0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_32_we0;
        else 
            layer_output_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer_output_33_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_33_address0, grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_33_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_33_address0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_33_address0, ap_CS_fsm_state60, ap_CS_fsm_state62, ap_CS_fsm_state101, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            layer_output_33_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_33_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            layer_output_33_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_33_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            layer_output_33_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_33_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            layer_output_33_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_33_address0;
        else 
            layer_output_33_address0 <= "XXXXXXX";
        end if; 
    end process;


    layer_output_33_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_33_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_33_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_33_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_33_ce0, ap_CS_fsm_state60, ap_CS_fsm_state62, ap_CS_fsm_state101, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            layer_output_33_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_33_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            layer_output_33_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_33_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            layer_output_33_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_33_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            layer_output_33_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_33_ce0;
        else 
            layer_output_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer_output_33_we0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_33_we0, ap_CS_fsm_state60)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            layer_output_33_we0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_33_we0;
        else 
            layer_output_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer_output_34_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_34_address0, grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_34_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_34_address0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_34_address0, ap_CS_fsm_state60, ap_CS_fsm_state62, ap_CS_fsm_state101, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            layer_output_34_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_34_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            layer_output_34_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_34_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            layer_output_34_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_34_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            layer_output_34_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_34_address0;
        else 
            layer_output_34_address0 <= "XXXXXXX";
        end if; 
    end process;


    layer_output_34_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_34_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_34_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_34_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_34_ce0, ap_CS_fsm_state60, ap_CS_fsm_state62, ap_CS_fsm_state101, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            layer_output_34_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_34_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            layer_output_34_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_34_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            layer_output_34_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_34_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            layer_output_34_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_34_ce0;
        else 
            layer_output_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer_output_34_we0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_34_we0, ap_CS_fsm_state60)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            layer_output_34_we0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_34_we0;
        else 
            layer_output_34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer_output_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_address0, grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_address0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_address0, ap_CS_fsm_state60, ap_CS_fsm_state62, ap_CS_fsm_state101, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            layer_output_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            layer_output_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            layer_output_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            layer_output_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_address0;
        else 
            layer_output_address0 <= "XXXXXXX";
        end if; 
    end process;


    layer_output_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_ce0, ap_CS_fsm_state60, ap_CS_fsm_state62, ap_CS_fsm_state101, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            layer_output_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_layer_output_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            layer_output_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801_layer_output_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            layer_output_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780_layer_output_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            layer_output_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_ce0;
        else 
            layer_output_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer_output_we0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_we0, ap_CS_fsm_state60)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            layer_output_we0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_layer_output_we0;
        else 
            layer_output_we0 <= ap_const_logic_0;
        end if; 
    end process;

    lm_head_weight_fu_1499_p2 <= std_logic_vector(unsigned(all_weights_read_reg_1534) + unsigned(ap_const_lv64_1B012C00));

    norm_output_35_address0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_35_address0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_35_address0, grp_matmul_1_fu_1093_norm_output_35_address0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            norm_output_35_address0 <= grp_matmul_1_fu_1093_norm_output_35_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            norm_output_35_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_35_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            norm_output_35_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_35_address0;
        else 
            norm_output_35_address0 <= "XXXXXX";
        end if; 
    end process;


    norm_output_35_address1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_35_address1, grp_FFN_1_fu_841_norm_output_35_address1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_35_address1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_35_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_35_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_35_address1 <= grp_FFN_1_fu_841_norm_output_35_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_35_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_35_address1;
        else 
            norm_output_35_address1 <= "XXXXXX";
        end if; 
    end process;


    norm_output_35_ce0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_35_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_35_ce0, grp_matmul_1_fu_1093_norm_output_35_ce0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            norm_output_35_ce0 <= grp_matmul_1_fu_1093_norm_output_35_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            norm_output_35_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_35_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            norm_output_35_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_35_ce0;
        else 
            norm_output_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    norm_output_35_ce1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_35_ce1, grp_FFN_1_fu_841_norm_output_35_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_35_ce1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_35_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_35_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_35_ce1 <= grp_FFN_1_fu_841_norm_output_35_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_35_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_35_ce1;
        else 
            norm_output_35_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    norm_output_35_d1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_35_d1, grp_FFN_1_fu_841_norm_output_35_d1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_35_d1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_35_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_35_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_35_d1 <= grp_FFN_1_fu_841_norm_output_35_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_35_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_35_d1;
        else 
            norm_output_35_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    norm_output_35_we1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_35_we1, grp_FFN_1_fu_841_norm_output_35_we1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_35_we1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_35_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_35_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_35_we1 <= grp_FFN_1_fu_841_norm_output_35_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_35_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_35_we1;
        else 
            norm_output_35_we1 <= ap_const_logic_0;
        end if; 
    end process;


    norm_output_36_address0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_36_address0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_36_address0, grp_matmul_1_fu_1093_norm_output_36_address0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            norm_output_36_address0 <= grp_matmul_1_fu_1093_norm_output_36_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            norm_output_36_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_36_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            norm_output_36_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_36_address0;
        else 
            norm_output_36_address0 <= "XXXXXX";
        end if; 
    end process;


    norm_output_36_address1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_36_address1, grp_FFN_1_fu_841_norm_output_36_address1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_36_address1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_36_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_36_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_36_address1 <= grp_FFN_1_fu_841_norm_output_36_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_36_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_36_address1;
        else 
            norm_output_36_address1 <= "XXXXXX";
        end if; 
    end process;


    norm_output_36_ce0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_36_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_36_ce0, grp_matmul_1_fu_1093_norm_output_36_ce0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            norm_output_36_ce0 <= grp_matmul_1_fu_1093_norm_output_36_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            norm_output_36_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_36_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            norm_output_36_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_36_ce0;
        else 
            norm_output_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    norm_output_36_ce1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_36_ce1, grp_FFN_1_fu_841_norm_output_36_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_36_ce1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_36_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_36_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_36_ce1 <= grp_FFN_1_fu_841_norm_output_36_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_36_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_36_ce1;
        else 
            norm_output_36_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    norm_output_36_d1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_36_d1, grp_FFN_1_fu_841_norm_output_36_d1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_36_d1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_36_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_36_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_36_d1 <= grp_FFN_1_fu_841_norm_output_36_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_36_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_36_d1;
        else 
            norm_output_36_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    norm_output_36_we1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_36_we1, grp_FFN_1_fu_841_norm_output_36_we1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_36_we1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_36_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_36_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_36_we1 <= grp_FFN_1_fu_841_norm_output_36_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_36_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_36_we1;
        else 
            norm_output_36_we1 <= ap_const_logic_0;
        end if; 
    end process;


    norm_output_37_address0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_37_address0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_37_address0, grp_matmul_1_fu_1093_norm_output_37_address0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            norm_output_37_address0 <= grp_matmul_1_fu_1093_norm_output_37_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            norm_output_37_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_37_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            norm_output_37_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_37_address0;
        else 
            norm_output_37_address0 <= "XXXXXX";
        end if; 
    end process;


    norm_output_37_address1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_37_address1, grp_FFN_1_fu_841_norm_output_37_address1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_37_address1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_37_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_37_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_37_address1 <= grp_FFN_1_fu_841_norm_output_37_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_37_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_37_address1;
        else 
            norm_output_37_address1 <= "XXXXXX";
        end if; 
    end process;


    norm_output_37_ce0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_37_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_37_ce0, grp_matmul_1_fu_1093_norm_output_37_ce0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            norm_output_37_ce0 <= grp_matmul_1_fu_1093_norm_output_37_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            norm_output_37_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_37_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            norm_output_37_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_37_ce0;
        else 
            norm_output_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    norm_output_37_ce1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_37_ce1, grp_FFN_1_fu_841_norm_output_37_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_37_ce1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_37_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_37_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_37_ce1 <= grp_FFN_1_fu_841_norm_output_37_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_37_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_37_ce1;
        else 
            norm_output_37_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    norm_output_37_d1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_37_d1, grp_FFN_1_fu_841_norm_output_37_d1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_37_d1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_37_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_37_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_37_d1 <= grp_FFN_1_fu_841_norm_output_37_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_37_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_37_d1;
        else 
            norm_output_37_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    norm_output_37_we1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_37_we1, grp_FFN_1_fu_841_norm_output_37_we1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_37_we1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_37_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_37_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_37_we1 <= grp_FFN_1_fu_841_norm_output_37_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_37_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_37_we1;
        else 
            norm_output_37_we1 <= ap_const_logic_0;
        end if; 
    end process;


    norm_output_38_address0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_38_address0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_38_address0, grp_matmul_1_fu_1093_norm_output_38_address0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            norm_output_38_address0 <= grp_matmul_1_fu_1093_norm_output_38_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            norm_output_38_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_38_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            norm_output_38_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_38_address0;
        else 
            norm_output_38_address0 <= "XXXXXX";
        end if; 
    end process;


    norm_output_38_address1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_38_address1, grp_FFN_1_fu_841_norm_output_38_address1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_38_address1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_38_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_38_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_38_address1 <= grp_FFN_1_fu_841_norm_output_38_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_38_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_38_address1;
        else 
            norm_output_38_address1 <= "XXXXXX";
        end if; 
    end process;


    norm_output_38_ce0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_38_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_38_ce0, grp_matmul_1_fu_1093_norm_output_38_ce0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            norm_output_38_ce0 <= grp_matmul_1_fu_1093_norm_output_38_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            norm_output_38_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_38_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            norm_output_38_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_38_ce0;
        else 
            norm_output_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    norm_output_38_ce1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_38_ce1, grp_FFN_1_fu_841_norm_output_38_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_38_ce1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_38_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_38_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_38_ce1 <= grp_FFN_1_fu_841_norm_output_38_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_38_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_38_ce1;
        else 
            norm_output_38_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    norm_output_38_d1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_38_d1, grp_FFN_1_fu_841_norm_output_38_d1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_38_d1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_38_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_38_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_38_d1 <= grp_FFN_1_fu_841_norm_output_38_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_38_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_38_d1;
        else 
            norm_output_38_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    norm_output_38_we1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_38_we1, grp_FFN_1_fu_841_norm_output_38_we1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_38_we1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_38_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_38_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_38_we1 <= grp_FFN_1_fu_841_norm_output_38_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_38_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_38_we1;
        else 
            norm_output_38_we1 <= ap_const_logic_0;
        end if; 
    end process;


    norm_output_39_address0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_39_address0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_39_address0, grp_matmul_1_fu_1093_norm_output_39_address0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            norm_output_39_address0 <= grp_matmul_1_fu_1093_norm_output_39_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            norm_output_39_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_39_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            norm_output_39_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_39_address0;
        else 
            norm_output_39_address0 <= "XXXXXX";
        end if; 
    end process;


    norm_output_39_address1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_39_address1, grp_FFN_1_fu_841_norm_output_39_address1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_39_address1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_39_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_39_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_39_address1 <= grp_FFN_1_fu_841_norm_output_39_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_39_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_39_address1;
        else 
            norm_output_39_address1 <= "XXXXXX";
        end if; 
    end process;


    norm_output_39_ce0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_39_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_39_ce0, grp_matmul_1_fu_1093_norm_output_39_ce0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            norm_output_39_ce0 <= grp_matmul_1_fu_1093_norm_output_39_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            norm_output_39_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_39_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            norm_output_39_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_39_ce0;
        else 
            norm_output_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    norm_output_39_ce1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_39_ce1, grp_FFN_1_fu_841_norm_output_39_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_39_ce1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_39_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_39_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_39_ce1 <= grp_FFN_1_fu_841_norm_output_39_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_39_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_39_ce1;
        else 
            norm_output_39_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    norm_output_39_d1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_39_d1, grp_FFN_1_fu_841_norm_output_39_d1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_39_d1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_39_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_39_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_39_d1 <= grp_FFN_1_fu_841_norm_output_39_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_39_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_39_d1;
        else 
            norm_output_39_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    norm_output_39_we1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_39_we1, grp_FFN_1_fu_841_norm_output_39_we1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_39_we1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_39_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_39_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_39_we1 <= grp_FFN_1_fu_841_norm_output_39_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_39_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_39_we1;
        else 
            norm_output_39_we1 <= ap_const_logic_0;
        end if; 
    end process;


    norm_output_40_address0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_40_address0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_40_address0, grp_matmul_1_fu_1093_norm_output_40_address0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            norm_output_40_address0 <= grp_matmul_1_fu_1093_norm_output_40_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            norm_output_40_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_40_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            norm_output_40_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_40_address0;
        else 
            norm_output_40_address0 <= "XXXXXX";
        end if; 
    end process;


    norm_output_40_address1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_40_address1, grp_FFN_1_fu_841_norm_output_40_address1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_40_address1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_40_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_40_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_40_address1 <= grp_FFN_1_fu_841_norm_output_40_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_40_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_40_address1;
        else 
            norm_output_40_address1 <= "XXXXXX";
        end if; 
    end process;


    norm_output_40_ce0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_40_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_40_ce0, grp_matmul_1_fu_1093_norm_output_40_ce0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            norm_output_40_ce0 <= grp_matmul_1_fu_1093_norm_output_40_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            norm_output_40_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_40_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            norm_output_40_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_40_ce0;
        else 
            norm_output_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    norm_output_40_ce1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_40_ce1, grp_FFN_1_fu_841_norm_output_40_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_40_ce1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_40_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_40_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_40_ce1 <= grp_FFN_1_fu_841_norm_output_40_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_40_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_40_ce1;
        else 
            norm_output_40_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    norm_output_40_d1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_40_d1, grp_FFN_1_fu_841_norm_output_40_d1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_40_d1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_40_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_40_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_40_d1 <= grp_FFN_1_fu_841_norm_output_40_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_40_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_40_d1;
        else 
            norm_output_40_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    norm_output_40_we1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_40_we1, grp_FFN_1_fu_841_norm_output_40_we1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_40_we1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_40_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_40_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_40_we1 <= grp_FFN_1_fu_841_norm_output_40_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_40_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_40_we1;
        else 
            norm_output_40_we1 <= ap_const_logic_0;
        end if; 
    end process;


    norm_output_41_address0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_41_address0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_41_address0, grp_matmul_1_fu_1093_norm_output_41_address0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            norm_output_41_address0 <= grp_matmul_1_fu_1093_norm_output_41_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            norm_output_41_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_41_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            norm_output_41_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_41_address0;
        else 
            norm_output_41_address0 <= "XXXXXX";
        end if; 
    end process;


    norm_output_41_address1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_41_address1, grp_FFN_1_fu_841_norm_output_41_address1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_41_address1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_41_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_41_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_41_address1 <= grp_FFN_1_fu_841_norm_output_41_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_41_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_41_address1;
        else 
            norm_output_41_address1 <= "XXXXXX";
        end if; 
    end process;


    norm_output_41_ce0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_41_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_41_ce0, grp_matmul_1_fu_1093_norm_output_41_ce0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            norm_output_41_ce0 <= grp_matmul_1_fu_1093_norm_output_41_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            norm_output_41_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_41_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            norm_output_41_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_41_ce0;
        else 
            norm_output_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    norm_output_41_ce1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_41_ce1, grp_FFN_1_fu_841_norm_output_41_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_41_ce1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_41_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_41_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_41_ce1 <= grp_FFN_1_fu_841_norm_output_41_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_41_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_41_ce1;
        else 
            norm_output_41_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    norm_output_41_d1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_41_d1, grp_FFN_1_fu_841_norm_output_41_d1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_41_d1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_41_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_41_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_41_d1 <= grp_FFN_1_fu_841_norm_output_41_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_41_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_41_d1;
        else 
            norm_output_41_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    norm_output_41_we1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_41_we1, grp_FFN_1_fu_841_norm_output_41_we1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_41_we1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_41_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_41_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_41_we1 <= grp_FFN_1_fu_841_norm_output_41_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_41_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_41_we1;
        else 
            norm_output_41_we1 <= ap_const_logic_0;
        end if; 
    end process;


    norm_output_42_address0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_42_address0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_42_address0, grp_matmul_1_fu_1093_norm_output_42_address0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            norm_output_42_address0 <= grp_matmul_1_fu_1093_norm_output_42_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            norm_output_42_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_42_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            norm_output_42_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_42_address0;
        else 
            norm_output_42_address0 <= "XXXXXX";
        end if; 
    end process;


    norm_output_42_address1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_42_address1, grp_FFN_1_fu_841_norm_output_42_address1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_42_address1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_42_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_42_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_42_address1 <= grp_FFN_1_fu_841_norm_output_42_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_42_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_42_address1;
        else 
            norm_output_42_address1 <= "XXXXXX";
        end if; 
    end process;


    norm_output_42_ce0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_42_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_42_ce0, grp_matmul_1_fu_1093_norm_output_42_ce0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            norm_output_42_ce0 <= grp_matmul_1_fu_1093_norm_output_42_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            norm_output_42_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_42_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            norm_output_42_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_42_ce0;
        else 
            norm_output_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    norm_output_42_ce1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_42_ce1, grp_FFN_1_fu_841_norm_output_42_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_42_ce1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_42_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_42_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_42_ce1 <= grp_FFN_1_fu_841_norm_output_42_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_42_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_42_ce1;
        else 
            norm_output_42_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    norm_output_42_d1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_42_d1, grp_FFN_1_fu_841_norm_output_42_d1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_42_d1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_42_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_42_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_42_d1 <= grp_FFN_1_fu_841_norm_output_42_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_42_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_42_d1;
        else 
            norm_output_42_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    norm_output_42_we1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_42_we1, grp_FFN_1_fu_841_norm_output_42_we1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_42_we1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_42_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_42_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_42_we1 <= grp_FFN_1_fu_841_norm_output_42_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_42_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_42_we1;
        else 
            norm_output_42_we1 <= ap_const_logic_0;
        end if; 
    end process;


    norm_output_43_address0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_43_address0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_43_address0, grp_matmul_1_fu_1093_norm_output_43_address0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            norm_output_43_address0 <= grp_matmul_1_fu_1093_norm_output_43_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            norm_output_43_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_43_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            norm_output_43_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_43_address0;
        else 
            norm_output_43_address0 <= "XXXXXX";
        end if; 
    end process;


    norm_output_43_address1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_43_address1, grp_FFN_1_fu_841_norm_output_43_address1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_43_address1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_43_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_43_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_43_address1 <= grp_FFN_1_fu_841_norm_output_43_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_43_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_43_address1;
        else 
            norm_output_43_address1 <= "XXXXXX";
        end if; 
    end process;


    norm_output_43_ce0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_43_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_43_ce0, grp_matmul_1_fu_1093_norm_output_43_ce0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            norm_output_43_ce0 <= grp_matmul_1_fu_1093_norm_output_43_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            norm_output_43_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_43_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            norm_output_43_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_43_ce0;
        else 
            norm_output_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    norm_output_43_ce1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_43_ce1, grp_FFN_1_fu_841_norm_output_43_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_43_ce1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_43_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_43_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_43_ce1 <= grp_FFN_1_fu_841_norm_output_43_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_43_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_43_ce1;
        else 
            norm_output_43_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    norm_output_43_d1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_43_d1, grp_FFN_1_fu_841_norm_output_43_d1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_43_d1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_43_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_43_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_43_d1 <= grp_FFN_1_fu_841_norm_output_43_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_43_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_43_d1;
        else 
            norm_output_43_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    norm_output_43_we1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_43_we1, grp_FFN_1_fu_841_norm_output_43_we1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_43_we1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_43_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_43_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_43_we1 <= grp_FFN_1_fu_841_norm_output_43_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_43_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_43_we1;
        else 
            norm_output_43_we1 <= ap_const_logic_0;
        end if; 
    end process;


    norm_output_address0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_address0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_address0, grp_matmul_1_fu_1093_norm_output_address0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            norm_output_address0 <= grp_matmul_1_fu_1093_norm_output_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            norm_output_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            norm_output_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_address0;
        else 
            norm_output_address0 <= "XXXXXX";
        end if; 
    end process;


    norm_output_address1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_address1, grp_FFN_1_fu_841_norm_output_address1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_address1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_address1 <= grp_FFN_1_fu_841_norm_output_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_address1;
        else 
            norm_output_address1 <= "XXXXXX";
        end if; 
    end process;


    norm_output_ce0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_ce0, grp_matmul_1_fu_1093_norm_output_ce0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            norm_output_ce0 <= grp_matmul_1_fu_1093_norm_output_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            norm_output_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_norm_output_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            norm_output_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_norm_output_ce0;
        else 
            norm_output_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    norm_output_ce1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_ce1, grp_FFN_1_fu_841_norm_output_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_ce1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_ce1 <= grp_FFN_1_fu_841_norm_output_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_ce1;
        else 
            norm_output_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    norm_output_d1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_d1, grp_FFN_1_fu_841_norm_output_d1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_d1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_d1 <= grp_FFN_1_fu_841_norm_output_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_d1;
        else 
            norm_output_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    norm_output_we1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_we1, grp_FFN_1_fu_841_norm_output_we1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_we1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            norm_output_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_norm_output_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            norm_output_we1 <= grp_FFN_1_fu_841_norm_output_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            norm_output_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_norm_output_we1;
        else 
            norm_output_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_10_address0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_10_address0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_10_address0, grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_10_address0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            p_ZZ11llama_layerE11norm_output_10_address0 <= grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE11norm_output_10_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE11norm_output_10_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_10_address0;
        else 
            p_ZZ11llama_layerE11norm_output_10_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_10_address1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_10_address1, grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_10_address1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_10_address1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE11norm_output_10_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_10_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            p_ZZ11llama_layerE11norm_output_10_address1 <= grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_10_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE11norm_output_10_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_10_address1;
        else 
            p_ZZ11llama_layerE11norm_output_10_address1 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_10_ce0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_10_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_10_ce0, grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_10_ce0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            p_ZZ11llama_layerE11norm_output_10_ce0 <= grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE11norm_output_10_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE11norm_output_10_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_10_ce0;
        else 
            p_ZZ11llama_layerE11norm_output_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_10_ce1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_10_ce1, grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_10_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_10_ce1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE11norm_output_10_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_10_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            p_ZZ11llama_layerE11norm_output_10_ce1 <= grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_10_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE11norm_output_10_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_10_ce1;
        else 
            p_ZZ11llama_layerE11norm_output_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_10_d1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_10_d1, grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_10_d1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_10_d1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE11norm_output_10_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_10_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            p_ZZ11llama_layerE11norm_output_10_d1 <= grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_10_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE11norm_output_10_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_10_d1;
        else 
            p_ZZ11llama_layerE11norm_output_10_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_10_we1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_10_we1, grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_10_we1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_10_we1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE11norm_output_10_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_10_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            p_ZZ11llama_layerE11norm_output_10_we1 <= grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_10_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE11norm_output_10_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_10_we1;
        else 
            p_ZZ11llama_layerE11norm_output_10_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_11_address0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_11_address0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_11_address0, grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_11_address0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            p_ZZ11llama_layerE11norm_output_11_address0 <= grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE11norm_output_11_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE11norm_output_11_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_11_address0;
        else 
            p_ZZ11llama_layerE11norm_output_11_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_11_address1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_11_address1, grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_11_address1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_11_address1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE11norm_output_11_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_11_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            p_ZZ11llama_layerE11norm_output_11_address1 <= grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_11_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE11norm_output_11_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_11_address1;
        else 
            p_ZZ11llama_layerE11norm_output_11_address1 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_11_ce0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_11_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_11_ce0, grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_11_ce0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            p_ZZ11llama_layerE11norm_output_11_ce0 <= grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE11norm_output_11_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE11norm_output_11_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_11_ce0;
        else 
            p_ZZ11llama_layerE11norm_output_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_11_ce1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_11_ce1, grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_11_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_11_ce1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE11norm_output_11_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_11_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            p_ZZ11llama_layerE11norm_output_11_ce1 <= grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_11_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE11norm_output_11_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_11_ce1;
        else 
            p_ZZ11llama_layerE11norm_output_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_11_d1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_11_d1, grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_11_d1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_11_d1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE11norm_output_11_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_11_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            p_ZZ11llama_layerE11norm_output_11_d1 <= grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_11_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE11norm_output_11_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_11_d1;
        else 
            p_ZZ11llama_layerE11norm_output_11_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_11_we1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_11_we1, grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_11_we1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_11_we1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE11norm_output_11_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_11_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            p_ZZ11llama_layerE11norm_output_11_we1 <= grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_11_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE11norm_output_11_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_11_we1;
        else 
            p_ZZ11llama_layerE11norm_output_11_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_12_address0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_12_address0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_12_address0, grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_12_address0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            p_ZZ11llama_layerE11norm_output_12_address0 <= grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE11norm_output_12_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE11norm_output_12_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_12_address0;
        else 
            p_ZZ11llama_layerE11norm_output_12_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_12_address1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_12_address1, grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_12_address1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_12_address1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE11norm_output_12_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_12_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            p_ZZ11llama_layerE11norm_output_12_address1 <= grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_12_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE11norm_output_12_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_12_address1;
        else 
            p_ZZ11llama_layerE11norm_output_12_address1 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_12_ce0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_12_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_12_ce0, grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_12_ce0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            p_ZZ11llama_layerE11norm_output_12_ce0 <= grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE11norm_output_12_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE11norm_output_12_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_12_ce0;
        else 
            p_ZZ11llama_layerE11norm_output_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_12_ce1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_12_ce1, grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_12_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_12_ce1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE11norm_output_12_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_12_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            p_ZZ11llama_layerE11norm_output_12_ce1 <= grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_12_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE11norm_output_12_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_12_ce1;
        else 
            p_ZZ11llama_layerE11norm_output_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_12_d1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_12_d1, grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_12_d1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_12_d1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE11norm_output_12_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_12_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            p_ZZ11llama_layerE11norm_output_12_d1 <= grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_12_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE11norm_output_12_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_12_d1;
        else 
            p_ZZ11llama_layerE11norm_output_12_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_12_we1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_12_we1, grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_12_we1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_12_we1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE11norm_output_12_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_12_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            p_ZZ11llama_layerE11norm_output_12_we1 <= grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_12_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE11norm_output_12_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_12_we1;
        else 
            p_ZZ11llama_layerE11norm_output_12_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_13_address0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_13_address0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_13_address0, grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_13_address0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            p_ZZ11llama_layerE11norm_output_13_address0 <= grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE11norm_output_13_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE11norm_output_13_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_13_address0;
        else 
            p_ZZ11llama_layerE11norm_output_13_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_13_address1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_13_address1, grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_13_address1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_13_address1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE11norm_output_13_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_13_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            p_ZZ11llama_layerE11norm_output_13_address1 <= grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_13_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE11norm_output_13_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_13_address1;
        else 
            p_ZZ11llama_layerE11norm_output_13_address1 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_13_ce0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_13_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_13_ce0, grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_13_ce0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            p_ZZ11llama_layerE11norm_output_13_ce0 <= grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE11norm_output_13_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE11norm_output_13_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_13_ce0;
        else 
            p_ZZ11llama_layerE11norm_output_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_13_ce1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_13_ce1, grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_13_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_13_ce1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE11norm_output_13_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_13_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            p_ZZ11llama_layerE11norm_output_13_ce1 <= grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_13_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE11norm_output_13_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_13_ce1;
        else 
            p_ZZ11llama_layerE11norm_output_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_13_d1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_13_d1, grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_13_d1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_13_d1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE11norm_output_13_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_13_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            p_ZZ11llama_layerE11norm_output_13_d1 <= grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_13_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE11norm_output_13_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_13_d1;
        else 
            p_ZZ11llama_layerE11norm_output_13_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_13_we1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_13_we1, grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_13_we1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_13_we1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE11norm_output_13_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_13_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            p_ZZ11llama_layerE11norm_output_13_we1 <= grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_13_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE11norm_output_13_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_13_we1;
        else 
            p_ZZ11llama_layerE11norm_output_13_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_14_address0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_14_address0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_14_address0, grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_14_address0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            p_ZZ11llama_layerE11norm_output_14_address0 <= grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE11norm_output_14_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE11norm_output_14_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_14_address0;
        else 
            p_ZZ11llama_layerE11norm_output_14_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_14_address1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_14_address1, grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_14_address1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_14_address1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE11norm_output_14_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_14_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            p_ZZ11llama_layerE11norm_output_14_address1 <= grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_14_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE11norm_output_14_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_14_address1;
        else 
            p_ZZ11llama_layerE11norm_output_14_address1 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_14_ce0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_14_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_14_ce0, grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_14_ce0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            p_ZZ11llama_layerE11norm_output_14_ce0 <= grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE11norm_output_14_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE11norm_output_14_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_14_ce0;
        else 
            p_ZZ11llama_layerE11norm_output_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_14_ce1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_14_ce1, grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_14_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_14_ce1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE11norm_output_14_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_14_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            p_ZZ11llama_layerE11norm_output_14_ce1 <= grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_14_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE11norm_output_14_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_14_ce1;
        else 
            p_ZZ11llama_layerE11norm_output_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_14_d1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_14_d1, grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_14_d1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_14_d1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE11norm_output_14_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_14_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            p_ZZ11llama_layerE11norm_output_14_d1 <= grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_14_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE11norm_output_14_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_14_d1;
        else 
            p_ZZ11llama_layerE11norm_output_14_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_14_we1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_14_we1, grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_14_we1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_14_we1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE11norm_output_14_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_14_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            p_ZZ11llama_layerE11norm_output_14_we1 <= grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_14_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE11norm_output_14_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_14_we1;
        else 
            p_ZZ11llama_layerE11norm_output_14_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_15_address0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_15_address0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_15_address0, grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_15_address0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            p_ZZ11llama_layerE11norm_output_15_address0 <= grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE11norm_output_15_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE11norm_output_15_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_15_address0;
        else 
            p_ZZ11llama_layerE11norm_output_15_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_15_address1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_15_address1, grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_15_address1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_15_address1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE11norm_output_15_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_15_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            p_ZZ11llama_layerE11norm_output_15_address1 <= grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_15_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE11norm_output_15_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_15_address1;
        else 
            p_ZZ11llama_layerE11norm_output_15_address1 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_15_ce0_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_15_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_15_ce0, grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_15_ce0, ap_CS_fsm_state105, ap_CS_fsm_state160)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state160)) then 
            p_ZZ11llama_layerE11norm_output_15_ce0 <= grp_matmul_1_fu_1093_p_ZZ11llama_layerE11norm_output_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE11norm_output_15_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE11norm_output_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE11norm_output_15_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE11norm_output_15_ce0;
        else 
            p_ZZ11llama_layerE11norm_output_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_15_ce1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_15_ce1, grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_15_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_15_ce1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE11norm_output_15_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_15_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            p_ZZ11llama_layerE11norm_output_15_ce1 <= grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_15_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE11norm_output_15_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_15_ce1;
        else 
            p_ZZ11llama_layerE11norm_output_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_15_d1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_15_d1, grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_15_d1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_15_d1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE11norm_output_15_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_15_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            p_ZZ11llama_layerE11norm_output_15_d1 <= grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_15_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE11norm_output_15_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_15_d1;
        else 
            p_ZZ11llama_layerE11norm_output_15_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE11norm_output_15_we1_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_15_we1, grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_15_we1, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_15_we1, ap_CS_fsm_state54, ap_CS_fsm_state103, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE11norm_output_15_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE11norm_output_15_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            p_ZZ11llama_layerE11norm_output_15_we1 <= grp_FFN_1_fu_841_p_ZZ11llama_layerE11norm_output_15_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE11norm_output_15_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE11norm_output_15_we1;
        else 
            p_ZZ11llama_layerE11norm_output_15_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_10_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_10_address0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_10_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_10_address0, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_10_address0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_10_address0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_10_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_10_address0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE13current_token_10_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            p_ZZ11llama_layerE13current_token_10_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            p_ZZ11llama_layerE13current_token_10_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_10_address0 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE13current_token_10_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            p_ZZ11llama_layerE13current_token_10_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11llama_layerE13current_token_10_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_10_address0;
        else 
            p_ZZ11llama_layerE13current_token_10_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_10_address1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_10_address1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_10_address1, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_10_address1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_10_address1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE13current_token_10_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_10_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_10_address1 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_10_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE13current_token_10_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_10_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ11llama_layerE13current_token_10_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_10_address1;
        else 
            p_ZZ11llama_layerE13current_token_10_address1 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_10_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_10_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_10_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_10_ce0, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_10_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_10_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_10_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_10_ce0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE13current_token_10_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            p_ZZ11llama_layerE13current_token_10_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            p_ZZ11llama_layerE13current_token_10_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_10_ce0 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE13current_token_10_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            p_ZZ11llama_layerE13current_token_10_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11llama_layerE13current_token_10_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_10_ce0;
        else 
            p_ZZ11llama_layerE13current_token_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_10_ce1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_10_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_10_ce1, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_10_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_10_ce1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE13current_token_10_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_10_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_10_ce1 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_10_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE13current_token_10_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_10_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ11llama_layerE13current_token_10_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_10_ce1;
        else 
            p_ZZ11llama_layerE13current_token_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_10_d1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_10_d1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_10_d1, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_10_d1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_10_d1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE13current_token_10_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_10_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_10_d1 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_10_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE13current_token_10_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_10_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ11llama_layerE13current_token_10_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_10_d1;
        else 
            p_ZZ11llama_layerE13current_token_10_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_10_we1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_10_we1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_10_we1, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_10_we1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_10_we1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE13current_token_10_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_10_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_10_we1 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_10_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE13current_token_10_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_10_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ11llama_layerE13current_token_10_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_10_we1;
        else 
            p_ZZ11llama_layerE13current_token_10_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_11_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_11_address0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_11_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_11_address0, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_11_address0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_11_address0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_11_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_11_address0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE13current_token_11_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            p_ZZ11llama_layerE13current_token_11_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            p_ZZ11llama_layerE13current_token_11_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_11_address0 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE13current_token_11_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            p_ZZ11llama_layerE13current_token_11_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11llama_layerE13current_token_11_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_11_address0;
        else 
            p_ZZ11llama_layerE13current_token_11_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_11_address1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_11_address1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_11_address1, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_11_address1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_11_address1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE13current_token_11_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_11_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_11_address1 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_11_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE13current_token_11_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_11_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ11llama_layerE13current_token_11_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_11_address1;
        else 
            p_ZZ11llama_layerE13current_token_11_address1 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_11_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_11_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_11_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_11_ce0, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_11_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_11_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_11_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_11_ce0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE13current_token_11_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            p_ZZ11llama_layerE13current_token_11_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            p_ZZ11llama_layerE13current_token_11_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_11_ce0 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE13current_token_11_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            p_ZZ11llama_layerE13current_token_11_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11llama_layerE13current_token_11_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_11_ce0;
        else 
            p_ZZ11llama_layerE13current_token_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_11_ce1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_11_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_11_ce1, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_11_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_11_ce1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE13current_token_11_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_11_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_11_ce1 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_11_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE13current_token_11_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_11_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ11llama_layerE13current_token_11_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_11_ce1;
        else 
            p_ZZ11llama_layerE13current_token_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_11_d1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_11_d1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_11_d1, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_11_d1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_11_d1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE13current_token_11_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_11_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_11_d1 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_11_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE13current_token_11_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_11_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ11llama_layerE13current_token_11_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_11_d1;
        else 
            p_ZZ11llama_layerE13current_token_11_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_11_we1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_11_we1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_11_we1, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_11_we1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_11_we1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE13current_token_11_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_11_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_11_we1 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_11_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE13current_token_11_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_11_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ11llama_layerE13current_token_11_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_11_we1;
        else 
            p_ZZ11llama_layerE13current_token_11_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_12_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_12_address0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_12_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_12_address0, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_12_address0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_12_address0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_12_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_12_address0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE13current_token_12_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            p_ZZ11llama_layerE13current_token_12_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            p_ZZ11llama_layerE13current_token_12_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_12_address0 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE13current_token_12_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            p_ZZ11llama_layerE13current_token_12_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11llama_layerE13current_token_12_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_12_address0;
        else 
            p_ZZ11llama_layerE13current_token_12_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_12_address1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_12_address1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_12_address1, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_12_address1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_12_address1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE13current_token_12_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_12_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_12_address1 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_12_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE13current_token_12_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_12_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ11llama_layerE13current_token_12_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_12_address1;
        else 
            p_ZZ11llama_layerE13current_token_12_address1 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_12_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_12_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_12_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_12_ce0, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_12_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_12_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_12_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_12_ce0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE13current_token_12_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            p_ZZ11llama_layerE13current_token_12_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            p_ZZ11llama_layerE13current_token_12_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_12_ce0 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE13current_token_12_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            p_ZZ11llama_layerE13current_token_12_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11llama_layerE13current_token_12_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_12_ce0;
        else 
            p_ZZ11llama_layerE13current_token_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_12_ce1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_12_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_12_ce1, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_12_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_12_ce1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE13current_token_12_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_12_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_12_ce1 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_12_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE13current_token_12_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_12_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ11llama_layerE13current_token_12_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_12_ce1;
        else 
            p_ZZ11llama_layerE13current_token_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_12_d1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_12_d1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_12_d1, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_12_d1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_12_d1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE13current_token_12_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_12_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_12_d1 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_12_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE13current_token_12_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_12_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ11llama_layerE13current_token_12_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_12_d1;
        else 
            p_ZZ11llama_layerE13current_token_12_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_12_we1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_12_we1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_12_we1, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_12_we1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_12_we1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE13current_token_12_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_12_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_12_we1 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_12_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE13current_token_12_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_12_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ11llama_layerE13current_token_12_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_12_we1;
        else 
            p_ZZ11llama_layerE13current_token_12_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_13_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_13_address0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_13_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_13_address0, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_13_address0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_13_address0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_13_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_13_address0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE13current_token_13_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            p_ZZ11llama_layerE13current_token_13_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            p_ZZ11llama_layerE13current_token_13_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_13_address0 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE13current_token_13_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            p_ZZ11llama_layerE13current_token_13_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11llama_layerE13current_token_13_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_13_address0;
        else 
            p_ZZ11llama_layerE13current_token_13_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_13_address1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_13_address1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_13_address1, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_13_address1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_13_address1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE13current_token_13_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_13_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_13_address1 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_13_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE13current_token_13_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_13_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ11llama_layerE13current_token_13_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_13_address1;
        else 
            p_ZZ11llama_layerE13current_token_13_address1 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_13_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_13_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_13_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_13_ce0, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_13_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_13_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_13_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_13_ce0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE13current_token_13_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            p_ZZ11llama_layerE13current_token_13_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            p_ZZ11llama_layerE13current_token_13_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_13_ce0 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE13current_token_13_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            p_ZZ11llama_layerE13current_token_13_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11llama_layerE13current_token_13_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_13_ce0;
        else 
            p_ZZ11llama_layerE13current_token_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_13_ce1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_13_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_13_ce1, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_13_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_13_ce1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE13current_token_13_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_13_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_13_ce1 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_13_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE13current_token_13_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_13_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ11llama_layerE13current_token_13_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_13_ce1;
        else 
            p_ZZ11llama_layerE13current_token_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_13_d1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_13_d1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_13_d1, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_13_d1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_13_d1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE13current_token_13_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_13_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_13_d1 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_13_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE13current_token_13_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_13_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ11llama_layerE13current_token_13_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_13_d1;
        else 
            p_ZZ11llama_layerE13current_token_13_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_13_we1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_13_we1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_13_we1, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_13_we1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_13_we1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE13current_token_13_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_13_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_13_we1 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_13_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE13current_token_13_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_13_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ11llama_layerE13current_token_13_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_13_we1;
        else 
            p_ZZ11llama_layerE13current_token_13_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_14_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_14_address0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_14_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_14_address0, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_14_address0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_14_address0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_14_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_14_address0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE13current_token_14_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            p_ZZ11llama_layerE13current_token_14_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            p_ZZ11llama_layerE13current_token_14_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_14_address0 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE13current_token_14_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            p_ZZ11llama_layerE13current_token_14_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11llama_layerE13current_token_14_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_14_address0;
        else 
            p_ZZ11llama_layerE13current_token_14_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_14_address1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_14_address1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_14_address1, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_14_address1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_14_address1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE13current_token_14_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_14_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_14_address1 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_14_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE13current_token_14_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_14_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ11llama_layerE13current_token_14_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_14_address1;
        else 
            p_ZZ11llama_layerE13current_token_14_address1 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_14_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_14_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_14_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_14_ce0, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_14_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_14_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_14_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_14_ce0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE13current_token_14_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            p_ZZ11llama_layerE13current_token_14_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            p_ZZ11llama_layerE13current_token_14_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_14_ce0 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE13current_token_14_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            p_ZZ11llama_layerE13current_token_14_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11llama_layerE13current_token_14_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_14_ce0;
        else 
            p_ZZ11llama_layerE13current_token_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_14_ce1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_14_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_14_ce1, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_14_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_14_ce1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE13current_token_14_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_14_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_14_ce1 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_14_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE13current_token_14_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_14_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ11llama_layerE13current_token_14_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_14_ce1;
        else 
            p_ZZ11llama_layerE13current_token_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_14_d1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_14_d1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_14_d1, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_14_d1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_14_d1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE13current_token_14_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_14_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_14_d1 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_14_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE13current_token_14_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_14_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ11llama_layerE13current_token_14_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_14_d1;
        else 
            p_ZZ11llama_layerE13current_token_14_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_14_we1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_14_we1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_14_we1, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_14_we1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_14_we1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE13current_token_14_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_14_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_14_we1 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_14_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE13current_token_14_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_14_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ11llama_layerE13current_token_14_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_14_we1;
        else 
            p_ZZ11llama_layerE13current_token_14_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_15_address0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_15_address0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_15_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_15_address0, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_15_address0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_15_address0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_15_address0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_15_address0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE13current_token_15_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            p_ZZ11llama_layerE13current_token_15_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            p_ZZ11llama_layerE13current_token_15_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_15_address0 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE13current_token_15_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            p_ZZ11llama_layerE13current_token_15_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11llama_layerE13current_token_15_address0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_15_address0;
        else 
            p_ZZ11llama_layerE13current_token_15_address0 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_15_address1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_15_address1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_15_address1, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_15_address1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_15_address1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE13current_token_15_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_15_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_15_address1 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_15_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE13current_token_15_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_15_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ11llama_layerE13current_token_15_address1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_15_address1;
        else 
            p_ZZ11llama_layerE13current_token_15_address1 <= "XXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_15_ce0_assign_proc : process(grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_15_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_15_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_15_ce0, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_15_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_15_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_15_ce0, grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_15_ce0, ap_CS_fsm_state15, ap_CS_fsm_state119, ap_CS_fsm_state54, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state107, ap_CS_fsm_state158)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state158)) then 
            p_ZZ11llama_layerE13current_token_15_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021_p_ZZ11llama_layerE13current_token_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            p_ZZ11llama_layerE13current_token_15_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982_p_ZZ11llama_layerE13current_token_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            p_ZZ11llama_layerE13current_token_15_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725_p_ZZ11llama_layerE13current_token_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_15_ce0 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            p_ZZ11llama_layerE13current_token_15_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503_p_ZZ11llama_layerE13current_token_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            p_ZZ11llama_layerE13current_token_15_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466_p_ZZ11llama_layerE13current_token_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11llama_layerE13current_token_15_ce0 <= grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429_p_ZZ11llama_layerE13current_token_15_ce0;
        else 
            p_ZZ11llama_layerE13current_token_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_15_ce1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_15_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_15_ce1, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_15_ce1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_15_ce1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE13current_token_15_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_15_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_15_ce1 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_15_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE13current_token_15_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_15_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ11llama_layerE13current_token_15_ce1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_15_ce1;
        else 
            p_ZZ11llama_layerE13current_token_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_15_d1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_15_d1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_15_d1, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_15_d1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_15_d1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE13current_token_15_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_15_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_15_d1 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_15_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE13current_token_15_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_15_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ11llama_layerE13current_token_15_d1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_15_d1;
        else 
            p_ZZ11llama_layerE13current_token_15_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11llama_layerE13current_token_15_we1_assign_proc : process(ap_CS_fsm_state56, grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_15_we1, grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_15_we1, grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_15_we1, grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_15_we1, ap_CS_fsm_state13, ap_CS_fsm_state58, ap_CS_fsm_state105)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            p_ZZ11llama_layerE13current_token_15_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898_p_ZZ11llama_layerE13current_token_15_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            p_ZZ11llama_layerE13current_token_15_we1 <= grp_kernel_mhsa_1_fu_643_p_ZZ11llama_layerE13current_token_15_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            p_ZZ11llama_layerE13current_token_15_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575_p_ZZ11llama_layerE13current_token_15_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_ZZ11llama_layerE13current_token_15_we1 <= grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390_p_ZZ11llama_layerE13current_token_15_we1;
        else 
            p_ZZ11llama_layerE13current_token_15_we1 <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln100_fu_1213_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_1203_p4),64));

        sext_ln27_1_fu_1297_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln27_1_reg_1611),64));

        sext_ln27_2_fu_1402_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln27_4_reg_1645),64));

        sext_ln27_fu_1485_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln3_reg_1674),64));

    trunc_ln_fu_1203_p4 <= token_embed(63 downto 2);
    w1_fu_1425_p2 <= std_logic_vector(unsigned(zext_ln52_fu_1421_p1) + unsigned(all_weights_read_reg_1534));
    w2_fu_1440_p2 <= std_logic_vector(unsigned(zext_ln53_fu_1436_p1) + unsigned(all_weights_read_reg_1534));
    w3_fu_1455_p2 <= std_logic_vector(unsigned(zext_ln54_fu_1451_p1) + unsigned(all_weights_read_reg_1534));
    wk_fu_1338_p2 <= std_logic_vector(unsigned(zext_ln48_fu_1334_p1) + unsigned(all_weights_read_reg_1534));
    wo_fu_1366_p2 <= std_logic_vector(unsigned(zext_ln50_fu_1362_p1) + unsigned(all_weights_read_reg_1534));
    wq_fu_1324_p2 <= std_logic_vector(unsigned(zext_ln47_fu_1320_p1) + unsigned(all_weights_read_reg_1534));
    wv_fu_1352_p2 <= std_logic_vector(unsigned(zext_ln49_fu_1348_p1) + unsigned(all_weights_read_reg_1534));
    zext_ln37_1_fu_1383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln37_1_fu_1378_p2),64));
    zext_ln37_fu_1279_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_mul_load_reg_1587),64));
    zext_ln47_fu_1320_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_fu_1315_p2),64));
    zext_ln48_fu_1334_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln48_fu_1329_p2),64));
    zext_ln49_fu_1348_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln49_fu_1343_p2),64));
    zext_ln50_fu_1362_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln50_fu_1357_p2),64));
    zext_ln52_fu_1421_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln52_fu_1416_p2),64));
    zext_ln53_fu_1436_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln53_fu_1431_p2),64));
    zext_ln54_fu_1451_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln54_fu_1446_p2),64));
end behav;
