arrLoopLRU64

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.247204                       # Number of seconds simulated
sim_ticks                                247203620000                       # Number of ticks simulated
final_tick                               247203620000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 613516                       # Simulator instruction rate (inst/s)
host_op_rate                                   613515                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3446185905                       # Simulator tick rate (ticks/s)
host_mem_usage                                8609280                       # Number of bytes of host memory used
host_seconds                                    71.73                       # Real time elapsed on the host
sim_insts                                    44008983                       # Number of instructions simulated
sim_ops                                      44008983                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED 247203620000                       # Cumulative time (in ticks) in various power states
system.cache.hits                            50017640                       # Number of hits
system.cache.misses                           7995549                       # Number of misses
system.cache.missLatency::samples             7995549                       # Ticks for misses to the cache
system.cache.missLatency::mean           23661.968803                       # Ticks for misses to the cache
system.cache.missLatency::gmean          23199.712324                       # Ticks for misses to the cache
system.cache.missLatency::stdev           9284.516151                       # Ticks for misses to the cache
system.cache.missLatency::0-65535             7958884     99.54%     99.54% # Ticks for misses to the cache
system.cache.missLatency::65536-131071          28522      0.36%     99.90% # Ticks for misses to the cache
system.cache.missLatency::131072-196607          2300      0.03%     99.93% # Ticks for misses to the cache
system.cache.missLatency::196608-262143           380      0.00%     99.93% # Ticks for misses to the cache
system.cache.missLatency::262144-327679          3669      0.05%     99.98% # Ticks for misses to the cache
system.cache.missLatency::327680-393215          1651      0.02%    100.00% # Ticks for misses to the cache
system.cache.missLatency::393216-458751            10      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::458752-524287            11      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::524288-589823             9      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::589824-655359           113      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::655360-720895             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::720896-786431             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::786432-851967             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::851968-917503             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::917504-983039             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::983040-1.04858e+06            0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total               7995549                       # Ticks for misses to the cache
system.cache.hitRatio                        0.862177                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port     23985623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port   1023364736                       # Cumulative packet size per connected master and slave (bytes)
