

================================================================
== Vitis HLS Report for 'conv3_5x5_Pipeline_acc3row'
================================================================
* Date:           Tue Oct 21 14:52:30 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.011 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      102|      102|  1.020 us|  1.020 us|  102|  102|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- acc3row  |      100|      100|        20|         20|          1|     5|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 20, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 20, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sum_1 = alloca i32 1"   --->   Operation 23 'alloca' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 24 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add186_4_4250_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_4_4250_i_reload"   --->   Operation 25 'read' 'add186_4_4250_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add186_3_4245_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_3_4245_i_reload"   --->   Operation 26 'read' 'add186_3_4245_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%add186_2_4240_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_2_4240_i_reload"   --->   Operation 27 'read' 'add186_2_4240_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add186_1_4235_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_1_4235_i_reload"   --->   Operation 28 'read' 'add186_1_4235_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%add186_4224230_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_4224230_i_reload"   --->   Operation 29 'read' 'add186_4224230_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%add186_4_3249_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_4_3249_i_reload"   --->   Operation 30 'read' 'add186_4_3249_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%add186_3_3244_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_3_3244_i_reload"   --->   Operation 31 'read' 'add186_3_3244_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%add186_2_3239_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_2_3239_i_reload"   --->   Operation 32 'read' 'add186_2_3239_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%add186_1_3234_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_1_3234_i_reload"   --->   Operation 33 'read' 'add186_1_3234_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%add186_3214229_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_3214229_i_reload"   --->   Operation 34 'read' 'add186_3214229_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%add186_4_2248_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_4_2248_i_reload"   --->   Operation 35 'read' 'add186_4_2248_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%add186_3_2243_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_3_2243_i_reload"   --->   Operation 36 'read' 'add186_3_2243_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add186_2_2238_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_2_2238_i_reload"   --->   Operation 37 'read' 'add186_2_2238_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add186_1_2233_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_1_2233_i_reload"   --->   Operation 38 'read' 'add186_1_2233_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add186_2204228_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_2204228_i_reload"   --->   Operation 39 'read' 'add186_2204228_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add186_4_1247_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_4_1247_i_reload"   --->   Operation 40 'read' 'add186_4_1247_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add186_3_1242_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_3_1242_i_reload"   --->   Operation 41 'read' 'add186_3_1242_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add186_2_1237_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_2_1237_i_reload"   --->   Operation 42 'read' 'add186_2_1237_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add186_1_1232_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_1_1232_i_reload"   --->   Operation 43 'read' 'add186_1_1232_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add186_1194227_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_1194227_i_reload"   --->   Operation 44 'read' 'add186_1194227_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add186_4246_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_4246_i_reload"   --->   Operation 45 'read' 'add186_4246_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add186_3241_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_3241_i_reload"   --->   Operation 46 'read' 'add186_3241_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add186_2236_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_2236_i_reload"   --->   Operation 47 'read' 'add186_2236_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add186_1231_i_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add186_1231_i_reload"   --->   Operation 48 'read' 'add186_1231_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload"   --->   Operation 49 'read' 'p_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sum_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum"   --->   Operation 50 'read' 'sum_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %sum_read, i32 %sum_1"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc212.i"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.01>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%i_2 = load i3 %i" [src/srcnn.cpp:246->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 54 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 55 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.67ns)   --->   "%icmp_ln246 = icmp_eq  i3 %i_2, i3 5" [src/srcnn.cpp:246->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 56 'icmp' 'icmp_ln246' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.67ns)   --->   "%add_ln246 = add i3 %i_2, i3 1" [src/srcnn.cpp:246->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 57 'add' 'add_ln246' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln246 = br i1 %icmp_ln246, void %for.inc212.split.i, void %for.end217.i.exitStub" [src/srcnn.cpp:246->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 58 'br' 'br_ln246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sum_1_load = load i32 %sum_1" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 59 'load' 'sum_1_load' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.57ns)   --->   "%tmp_496_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %p_reload_read, i32 %add186_1231_i_reload_read, i32 %add186_2236_i_reload_read, i32 %add186_3241_i_reload_read, i32 %add186_4246_i_reload_read, i3 %i_2" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 60 'mux' 'tmp_496_i' <Predicate = (!icmp_ln246)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.88ns)   --->   Input mux for Operation 61 '%sum_2 = fadd i32 %sum_1_load, i32 %tmp_496_i'
ST_2 : Operation 61 [4/4] (5.55ns)   --->   "%sum_2 = fadd i32 %sum_1_load, i32 %tmp_496_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 61 'fadd' 'sum_2' <Predicate = (!icmp_ln246)> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.57ns)   --->   "%tmp_497_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %add186_1194227_i_reload_read, i32 %add186_1_1232_i_reload_read, i32 %add186_2_1237_i_reload_read, i32 %add186_3_1242_i_reload_read, i32 %add186_4_1247_i_reload_read, i3 %i_2" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 62 'mux' 'tmp_497_i' <Predicate = (!icmp_ln246)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.57ns)   --->   "%tmp_498_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %add186_2204228_i_reload_read, i32 %add186_1_2233_i_reload_read, i32 %add186_2_2238_i_reload_read, i32 %add186_3_2243_i_reload_read, i32 %add186_4_2248_i_reload_read, i3 %i_2" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 63 'mux' 'tmp_498_i' <Predicate = (!icmp_ln246)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.57ns)   --->   "%tmp_499_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %add186_3214229_i_reload_read, i32 %add186_1_3234_i_reload_read, i32 %add186_2_3239_i_reload_read, i32 %add186_3_3244_i_reload_read, i32 %add186_4_3249_i_reload_read, i3 %i_2" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 64 'mux' 'tmp_499_i' <Predicate = (!icmp_ln246)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.57ns)   --->   "%tmp_500_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %add186_4224230_i_reload_read, i32 %add186_1_4235_i_reload_read, i32 %add186_2_4240_i_reload_read, i32 %add186_3_4245_i_reload_read, i32 %add186_4_4250_i_reload_read, i3 %i_2" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 65 'mux' 'tmp_500_i' <Predicate = (!icmp_ln246)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln246 = store i3 %add_ln246, i3 %i" [src/srcnn.cpp:246->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 66 'store' 'store_ln246' <Predicate = (!icmp_ln246)> <Delay = 0.42>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sum_1_load_1 = load i32 %sum_1"   --->   Operation 90 'load' 'sum_1_load_1' <Predicate = (icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_1_out, i32 %sum_1_load_1"   --->   Operation 91 'write' 'write_ln0' <Predicate = (icmp_ln246)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 92 'ret' 'ret_ln0' <Predicate = (icmp_ln246)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 67 [3/4] (6.43ns)   --->   "%sum_2 = fadd i32 %sum_1_load, i32 %tmp_496_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 67 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 68 [2/4] (6.43ns)   --->   "%sum_2 = fadd i32 %sum_1_load, i32 %tmp_496_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 68 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 69 [1/4] (6.43ns)   --->   "%sum_2 = fadd i32 %sum_1_load, i32 %tmp_496_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 69 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : [1/1] (0.88ns)   --->   Input mux for Operation 70 '%sum_3 = fadd i32 %sum_2, i32 %tmp_497_i'
ST_6 : Operation 70 [4/4] (5.55ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %tmp_497_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 70 'fadd' 'sum_3' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 71 [3/4] (6.43ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %tmp_497_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 71 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 72 [2/4] (6.43ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %tmp_497_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 72 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 73 [1/4] (6.43ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %tmp_497_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 73 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : [1/1] (0.88ns)   --->   Input mux for Operation 74 '%sum_4 = fadd i32 %sum_3, i32 %tmp_498_i'
ST_10 : Operation 74 [4/4] (5.55ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %tmp_498_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 74 'fadd' 'sum_4' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 75 [3/4] (6.43ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %tmp_498_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 75 'fadd' 'sum_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 76 [2/4] (6.43ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %tmp_498_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 76 'fadd' 'sum_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 77 [1/4] (6.43ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %tmp_498_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 77 'fadd' 'sum_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : [1/1] (0.88ns)   --->   Input mux for Operation 78 '%sum_5 = fadd i32 %sum_4, i32 %tmp_499_i'
ST_14 : Operation 78 [4/4] (5.55ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %tmp_499_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 78 'fadd' 'sum_5' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 79 [3/4] (6.43ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %tmp_499_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 79 'fadd' 'sum_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 80 [2/4] (6.43ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %tmp_499_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 80 'fadd' 'sum_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 81 [1/4] (6.43ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %tmp_499_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 81 'fadd' 'sum_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : [1/1] (0.88ns)   --->   Input mux for Operation 82 '%sum_6 = fadd i32 %sum_5, i32 %tmp_500_i'
ST_18 : Operation 82 [4/4] (5.55ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %tmp_500_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 82 'fadd' 'sum_6' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 83 [3/4] (6.43ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %tmp_500_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 83 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 84 [2/4] (6.43ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %tmp_500_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 84 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.86>
ST_21 : Operation 85 [1/1] (0.00ns)   --->   "%speclooptripcount_ln244 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/srcnn.cpp:244->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 85 'speclooptripcount' 'speclooptripcount_ln244' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln246 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/srcnn.cpp:246->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 86 'specloopname' 'specloopname_ln246' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 87 [1/4] (6.43ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %tmp_500_i" [src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 87 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 88 [1/1] (0.42ns)   --->   "%store_ln246 = store i32 %sum_6, i32 %sum_1" [src/srcnn.cpp:246->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 88 'store' 'store_ln246' <Predicate = true> <Delay = 0.42>
ST_21 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln246 = br void %for.inc212.i" [src/srcnn.cpp:246->src/srcnn.cpp:279->src/srcnn.cpp:770]   --->   Operation 89 'br' 'br_ln246' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('i') [29]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [56]  (0.427 ns)

 <State 2>: 7.011ns
The critical path consists of the following:
	'load' operation ('i', src/srcnn.cpp:246->src/srcnn.cpp:279->src/srcnn.cpp:770) on local variable 'i' [60]  (0.000 ns)
	'mux' operation ('tmp_496_i', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770) [69]  (0.574 ns)
	multiplexor before operation 'fadd' with delay (0.885 ns)
'fadd' operation ('sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770) [70]  (5.552 ns)

 <State 3>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770) [70]  (6.437 ns)

 <State 4>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770) [70]  (6.437 ns)

 <State 5>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770) [70]  (6.437 ns)

 <State 6>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.885 ns)
'fadd' operation ('sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770) [72]  (5.552 ns)

 <State 7>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770) [72]  (6.437 ns)

 <State 8>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770) [72]  (6.437 ns)

 <State 9>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770) [72]  (6.437 ns)

 <State 10>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.885 ns)
'fadd' operation ('sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770) [74]  (5.552 ns)

 <State 11>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770) [74]  (6.437 ns)

 <State 12>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770) [74]  (6.437 ns)

 <State 13>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770) [74]  (6.437 ns)

 <State 14>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.885 ns)
'fadd' operation ('sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770) [76]  (5.552 ns)

 <State 15>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770) [76]  (6.437 ns)

 <State 16>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770) [76]  (6.437 ns)

 <State 17>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770) [76]  (6.437 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.885 ns)
'fadd' operation ('sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770) [78]  (5.552 ns)

 <State 19>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770) [78]  (6.437 ns)

 <State 20>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770) [78]  (6.437 ns)

 <State 21>: 6.864ns
The critical path consists of the following:
	'fadd' operation ('sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770) [78]  (6.437 ns)
	'store' operation ('store_ln246', src/srcnn.cpp:246->src/srcnn.cpp:279->src/srcnn.cpp:770) of variable 'sum', src/srcnn.cpp:250->src/srcnn.cpp:279->src/srcnn.cpp:770 on local variable 'sum' [80]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
