[["Package and Interconnect Modeling of the HFA3624, a 2.4GHz RF to IF Converter.", ["Mattan Kamon", "Steve S. Majors"], "https://doi.org/10.1145/240518.240519", 6], ["HEAT: Hierarchical Energy Analysis Tool.", ["Janardhan H. Satyanarayana", "Keshab K. Parhi"], "https://doi.org/10.1145/240518.240520", 6], ["Opportunities and Obstacles in Low-Power System-Level CAD.", ["Andrew Wolfe"], "https://doi.org/10.1145/240518.240521", 6], ["POSE: Power Optimization and Synthesis Environment.", ["Sasan Iman", "Massoud Pedram"], "https://doi.org/10.1145/240518.240522", 6], ["Early Power Exploration - A World Wide Web Application.", ["David Lidsky", "Jan M. Rabaey"], "https://doi.org/10.1145/240518.240523", 6], ["Behavioral Synthesis.", ["Raul Camposano"], "https://doi.org/10.1145/240518.240524", 2], ["A Register File and Scheduling Model for Application Specific Processor Synthesis.", ["Ehat Ercanli", "Christos A. Papachristou"], "https://doi.org/10.1145/240518.240525", 6], ["Optimized Code Generation of Multiplication-free Linear Transforms.", ["Mahesh Mehendale", "G. Venkatesh", "Sunil D. Sherlekar"], "https://doi.org/10.1145/240518.240526", 6], ["Concurrent Analysis Techniques for Data Path Timing Optimization.", ["Chuck Monahan", "Forrest Brewer"], "https://doi.org/10.1145/240518.240527", 4], ["HDL Optimization Using Timed Decision Tables.", ["Jian Li", "Rajesh K. Gupta"], "https://doi.org/10.1145/240518.240528", 4], ["Efficient Partial Enumeration for Timing Analysis of Asynchronous Systems.", ["Eric Verlind", "Gjalt G. de Jong", "Bill Lin"], "https://doi.org/10.1145/240518.240529", 4], ["Verification of asynchronous circuits using Time Petri Net unfolding.", ["Alexei L. Semenov", "Alexandre Yakovlev"], "https://doi.org/10.1145/240518.240530", 4], ["Methodology and Tools for State Encoding in Asynchronous Circuit Synthesis.", ["Jordi Cortadella", "Michael Kishinevsky", "Alex Kondratyev", "Luciano Lavagno", "Alexandre Yakovlev"], "https://doi.org/10.1145/240518.240531", 4], ["A Technique for Synthesizing Distributed Burst-mode Circuits.", ["Prabhakar Kudva", "Ganesh Gopalakrishnan", "Hans M. Jacobson"], "https://doi.org/10.1145/240518.240532", 4], ["Espresso-HF: A Heuristic Hazard-Free Minimizer for Two-Level Logic.", ["Michael Theobald", "Steven M. Nowick", "Tao Wu"], "https://doi.org/10.1145/240518.240533", 6], ["Synthesis for Hazard-free Customized CMOS Complex-Gate Networks Under Multiple-Input Changes.", ["Prabhakar Kudva", "Ganesh Gopalakrishnan", "Hans M. Jacobson", "Steven M. Nowick"], "https://doi.org/10.1145/240518.240534", 6], ["Partitioning of VLSI Circuits and Systems.", ["Frank M. Johannes"], "https://doi.org/10.1145/240518.240535", 5], ["New Spectral Linear Placement and Clustering Approach.", ["Jianmin Li", "John Lillis", "Lung-Tien Liu", "Chung-Kuan Cheng"], "https://doi.org/10.1145/240518.240536", 6], ["Characterization and Parameterized Random Generation of Digital Circuits.", ["Michael D. Hutton", "Jerry P. Grossman", "Jonathan Rose", "Derek G. Corneil"], "https://doi.org/10.1145/240518.240537", 6], ["A Probability-Based Approach to VLSI Circuit Partitioning.", ["Shantanu Dutt", "Wenyong Deng"], "https://doi.org/10.1145/240518.240538", 6], ["Verification of Electronic Systems.", ["Alberto L. Sangiovanni-Vincentelli", "Patrick C. McGeer", "Alexander Saldanha"], "https://doi.org/10.1145/240518.240539", 6], ["Design Considerations and Tools for Low-voltage Digital System Design.", ["Anantha Chandrakasan", "Isabel Y. Yang", "Carlin Vieri", "Dimitri Antoniadis"], "https://doi.org/10.1145/240518.240540", 6], ["VAMP: A VHDL-Based Concept for Accurate Modeling and Post Layout Timing Simulation of Electronic Systems.", ["Bernhard Wunder", "Gunther Lehmann", "Klaus D. Muller-Glaser"], "https://doi.org/10.1145/240518.240541", 6], ["A Systematic Technique for Verifying Critical Path Delays in a 300MHz Alpha CPU Design Using Circuit Simulation.", ["Madhav P. Desai", "Yao-Tsung Yen"], "https://doi.org/10.1145/240518.240542", 6], ["High-Level Synthesis for Testability: A Survey and Perspective.", ["Kenneth D. Wagner", "Sujit Dey"], "https://doi.org/10.1145/240518.240543", 6], ["Introspection: A Low Overhead Binding Technique During Self-Diagnosing Microarchitecture Synthesis.", ["Balakrishnan Iyer", "Ramesh Karri"], "https://doi.org/10.1145/240518.240544", 6], ["Lower Bounds on Test Resources for Scheduled Data Flow Graphs.", ["Ishwar Parulkar", "Sandeep K. Gupta", "Melvin A. Breuer"], "https://doi.org/10.1145/240518.240545", 6], ["Symphony: A Simulation Backplane for Parallel Mixed-Mode Co-Simulation of VLSI Systems.", ["Antonio R. W. Todesco", "Teresa H. Y. Meng"], "https://doi.org/10.1145/240518.240546", 6], ["Oscillation Control in Logic Simulation using Dynamic Dominance Grahps.", ["Peter Dahlgren"], "https://doi.org/10.1145/240518.240547", 6], ["Compact Vector Generation for Accurate Power Simulation.", ["Shi-Yu Huang", "Kuang-Chien Chen", "Kwang-Ting Cheng", "Tien-Chien Lee"], "https://doi.org/10.1145/240518.240548", 4], ["Improving the Efficiency of Power Simulators by Input Vector Compaction.", ["Chi-Ying Tsui", "Radu Marculescu", "Diana Marculescu", "Massoud Pedram"], "https://doi.org/10.1145/240518.240549", 4], ["Efficient Communication in a Design Environment.", ["Idalina Videira", "Paulo Verissimo", "Helena Sarmento"], "https://doi.org/10.1145/240518.240550", 6], ["A Description Language for Design Process Management.", ["Peter R. Sutton", "Stephen W. Director"], "https://doi.org/10.1145/240518.240551", 6], ["Improved Tool and Data Selection in Task Management.", ["John W. Hagerman", "Stephen W. Director"], "https://doi.org/10.1145/240518.240552", 4], ["Application of a Markov Model to the Measurement, Simulation, and Diagnosis of an Iterative Design Process.", ["Eric W. Johnson", "Luis A. Castillo", "Jay B. Brockman"], "https://doi.org/10.1145/240518.240553", 4], ["Tutorial: Design of a Logic Synthesis System.", ["Richard L. Rudell"], "https://doi.org/10.1145/240518.240554", 6], ["On Solving Covering Problems.", ["Olivier Coudert"], "https://doi.org/10.1145/240518.240555", 6], ["A New Complete Diagnosis Patterns for Wiring Interconnects.", ["Sungju Park"], "https://doi.org/10.1145/240518.240556", 6], ["A Satisfiability-Based Test Generator for Path Delay Faults in Combinational Circuts.", ["Chih-Ang Chen", "Sandeep K. Gupta"], "https://doi.org/10.1145/240518.240557", 6], ["On Static Compaction of Test Sequences for Synchronous Sequential Circuits.", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/240518.240558", 6], ["An O(n) Algorithm for Transistor Stacking with Performance Constraints.", ["Bulent Basaran", "Rob A. Rutenbar"], "https://doi.org/10.1145/240518.240559", 6], ["Use of Sensitivities and Generalized Substrate Models in Mixed-Signal IC Design.", ["Paolo Miliozzi", "Iasson Vassiliou", "Edoardo Charbon", "Enrico Malavasi", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/240518.240560", 6], ["RTL Emulation: The Next Leap in System Verification.", ["Sanjay Sawant", "Paul Giordano"], "https://doi.org/10.1145/240518.240561", 3], ["Equation-Based Behavioral Model Generation for Nonlinear Analog Circuits.", ["Carsten Borchers", "Lars Hedrich", "Erich Barke"], "https://doi.org/10.1145/240518.240562", 4], ["Multilevel Logic Synthesis for Arithmetic Functions.", ["Chien-Chung Tsai", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/240518.240563", 6], ["Synthesis by Spectral Translation Using Boolean Decision Diagrams.", ["Jeffery P. Hansen", "Masatoshi Sekine"], "https://doi.org/10.1145/240518.240564", 6], ["Delay Minimal Decomposition of Multiplexers in Technology Mapping.", ["Shashidhar Thakur", "D. F. Wong", "Shankar Krishnamoorthy"], "https://doi.org/10.1145/240518.240565", 4], ["Error Correction Based on Verification Techniques.", ["Shi-Yu Huang", "Kuang-Chien Chen", "Kwang-Ting Cheng"], "https://doi.org/10.1145/240518.240566", 4], ["Layout Driven Selecting and Chaining of Partial Scan.", ["Chau-Shen Chen", "Kuang-Hui Lin", "TingTing Hwang"], "https://doi.org/10.1145/240518.240567", 6], ["Test Point Insertion: Scan Paths through Combinational Logic.", ["Chih-Chang Lin", "Malgorzata Marek-Sadowska", "Kwang-Ting Cheng", "Mike Tien-Chien Lee"], "https://doi.org/10.1145/240518.240568", 6], ["Area Efficient Pipelined Pseudo-Exhaustive Testing with Retiming.", ["Huoy-Yu Liou", "Ting-Ting Y. Lin", "Chung-Kuan Cheng"], "https://doi.org/10.1145/240518.240569", 6], ["Stable and Efficient Reduction of Large, Multiport RC Networks by Pole Analysis via Congruence Transformations.", ["Kevin J. Kerns", "Andrew T. Yang"], "https://doi.org/10.1145/240518.240570", 6], ["Homotopy Techniques for Obtaining a DC Solution of Large-Scale MOS Circuits.", ["Jaijeet S. Roychowdhury", "Robert C. Melville"], "https://doi.org/10.1145/240518.240571", 6], ["Efficient AC and Noise Analysis of Two-Tone RF Circuits.", ["Ricardo Telichevesky", "Kenneth S. Kundert", "Jacob White"], "https://doi.org/10.1145/240518.240572", 6], ["Synthesis Tools for Mixed-Signal ICs: Progress on Frontend and Backend Strategies.", ["L. Richard Carley", "Georges G. E. Gielen", "Rob A. Rutenbar", "Willy M. C. Sansen"], "https://doi.org/10.1145/240518.240573", 6], ["Code Generation and Analysis for the Functional Verification of Microprocessors.", ["Anoosh Hosseini", "Dimitrios Mavroidis", "Pavlos Konas"], "https://doi.org/10.1145/240518.240574", 6], ["Innovative Verification Strategy Reduces Design Cycle Time for High-End Sparc Processor.", ["Val Popescu", "Bill McNamara"], "https://doi.org/10.1145/240518.240577", 4], ["Hardware Emulation for Functional Verification of K5.", ["Gopi Ganapathy", "Ram Narayan", "Glenn Jorden", "Denzil Fernandez", "Ming Wang", "Jim Nishimura"], "https://doi.org/10.1145/240518.240578", 4], ["Functional Verification Methodology for the PowerPC 604 Microprocessor.", ["James Monaco", "David Holloway", "Rajesh Raina"], "https://doi.org/10.1145/240518.240579", 6], ["I'm Done Simulating: Now What? Verification Coverage Analysis and Correctness Checking of the DECchip 21164 Alpha Microprocessor.", ["Michael Kantrowitz", "Lisa M. Noack"], "https://doi.org/10.1145/240518.240580", 6], ["Glitch Analysis and Reduction in Register Transfer Level.", ["Anand Raghunathan", "Sujit Dey", "Niraj K. Jha"], "https://doi.org/10.1145/240518.240581", 6], ["An Effective Power Management Scheme for RTL Design Based on Multiple Clocks.", ["Christos A. Papachristou", "Mark Spining", "Mehrdad Nourani"], "https://doi.org/10.1145/240518.240582", 6], ["Power Optimization in Programmable Processors and ASIC Implementations of Linear Systems: Transformation-based Approach.", ["Mani B. Srivastava", "Miodrag Potkonjak"], "https://doi.org/10.1145/240518.240583", 6], ["Scheduling Techniques to Enable Power Management.", ["Jose Monteiro", "Srinivas Devadas", "Pranav Ashar", "Ashutosh Mauskar"], "https://doi.org/10.1145/240518.240584", 4], ["Electromigration Reliability Enhancement via Bus Activity Distribution.", ["Aurobindo Dasgupta", "Ramesh Karri"], "https://doi.org/10.1145/240518.240585", 4], ["A Sparse Image Method for BEM Capacitance Extraction.", ["Byron Krauter", "Yu Xia", "E. Aykut Dengi", "Lawrence T. Pileggi"], "https://doi.org/10.1145/240518.240586", 6], ["A Parallel Precorrected FFT Based Capacitance Extraction Program for Signal Integrity Analysis.", ["Narayan R. Aluru", "V. B. Nadkarni", "James White"], "https://doi.org/10.1145/240518.240587", 4], ["Multipole Accelerated Capacitance Calculation for Structures with Multiple Dielectrics with high Permittivity Ratios.", ["Johannes Tausch", "Jacob K. White"], "https://doi.org/10.1145/240518.240588", 4], ["Fast Parameters Extraction of General Three-Dimension Interconnects Using Geometry Independent Measured Equation of Invariance.", ["Weikai Sun", "Wayne Wei-Ming Dai", "Wei Hong II"], "https://doi.org/10.1145/240518.240589", 6], ["Efficient Full-Wave Electromagnetic Analysis via Model-Order Reduction of Fast Integral Transforms.", ["Joel R. Philips", "Eli Chiprout", "David D. Ling"], "https://doi.org/10.1145/240518.240590", 6], ["Useful-Skew Clock Routing With Gate Sizing for Low Power Design.", ["Joe G. Xi", "Wayne Wei-Ming Dai"], "https://doi.org/10.1145/240518.240592", 6], ["Sizing of Clock Distribution Networks for High Performance CPU Chips.", ["Madhav P. Desai", "Radenko Cvijetic", "James Jensen"], "https://doi.org/10.1145/240518.240593", 6], ["New Performance Driven Routing Techniques With Explicit Area/Delay Tradeoff and Simultaneous Wire Sizing.", ["John Lillis", "Chung-Kuan Cheng", "Ting-Ting Y. Lin", "Chin-Yen Ho"], "https://doi.org/10.1145/240518.240594", 6], ["Constructing Lower and Upper Bounded Delay Routing Trees Using Linear Programming.", ["Jaewon Oh", "Iksoo Pyo", "Massoud Pedram"], "https://doi.org/10.1145/240518.240595", 4], ["Fast Performance-Driven Optimization for Buffered Clock Trees Based on Lagrangian Relaxation.", ["Chung-Ping Chen", "Yao-Wen Chang", "D. F. Wong"], "https://doi.org/10.1145/240518.240596", 4], ["How to Write Awk and Perl Scripts to Enable Your EDA Tools to Work Together.", ["Robert C. Hutchins", "Shankar Hemmady"], "https://doi.org/10.1145/240518.240597", 6], ["The Automatic Generation of Functional Test Vectors for Rambus Designs.", ["K. D. Jones", "J. P. Privitera"], "https://doi.org/10.1145/240518.240598", 6], ["Functional Verification Methodology of Chameleon Processor.", ["Francoise Casaubieilh", "Anthony McIsaac", "Mike Benjamin", "Mike Bartley", "Francois Pogodalla", "Frederic Rocheteau", "Mohamed Belhadj", "Jeremy Eggleton", "Gerard Mas", "Geoff Barrett", "Christian Berthet"], "https://doi.org/10.1145/240518.240599", 6], ["Experience in Designing a Large-scale Multiprocessor using Field-Programmable Devices and Advanced CAD Tools.", ["Stephen Dean Brown", "Naraig Manjikian", "Zvonko G. Vranesic", "S. Caranci", "A. Grbic", "R. Grindley", "M. Gusat", "K. Loveless", "Zeljko Zilic", "Sinisa Srbljic"], "https://doi.org/10.1145/240518.240600", 6], ["Power Estimation of Cell-Based CMOS Circuits.", ["Alessandro Bogliolo", "Luca Benini", "Bruno Ricco"], "https://doi.org/10.1145/240518.240601", 6], ["A New Hybrid Methodology for Power Estimation.", ["David Ihsin Cheng", "Kwang-Ting Cheng", "Deborah C. Wang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/240518.240602", 6], ["A Statistical Approach to the Estimation of Delay Dependent Switching Activities in CMOS Combinational Circuits.", ["Yong Je Lim", "Kyung-Im Son", "Heung-Joon Park", "Mani Soma"], "https://doi.org/10.1145/240518.240603", 6], ["Engineering Change in a Non-Deterministic FSM Setting.", ["Sunil P. Khatri", "Amit Narayan", "Sriram C. Krishnan", "Kenneth L. McMillan", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/240518.240604", 6], ["Identifying Sequential Redundancies Without Search.", ["Mahesh A. Iyer", "David E. Long", "Miron Abramovici"], "https://doi.org/10.1145/240518.240605", 6], ["A Fast State Reduction Algorithm for Incompletely Specified Finite State Machines.", ["Hiroyuki Higuchi", "Yusuke Matsunaga"], "https://doi.org/10.1145/240518.240606", 4], ["Symbolic Optimization of FSM Networks Based on Sequential ATPG Techniques.", ["Fabrizio Ferrandi", "Franco Fummi", "Enrico Macii", "Massimo Poncino", "Donatella Sciuto"], "https://doi.org/10.1145/240518.240607", 4], ["Module Compaction in FPGA-based Regular Datapaths.", ["Andreas Koch"], "https://doi.org/10.1145/240518.240608", 6], ["Network Partitioning into Tree Hierarchies.", ["Ming-Ter Kuo", "Lung-Tien Liu", "Chung-Kuan Cheng"], "https://doi.org/10.1145/240518.240609", 6], ["Efficient Approximation Algorithms for Floorplan Area Minimization.", ["Danny Z. Chen", "Xiaobo Hu"], "https://doi.org/10.1145/240518.240610", 4], ["Optimal Wire-Sizing Formular Under the Elmore Delay Model.", ["Chung-Ping Chen", "Yao-Ping Chen", "D. F. Wong"], "https://doi.org/10.1145/240518.240611", 4], ["VLSI Design and System Level Verification for the Mini-Disc.", ["Tetsuya Fujimoto", "Takashi Kambe"], "https://doi.org/10.1145/240518.240612", 6], ["Design Methodologies for consumer-use video signal processing LSIs.", ["Hisakazu Edamatsu", "Satoshi Ikawa", "Katsuya Hasegawa"], "https://doi.org/10.1145/240518.240613", 6], ["Design Methodology for Analog High Frequency ICs.", ["Yasunori Miyahara", "Yoshimoto Oumi", "Seijiro Moriyama"], "https://doi.org/10.1145/240518.240614", 6], ["Issues and Answers in CAD Tool Interoperability.", ["Mike Murray", "Uwe B. Meding", "Bill Berg", "Yatin Trivedi", "Bill McCaffrey", "Ted Vucurevich"], "https://doi.org/10.1145/240518.240615", 6], ["The Design of Mixed Hardware/Software Systems.", ["Jay K. Adams", "Donald E. Thomas"], "https://doi.org/10.1145/240518.240616", 6], ["Constructing Application-Specific Heterogeneous Embedded Architectures from Custom HW/SW Applications.", ["Steven Vercauteren", "Bill Lin", "Hugo De Man"], "https://doi.org/10.1145/240518.240617", 6], ["A Hardware/Software Partitioning Algorithm for Designing Pipelined ASIPs with Least Gate Counts.", ["Nguyen-Ngoc Binh", "Masaharu Imai", "Akichika Shiomi", "Nobuyuki Hikichi"], "https://doi.org/10.1145/240518.240618", 6], ["Analysis of RC Interconnections Under Ramp Input.", ["Andrew B. Kahng", "Sudhakar Muddu"], "https://doi.org/10.1145/240518.240619", 6], ["An AWE Technique for Fast Printed Circuit Board Delays.", ["Bernard N. Sheehan"], "https://doi.org/10.1145/240518.240620", 5], ["RC-Interconnect Macromodels for Timing Simulation.", ["Florentin Dartu", "Bogdan Tutuianu", "Lawrence T. Pileggi"], "https://doi.org/10.1145/240518.240621", 4], ["iCET: A Complete Chip-Level Thermal Reliability Diagnosis Tool for CMOS VLSI Chips.", ["Yi-Kan Cheng", "Chin-Chi Teng", "Abhijit Dharchoudhury", "Elyse Rosenbaum", "Sung-Mo Kang"], "https://doi.org/10.1145/240518.240622", 4], ["Techniques for Verifying Superscalar Microprocessors.", ["Jerry R. Burch"], "https://doi.org/10.1145/240518.240623", 6], ["A Scalable Formal Verification Methodology for Pipelined Microprocessors.", ["Jeremy R. Levitt", "Kunle Olukotun"], "https://doi.org/10.1145/240518.240624", 6], ["State Reduction Using Reversible Rules.", ["C. Norris Ip", "David L. Dill"], "https://doi.org/10.1145/240518.240625", 4], ["Formal Verification of Embedded Systems based on CFSM Networks.", ["Felice Balarin", "Harry Hsieh", "Attila Jurecska", "Luciano Lavagno", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/240518.240626", 4], ["Combined Control Flow Dominated and Data Flow Dominated High-Level Synthesis.", ["Elisabeth Berrebi", "Polen Kission", "Serge Vernalde", "S. De Troch", "Jean-Claude Herluison", "Jean Frehel", "Ahmed Amine Jerraya", "Ivo Bolsens"], "https://doi.org/10.1145/240518.240627", 6], ["FADIC: Architectural Synthesis applied in IC Design.", ["J. Huisken", "F. Welten"], "https://doi.org/10.1145/240518.240628", 6], ["Domain-Specific High-Level Modeling and Synthesis for ATM Switch Design Using VHDL.", ["Mike Tien-Chien Lee", "Yu-Chin Hsu", "Ben Chen", "Masahiro Fujita"], "https://doi.org/10.1145/240518.240629", 6], ["Using Register-Transfer Paths in Code Generation for Heterogeneous Memory-Register Architectures.", ["Guido Araujo", "Sharad Malik", "Mike Tien-Chien Lee"], "https://doi.org/10.1145/240518.240630", 6], ["Address Calculation for Retargetable Compilation and Exploration of Instruction-Set Architectures.", ["Clifford Liem", "Pierre G. Paulin", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/240518.240631", 4], ["Analysis of Operation Delay and Execution Rate Constraints for Embedded Systems.", ["Rajesh K. Gupta"], "https://doi.org/10.1145/240518.240632", 4], ["Efficient Software Performance Estimation Methods for Hardware/Software Codesign.", ["Kei Suzuki", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/240518.240633", 6], ["An Explicit RC-Circuit Delay Approximation Based on the First Three Moments of the Impulse Response.", ["Bogdan Tutuianu", "Florentin Dartu", "Lawrence T. Pileggi"], "https://doi.org/10.1145/240518.240634", 6], ["Modeling the Effects of Temporal Proximity of Input Transitions on Gate Propagation Delay and Transition Time.", ["V. Chandramouli", "Karem A. Sakallah"], "https://doi.org/10.1145/240518.240635", 6], ["Optimal Clock Skew Scheduling Tolerant to Process Variations.", ["Jose Luis Neves", "Eby G. Friedman"], "https://doi.org/10.1145/240518.240636", 6], ["An Efficient Equivalence Checker for Combinational Circuits.", ["Yusuke Matsunaga"], "https://doi.org/10.1145/240518.240637", 6], ["High Performance BDD Package By Exploiting Memory Hiercharchy.", ["Jagesh V. Sanghavi", "Rajeev K. Ranjan", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/240518.240638", 6], ["Implementation of an Efficient Parallel BDD Package.", ["Tony Stornetta", "Forrest Brewer"], "https://doi.org/10.1145/240518.240639", 4], ["Word Level Model Checking - Avoiding the Pentium FDIV Error.", ["Edmund M. Clarke", "Manpreet Khaira", "Xudong Zhao"], "https://doi.org/10.1145/240518.240640", 4], ["Formal Verification of PowerPC Arrays Using Symbolic Trajectory Evaluation.", ["Manish Pandey", "Richard Raimi", "Derek L. Beatty", "Randal E. Bryant"], "https://doi.org/10.1145/240518.240641", 6], ["RuleBase: An Industry-Oriented Formal Verification Tool.", ["Ilan Beer", "Shoham Ben-David", "Cindy Eisner", "Avner Landver"], "https://doi.org/10.1145/240518.240642", 6], ["Bit-Level Analysis of an SRT Divider Circuit.", ["Randal E. Bryant"], "https://doi.org/10.1145/240518.240643", 5], ["Integrating Formal Verification Methods with A Conventional Project Design Flow.", ["Asgeir Th. Eiriksson"], "https://doi.org/10.1145/240518.240644", 6], ["A System Design Methodology for Software/Hardware Co-Development of Telecommunication Network Applications.", ["Bill Lin"], "https://doi.org/10.1145/240518.240645", 6], ["A Strategy for Real-Time Kernel Support in Application-Specific HW/SW Embedded Architectures.", ["Steven Vercauteren", "Bill Lin", "Hugo De Man"], "https://doi.org/10.1145/240518.240646", 6], ["Software Development in a Hardware Simulation Environment.", ["Benny Schnaider", "Einat Yogev"], "https://doi.org/10.1145/240518.240647", 6], ["Compiled HW/SW Co-Simulation.", ["Vojin Zivojnovic", "Heinrich Meyr"], "https://doi.org/10.1145/240518.240649", 6], ["Stochastic Sequential Machine Synthesis Targeting Constrained Sequence Generation.", ["Diana Marculescu", "Radu Marculescu", "Massoud Pedram"], "https://doi.org/10.1145/240518.240650", 6], ["Energy Characterization based on Clustering.", ["Huzefa Mehta", "Robert Michael Owens", "Mary Jane Irwin"], "https://doi.org/10.1145/240518.240651", 6], ["Architectural Retiming: Pipelining Latency-Constrained Circuts.", ["Soha Hassoun", "Carl Ebeling"], "https://doi.org/10.1145/240518.240652", 6], ["Optimizing Systems for Effective Block-Processing: The k-Delay Problem.", ["Kumar N. Lalgudi", "Marios C. Papaefthymiou", "Miodrag Potkonjak"], "https://doi.org/10.1145/240518.240653", 6], ["Optimal Clock Period FPGA Technology Mapping for Sequential Circuits.", ["Peichen Pan", "C. L. Liu"], "https://doi.org/10.1145/240518.240655", 6], ["Structural Gate Decomposition for Depth-Optimal Technology Mapping in LUT-based FPGA Design.", ["Jason Cong", "Yean-Yow Hwang"], "https://doi.org/10.1145/240518.240656", 4], ["A Boolean Approach to Performance-Directed Technology Mapping for LUT-Based FPGA Designs.", ["Christian Legl", "Bernd Wurth", "Klaus Eckl"], "https://doi.org/10.1145/240518.240657", 4], ["New Algorithms for Gate Sizing: A Comparative Study.", ["Olivier Coudert", "Ramsey W. Haddad", "Srilatha Manne"], "https://doi.org/10.1145/240518.240658", 6], ["Post-Layout Optimization for Deep Submicron Design.", ["Koichi Sato", "Masamichi Kawarabayashi", "Hideyuki Emura", "Naotaka Maeda"], "https://doi.org/10.1145/240518.240659", 6], ["Enhanced Network Flow Algorithm for Yield Optimization.", ["Cyrus Bamji", "Enrico Malavasi"], "https://doi.org/10.1145/240518.240660", 6], ["Hierarchical Electromigration Reliability Diagnosis for VLSI Interconnects.", ["Chin-Chi Teng", "Yi-Kan Cheng", "Elyse Rosenbaum", "Sung-Mo Kang"], "https://doi.org/10.1145/240518.240661", 6], ["Using Articulation Nodes to Improve the Efficiency of Finite-Element based Resistance Extraction.", ["Arjan J. van Genderen", "N. P. van der Meijs"], "https://doi.org/10.1145/240518.240662", 6], ["Extracting Circuit Models for Large RC Interconnections that are Accurate up to a Predefined Signal Frequency.", ["P. J. H. Elias", "N. P. van der Meijs"], "https://doi.org/10.1145/240518.240663", 6], ["VHDL & Verilog Compared & Contrasted - Plus Modeled Example Written in VHDL, Verilog and C.", ["Douglas J. Smith"], "https://doi.org/10.1145/240518.240664", 6], ["VDHL Development System and Coding Standard.", ["Hans Sahm", "Claus Mayer", "Jorg Pleickhardt", "Johannes Schuck", "Stefan Spath"], "https://doi.org/10.1145/240518.240665", 6], ["An Exact Algorithm for Low Power Library-Specific Gate Re-Sizing.", ["De-Sheng Chen", "Majid Sarrafzadeh"], "https://doi.org/10.1145/240518.240666", 6], ["Reducing Power Dissipation after Technology Mapping by Structural Transformations.", ["Bernhard Rohfleisch", "Alfred Kolbl", "Bernd Wurth"], "https://doi.org/10.1145/240518.240667", 6], ["Desensitization for Power Reduction in Sequential Circuits.", ["Xiangfeng Chen", "Peichen Pan", "C. L. Liu"], "https://doi.org/10.1145/240518.240668", 6], ["Serial Fault Emulation.", ["Luc Burgun", "Frederic Reblewski", "Gerard Fenelon", "Jean Barbier", "Olivier Lepape"], "https://doi.org/10.1145/240518.240669", 6], ["Partial Scan Design Based on Circuit State Information.", ["Dong Xiang", "Srikanth Venkataraman", "W. Kent Fuchs", "Janak H. Patel"], "https://doi.org/10.1145/240518.240670", 6], ["Pseudorandom-Pattern Test Resistance in High-Performance DSP Datapaths.", ["Laurence Goodby", "Alex Orailoglu"], "https://doi.org/10.1145/240518.240671", 6], ["Hot-Carrier Reliability Enhancement via Input Reordering and Transistor Sizing.", ["Aurobindo Dasgupta", "Ramesh Karri"], "https://doi.org/10.1145/240518.240672", 6], ["A Methodology for Concurrent Fabrication Process/Cell Library Optimization.", ["Arun N. Lokanathan", "Jay B. Brockman", "John E. Renaud"], "https://doi.org/10.1145/240518.240673", 6], ["Computing Parametric Yield Adaptively Using Local Linear Models.", ["Mien Li", "Linda S. Milor"], "https://doi.org/10.1145/240518.240674", 6]]