<!-- 🎯 Fancy Banner Header -->
<p align="center">
  <img src="./banner.png" alt="VLSI Banner" width="100%" />
</p>

<!-- 🔡 Typing Effect Name Header -->
<h1 align="center">
  <img src="https://readme-typing-svg.demolab.com?font=Fira+Code&weight=600&size=24&pause=1000&color=00F7FF&center=true&vCenter=true&width=435&lines=Hi+%F0%9F%91%8B%2C+I'm+Nishant+Kumar+Jha;RTL+Design+%7C+DFT+%7C+STA+Enthusiast;Final+Year+ECE+Undergrad" alt="Typing SVG" />
</h1>

<h3 align="center">VLSI Frontend Enthusiast | RTL | DFT | STA</h3>

<p align="center">
  <a href="https://nishant-jha-portfolio.lovable.app" target="_blank">
    <img src="https://img.shields.io/badge/Portfolio-Live-blue?style=for-the-badge&logo=google-chrome" />
  </a>
  <a href="https://www.linkedin.com/in/nishant-jha777/" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-Nishant--Jha-blue?style=for-the-badge&logo=linkedin" />
  </a>
  <a href="mailto:jhanishant0123@gmail.com">
    <img src="https://img.shields.io/badge/Email-Contact-green?style=for-the-badge&logo=gmail" />
  </a>
</p>

---

## 🧠 About Me

🎓 Final-year B.Tech in Electronics & Communication Engineering  
🏛️ Guru Ghasidas Vishwavidyalaya, Bilaspur  
📈 CGPA: **7.20** (Till 5th Sem)  
💡 VLSI-Driven | RTL-Focused | DFT-Curious  

🔍 Passionate about:
- RTL Design, FSMs, STA, FIFO Architecture
- SRAM/RAM Design using Cadence
- Verilog System Modeling and Verification

🛠️ Tools of the Trade:
**Xilinx Vivado**, **Cadence Virtuoso**, **ModelSim**, **GTKWave**, **NI Multisim**

---

## 🛠️ Tech Stack

<p align="center">
  <img src="https://skillicons.dev/icons?i=verilog,vivado,c,cpp,python,linux,git" />
</p>

---

## 🚀 Highlight Projects

### 🔹 5-Stage Pipelined RISC-V CPU (RV32I)
- Hazard detection & forwarding logic
- Improved throughput by **35%**
- 13+ testbenches | 100% functional coverage  
➡️ [View Project](https://github.com/jhanishant0123/RISC-V-Based-5-Stage-Pipelined-Processor)

### 🔹 64-bit SRAM Memory Design
- Built with 6T cell in Cadence Virtuoso
- Full DRC/LVS-verified schematic + layout
- Simulated power, delay & noise margin

### 🔹 FIFO Design (Sync + Async)
- Optimized FIFO depth via system analysis
- Handled metastability and domain crossing
- Verified data integrity with waveform debugging

### 🔹 Dual/Single-Port RAM
- Designed in Verilog, simulated in Vivado
- Validated under various functional scenarios

---

## 🧾 Certified VLSI Courses

- **VLSI Design Flow (RTL to GDS)** – IIIT Delhi  
- **CMOS Digital VLSI Design** – IIT Roorkee  
- **C-Based VLSI Design** – IIT Guwahati  
- **Low Power VLSI Design** – IIT Kharagpur  
- **Analog VLSI Design** – IIT Kanpur  
- **HDL Lab + Virtual VLSI Foundation** – NIELIT Calicut  

---

## 🏆 Achievements & Roles

- 👨‍💻 Intern – Codec Technologies (Digital Design & HDL Projects)  
- 🌟 NSO Round 1 Qualifier – Class IX  
- 💼 Marketing Lead – Silicon Society, GGV  
- 🧍‍♂️ Volunteer – NSS + Equilibrio Solasta Cultural Fest  
- 🤝 Internshala Student Partner – April 2025 – Present  

---

## 📈 GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=jhanishant0123&show_icons=true&theme=radical" height="150" />
  <img src="https://github-readme-streak-stats.herokuapp.com?user=jhanishant0123&theme=dark" height="150" />
</p>

---

## 📊 Contribution Graph

<p align="center">
  <img src="https://github-readme-activity-graph.vercel.app/graph?username=jhanishant0123&theme=react-dark&hide_border=true" />
</p>

---

## 🏅 Profile Trophies

<p align="center">
  <img src="https://github-profile-trophy.vercel.app/?username=jhanishant0123&theme=onedark&row=1&column=6" />
</p>

---

## 🔗 Explore More

- 📂 [My GitHub Projects](https://github.com/jhanishant0123?tab=repositories)  
- 📄 [Resume (View/Download)](https://drive.google.com/file/d/1NJPo7Qt06sDi8CZutqz6FoHfZTJdDD3u/view?usp=sharing)  
- 🌐 [Portfolio Website](https://nishant-jha-portfolio.lovable.app)

---

> ✨ *“Great chips come from clean code and clear timing.” – Nishant Jha*
