/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [12:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  reg [10:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  reg [6:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_1z & celloutsig_1_4z);
  assign celloutsig_1_19z = ~(celloutsig_1_2z & celloutsig_1_12z);
  assign celloutsig_0_6z = ~(celloutsig_0_1z & celloutsig_0_3z);
  assign celloutsig_0_7z = !(celloutsig_0_2z ? celloutsig_0_6z : celloutsig_0_2z);
  assign celloutsig_0_1z = !(in_data[24] ? celloutsig_0_0z : in_data[32]);
  assign celloutsig_0_22z = !(celloutsig_0_5z ? celloutsig_0_17z : celloutsig_0_3z);
  assign celloutsig_0_25z = !(celloutsig_0_1z ? celloutsig_0_13z : celloutsig_0_11z[2]);
  assign celloutsig_0_3z = !(celloutsig_0_1z ? celloutsig_0_2z : celloutsig_0_2z);
  assign celloutsig_1_0z = !(in_data[153] ? in_data[131] : in_data[146]);
  assign celloutsig_1_4z = in_data[122] | celloutsig_1_3z;
  assign celloutsig_0_8z = in_data[18] | celloutsig_0_0z;
  assign celloutsig_0_18z = { in_data[33:22], celloutsig_0_9z } / { 1'h1, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_1_1z = { in_data[157:145], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } <= { in_data[116:101], celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[128], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } <= { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_5z = { in_data[63], celloutsig_0_1z, celloutsig_0_2z } <= in_data[52:50];
  assign celloutsig_0_9z = { in_data[54:51], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z } <= { in_data[91:83], celloutsig_0_4z };
  assign celloutsig_0_10z = { in_data[47:45], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z } <= { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_13z = in_data[89:83] <= { celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_15z = { in_data[87], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_13z } <= { in_data[13:8], celloutsig_0_3z };
  assign celloutsig_0_16z = { celloutsig_0_11z[4:2], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_14z } <= { celloutsig_0_11z[3:0], celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_29z = { celloutsig_0_18z[8], celloutsig_0_8z, celloutsig_0_22z } <= { celloutsig_0_12z, celloutsig_0_25z, celloutsig_0_26z };
  assign celloutsig_0_14z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_9z } && { celloutsig_0_11z[3:1], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_28z = { celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_5z } && { celloutsig_0_18z[11:10], celloutsig_0_16z, celloutsig_0_6z };
  assign celloutsig_1_18z = celloutsig_1_7z[2:0] || { celloutsig_1_15z[1:0], celloutsig_1_4z };
  assign celloutsig_0_17z = { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_8z } || { celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_24z = { celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_5z } || { in_data[75:68], celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_5z };
  assign celloutsig_0_0z = & in_data[27:12];
  assign celloutsig_1_9z = & { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_2z = & in_data[70:67];
  assign celloutsig_0_26z = & { celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_1_12z = ^ { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_0_19z = ^ { celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_15z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_7z = 7'h00;
    else if (!clkin_data[0]) celloutsig_1_7z = { in_data[141:136], celloutsig_1_1z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_15z = 11'h000;
    else if (clkin_data[0]) celloutsig_1_15z = { celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_6z };
  always_latch
    if (clkin_data[32]) celloutsig_0_11z = 5'h00;
    else if (celloutsig_1_18z) celloutsig_0_11z = { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_1_2z = ~((celloutsig_1_1z & in_data[98]) | (celloutsig_1_0z & celloutsig_1_1z));
  assign celloutsig_0_4z = ~((celloutsig_0_0z & celloutsig_0_3z) | (celloutsig_0_3z & celloutsig_0_3z));
  assign celloutsig_0_12z = ~((celloutsig_0_6z & celloutsig_0_0z) | (celloutsig_0_6z & celloutsig_0_8z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
