<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - all - design/ifu/el2_ifu_bp_ctl.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">RTL all coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">design/ifu</a> - el2_ifu_bp_ctl.sv</td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">all</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">132</td>
            <td class="headerCovTableEntry">137</td>
            <td class="headerCovTableEntryHi">96.4 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-07-16 07:15:24</td>
            <td></td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : //********************************************************************************</a>
<a name="2"><span class="lineNum">       2 </span>            : // SPDX-License-Identifier: Apache-2.0</a>
<a name="3"><span class="lineNum">       3 </span>            : // Copyright 2020 Western Digital Corporation or its affiliates.</a>
<a name="4"><span class="lineNum">       4 </span>            : //</a>
<a name="5"><span class="lineNum">       5 </span>            : // Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="6"><span class="lineNum">       6 </span>            : // you may not use this file except in compliance with the License.</a>
<a name="7"><span class="lineNum">       7 </span>            : // You may obtain a copy of the License at</a>
<a name="8"><span class="lineNum">       8 </span>            : //</a>
<a name="9"><span class="lineNum">       9 </span>            : // http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="10"><span class="lineNum">      10 </span>            : //</a>
<a name="11"><span class="lineNum">      11 </span>            : // Unless required by applicable law or agreed to in writing, software</a>
<a name="12"><span class="lineNum">      12 </span>            : // distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="13"><span class="lineNum">      13 </span>            : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</a>
<a name="14"><span class="lineNum">      14 </span>            : // See the License for the specific language governing permissions and</a>
<a name="15"><span class="lineNum">      15 </span>            : // limitations under the License.</a>
<a name="16"><span class="lineNum">      16 </span>            : //********************************************************************************</a>
<a name="17"><span class="lineNum">      17 </span>            : </a>
<a name="18"><span class="lineNum">      18 </span>            : //********************************************************************************</a>
<a name="19"><span class="lineNum">      19 </span>            : // Function: Branch predictor</a>
<a name="20"><span class="lineNum">      20 </span>            : // Comments:</a>
<a name="21"><span class="lineNum">      21 </span>            : //</a>
<a name="22"><span class="lineNum">      22 </span>            : //</a>
<a name="23"><span class="lineNum">      23 </span>            : //  Bank3 : Bank2 : Bank1 : Bank0</a>
<a name="24"><span class="lineNum">      24 </span>            : //  FA  C       8       4       0</a>
<a name="25"><span class="lineNum">      25 </span>            : //********************************************************************************</a>
<a name="26"><span class="lineNum">      26 </span>            : </a>
<a name="27"><span class="lineNum">      27 </span>            : module el2_ifu_bp_ctl</a>
<a name="28"><span class="lineNum">      28 </span>            : import el2_pkg::*;</a>
<a name="29"><span class="lineNum">      29 </span>            : #(</a>
<a name="30"><span class="lineNum">      30 </span>            : `include &quot;el2_param.vh&quot;</a>
<a name="31"><span class="lineNum">      31 </span>            :  )</a>
<a name="32"><span class="lineNum">      32 </span>            :   (</a>
<a name="33"><span class="lineNum">      33 </span>            : </a>
<a name="34"><span class="lineNum">      34 </span><span class="lineCov">   79593483 :    input logic clk,</span></a>
<a name="35"><span class="lineNum">      35 </span><span class="lineCov">        161 :    input logic rst_l,</span></a>
<a name="36"><span class="lineNum">      36 </span>            : </a>
<a name="37"><span class="lineNum">      37 </span><span class="lineCov">    5465665 :    input logic ic_hit_f,      // Icache hit, enables F address capture</span></a>
<a name="38"><span class="lineNum">      38 </span>            : </a>
<a name="39"><span class="lineNum">      39 </span><span class="lineCov">        157 :    input logic [31:1] ifc_fetch_addr_f, // look up btb address</span></a>
<a name="40"><span class="lineNum">      40 </span><span class="lineCov">    3002544 :    input logic ifc_fetch_req_f,  // F1 valid</span></a>
<a name="41"><span class="lineNum">      41 </span>            : </a>
<a name="42"><span class="lineNum">      42 </span><span class="lineCov">     746887 :    input el2_br_tlu_pkt_t dec_tlu_br0_r_pkt, // BP commit update packet, includes errors</span></a>
<a name="43"><span class="lineNum">      43 </span><span class="lineCov">     350236 :    input logic [pt.BHT_GHR_SIZE-1:0] exu_i0_br_fghr_r, // fghr to bp</span></a>
<a name="44"><span class="lineNum">      44 </span><span class="lineCov">     181919 :    input logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] exu_i0_br_index_r, // bp index</span></a>
<a name="45"><span class="lineNum">      45 </span>            : </a>
<a name="46"><span class="lineNum">      46 </span><span class="lineCov">    1005280 :    input logic [$clog2(pt.BTB_SIZE)-1:0] dec_fa_error_index, // Fully associative btb error index</span></a>
<a name="47"><span class="lineNum">      47 </span>            : </a>
<a name="48"><span class="lineNum">      48 </span><span class="lineCov">      35814 :    input logic dec_tlu_flush_lower_wb, // used to move EX4 RS to EX1 and F</span></a>
<a name="49"><span class="lineNum">      49 </span><span class="lineNoCov">          0 :    input logic dec_tlu_flush_leak_one_wb, // don't hit for leak one fetches</span></a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span><span class="lineNoCov">          0 :    input logic dec_tlu_bpred_disable, // disable all branch prediction</span></a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span><span class="lineCov">      31838 :    input el2_predict_pkt_t  exu_mp_pkt, // mispredict packet</span></a>
<a name="54"><span class="lineNum">      54 </span>            : </a>
<a name="55"><span class="lineNum">      55 </span><span class="lineCov">     270836 :    input logic [pt.BHT_GHR_SIZE-1:0] exu_mp_eghr, // execute ghr (for patching fghr)</span></a>
<a name="56"><span class="lineNum">      56 </span><span class="lineCov">     362063 :    input logic [pt.BHT_GHR_SIZE-1:0]  exu_mp_fghr,                    // Mispredict fghr</span></a>
<a name="57"><span class="lineNum">      57 </span><span class="lineCov">     148802 :    input logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO]  exu_mp_index,         // Mispredict index</span></a>
<a name="58"><span class="lineNum">      58 </span><span class="lineCov">      76556 :    input logic [pt.BTB_BTAG_SIZE-1:0]  exu_mp_btag,                   // Mispredict btag</span></a>
<a name="59"><span class="lineNum">      59 </span>            : </a>
<a name="60"><span class="lineNum">      60 </span><span class="lineCov">     534218 :    input logic exu_flush_final, // all flushes</span></a>
<a name="61"><span class="lineNum">      61 </span>            : </a>
<a name="62"><span class="lineNum">      62 </span><span class="lineCov">    1494113 :    output logic ifu_bp_hit_taken_f, // btb hit, select target</span></a>
<a name="63"><span class="lineNum">      63 </span><span class="lineCov">     489691 :    output logic [31:1] ifu_bp_btb_target_f, //  predicted target PC</span></a>
<a name="64"><span class="lineNum">      64 </span><span class="lineCov">     796621 :    output logic ifu_bp_inst_mask_f, // tell ic which valids to kill because of a taken branch, right justified</span></a>
<a name="65"><span class="lineNum">      65 </span>            : </a>
<a name="66"><span class="lineNum">      66 </span><span class="lineCov">     359221 :    output logic [pt.BHT_GHR_SIZE-1:0] ifu_bp_fghr_f, // fetch ghr</span></a>
<a name="67"><span class="lineNum">      67 </span>            : </a>
<a name="68"><span class="lineNum">      68 </span><span class="lineCov">    2104782 :    output logic [1:0] ifu_bp_way_f, // way</span></a>
<a name="69"><span class="lineNum">      69 </span><span class="lineCov">      70254 :    output logic [1:0] ifu_bp_ret_f, // predicted ret</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineCov">    1840141 :    output logic [1:0] ifu_bp_hist1_f, // history counters for all 4 potential branches, bit 1, right justified</span></a>
<a name="71"><span class="lineNum">      71 </span><span class="lineCov">    1714216 :    output logic [1:0] ifu_bp_hist0_f, // history counters for all 4 potential branches, bit 0, right justified</span></a>
<a name="72"><span class="lineNum">      72 </span><span class="lineCov">     344460 :    output logic [1:0] ifu_bp_pc4_f, // pc4 indication, right justified</span></a>
<a name="73"><span class="lineNum">      73 </span><span class="lineCov">     880146 :    output logic [1:0] ifu_bp_valid_f, // branch valid, right justified</span></a>
<a name="74"><span class="lineNum">      74 </span><span class="lineCov">     574781 :    output logic [11:0] ifu_bp_poffset_f, // predicted target</span></a>
<a name="75"><span class="lineNum">      75 </span>            : </a>
<a name="76"><span class="lineNum">      76 </span><span class="lineNoCov">          0 :    output logic [1:0] [$clog2(pt.BTB_SIZE)-1:0]    ifu_bp_fa_index_f, // predicted branch index (fully associative option)</span></a>
<a name="77"><span class="lineNum">      77 </span>            : </a>
<a name="78"><span class="lineNum">      78 </span><span class="lineCov">    1005280 :    input  logic       scan_mode</span></a>
<a name="79"><span class="lineNum">      79 </span>            :    );</a>
<a name="80"><span class="lineNum">      80 </span>            : </a>
<a name="81"><span class="lineNum">      81 </span>            : </a>
<a name="82"><span class="lineNum">      82 </span>            :    localparam BTB_DWIDTH =  pt.BTB_TOFFSET_SIZE+pt.BTB_BTAG_SIZE+5;</a>
<a name="83"><span class="lineNum">      83 </span>            :    localparam BTB_DWIDTH_TOP =  int'(pt.BTB_TOFFSET_SIZE)+int'(pt.BTB_BTAG_SIZE)+4;</a>
<a name="84"><span class="lineNum">      84 </span>            :    localparam BTB_FA_INDEX = $clog2(pt.BTB_SIZE)-1;</a>
<a name="85"><span class="lineNum">      85 </span>            :    localparam FA_CMP_LOWER = $clog2(pt.ICACHE_LN_SZ);</a>
<a name="86"><span class="lineNum">      86 </span>            :    localparam FA_TAG_END_UPPER= 5+int'(pt.BTB_TOFFSET_SIZE)+int'(FA_CMP_LOWER)-1; // must cast to int or vcs build fails</a>
<a name="87"><span class="lineNum">      87 </span>            :    localparam FA_TAG_START_LOWER = 3+int'(pt.BTB_TOFFSET_SIZE)+int'(FA_CMP_LOWER);</a>
<a name="88"><span class="lineNum">      88 </span>            :    localparam FA_TAG_END_LOWER = 5+int'(pt.BTB_TOFFSET_SIZE);</a>
<a name="89"><span class="lineNum">      89 </span>            : </a>
<a name="90"><span class="lineNum">      90 </span>            :    localparam TAG_START=BTB_DWIDTH-1;</a>
<a name="91"><span class="lineNum">      91 </span>            :    localparam PC4=4;</a>
<a name="92"><span class="lineNum">      92 </span>            :    localparam BOFF=3;</a>
<a name="93"><span class="lineNum">      93 </span>            :    localparam CALL=2;</a>
<a name="94"><span class="lineNum">      94 </span>            :    localparam RET=1;</a>
<a name="95"><span class="lineNum">      95 </span>            :    localparam BV=0;</a>
<a name="96"><span class="lineNum">      96 </span>            : </a>
<a name="97"><span class="lineNum">      97 </span>            :    localparam LRU_SIZE=pt.BTB_ARRAY_DEPTH;</a>
<a name="98"><span class="lineNum">      98 </span>            :    localparam NUM_BHT_LOOP = (pt.BHT_ARRAY_DEPTH &gt; 16 ) ? 16 : pt.BHT_ARRAY_DEPTH;</a>
<a name="99"><span class="lineNum">      99 </span>            :    localparam NUM_BHT_LOOP_INNER_HI =  (pt.BHT_ARRAY_DEPTH &gt; 16 ) ?pt.BHT_ADDR_LO+3 : pt.BHT_ADDR_HI;</a>
<a name="100"><span class="lineNum">     100 </span>            :    localparam NUM_BHT_LOOP_OUTER_LO =  (pt.BHT_ARRAY_DEPTH &gt; 16 ) ?pt.BHT_ADDR_LO+4 : pt.BHT_ADDR_LO;</a>
<a name="101"><span class="lineNum">     101 </span>            :    localparam BHT_NO_ADDR_MATCH  = ( pt.BHT_ARRAY_DEPTH &lt;= 16 );</a>
<a name="102"><span class="lineNum">     102 </span>            : </a>
<a name="103"><span class="lineNum">     103 </span>            : </a>
<a name="104"><span class="lineNum">     104 </span><span class="lineCov">     103798 :    logic exu_mp_valid_write;</span></a>
<a name="105"><span class="lineNum">     105 </span><span class="lineCov">     420690 :    logic exu_mp_ataken;</span></a>
<a name="106"><span class="lineNum">     106 </span><span class="lineCov">     393654 :    logic exu_mp_valid; // conditional branch mispredict</span></a>
<a name="107"><span class="lineNum">     107 </span><span class="lineCov">     183236 :    logic exu_mp_boffset; // branch offsett</span></a>
<a name="108"><span class="lineNum">     108 </span><span class="lineCov">     202808 :    logic exu_mp_pc4; // branch is a 4B inst</span></a>
<a name="109"><span class="lineNum">     109 </span><span class="lineCov">      22138 :    logic exu_mp_call; // branch is a call inst</span></a>
<a name="110"><span class="lineNum">     110 </span><span class="lineCov">     148526 :    logic exu_mp_ret; // branch is a ret inst</span></a>
<a name="111"><span class="lineNum">     111 </span><span class="lineCov">      37478 :    logic exu_mp_ja; // branch is a jump always</span></a>
<a name="112"><span class="lineNum">     112 </span><span class="lineCov">     247324 :    logic [1:0] exu_mp_hist; // new history</span></a>
<a name="113"><span class="lineNum">     113 </span><span class="lineCov">      46480 :    logic [11:0] exu_mp_tgt; // target offset</span></a>
<a name="114"><span class="lineNum">     114 </span><span class="lineCov">     148802 :    logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] exu_mp_addr; // BTB/BHT address</span></a>
<a name="115"><span class="lineNum">     115 </span><span class="lineCov">    1278164 :    logic                                   dec_tlu_br0_v_wb; // WB stage history update</span></a>
<a name="116"><span class="lineNum">     116 </span><span class="lineCov">    1113381 :    logic [1:0]                             dec_tlu_br0_hist_wb; // new history</span></a>
<a name="117"><span class="lineNum">     117 </span><span class="lineCov">     181919 :    logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] dec_tlu_br0_addr_wb; // addr</span></a>
<a name="118"><span class="lineNum">     118 </span><span class="lineCov">      15098 :    logic                                   dec_tlu_br0_error_wb; // error; invalidate bank</span></a>
<a name="119"><span class="lineNum">     119 </span><span class="lineCov">       3598 :    logic                                   dec_tlu_br0_start_error_wb; // error; invalidate all 4 banks in fg</span></a>
<a name="120"><span class="lineNum">     120 </span><span class="lineCov">     350236 :    logic [pt.BHT_GHR_SIZE-1:0]             exu_i0_br_fghr_wb;</span></a>
<a name="121"><span class="lineNum">     121 </span>            : </a>
<a name="122"><span class="lineNum">     122 </span><span class="lineCov">       1352 :    logic use_mp_way, use_mp_way_p1;</span></a>
<a name="123"><span class="lineNum">     123 </span><span class="lineCov">         89 :    logic [pt.RET_STACK_SIZE-1:0][31:0] rets_out, rets_in;</span></a>
<a name="124"><span class="lineNum">     124 </span><span class="lineCov">     200568 :    logic [pt.RET_STACK_SIZE-1:0]        rsenable;</span></a>
<a name="125"><span class="lineNum">     125 </span>            : </a>
<a name="126"><span class="lineNum">     126 </span>            : </a>
<a name="127"><span class="lineNum">     127 </span><span class="lineCov">     574781 :    logic [11:0]       btb_rd_tgt_f;</span></a>
<a name="128"><span class="lineNum">     128 </span><span class="lineCov">     426838 :    logic              btb_rd_pc4_f, btb_rd_call_f, btb_rd_ret_f;</span></a>
<a name="129"><span class="lineNum">     129 </span><span class="lineCov">    1321640 :    logic [1:1]        bp_total_branch_offset_f;</span></a>
<a name="130"><span class="lineNum">     130 </span>            : </a>
<a name="131"><span class="lineNum">     131 </span><span class="lineCov">        157 :    logic [31:1]       bp_btb_target_adder_f;</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineCov">        157 :    logic [31:1]       bp_rs_call_target_f;</span></a>
<a name="133"><span class="lineNum">     133 </span><span class="lineCov">     172762 :    logic              rs_push, rs_pop, rs_hold;</span></a>
<a name="134"><span class="lineNum">     134 </span><span class="lineCov">     117705 :    logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] btb_rd_addr_p1_f, btb_wr_addr, btb_rd_addr_f;</span></a>
<a name="135"><span class="lineNum">     135 </span><span class="lineCov">      12085 :    logic [pt.BTB_BTAG_SIZE-1:0] btb_wr_tag, fetch_rd_tag_f, fetch_rd_tag_p1_f;</span></a>
<a name="136"><span class="lineNum">     136 </span><span class="lineCov">      20521 :    logic [BTB_DWIDTH-1:0]        btb_wr_data;</span></a>
<a name="137"><span class="lineNum">     137 </span><span class="lineCov">      52056 :    logic               btb_wr_en_way0, btb_wr_en_way1;</span></a>
<a name="138"><span class="lineNum">     138 </span>            : </a>
<a name="139"><span class="lineNum">     139 </span>            : </a>
<a name="140"><span class="lineNum">     140 </span><span class="lineCov">     217650 :    logic               dec_tlu_error_wb, btb_valid, dec_tlu_br0_middle_wb;</span></a>
<a name="141"><span class="lineNum">     141 </span><span class="lineCov">     181919 :    logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO]        btb_error_addr_wb;</span></a>
<a name="142"><span class="lineNum">     142 </span><span class="lineCov">        486 :    logic branch_error_collision_f, fetch_mp_collision_f, branch_error_collision_p1_f, fetch_mp_collision_p1_f;</span></a>
<a name="143"><span class="lineNum">     143 </span>            : </a>
<a name="144"><span class="lineNum">     144 </span><span class="lineCov">        372 :    logic  branch_error_bank_conflict_f;</span></a>
<a name="145"><span class="lineNum">     145 </span><span class="lineCov">     355401 :    logic [pt.BHT_GHR_SIZE-1:0] merged_ghr, fghr_ns, fghr;</span></a>
<a name="146"><span class="lineNum">     146 </span><span class="lineCov">      62486 :    logic [1:0] num_valids;</span></a>
<a name="147"><span class="lineNum">     147 </span><span class="lineCov">        180 :    logic [LRU_SIZE-1:0] btb_lru_b0_f, btb_lru_b0_hold, btb_lru_b0_ns,</span></a>
<a name="148"><span class="lineNum">     148 </span><span class="lineCov">       2100 :                         fetch_wrindex_dec, fetch_wrindex_p1_dec, fetch_wrlru_b0, fetch_wrlru_p1_b0,</span></a>
<a name="149"><span class="lineNum">     149 </span><span class="lineCov">        266 :                         mp_wrindex_dec, mp_wrlru_b0;</span></a>
<a name="150"><span class="lineNum">     150 </span><span class="lineCov">    1516014 :    logic                btb_lru_rd_f, btb_lru_rd_p1_f, lru_update_valid_f;</span></a>
<a name="151"><span class="lineNum">     151 </span><span class="lineCov">     500463 :    logic  tag_match_way0_f, tag_match_way1_f;</span></a>
<a name="152"><span class="lineNum">     152 </span><span class="lineCov">     688408 :    logic [1:0] way_raw, bht_dir_f, btb_sel_f, wayhit_f, vwayhit_f, wayhit_p1_f;</span></a>
<a name="153"><span class="lineNum">     153 </span><span class="lineCov">     320660 :    logic [1:0] bht_valid_f, bht_force_taken_f;</span></a>
<a name="154"><span class="lineNum">     154 </span>            : </a>
<a name="155"><span class="lineNum">     155 </span><span class="lineNoCov">          0 :    logic leak_one_f, leak_one_f_d1;</span></a>
<a name="156"><span class="lineNum">     156 </span>            : </a>
<a name="157"><span class="lineNum">     157 </span>            :    logic [LRU_SIZE-1:0][BTB_DWIDTH-1:0]  btb_bank0_rd_data_way0_out ;</a>
<a name="158"><span class="lineNum">     158 </span>            : </a>
<a name="159"><span class="lineNum">     159 </span>            :    logic [LRU_SIZE-1:0][BTB_DWIDTH-1:0]  btb_bank0_rd_data_way1_out ;</a>
<a name="160"><span class="lineNum">     160 </span>            : </a>
<a name="161"><span class="lineNum">     161 </span><span class="lineCov">    1038856 :    logic                [BTB_DWIDTH-1:0] btb_bank0_rd_data_way0_f ;</span></a>
<a name="162"><span class="lineNum">     162 </span><span class="lineCov">     402399 :    logic                [BTB_DWIDTH-1:0] btb_bank0_rd_data_way1_f ;</span></a>
<a name="163"><span class="lineNum">     163 </span>            : </a>
<a name="164"><span class="lineNum">     164 </span><span class="lineCov">    1008907 :    logic                [BTB_DWIDTH-1:0] btb_bank0_rd_data_way0_p1_f ;</span></a>
<a name="165"><span class="lineNum">     165 </span><span class="lineCov">     404621 :    logic                [BTB_DWIDTH-1:0] btb_bank0_rd_data_way1_p1_f ;</span></a>
<a name="166"><span class="lineNum">     166 </span>            : </a>
<a name="167"><span class="lineNum">     167 </span><span class="lineCov">     249418 :    logic                [BTB_DWIDTH-1:0] btb_vbank0_rd_data_f, btb_vbank1_rd_data_f;</span></a>
<a name="168"><span class="lineNum">     168 </span>            : </a>
<a name="169"><span class="lineNum">     169 </span><span class="lineCov">    1494113 :    logic                                         final_h;</span></a>
<a name="170"><span class="lineNum">     170 </span><span class="lineCov">     160154 :    logic                                         btb_fg_crossing_f;</span></a>
<a name="171"><span class="lineNum">     171 </span><span class="lineCov">     215112 :    logic                                         middle_of_bank;</span></a>
<a name="172"><span class="lineNum">     172 </span>            : </a>
<a name="173"><span class="lineNum">     173 </span>            : </a>
<a name="174"><span class="lineNum">     174 </span><span class="lineCov">    1671211 :    logic [1:0]                                   bht_vbank0_rd_data_f, bht_vbank1_rd_data_f;</span></a>
<a name="175"><span class="lineNum">     175 </span><span class="lineCov">        490 :    logic                                         branch_error_bank_conflict_p1_f;</span></a>
<a name="176"><span class="lineNum">     176 </span><span class="lineCov">     555770 :    logic                                         tag_match_way0_p1_f, tag_match_way1_p1_f;</span></a>
<a name="177"><span class="lineNum">     177 </span>            : </a>
<a name="178"><span class="lineNum">     178 </span><span class="lineCov">     147513 :    logic [1:0]                                   btb_vlru_rd_f, fetch_start_f, tag_match_vway1_expanded_f, tag_match_way0_expanded_p1_f, tag_match_way1_expanded_p1_f;</span></a>
<a name="179"><span class="lineNum">     179 </span><span class="lineCov">        157 :    logic [31:2] fetch_addr_p1_f;</span></a>
<a name="180"><span class="lineNum">     180 </span>            : </a>
<a name="181"><span class="lineNum">     181 </span>            : </a>
<a name="182"><span class="lineNum">     182 </span><span class="lineCov">     158017 :    logic exu_mp_way, exu_mp_way_f, dec_tlu_br0_way_wb, dec_tlu_way_wb;</span></a>
<a name="183"><span class="lineNum">     183 </span><span class="lineCov">     159635 :    logic                [BTB_DWIDTH-1:0] btb_bank0e_rd_data_f, btb_bank0e_rd_data_p1_f;</span></a>
<a name="184"><span class="lineNum">     184 </span>            : </a>
<a name="185"><span class="lineNum">     185 </span><span class="lineCov">     231829 :    logic                [BTB_DWIDTH-1:0] btb_bank0o_rd_data_f;</span></a>
<a name="186"><span class="lineNum">     186 </span>            : </a>
<a name="187"><span class="lineNum">     187 </span><span class="lineCov">     180360 :    logic [1:0] tag_match_way0_expanded_f, tag_match_way1_expanded_f;</span></a>
<a name="188"><span class="lineNum">     188 </span>            : </a>
<a name="189"><span class="lineNum">     189 </span>            : </a>
<a name="190"><span class="lineNum">     190 </span><span class="lineCov">    1591248 :     logic [1:0]                                  bht_bank0_rd_data_f;</span></a>
<a name="191"><span class="lineNum">     191 </span><span class="lineCov">    1752860 :     logic [1:0]                                  bht_bank1_rd_data_f;</span></a>
<a name="192"><span class="lineNum">     192 </span><span class="lineCov">    1676982 :     logic [1:0]                                  bht_bank0_rd_data_p1_f;</span></a>
<a name="193"><span class="lineNum">     193 </span>            :    genvar                                        j, i;</a>
<a name="194"><span class="lineNum">     194 </span>            : </a>
<a name="195"><span class="lineNum">     195 </span>            :    assign exu_mp_valid = exu_mp_pkt.misp &amp; ~leak_one_f; // conditional branch mispredict</a>
<a name="196"><span class="lineNum">     196 </span>            :    assign exu_mp_boffset = exu_mp_pkt.boffset;  // branch offset</a>
<a name="197"><span class="lineNum">     197 </span>            :    assign exu_mp_pc4 = exu_mp_pkt.pc4;  // branch is a 4B inst</a>
<a name="198"><span class="lineNum">     198 </span>            :    assign exu_mp_call = exu_mp_pkt.pcall;  // branch is a call inst</a>
<a name="199"><span class="lineNum">     199 </span>            :    assign exu_mp_ret = exu_mp_pkt.pret;  // branch is a ret inst</a>
<a name="200"><span class="lineNum">     200 </span>            :    assign exu_mp_ja = exu_mp_pkt.pja;  // branch is a jump always</a>
<a name="201"><span class="lineNum">     201 </span>            :    assign exu_mp_way = exu_mp_pkt.way;  // repl way</a>
<a name="202"><span class="lineNum">     202 </span>            :    assign exu_mp_hist[1:0] = exu_mp_pkt.hist[1:0];  // new history</a>
<a name="203"><span class="lineNum">     203 </span>            :    assign exu_mp_tgt[11:0]  = exu_mp_pkt.toffset[11:0] ;  // target offset</a>
<a name="204"><span class="lineNum">     204 </span>            :    assign exu_mp_addr[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO]  = exu_mp_index[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] ;  // BTB/BHT address</a>
<a name="205"><span class="lineNum">     205 </span>            :    assign exu_mp_ataken = exu_mp_pkt.ataken;</a>
<a name="206"><span class="lineNum">     206 </span>            : </a>
<a name="207"><span class="lineNum">     207 </span>            : </a>
<a name="208"><span class="lineNum">     208 </span>            :    assign dec_tlu_br0_v_wb = dec_tlu_br0_r_pkt.valid;</a>
<a name="209"><span class="lineNum">     209 </span>            :    assign dec_tlu_br0_hist_wb[1:0]  = dec_tlu_br0_r_pkt.hist[1:0];</a>
<a name="210"><span class="lineNum">     210 </span>            :    assign dec_tlu_br0_addr_wb[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] = exu_i0_br_index_r[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO];</a>
<a name="211"><span class="lineNum">     211 </span>            :    assign dec_tlu_br0_error_wb = dec_tlu_br0_r_pkt.br_error;</a>
<a name="212"><span class="lineNum">     212 </span>            :    assign dec_tlu_br0_middle_wb = dec_tlu_br0_r_pkt.middle;</a>
<a name="213"><span class="lineNum">     213 </span>            :    assign dec_tlu_br0_way_wb = dec_tlu_br0_r_pkt.way;</a>
<a name="214"><span class="lineNum">     214 </span>            :    assign dec_tlu_br0_start_error_wb = dec_tlu_br0_r_pkt.br_start_error;</a>
<a name="215"><span class="lineNum">     215 </span>            :    assign exu_i0_br_fghr_wb[pt.BHT_GHR_SIZE-1:0] = exu_i0_br_fghr_r[pt.BHT_GHR_SIZE-1:0];</a>
<a name="216"><span class="lineNum">     216 </span>            : </a>
<a name="217"><span class="lineNum">     217 </span>            : </a>
<a name="218"><span class="lineNum">     218 </span>            : </a>
<a name="219"><span class="lineNum">     219 </span>            : </a>
<a name="220"><span class="lineNum">     220 </span>            :    // ----------------------------------------------------------------------</a>
<a name="221"><span class="lineNum">     221 </span>            :    // READ</a>
<a name="222"><span class="lineNum">     222 </span>            :    // ----------------------------------------------------------------------</a>
<a name="223"><span class="lineNum">     223 </span>            : </a>
<a name="224"><span class="lineNum">     224 </span>            :    // hash the incoming fetch PC, first guess at hashing algorithm</a>
<a name="225"><span class="lineNum">     225 </span>            :    el2_btb_addr_hash #(.pt(pt)) f1hash(.pc(ifc_fetch_addr_f[pt.BTB_INDEX3_HI:pt.BTB_INDEX1_LO]), .hash(btb_rd_addr_f[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO]));</a>
<a name="226"><span class="lineNum">     226 </span>            : </a>
<a name="227"><span class="lineNum">     227 </span>            : </a>
<a name="228"><span class="lineNum">     228 </span>            :    assign fetch_addr_p1_f[31:2] = ifc_fetch_addr_f[31:2] + 30'b1;</a>
<a name="229"><span class="lineNum">     229 </span>            :    el2_btb_addr_hash #(.pt(pt)) f1hash_p1(.pc(fetch_addr_p1_f[pt.BTB_INDEX3_HI:pt.BTB_INDEX1_LO]), .hash(btb_rd_addr_p1_f[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO]));</a>
<a name="230"><span class="lineNum">     230 </span>            : </a>
<a name="231"><span class="lineNum">     231 </span>            :    assign btb_sel_f[1] = ~bht_dir_f[0];</a>
<a name="232"><span class="lineNum">     232 </span>            :    assign btb_sel_f[0] =  bht_dir_f[0];</a>
<a name="233"><span class="lineNum">     233 </span>            : </a>
<a name="234"><span class="lineNum">     234 </span>            :    assign fetch_start_f[1:0] = {ifc_fetch_addr_f[1], ~ifc_fetch_addr_f[1]};</a>
<a name="235"><span class="lineNum">     235 </span>            : </a>
<a name="236"><span class="lineNum">     236 </span>            :    // Errors colliding with fetches must kill the btb/bht hit.</a>
<a name="237"><span class="lineNum">     237 </span>            : </a>
<a name="238"><span class="lineNum">     238 </span>            :    assign branch_error_collision_f = dec_tlu_error_wb &amp; (btb_error_addr_wb[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] == btb_rd_addr_f[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO]);</a>
<a name="239"><span class="lineNum">     239 </span>            :    assign branch_error_collision_p1_f = dec_tlu_error_wb &amp; (btb_error_addr_wb[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] == btb_rd_addr_p1_f[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO]);</a>
<a name="240"><span class="lineNum">     240 </span>            : </a>
<a name="241"><span class="lineNum">     241 </span>            :    assign branch_error_bank_conflict_f = branch_error_collision_f &amp; dec_tlu_error_wb;</a>
<a name="242"><span class="lineNum">     242 </span>            :    assign branch_error_bank_conflict_p1_f = branch_error_collision_p1_f &amp; dec_tlu_error_wb;</a>
<a name="243"><span class="lineNum">     243 </span>            : </a>
<a name="244"><span class="lineNum">     244 </span>            :    // set on leak one, hold until next flush without leak one</a>
<a name="245"><span class="lineNum">     245 </span>            :    assign leak_one_f = (dec_tlu_flush_leak_one_wb &amp; dec_tlu_flush_lower_wb) | (leak_one_f_d1 &amp; ~dec_tlu_flush_lower_wb);</a>
<a name="246"><span class="lineNum">     246 </span>            : </a>
<a name="247"><span class="lineNum">     247 </span><span class="lineCov">     534212 : logic exu_flush_final_d1;</span></a>
<a name="248"><span class="lineNum">     248 </span>            : </a>
<a name="249"><span class="lineNum">     249 </span>            :  if(!pt.BTB_FULLYA) begin : genblock1</a>
<a name="250"><span class="lineNum">     250 </span>            :    assign fetch_mp_collision_f = ( (exu_mp_btag[pt.BTB_BTAG_SIZE-1:0] == fetch_rd_tag_f[pt.BTB_BTAG_SIZE-1:0]) &amp;</a>
<a name="251"><span class="lineNum">     251 </span>            :                                     exu_mp_valid &amp; ifc_fetch_req_f &amp;</a>
<a name="252"><span class="lineNum">     252 </span>            :                                     (exu_mp_addr[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] == btb_rd_addr_f[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO])</a>
<a name="253"><span class="lineNum">     253 </span>            :                                     );</a>
<a name="254"><span class="lineNum">     254 </span>            :    assign fetch_mp_collision_p1_f = ( (exu_mp_btag[pt.BTB_BTAG_SIZE-1:0] == fetch_rd_tag_p1_f[pt.BTB_BTAG_SIZE-1:0]) &amp;</a>
<a name="255"><span class="lineNum">     255 </span>            :                                        exu_mp_valid &amp; ifc_fetch_req_f &amp;</a>
<a name="256"><span class="lineNum">     256 </span>            :                                        (exu_mp_addr[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] == btb_rd_addr_p1_f[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO])</a>
<a name="257"><span class="lineNum">     257 </span>            :                                        );</a>
<a name="258"><span class="lineNum">     258 </span>            :    // 2 -way SA, figure out the way hit and mux accordingly</a>
<a name="259"><span class="lineNum">     259 </span>            :    assign tag_match_way0_f = btb_bank0_rd_data_way0_f[BV] &amp; (btb_bank0_rd_data_way0_f[TAG_START:17] == fetch_rd_tag_f[pt.BTB_BTAG_SIZE-1:0]) &amp;</a>
<a name="260"><span class="lineNum">     260 </span>            :                               ~(dec_tlu_way_wb &amp; branch_error_bank_conflict_f) &amp; ifc_fetch_req_f &amp; ~leak_one_f;</a>
<a name="261"><span class="lineNum">     261 </span>            : </a>
<a name="262"><span class="lineNum">     262 </span>            :    assign tag_match_way1_f = btb_bank0_rd_data_way1_f[BV] &amp; (btb_bank0_rd_data_way1_f[TAG_START:17] == fetch_rd_tag_f[pt.BTB_BTAG_SIZE-1:0]) &amp;</a>
<a name="263"><span class="lineNum">     263 </span>            :                               ~(dec_tlu_way_wb &amp; branch_error_bank_conflict_f) &amp; ifc_fetch_req_f &amp; ~leak_one_f;</a>
<a name="264"><span class="lineNum">     264 </span>            : </a>
<a name="265"><span class="lineNum">     265 </span>            :    assign tag_match_way0_p1_f = btb_bank0_rd_data_way0_p1_f[BV] &amp; (btb_bank0_rd_data_way0_p1_f[TAG_START:17] == fetch_rd_tag_p1_f[pt.BTB_BTAG_SIZE-1:0]) &amp;</a>
<a name="266"><span class="lineNum">     266 </span>            :                               ~(dec_tlu_way_wb &amp; branch_error_bank_conflict_p1_f) &amp; ifc_fetch_req_f &amp; ~leak_one_f;</a>
<a name="267"><span class="lineNum">     267 </span>            : </a>
<a name="268"><span class="lineNum">     268 </span>            :    assign tag_match_way1_p1_f = btb_bank0_rd_data_way1_p1_f[BV] &amp; (btb_bank0_rd_data_way1_p1_f[TAG_START:17] == fetch_rd_tag_p1_f[pt.BTB_BTAG_SIZE-1:0]) &amp;</a>
<a name="269"><span class="lineNum">     269 </span>            :                               ~(dec_tlu_way_wb &amp; branch_error_bank_conflict_p1_f) &amp; ifc_fetch_req_f &amp; ~leak_one_f;</a>
<a name="270"><span class="lineNum">     270 </span>            : </a>
<a name="271"><span class="lineNum">     271 </span>            : </a>
<a name="272"><span class="lineNum">     272 </span>            :    // Both ways could hit, use the offset bit to reorder</a>
<a name="273"><span class="lineNum">     273 </span>            : </a>
<a name="274"><span class="lineNum">     274 </span>            :    assign tag_match_way0_expanded_f[1:0] = {tag_match_way0_f &amp;  (btb_bank0_rd_data_way0_f[BOFF] ^ btb_bank0_rd_data_way0_f[PC4]),</a>
<a name="275"><span class="lineNum">     275 </span>            :                                              tag_match_way0_f &amp; ~(btb_bank0_rd_data_way0_f[BOFF] ^ btb_bank0_rd_data_way0_f[PC4])};</a>
<a name="276"><span class="lineNum">     276 </span>            : </a>
<a name="277"><span class="lineNum">     277 </span>            :    assign tag_match_way1_expanded_f[1:0] = {tag_match_way1_f &amp;  (btb_bank0_rd_data_way1_f[BOFF] ^ btb_bank0_rd_data_way1_f[PC4]),</a>
<a name="278"><span class="lineNum">     278 </span>            :                                              tag_match_way1_f &amp; ~(btb_bank0_rd_data_way1_f[BOFF] ^ btb_bank0_rd_data_way1_f[PC4])};</a>
<a name="279"><span class="lineNum">     279 </span>            : </a>
<a name="280"><span class="lineNum">     280 </span>            :    assign tag_match_way0_expanded_p1_f[1:0] = {tag_match_way0_p1_f &amp;  (btb_bank0_rd_data_way0_p1_f[BOFF] ^ btb_bank0_rd_data_way0_p1_f[PC4]),</a>
<a name="281"><span class="lineNum">     281 </span>            :                                                 tag_match_way0_p1_f &amp; ~(btb_bank0_rd_data_way0_p1_f[BOFF] ^ btb_bank0_rd_data_way0_p1_f[PC4])};</a>
<a name="282"><span class="lineNum">     282 </span>            : </a>
<a name="283"><span class="lineNum">     283 </span>            :    assign tag_match_way1_expanded_p1_f[1:0] = {tag_match_way1_p1_f &amp;  (btb_bank0_rd_data_way1_p1_f[BOFF] ^ btb_bank0_rd_data_way1_p1_f[PC4]),</a>
<a name="284"><span class="lineNum">     284 </span>            :                                                 tag_match_way1_p1_f &amp; ~(btb_bank0_rd_data_way1_p1_f[BOFF] ^ btb_bank0_rd_data_way1_p1_f[PC4])};</a>
<a name="285"><span class="lineNum">     285 </span>            : </a>
<a name="286"><span class="lineNum">     286 </span>            :    assign wayhit_f[1:0] = tag_match_way0_expanded_f[1:0] | tag_match_way1_expanded_f[1:0];</a>
<a name="287"><span class="lineNum">     287 </span>            :    assign wayhit_p1_f[1:0] = tag_match_way0_expanded_p1_f[1:0] | tag_match_way1_expanded_p1_f[1:0];</a>
<a name="288"><span class="lineNum">     288 </span>            : </a>
<a name="289"><span class="lineNum">     289 </span>            :    assign btb_bank0o_rd_data_f[BTB_DWIDTH-1:0] = ( ({17+pt.BTB_BTAG_SIZE{tag_match_way0_expanded_f[1]}} &amp; btb_bank0_rd_data_way0_f[BTB_DWIDTH-1:0]) |</a>
<a name="290"><span class="lineNum">     290 </span>            :                                                             ({17+pt.BTB_BTAG_SIZE{tag_match_way1_expanded_f[1]}} &amp; btb_bank0_rd_data_way1_f[BTB_DWIDTH-1:0]) );</a>
<a name="291"><span class="lineNum">     291 </span>            :    assign btb_bank0e_rd_data_f[BTB_DWIDTH-1:0] = ( ({17+pt.BTB_BTAG_SIZE{tag_match_way0_expanded_f[0]}} &amp; btb_bank0_rd_data_way0_f[BTB_DWIDTH-1:0]) |</a>
<a name="292"><span class="lineNum">     292 </span>            :                                                             ({17+pt.BTB_BTAG_SIZE{tag_match_way1_expanded_f[0]}} &amp; btb_bank0_rd_data_way1_f[BTB_DWIDTH-1:0]) );</a>
<a name="293"><span class="lineNum">     293 </span>            : </a>
<a name="294"><span class="lineNum">     294 </span>            :    assign btb_bank0e_rd_data_p1_f[BTB_DWIDTH-1:0] = ( ({17+pt.BTB_BTAG_SIZE{tag_match_way0_expanded_p1_f[0]}} &amp; btb_bank0_rd_data_way0_p1_f[BTB_DWIDTH-1:0]) |</a>
<a name="295"><span class="lineNum">     295 </span>            :                                                                ({17+pt.BTB_BTAG_SIZE{tag_match_way1_expanded_p1_f[0]}} &amp; btb_bank0_rd_data_way1_p1_f[BTB_DWIDTH-1:0]) );</a>
<a name="296"><span class="lineNum">     296 </span>            : </a>
<a name="297"><span class="lineNum">     297 </span>            :    // virtual bank order</a>
<a name="298"><span class="lineNum">     298 </span>            : </a>
<a name="299"><span class="lineNum">     299 </span>            :    assign btb_vbank0_rd_data_f[BTB_DWIDTH-1:0] = ( ({17+pt.BTB_BTAG_SIZE{fetch_start_f[0]}} &amp;  btb_bank0e_rd_data_f[BTB_DWIDTH-1:0]) |</a>
<a name="300"><span class="lineNum">     300 </span>            :                                                             ({17+pt.BTB_BTAG_SIZE{fetch_start_f[1]}} &amp;  btb_bank0o_rd_data_f[BTB_DWIDTH-1:0]) );</a>
<a name="301"><span class="lineNum">     301 </span>            :    assign btb_vbank1_rd_data_f[BTB_DWIDTH-1:0] = ( ({17+pt.BTB_BTAG_SIZE{fetch_start_f[0]}} &amp;  btb_bank0o_rd_data_f[BTB_DWIDTH-1:0]) |</a>
<a name="302"><span class="lineNum">     302 </span>            :                                                             ({17+pt.BTB_BTAG_SIZE{fetch_start_f[1]}} &amp;  btb_bank0e_rd_data_p1_f[BTB_DWIDTH-1:0]) );</a>
<a name="303"><span class="lineNum">     303 </span>            : </a>
<a name="304"><span class="lineNum">     304 </span>            :    assign way_raw[1:0] =  tag_match_vway1_expanded_f[1:0] | (~vwayhit_f[1:0] &amp; btb_vlru_rd_f[1:0]);</a>
<a name="305"><span class="lineNum">     305 </span>            : </a>
<a name="306"><span class="lineNum">     306 </span>            :    // --------------------------------------------------------------------------------</a>
<a name="307"><span class="lineNum">     307 </span>            :    // --------------------------------------------------------------------------------</a>
<a name="308"><span class="lineNum">     308 </span>            :    // update lru</a>
<a name="309"><span class="lineNum">     309 </span>            :    // mp</a>
<a name="310"><span class="lineNum">     310 </span>            : </a>
<a name="311"><span class="lineNum">     311 </span>            :    // create a onehot lru write vector</a>
<a name="312"><span class="lineNum">     312 </span>            :    assign mp_wrindex_dec[LRU_SIZE-1:0] = {{LRU_SIZE-1{1'b0}},1'b1} &lt;&lt;  exu_mp_addr[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO];</a>
<a name="313"><span class="lineNum">     313 </span>            : </a>
<a name="314"><span class="lineNum">     314 </span>            :    // fetch</a>
<a name="315"><span class="lineNum">     315 </span>            :    assign fetch_wrindex_dec[LRU_SIZE-1:0] = {{LRU_SIZE-1{1'b0}},1'b1} &lt;&lt;  btb_rd_addr_f[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO];</a>
<a name="316"><span class="lineNum">     316 </span>            :    assign fetch_wrindex_p1_dec[LRU_SIZE-1:0] = {{LRU_SIZE-1{1'b0}},1'b1} &lt;&lt;  btb_rd_addr_p1_f[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO];</a>
<a name="317"><span class="lineNum">     317 </span>            : </a>
<a name="318"><span class="lineNum">     318 </span>            :    assign mp_wrlru_b0[LRU_SIZE-1:0] = mp_wrindex_dec[LRU_SIZE-1:0] &amp; {LRU_SIZE{exu_mp_valid}};</a>
<a name="319"><span class="lineNum">     319 </span>            : </a>
<a name="320"><span class="lineNum">     320 </span>            : </a>
<a name="321"><span class="lineNum">     321 </span>            :    assign btb_lru_b0_hold[LRU_SIZE-1:0] = ~mp_wrlru_b0[LRU_SIZE-1:0] &amp; ~fetch_wrlru_b0[LRU_SIZE-1:0];</a>
<a name="322"><span class="lineNum">     322 </span>            : </a>
<a name="323"><span class="lineNum">     323 </span>            :    // Forward the mp lru information to the fetch, avoids multiple way hits later</a>
<a name="324"><span class="lineNum">     324 </span>            :    assign use_mp_way = fetch_mp_collision_f;</a>
<a name="325"><span class="lineNum">     325 </span>            :    assign use_mp_way_p1 = fetch_mp_collision_p1_f;</a>
<a name="326"><span class="lineNum">     326 </span>            : </a>
<a name="327"><span class="lineNum">     327 </span>            :    assign lru_update_valid_f = (vwayhit_f[0] | vwayhit_f[1]) &amp; ifc_fetch_req_f &amp; ~leak_one_f;</a>
<a name="328"><span class="lineNum">     328 </span>            : </a>
<a name="329"><span class="lineNum">     329 </span>            : </a>
<a name="330"><span class="lineNum">     330 </span>            :    assign fetch_wrlru_b0[LRU_SIZE-1:0] = fetch_wrindex_dec[LRU_SIZE-1:0] &amp;</a>
<a name="331"><span class="lineNum">     331 </span>            :                                          {LRU_SIZE{lru_update_valid_f}};</a>
<a name="332"><span class="lineNum">     332 </span>            :    assign fetch_wrlru_p1_b0[LRU_SIZE-1:0] = fetch_wrindex_p1_dec[LRU_SIZE-1:0] &amp;</a>
<a name="333"><span class="lineNum">     333 </span>            :                                          {LRU_SIZE{lru_update_valid_f}};</a>
<a name="334"><span class="lineNum">     334 </span>            : </a>
<a name="335"><span class="lineNum">     335 </span>            :    assign btb_lru_b0_ns[LRU_SIZE-1:0] = ( (btb_lru_b0_hold[LRU_SIZE-1:0] &amp; btb_lru_b0_f[LRU_SIZE-1:0]) |</a>
<a name="336"><span class="lineNum">     336 </span>            :                                           (mp_wrlru_b0[LRU_SIZE-1:0] &amp; {LRU_SIZE{~exu_mp_way}}) |</a>
<a name="337"><span class="lineNum">     337 </span>            :                                           (fetch_wrlru_b0[LRU_SIZE-1:0] &amp; {LRU_SIZE{tag_match_way0_f}}) |</a>
<a name="338"><span class="lineNum">     338 </span>            :                                           (fetch_wrlru_p1_b0[LRU_SIZE-1:0] &amp; {LRU_SIZE{tag_match_way0_p1_f}}) );</a>
<a name="339"><span class="lineNum">     339 </span>            : </a>
<a name="340"><span class="lineNum">     340 </span>            : </a>
<a name="341"><span class="lineNum">     341 </span>            : </a>
<a name="342"><span class="lineNum">     342 </span>            :    assign btb_lru_rd_f = use_mp_way ? exu_mp_way_f : |(fetch_wrindex_dec[LRU_SIZE-1:0] &amp; btb_lru_b0_f[LRU_SIZE-1:0]);</a>
<a name="343"><span class="lineNum">     343 </span>            : </a>
<a name="344"><span class="lineNum">     344 </span>            :    assign btb_lru_rd_p1_f = use_mp_way_p1 ? exu_mp_way_f : |(fetch_wrindex_p1_dec[LRU_SIZE-1:0] &amp; btb_lru_b0_f[LRU_SIZE-1:0]);</a>
<a name="345"><span class="lineNum">     345 </span>            : </a>
<a name="346"><span class="lineNum">     346 </span>            :    // rotated</a>
<a name="347"><span class="lineNum">     347 </span>            :    assign btb_vlru_rd_f[1:0] = ( ({2{fetch_start_f[0]}} &amp; {btb_lru_rd_f, btb_lru_rd_f}) |</a>
<a name="348"><span class="lineNum">     348 </span>            :                                   ({2{fetch_start_f[1]}} &amp; {btb_lru_rd_p1_f, btb_lru_rd_f}));</a>
<a name="349"><span class="lineNum">     349 </span>            : </a>
<a name="350"><span class="lineNum">     350 </span>            :    assign tag_match_vway1_expanded_f[1:0] = ( ({2{fetch_start_f[0]}} &amp; {tag_match_way1_expanded_f[1:0]}) |</a>
<a name="351"><span class="lineNum">     351 </span>            :                                                ({2{fetch_start_f[1]}} &amp; {tag_match_way1_expanded_p1_f[0], tag_match_way1_expanded_f[1]}) );</a>
<a name="352"><span class="lineNum">     352 </span>            : </a>
<a name="353"><span class="lineNum">     353 </span>            : </a>
<a name="354"><span class="lineNum">     354 </span>            :    rvdffe #(LRU_SIZE) btb_lru_ff (.*, .en(ifc_fetch_req_f | exu_mp_valid),</a>
<a name="355"><span class="lineNum">     355 </span>            :                                     .din(btb_lru_b0_ns[(LRU_SIZE)-1:0]),</a>
<a name="356"><span class="lineNum">     356 </span>            :                                    .dout(btb_lru_b0_f[(LRU_SIZE)-1:0]));</a>
<a name="357"><span class="lineNum">     357 </span>            : </a>
<a name="358"><span class="lineNum">     358 </span>            :  end // if (!pt.BTB_FULLYA)</a>
<a name="359"><span class="lineNum">     359 </span>            :    // Detect end of cache line and mask as needed</a>
<a name="360"><span class="lineNum">     360 </span><span class="lineCov">     638643 :    logic eoc_near;</span></a>
<a name="361"><span class="lineNum">     361 </span><span class="lineCov">     162966 :    logic eoc_mask;</span></a>
<a name="362"><span class="lineNum">     362 </span>            :    assign eoc_near = &amp;ifc_fetch_addr_f[pt.ICACHE_BEAT_ADDR_HI:3];</a>
<a name="363"><span class="lineNum">     363 </span>            :    assign eoc_mask = ~eoc_near| (|(~ifc_fetch_addr_f[2:1]));</a>
<a name="364"><span class="lineNum">     364 </span>            : </a>
<a name="365"><span class="lineNum">     365 </span>            : </a>
<a name="366"><span class="lineNum">     366 </span>            : </a>
<a name="367"><span class="lineNum">     367 </span>            :    // --------------------------------------------------------------------------------</a>
<a name="368"><span class="lineNum">     368 </span>            :    // --------------------------------------------------------------------------------</a>
<a name="369"><span class="lineNum">     369 </span>            : </a>
<a name="370"><span class="lineNum">     370 </span>            :    // mux out critical hit bank for pc computation</a>
<a name="371"><span class="lineNum">     371 </span>            :    // This is only useful for the first taken branch in the fetch group</a>
<a name="372"><span class="lineNum">     372 </span><span class="lineCov">     405839 :    logic [16:1] btb_sel_data_f;</span></a>
<a name="373"><span class="lineNum">     373 </span>            : </a>
<a name="374"><span class="lineNum">     374 </span>            :    assign btb_rd_tgt_f[11:0] = btb_sel_data_f[16:5];</a>
<a name="375"><span class="lineNum">     375 </span>            :    assign btb_rd_pc4_f       = btb_sel_data_f[4];</a>
<a name="376"><span class="lineNum">     376 </span>            :    assign btb_rd_call_f      = btb_sel_data_f[2];</a>
<a name="377"><span class="lineNum">     377 </span>            :    assign btb_rd_ret_f       = btb_sel_data_f[1];</a>
<a name="378"><span class="lineNum">     378 </span>            : </a>
<a name="379"><span class="lineNum">     379 </span>            :    assign btb_sel_data_f[16:1] = ( ({16{btb_sel_f[1]}} &amp; btb_vbank1_rd_data_f[16:1]) |</a>
<a name="380"><span class="lineNum">     380 </span>            :                                     ({16{btb_sel_f[0]}} &amp; btb_vbank0_rd_data_f[16:1]) );</a>
<a name="381"><span class="lineNum">     381 </span>            : </a>
<a name="382"><span class="lineNum">     382 </span>            : </a>
<a name="383"><span class="lineNum">     383 </span><span class="lineCov">      69792 :    logic [1:0] hist0_raw, hist1_raw, pc4_raw, pret_raw;</span></a>
<a name="384"><span class="lineNum">     384 </span>            : </a>
<a name="385"><span class="lineNum">     385 </span>            :    // a valid taken target needs to kill the next fetch as we compute the target address</a>
<a name="386"><span class="lineNum">     386 </span>            :    assign ifu_bp_hit_taken_f = |(vwayhit_f[1:0] &amp; hist1_raw[1:0]) &amp; ifc_fetch_req_f &amp; ~leak_one_f_d1 &amp; ~dec_tlu_bpred_disable;</a>
<a name="387"><span class="lineNum">     387 </span>            : </a>
<a name="388"><span class="lineNum">     388 </span>            : </a>
<a name="389"><span class="lineNum">     389 </span>            :    // Don't put calls/rets/ja in the predictor, force the bht taken instead</a>
<a name="390"><span class="lineNum">     390 </span>            :    assign bht_force_taken_f[1:0] = {(btb_vbank1_rd_data_f[CALL] | btb_vbank1_rd_data_f[RET]),</a>
<a name="391"><span class="lineNum">     391 </span>            :                                      (btb_vbank0_rd_data_f[CALL] | btb_vbank0_rd_data_f[RET])};</a>
<a name="392"><span class="lineNum">     392 </span>            : </a>
<a name="393"><span class="lineNum">     393 </span>            : </a>
<a name="394"><span class="lineNum">     394 </span>            :    // taken and valid, otherwise, branch errors must clear the bht</a>
<a name="395"><span class="lineNum">     395 </span>            :    assign bht_valid_f[1:0] = vwayhit_f[1:0];</a>
<a name="396"><span class="lineNum">     396 </span>            : </a>
<a name="397"><span class="lineNum">     397 </span>            :    assign bht_vbank0_rd_data_f[1:0] = ( ({2{fetch_start_f[0]}} &amp; bht_bank0_rd_data_f[1:0]) |</a>
<a name="398"><span class="lineNum">     398 </span>            :                                          ({2{fetch_start_f[1]}} &amp; bht_bank1_rd_data_f[1:0]) );</a>
<a name="399"><span class="lineNum">     399 </span>            : </a>
<a name="400"><span class="lineNum">     400 </span>            :    assign bht_vbank1_rd_data_f[1:0] = ( ({2{fetch_start_f[0]}} &amp; bht_bank1_rd_data_f[1:0]) |</a>
<a name="401"><span class="lineNum">     401 </span>            :                                          ({2{fetch_start_f[1]}} &amp; bht_bank0_rd_data_p1_f[1:0]) );</a>
<a name="402"><span class="lineNum">     402 </span>            : </a>
<a name="403"><span class="lineNum">     403 </span>            : </a>
<a name="404"><span class="lineNum">     404 </span>            :    assign bht_dir_f[1:0] = {(bht_force_taken_f[1] | bht_vbank1_rd_data_f[1]) &amp; bht_valid_f[1],</a>
<a name="405"><span class="lineNum">     405 </span>            :                              (bht_force_taken_f[0] | bht_vbank0_rd_data_f[1]) &amp; bht_valid_f[0]};</a>
<a name="406"><span class="lineNum">     406 </span>            : </a>
<a name="407"><span class="lineNum">     407 </span>            :    assign ifu_bp_inst_mask_f = (ifu_bp_hit_taken_f &amp; btb_sel_f[1]) | ~ifu_bp_hit_taken_f;</a>
<a name="408"><span class="lineNum">     408 </span>            : </a>
<a name="409"><span class="lineNum">     409 </span>            : </a>
<a name="410"><span class="lineNum">     410 </span>            : </a>
<a name="411"><span class="lineNum">     411 </span>            : </a>
<a name="412"><span class="lineNum">     412 </span>            :    // Branch prediction info is sent with the 2byte lane associated with the end of the branch.</a>
<a name="413"><span class="lineNum">     413 </span>            :    // Cases</a>
<a name="414"><span class="lineNum">     414 </span>            :    //       BANK1         BANK0</a>
<a name="415"><span class="lineNum">     415 </span>            :    // -------------------------------</a>
<a name="416"><span class="lineNum">     416 </span>            :    // |      :       |      :       |</a>
<a name="417"><span class="lineNum">     417 </span>            :    // -------------------------------</a>
<a name="418"><span class="lineNum">     418 </span>            :    //         &lt;------------&gt;                   : PC4 branch, offset, should be in B1 (indicated on [2])</a>
<a name="419"><span class="lineNum">     419 </span>            :    //                &lt;------------&gt;            : PC4 branch, no offset, indicate PC4, VALID, HIST on [1]</a>
<a name="420"><span class="lineNum">     420 </span>            :    //                       &lt;------------&gt;     : PC4 branch, offset, indicate PC4, VALID, HIST on [0]</a>
<a name="421"><span class="lineNum">     421 </span>            :    //                &lt;------&gt;                  : PC2 branch, offset, indicate VALID, HIST on [1]</a>
<a name="422"><span class="lineNum">     422 </span>            :    //                       &lt;------&gt;           : PC2 branch, no offset, indicate VALID, HIST on [0]</a>
<a name="423"><span class="lineNum">     423 </span>            :    //</a>
<a name="424"><span class="lineNum">     424 </span>            : </a>
<a name="425"><span class="lineNum">     425 </span>            : </a>
<a name="426"><span class="lineNum">     426 </span>            : </a>
<a name="427"><span class="lineNum">     427 </span>            :    assign hist1_raw[1:0] = bht_force_taken_f[1:0] | {bht_vbank1_rd_data_f[1],</a>
<a name="428"><span class="lineNum">     428 </span>            :                                                       bht_vbank0_rd_data_f[1]};</a>
<a name="429"><span class="lineNum">     429 </span>            : </a>
<a name="430"><span class="lineNum">     430 </span>            :    assign hist0_raw[1:0] = {bht_vbank1_rd_data_f[0],</a>
<a name="431"><span class="lineNum">     431 </span>            :                             bht_vbank0_rd_data_f[0]};</a>
<a name="432"><span class="lineNum">     432 </span>            : </a>
<a name="433"><span class="lineNum">     433 </span>            : </a>
<a name="434"><span class="lineNum">     434 </span>            :    assign pc4_raw[1:0] = {vwayhit_f[1] &amp; btb_vbank1_rd_data_f[PC4],</a>
<a name="435"><span class="lineNum">     435 </span>            :                           vwayhit_f[0] &amp; btb_vbank0_rd_data_f[PC4]};</a>
<a name="436"><span class="lineNum">     436 </span>            : </a>
<a name="437"><span class="lineNum">     437 </span>            :    assign pret_raw[1:0] = {vwayhit_f[1] &amp; ~btb_vbank1_rd_data_f[CALL] &amp; btb_vbank1_rd_data_f[RET],</a>
<a name="438"><span class="lineNum">     438 </span>            :                            vwayhit_f[0] &amp; ~btb_vbank0_rd_data_f[CALL] &amp; btb_vbank0_rd_data_f[RET]};</a>
<a name="439"><span class="lineNum">     439 </span>            : </a>
<a name="440"><span class="lineNum">     440 </span>            :    // GHR</a>
<a name="441"><span class="lineNum">     441 </span>            : </a>
<a name="442"><span class="lineNum">     442 </span>            : </a>
<a name="443"><span class="lineNum">     443 </span>            :   // count the valids with masking based on first taken</a>
<a name="444"><span class="lineNum">     444 </span>            :    assign num_valids[1:0] = countones(bht_valid_f[1:0]);</a>
<a name="445"><span class="lineNum">     445 </span>            : </a>
<a name="446"><span class="lineNum">     446 </span>            :    // Note that the following property holds</a>
<a name="447"><span class="lineNum">     447 </span>            :    // P: prior ghr, H: history bit of last valid branch in line (could be 1 or 0)</a>
<a name="448"><span class="lineNum">     448 </span>            :    // Num valid branches   What new GHR must be</a>
<a name="449"><span class="lineNum">     449 </span>            :    // 2                    0H</a>
<a name="450"><span class="lineNum">     450 </span>            :    // 1                    PH</a>
<a name="451"><span class="lineNum">     451 </span>            :    // 0                    PP</a>
<a name="452"><span class="lineNum">     452 </span>            : </a>
<a name="453"><span class="lineNum">     453 </span>            :    assign final_h = |(btb_sel_f[1:0] &amp; bht_dir_f[1:0]);</a>
<a name="454"><span class="lineNum">     454 </span>            : </a>
<a name="455"><span class="lineNum">     455 </span>            :    assign merged_ghr[pt.BHT_GHR_SIZE-1:0] = (</a>
<a name="456"><span class="lineNum">     456 </span>            :                                             ({pt.BHT_GHR_SIZE{num_valids[1:0] == 2'h2}} &amp; {fghr[pt.BHT_GHR_SIZE-3:0], 1'b0, final_h}) | // 0H</a>
<a name="457"><span class="lineNum">     457 </span>            :                                             ({pt.BHT_GHR_SIZE{num_valids[1:0] == 2'h1}} &amp; {fghr[pt.BHT_GHR_SIZE-2:0], final_h}) | // PH</a>
<a name="458"><span class="lineNum">     458 </span>            :                                             ({pt.BHT_GHR_SIZE{num_valids[1:0] == 2'h0}} &amp; {fghr[pt.BHT_GHR_SIZE-1:0]}) ); // PP</a>
<a name="459"><span class="lineNum">     459 </span>            : </a>
<a name="460"><span class="lineNum">     460 </span><span class="lineCov">     362063 :    logic [pt.BHT_GHR_SIZE-1:0] exu_flush_ghr;</span></a>
<a name="461"><span class="lineNum">     461 </span>            :    assign exu_flush_ghr[pt.BHT_GHR_SIZE-1:0] = exu_mp_fghr[pt.BHT_GHR_SIZE-1:0];</a>
<a name="462"><span class="lineNum">     462 </span>            : </a>
<a name="463"><span class="lineNum">     463 </span>            :    assign fghr_ns[pt.BHT_GHR_SIZE-1:0] = ( ({pt.BHT_GHR_SIZE{exu_flush_final_d1}} &amp; exu_flush_ghr[pt.BHT_GHR_SIZE-1:0]) |</a>
<a name="464"><span class="lineNum">     464 </span>            :                                          ({pt.BHT_GHR_SIZE{~exu_flush_final_d1 &amp; ifc_fetch_req_f &amp; ic_hit_f &amp; ~leak_one_f_d1}} &amp; merged_ghr[pt.BHT_GHR_SIZE-1:0]) |</a>
<a name="465"><span class="lineNum">     465 </span>            :                                          ({pt.BHT_GHR_SIZE{~exu_flush_final_d1 &amp; ~(ifc_fetch_req_f &amp; ic_hit_f &amp; ~leak_one_f_d1)}} &amp; fghr[pt.BHT_GHR_SIZE-1:0]));</a>
<a name="466"><span class="lineNum">     466 </span>            : </a>
<a name="467"><span class="lineNum">     467 </span>            :    rvdffie #(.WIDTH(pt.BHT_GHR_SIZE+3),.OVERRIDE(1)) fetchghr (.*,</a>
<a name="468"><span class="lineNum">     468 </span>            :                                           .din ({exu_flush_final, exu_mp_way, leak_one_f, fghr_ns[pt.BHT_GHR_SIZE-1:0]}),</a>
<a name="469"><span class="lineNum">     469 </span>            :                                           .dout({exu_flush_final_d1, exu_mp_way_f, leak_one_f_d1, fghr[pt.BHT_GHR_SIZE-1:0]}));</a>
<a name="470"><span class="lineNum">     470 </span>            : </a>
<a name="471"><span class="lineNum">     471 </span>            :    assign ifu_bp_fghr_f[pt.BHT_GHR_SIZE-1:0] = fghr[pt.BHT_GHR_SIZE-1:0];</a>
<a name="472"><span class="lineNum">     472 </span>            : </a>
<a name="473"><span class="lineNum">     473 </span>            : </a>
<a name="474"><span class="lineNum">     474 </span>            :    assign ifu_bp_way_f[1:0] = way_raw[1:0];</a>
<a name="475"><span class="lineNum">     475 </span>            :    assign ifu_bp_hist1_f[1:0]    = hist1_raw[1:0];</a>
<a name="476"><span class="lineNum">     476 </span>            :    assign ifu_bp_hist0_f[1:0]    = hist0_raw[1:0];</a>
<a name="477"><span class="lineNum">     477 </span>            :    assign ifu_bp_pc4_f[1:0]     = pc4_raw[1:0];</a>
<a name="478"><span class="lineNum">     478 </span>            : </a>
<a name="479"><span class="lineNum">     479 </span>            :    assign ifu_bp_valid_f[1:0]   = vwayhit_f[1:0] &amp; ~{2{dec_tlu_bpred_disable}};</a>
<a name="480"><span class="lineNum">     480 </span>            :    assign ifu_bp_ret_f[1:0]     = pret_raw[1:0];</a>
<a name="481"><span class="lineNum">     481 </span>            : </a>
<a name="482"><span class="lineNum">     482 </span>            : </a>
<a name="483"><span class="lineNum">     483 </span>            :    // compute target</a>
<a name="484"><span class="lineNum">     484 </span>            :    // Form the fetch group offset based on the btb hit location and the location of the branch within the 4 byte chunk</a>
<a name="485"><span class="lineNum">     485 </span>            : </a>
<a name="486"><span class="lineNum">     486 </span>            : //  .i 5</a>
<a name="487"><span class="lineNum">     487 </span>            : //  .o 3</a>
<a name="488"><span class="lineNum">     488 </span>            : //  .ilb bht_dir_f[1] bht_dir_f[0] fetch_start_f[1] fetch_start_f[0] btb_rd_pc4_f</a>
<a name="489"><span class="lineNum">     489 </span>            : //  .ob bloc_f[1] bloc_f[0] use_fa_plus</a>
<a name="490"><span class="lineNum">     490 </span>            : //  .type fr</a>
<a name="491"><span class="lineNum">     491 </span>            : //</a>
<a name="492"><span class="lineNum">     492 </span>            : //</a>
<a name="493"><span class="lineNum">     493 </span>            : //  ## rotdir[1:0]  fs   pc4  off fapl</a>
<a name="494"><span class="lineNum">     494 </span>            : //    -1            01 -  01  0</a>
<a name="495"><span class="lineNum">     495 </span>            : //    10            01 -  10  0</a>
<a name="496"><span class="lineNum">     496 </span>            : //</a>
<a name="497"><span class="lineNum">     497 </span>            : //    -1            10 -  10  0</a>
<a name="498"><span class="lineNum">     498 </span>            : //    10            10 0  01  1</a>
<a name="499"><span class="lineNum">     499 </span>            : //    10            10 1  01  0</a>
<a name="500"><span class="lineNum">     500 </span><span class="lineCov">     924980 : logic [1:0] bloc_f;</span></a>
<a name="501"><span class="lineNum">     501 </span><span class="lineCov">     727159 : logic use_fa_plus;</span></a>
<a name="502"><span class="lineNum">     502 </span>            : assign bloc_f[1] = (bht_dir_f[0] &amp; ~fetch_start_f[0]) | (~bht_dir_f[0]</a>
<a name="503"><span class="lineNum">     503 </span>            :      &amp; fetch_start_f[0]);</a>
<a name="504"><span class="lineNum">     504 </span>            : assign bloc_f[0] = (bht_dir_f[0] &amp; fetch_start_f[0]) | (~bht_dir_f[0]</a>
<a name="505"><span class="lineNum">     505 </span>            :      &amp; ~fetch_start_f[0]);</a>
<a name="506"><span class="lineNum">     506 </span>            : assign use_fa_plus = (~bht_dir_f[0] &amp; ~fetch_start_f[0] &amp; ~btb_rd_pc4_f);</a>
<a name="507"><span class="lineNum">     507 </span>            : </a>
<a name="508"><span class="lineNum">     508 </span>            : </a>
<a name="509"><span class="lineNum">     509 </span>            : </a>
<a name="510"><span class="lineNum">     510 </span>            : </a>
<a name="511"><span class="lineNum">     511 </span>            :     assign btb_fg_crossing_f = fetch_start_f[0] &amp; btb_sel_f[0] &amp; btb_rd_pc4_f;</a>
<a name="512"><span class="lineNum">     512 </span>            : </a>
<a name="513"><span class="lineNum">     513 </span>            :    assign bp_total_branch_offset_f =  bloc_f[1] ^ btb_rd_pc4_f;</a>
<a name="514"><span class="lineNum">     514 </span>            : </a>
<a name="515"><span class="lineNum">     515 </span><span class="lineCov">        156 :    logic [31:2] adder_pc_in_f, ifc_fetch_adder_prior;</span></a>
<a name="516"><span class="lineNum">     516 </span>            :    rvdfflie #(.WIDTH(30), .LEFT(19)) faddrf_ff (.*, .en(ifc_fetch_req_f &amp; ~ifu_bp_hit_taken_f &amp; ic_hit_f), .din(ifc_fetch_addr_f[31:2]), .dout(ifc_fetch_adder_prior[31:2]));</a>
<a name="517"><span class="lineNum">     517 </span>            : </a>
<a name="518"><span class="lineNum">     518 </span>            : </a>
<a name="519"><span class="lineNum">     519 </span>            :    assign ifu_bp_poffset_f[11:0] = btb_rd_tgt_f[11:0];</a>
<a name="520"><span class="lineNum">     520 </span>            : </a>
<a name="521"><span class="lineNum">     521 </span>            :    assign adder_pc_in_f[31:2] = ( ({30{ use_fa_plus}} &amp; fetch_addr_p1_f[31:2]) |</a>
<a name="522"><span class="lineNum">     522 </span>            :                                    ({30{ btb_fg_crossing_f}} &amp; ifc_fetch_adder_prior[31:2]) |</a>
<a name="523"><span class="lineNum">     523 </span>            :                                    ({30{~btb_fg_crossing_f &amp; ~use_fa_plus}} &amp; ifc_fetch_addr_f[31:2]));</a>
<a name="524"><span class="lineNum">     524 </span>            : </a>
<a name="525"><span class="lineNum">     525 </span>            :    rvbradder predtgt_addr (.pc({adder_pc_in_f[31:2], bp_total_branch_offset_f}),</a>
<a name="526"><span class="lineNum">     526 </span>            :                          .offset(btb_rd_tgt_f[11:0]),</a>
<a name="527"><span class="lineNum">     527 </span>            :                          .dout(bp_btb_target_adder_f[31:1])</a>
<a name="528"><span class="lineNum">     528 </span>            :                          );</a>
<a name="529"><span class="lineNum">     529 </span>            :    // mux in the return stack address here for a predicted return assuming the RS is valid, quite if no prediction</a>
<a name="530"><span class="lineNum">     530 </span>            :    assign ifu_bp_btb_target_f[31:1] = (({31{btb_rd_ret_f &amp; ~btb_rd_call_f &amp; rets_out[0][0] &amp; ifu_bp_hit_taken_f}} &amp; rets_out[0][31:1]) |</a>
<a name="531"><span class="lineNum">     531 </span>            :                                        ({31{~(btb_rd_ret_f &amp; ~btb_rd_call_f &amp; rets_out[0][0]) &amp; ifu_bp_hit_taken_f}} &amp; bp_btb_target_adder_f[31:1]) );</a>
<a name="532"><span class="lineNum">     532 </span>            : </a>
<a name="533"><span class="lineNum">     533 </span>            : </a>
<a name="534"><span class="lineNum">     534 </span>            :    // ----------------------------------------------------------------------</a>
<a name="535"><span class="lineNum">     535 </span>            :    // Return Stack</a>
<a name="536"><span class="lineNum">     536 </span>            :    // ----------------------------------------------------------------------</a>
<a name="537"><span class="lineNum">     537 </span>            : </a>
<a name="538"><span class="lineNum">     538 </span>            :    rvbradder rs_addr (.pc({adder_pc_in_f[31:2], bp_total_branch_offset_f}),</a>
<a name="539"><span class="lineNum">     539 </span>            :                     .offset({11'b0,  ~btb_rd_pc4_f}),</a>
<a name="540"><span class="lineNum">     540 </span>            :                     .dout(bp_rs_call_target_f[31:1])</a>
<a name="541"><span class="lineNum">     541 </span>            :                          );</a>
<a name="542"><span class="lineNum">     542 </span>            : </a>
<a name="543"><span class="lineNum">     543 </span>            :    assign rs_push = (btb_rd_call_f &amp; ~btb_rd_ret_f &amp; ifu_bp_hit_taken_f);</a>
<a name="544"><span class="lineNum">     544 </span>            :    assign rs_pop = (btb_rd_ret_f &amp; ~btb_rd_call_f &amp; ifu_bp_hit_taken_f);</a>
<a name="545"><span class="lineNum">     545 </span>            :    assign rs_hold = ~rs_push &amp; ~rs_pop;</a>
<a name="546"><span class="lineNum">     546 </span>            : </a>
<a name="547"><span class="lineNum">     547 </span>            : </a>
<a name="548"><span class="lineNum">     548 </span>            : </a>
<a name="549"><span class="lineNum">     549 </span>            :    // Fetch based (bit 0 is a valid)</a>
<a name="550"><span class="lineNum">     550 </span>            :    assign rets_in[0][31:0] = ( ({32{rs_push}} &amp; {bp_rs_call_target_f[31:1], 1'b1}) | // target[31:1], valid</a>
<a name="551"><span class="lineNum">     551 </span>            :                                ({32{rs_pop}}  &amp; rets_out[1][31:0]) );</a>
<a name="552"><span class="lineNum">     552 </span>            : </a>
<a name="553"><span class="lineNum">     553 </span>            :    assign rsenable[0] = ~rs_hold;</a>
<a name="554"><span class="lineNum">     554 </span>            : </a>
<a name="555"><span class="lineNum">     555 </span>            :    for (i=0; i&lt;pt.RET_STACK_SIZE; i++) begin : retstack</a>
<a name="556"><span class="lineNum">     556 </span>            : </a>
<a name="557"><span class="lineNum">     557 </span>            :       // for the last entry in the stack, we don't have a pop position</a>
<a name="558"><span class="lineNum">     558 </span>            :       if(i==pt.RET_STACK_SIZE-1) begin</a>
<a name="559"><span class="lineNum">     559 </span>            :          assign rets_in[i][31:0] = rets_out[i-1][31:0];</a>
<a name="560"><span class="lineNum">     560 </span>            :          assign rsenable[i] = rs_push;</a>
<a name="561"><span class="lineNum">     561 </span>            :       end</a>
<a name="562"><span class="lineNum">     562 </span>            :       else if(i&gt;0) begin</a>
<a name="563"><span class="lineNum">     563 </span>            :         assign rets_in[i][31:0] = ( ({32{rs_push}} &amp; rets_out[i-1][31:0]) |</a>
<a name="564"><span class="lineNum">     564 </span>            :                                     ({32{rs_pop}}  &amp; rets_out[i+1][31:0]) );</a>
<a name="565"><span class="lineNum">     565 </span>            :          assign rsenable[i] = rs_push | rs_pop;</a>
<a name="566"><span class="lineNum">     566 </span>            :       end</a>
<a name="567"><span class="lineNum">     567 </span>            :       rvdffe #(32) rets_ff (.*, .en(rsenable[i]), .din(rets_in[i][31:0]), .dout(rets_out[i][31:0]));</a>
<a name="568"><span class="lineNum">     568 </span>            : </a>
<a name="569"><span class="lineNum">     569 </span>            :    end : retstack</a>
<a name="570"><span class="lineNum">     570 </span>            : </a>
<a name="571"><span class="lineNum">     571 </span>            :    // ----------------------------------------------------------------------</a>
<a name="572"><span class="lineNum">     572 </span>            :    // WRITE</a>
<a name="573"><span class="lineNum">     573 </span>            :    // ----------------------------------------------------------------------</a>
<a name="574"><span class="lineNum">     574 </span>            : </a>
<a name="575"><span class="lineNum">     575 </span>            : </a>
<a name="576"><span class="lineNum">     576 </span>            :    assign dec_tlu_error_wb = dec_tlu_br0_start_error_wb | dec_tlu_br0_error_wb;</a>
<a name="577"><span class="lineNum">     577 </span>            : </a>
<a name="578"><span class="lineNum">     578 </span>            :    assign btb_error_addr_wb[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] = dec_tlu_br0_addr_wb[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO];</a>
<a name="579"><span class="lineNum">     579 </span>            : </a>
<a name="580"><span class="lineNum">     580 </span>            :    assign dec_tlu_way_wb = dec_tlu_br0_way_wb;</a>
<a name="581"><span class="lineNum">     581 </span>            : </a>
<a name="582"><span class="lineNum">     582 </span>            :    assign btb_valid = exu_mp_valid &amp; ~dec_tlu_error_wb;</a>
<a name="583"><span class="lineNum">     583 </span>            : </a>
<a name="584"><span class="lineNum">     584 </span>            :    assign btb_wr_tag[pt.BTB_BTAG_SIZE-1:0] = exu_mp_btag[pt.BTB_BTAG_SIZE-1:0];</a>
<a name="585"><span class="lineNum">     585 </span>            : </a>
<a name="586"><span class="lineNum">     586 </span>            :    if(!pt.BTB_FULLYA) begin</a>
<a name="587"><span class="lineNum">     587 </span>            : </a>
<a name="588"><span class="lineNum">     588 </span>            :       if(pt.BTB_BTAG_FOLD) begin : btbfold</a>
<a name="589"><span class="lineNum">     589 </span>            :          el2_btb_tag_hash_fold #(.pt(pt)) rdtagf  (.hash(fetch_rd_tag_f[pt.BTB_BTAG_SIZE-1:0]),</a>
<a name="590"><span class="lineNum">     590 </span>            :                                                     .pc({ifc_fetch_addr_f[pt.BTB_ADDR_HI+pt.BTB_BTAG_SIZE+pt.BTB_BTAG_SIZE:pt.BTB_ADDR_HI+1]}));</a>
<a name="591"><span class="lineNum">     591 </span>            :          el2_btb_tag_hash_fold #(.pt(pt)) rdtagp1f(.hash(fetch_rd_tag_p1_f[pt.BTB_BTAG_SIZE-1:0]),</a>
<a name="592"><span class="lineNum">     592 </span>            :                                                     .pc({fetch_addr_p1_f[ pt.BTB_ADDR_HI+pt.BTB_BTAG_SIZE+pt.BTB_BTAG_SIZE:pt.BTB_ADDR_HI+1]}));</a>
<a name="593"><span class="lineNum">     593 </span>            :       end</a>
<a name="594"><span class="lineNum">     594 </span>            :       else begin : btbfold</a>
<a name="595"><span class="lineNum">     595 </span>            :          el2_btb_tag_hash #(.pt(pt)) rdtagf(.hash(fetch_rd_tag_f[pt.BTB_BTAG_SIZE-1:0]),</a>
<a name="596"><span class="lineNum">     596 </span>            :                                              .pc({ifc_fetch_addr_f[pt.BTB_ADDR_HI+pt.BTB_BTAG_SIZE+pt.BTB_BTAG_SIZE+pt.BTB_BTAG_SIZE:pt.BTB_ADDR_HI+1]}));</a>
<a name="597"><span class="lineNum">     597 </span>            :          el2_btb_tag_hash #(.pt(pt)) rdtagp1f(.hash(fetch_rd_tag_p1_f[pt.BTB_BTAG_SIZE-1:0]),</a>
<a name="598"><span class="lineNum">     598 </span>            :                                                .pc({fetch_addr_p1_f[pt.BTB_ADDR_HI+pt.BTB_BTAG_SIZE+pt.BTB_BTAG_SIZE+pt.BTB_BTAG_SIZE:pt.BTB_ADDR_HI+1]}));</a>
<a name="599"><span class="lineNum">     599 </span>            :       end</a>
<a name="600"><span class="lineNum">     600 </span>            : </a>
<a name="601"><span class="lineNum">     601 </span>            :       assign btb_wr_en_way0 = ( ({{~exu_mp_way &amp; exu_mp_valid_write &amp; ~dec_tlu_error_wb}}) |</a>
<a name="602"><span class="lineNum">     602 </span>            :                                 ({{~dec_tlu_way_wb &amp; dec_tlu_error_wb}}));</a>
<a name="603"><span class="lineNum">     603 </span>            : </a>
<a name="604"><span class="lineNum">     604 </span>            :       assign btb_wr_en_way1 = ( ({{exu_mp_way &amp; exu_mp_valid_write &amp; ~dec_tlu_error_wb}}) |</a>
<a name="605"><span class="lineNum">     605 </span>            :                                 ({{dec_tlu_way_wb &amp; dec_tlu_error_wb}}));</a>
<a name="606"><span class="lineNum">     606 </span>            :       assign btb_wr_addr[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] = dec_tlu_error_wb ? btb_error_addr_wb[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] : exu_mp_addr[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO];</a>
<a name="607"><span class="lineNum">     607 </span>            : </a>
<a name="608"><span class="lineNum">     608 </span>            : </a>
<a name="609"><span class="lineNum">     609 </span>            :       assign vwayhit_f[1:0] = ( ({2{fetch_start_f[0]}} &amp; {wayhit_f[1:0]}) |</a>
<a name="610"><span class="lineNum">     610 </span>            :                                 ({2{fetch_start_f[1]}} &amp; {wayhit_p1_f[0], wayhit_f[1]})) &amp; {eoc_mask, 1'b1};</a>
<a name="611"><span class="lineNum">     611 </span>            : </a>
<a name="612"><span class="lineNum">     612 </span>            :    end // if (!pt.BTB_FULLYA)</a>
<a name="613"><span class="lineNum">     613 </span>            : </a>
<a name="614"><span class="lineNum">     614 </span>            :    assign btb_wr_data[BTB_DWIDTH-1:0] = {btb_wr_tag[pt.BTB_BTAG_SIZE-1:0], exu_mp_tgt[pt.BTB_TOFFSET_SIZE-1:0], exu_mp_pc4, exu_mp_boffset,</a>
<a name="615"><span class="lineNum">     615 </span>            :                                                 exu_mp_call | exu_mp_ja, exu_mp_ret | exu_mp_ja, btb_valid} ;</a>
<a name="616"><span class="lineNum">     616 </span>            : </a>
<a name="617"><span class="lineNum">     617 </span>            :    assign exu_mp_valid_write = exu_mp_valid &amp; exu_mp_ataken &amp; ~exu_mp_pkt.valid;</a>
<a name="618"><span class="lineNum">     618 </span><span class="lineCov">     229412 :    logic [1:0] bht_wr_data0, bht_wr_data2;</span></a>
<a name="619"><span class="lineNum">     619 </span><span class="lineCov">      80374 :    logic [1:0] bht_wr_en0, bht_wr_en2;</span></a>
<a name="620"><span class="lineNum">     620 </span>            : </a>
<a name="621"><span class="lineNum">     621 </span>            :    assign middle_of_bank = exu_mp_pc4 ^ exu_mp_boffset;</a>
<a name="622"><span class="lineNum">     622 </span>            :    assign bht_wr_en0[1:0] = {2{exu_mp_valid &amp; ~exu_mp_call &amp; ~exu_mp_ret &amp; ~exu_mp_ja}} &amp; {middle_of_bank, ~middle_of_bank};</a>
<a name="623"><span class="lineNum">     623 </span>            :    assign bht_wr_en2[1:0] = {2{dec_tlu_br0_v_wb}} &amp; {dec_tlu_br0_middle_wb, ~dec_tlu_br0_middle_wb} ;</a>
<a name="624"><span class="lineNum">     624 </span>            : </a>
<a name="625"><span class="lineNum">     625 </span>            :    // Experiments show this is the best priority scheme for same bank/index writes at the same time.</a>
<a name="626"><span class="lineNum">     626 </span>            :    assign bht_wr_data0[1:0] = exu_mp_hist[1:0]; // lowest priority</a>
<a name="627"><span class="lineNum">     627 </span>            :    assign bht_wr_data2[1:0] = dec_tlu_br0_hist_wb[1:0]; // highest priority</a>
<a name="628"><span class="lineNum">     628 </span>            : </a>
<a name="629"><span class="lineNum">     629 </span>            : </a>
<a name="630"><span class="lineNum">     630 </span>            : </a>
<a name="631"><span class="lineNum">     631 </span><span class="lineCov">     143615 :    logic [pt.BHT_ADDR_HI:pt.BHT_ADDR_LO] bht_rd_addr_f, bht_rd_addr_p1_f, bht_wr_addr0, bht_wr_addr2;</span></a>
<a name="632"><span class="lineNum">     632 </span>            : </a>
<a name="633"><span class="lineNum">     633 </span><span class="lineCov">     143615 :    logic [pt.BHT_ADDR_HI:pt.BHT_ADDR_LO] mp_hashed, br0_hashed_wb, bht_rd_addr_hashed_f, bht_rd_addr_hashed_p1_f;</span></a>
<a name="634"><span class="lineNum">     634 </span>            :    el2_btb_ghr_hash #(.pt(pt)) mpghrhs  (.hashin(exu_mp_addr[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO]), .ghr(exu_mp_eghr[pt.BHT_GHR_SIZE-1:0]), .hash(mp_hashed[pt.BHT_ADDR_HI:pt.BHT_ADDR_LO]));</a>
<a name="635"><span class="lineNum">     635 </span>            :    el2_btb_ghr_hash #(.pt(pt)) br0ghrhs (.hashin(dec_tlu_br0_addr_wb[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO]), .ghr(exu_i0_br_fghr_wb[pt.BHT_GHR_SIZE-1:0]), .hash(br0_hashed_wb[pt.BHT_ADDR_HI:pt.BHT_ADDR_LO]));</a>
<a name="636"><span class="lineNum">     636 </span>            :    el2_btb_ghr_hash #(.pt(pt)) fghrhs (.hashin(btb_rd_addr_f[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO]), .ghr(fghr[pt.BHT_GHR_SIZE-1:0]), .hash(bht_rd_addr_hashed_f[pt.BHT_ADDR_HI:pt.BHT_ADDR_LO]));</a>
<a name="637"><span class="lineNum">     637 </span>            :    el2_btb_ghr_hash #(.pt(pt)) fghrhs_p1 (.hashin(btb_rd_addr_p1_f[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO]), .ghr(fghr[pt.BHT_GHR_SIZE-1:0]), .hash(bht_rd_addr_hashed_p1_f[pt.BHT_ADDR_HI:pt.BHT_ADDR_LO]));</a>
<a name="638"><span class="lineNum">     638 </span>            : </a>
<a name="639"><span class="lineNum">     639 </span>            :    assign bht_wr_addr0[pt.BHT_ADDR_HI:pt.BHT_ADDR_LO] = mp_hashed[pt.BHT_ADDR_HI:pt.BHT_ADDR_LO];</a>
<a name="640"><span class="lineNum">     640 </span>            :    assign bht_wr_addr2[pt.BHT_ADDR_HI:pt.BHT_ADDR_LO] = br0_hashed_wb[pt.BHT_ADDR_HI:pt.BHT_ADDR_LO];</a>
<a name="641"><span class="lineNum">     641 </span>            :    assign bht_rd_addr_f[pt.BHT_ADDR_HI:pt.BHT_ADDR_LO] = bht_rd_addr_hashed_f[pt.BHT_ADDR_HI:pt.BHT_ADDR_LO];</a>
<a name="642"><span class="lineNum">     642 </span>            :    assign bht_rd_addr_p1_f[pt.BHT_ADDR_HI:pt.BHT_ADDR_LO] = bht_rd_addr_hashed_p1_f[pt.BHT_ADDR_HI:pt.BHT_ADDR_LO];</a>
<a name="643"><span class="lineNum">     643 </span>            : </a>
<a name="644"><span class="lineNum">     644 </span>            : </a>
<a name="645"><span class="lineNum">     645 </span>            :    // ----------------------------------------------------------------------</a>
<a name="646"><span class="lineNum">     646 </span>            :    // Structures. Using FLOPS</a>
<a name="647"><span class="lineNum">     647 </span>            :    // ----------------------------------------------------------------------</a>
<a name="648"><span class="lineNum">     648 </span>            :    // BTB</a>
<a name="649"><span class="lineNum">     649 </span>            :    // Entry -&gt; tag[pt.BTB_BTAG_SIZE-1:0], toffset[11:0], pc4, boffset, call, ret, valid</a>
<a name="650"><span class="lineNum">     650 </span>            : </a>
<a name="651"><span class="lineNum">     651 </span>            :    if(!pt.BTB_FULLYA) begin</a>
<a name="652"><span class="lineNum">     652 </span>            : </a>
<a name="653"><span class="lineNum">     653 </span>            :       for (j=0 ; j&lt;LRU_SIZE ; j++) begin : BTB_FLOPS</a>
<a name="654"><span class="lineNum">     654 </span>            :          // Way 0</a>
<a name="655"><span class="lineNum">     655 </span>            :          rvdffe #(17+pt.BTB_BTAG_SIZE) btb_bank0_way0 (.*,</a>
<a name="656"><span class="lineNum">     656 </span>            :                     .en(((btb_wr_addr[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] == j) &amp; btb_wr_en_way0)),</a>
<a name="657"><span class="lineNum">     657 </span>            :                     .din        (btb_wr_data[BTB_DWIDTH-1:0]),</a>
<a name="658"><span class="lineNum">     658 </span>            :                     .dout       (btb_bank0_rd_data_way0_out[j]));</a>
<a name="659"><span class="lineNum">     659 </span>            : </a>
<a name="660"><span class="lineNum">     660 </span>            :          // Way 1</a>
<a name="661"><span class="lineNum">     661 </span>            :          rvdffe #(17+pt.BTB_BTAG_SIZE) btb_bank0_way1 (.*,</a>
<a name="662"><span class="lineNum">     662 </span>            :                     .en(((btb_wr_addr[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] == j) &amp; btb_wr_en_way1)),</a>
<a name="663"><span class="lineNum">     663 </span>            :                     .din        (btb_wr_data[BTB_DWIDTH-1:0]),</a>
<a name="664"><span class="lineNum">     664 </span>            :                     .dout       (btb_bank0_rd_data_way1_out[j]));</a>
<a name="665"><span class="lineNum">     665 </span>            : </a>
<a name="666"><span class="lineNum">     666 </span>            :       end</a>
<a name="667"><span class="lineNum">     667 </span>            : </a>
<a name="668"><span class="lineNum">     668 </span>            : </a>
<a name="669"><span class="lineNum">     669 </span><span class="lineCov">        162 :     always_comb begin : BTB_rd_mux</span></a>
<a name="670"><span class="lineNum">     670 </span><span class="lineCov">        162 :         btb_bank0_rd_data_way0_f[BTB_DWIDTH-1:0] = '0 ;</span></a>
<a name="671"><span class="lineNum">     671 </span><span class="lineCov">        162 :         btb_bank0_rd_data_way1_f[BTB_DWIDTH-1:0] = '0 ;</span></a>
<a name="672"><span class="lineNum">     672 </span><span class="lineCov">        162 :         btb_bank0_rd_data_way0_p1_f[BTB_DWIDTH-1:0] = '0 ;</span></a>
<a name="673"><span class="lineNum">     673 </span><span class="lineCov">        162 :         btb_bank0_rd_data_way1_p1_f[BTB_DWIDTH-1:0] = '0 ;</span></a>
<a name="674"><span class="lineNum">     674 </span>            : </a>
<a name="675"><span class="lineNum">     675 </span><span class="lineCov">        162 :         for (int j=0; j&lt; LRU_SIZE; j++) begin</span></a>
<a name="676"><span class="lineNum">     676 </span><span class="lineCov">   16880575 :           if (btb_rd_addr_f[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] == (pt.BTB_ADDR_HI-pt.BTB_ADDR_LO+1)'(j)) begin</span></a>
<a name="677"><span class="lineNum">     677 </span>            : </a>
<a name="678"><span class="lineNum">     678 </span><span class="lineCov">   16880575 :            btb_bank0_rd_data_way0_f[BTB_DWIDTH-1:0] =  btb_bank0_rd_data_way0_out[j];</span></a>
<a name="679"><span class="lineNum">     679 </span><span class="lineCov">   16880575 :            btb_bank0_rd_data_way1_f[BTB_DWIDTH-1:0] =  btb_bank0_rd_data_way1_out[j];</span></a>
<a name="680"><span class="lineNum">     680 </span>            : </a>
<a name="681"><span class="lineNum">     681 </span>            :           end</a>
<a name="682"><span class="lineNum">     682 </span>            :         end</a>
<a name="683"><span class="lineNum">     683 </span><span class="lineCov">        162 :         for (int j=0; j&lt; LRU_SIZE; j++) begin</span></a>
<a name="684"><span class="lineNum">     684 </span><span class="lineCov">   16880575 :           if (btb_rd_addr_p1_f[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] == (pt.BTB_ADDR_HI-pt.BTB_ADDR_LO+1)'(j)) begin</span></a>
<a name="685"><span class="lineNum">     685 </span>            : </a>
<a name="686"><span class="lineNum">     686 </span><span class="lineCov">   16880575 :            btb_bank0_rd_data_way0_p1_f[BTB_DWIDTH-1:0] =  btb_bank0_rd_data_way0_out[j];</span></a>
<a name="687"><span class="lineNum">     687 </span><span class="lineCov">   16880575 :            btb_bank0_rd_data_way1_p1_f[BTB_DWIDTH-1:0] =  btb_bank0_rd_data_way1_out[j];</span></a>
<a name="688"><span class="lineNum">     688 </span>            : </a>
<a name="689"><span class="lineNum">     689 </span>            :           end</a>
<a name="690"><span class="lineNum">     690 </span>            :         end</a>
<a name="691"><span class="lineNum">     691 </span>            :     end</a>
<a name="692"><span class="lineNum">     692 </span>            : end // if (!pt.BTB_FULLYA)</a>
<a name="693"><span class="lineNum">     693 </span>            : </a>
<a name="694"><span class="lineNum">     694 </span>            : </a>
<a name="695"><span class="lineNum">     695 </span>            : </a>
<a name="696"><span class="lineNum">     696 </span>            : </a>
<a name="697"><span class="lineNum">     697 </span>            : </a>
<a name="698"><span class="lineNum">     698 </span>            :       if(pt.BTB_FULLYA) begin : fa</a>
<a name="699"><span class="lineNum">     699 </span>            : </a>
<a name="700"><span class="lineNum">     700 </span>            :          logic found1, hit0, hit1;</a>
<a name="701"><span class="lineNum">     701 </span>            :          logic btb_used_reset, write_used;</a>
<a name="702"><span class="lineNum">     702 </span>            :          logic [$clog2(pt.BTB_SIZE)-1:0] btb_fa_wr_addr0, hit0_index, hit1_index;</a>
<a name="703"><span class="lineNum">     703 </span>            : </a>
<a name="704"><span class="lineNum">     704 </span>            :          logic [pt.BTB_SIZE-1:0]         btb_tag_hit, btb_offset_0, btb_offset_1, btb_used_ns, btb_used,</a>
<a name="705"><span class="lineNum">     705 </span>            :                                          wr0_en, btb_upper_hit;</a>
<a name="706"><span class="lineNum">     706 </span>            :          logic [pt.BTB_SIZE-1:0][BTB_DWIDTH-1:0] btbdata;</a>
<a name="707"><span class="lineNum">     707 </span>            : </a>
<a name="708"><span class="lineNum">     708 </span>            :          // Fully Associative tag hash uses bits 31:3. Bits 2:1 are the offset bits used for the 4 tag comp banks</a>
<a name="709"><span class="lineNum">     709 </span>            :          // Full tag used to speed up lookup. There is one 31:3 cmp per entry, and 4 2:1 cmps per entry.</a>
<a name="710"><span class="lineNum">     710 </span>            : </a>
<a name="711"><span class="lineNum">     711 </span>            :          logic [FA_CMP_LOWER-1:1]  ifc_fetch_addr_p1_f;</a>
<a name="712"><span class="lineNum">     712 </span>            : </a>
<a name="713"><span class="lineNum">     713 </span>            : </a>
<a name="714"><span class="lineNum">     714 </span>            :          assign ifc_fetch_addr_p1_f[FA_CMP_LOWER-1:1] = ifc_fetch_addr_f[FA_CMP_LOWER-1:1] + 1'b1;</a>
<a name="715"><span class="lineNum">     715 </span>            : </a>
<a name="716"><span class="lineNum">     716 </span>            :          assign fetch_mp_collision_f = ( (exu_mp_btag[pt.BTB_BTAG_SIZE-1:0] == ifc_fetch_addr_f[31:1]) &amp;</a>
<a name="717"><span class="lineNum">     717 </span>            :                                       exu_mp_valid &amp; ifc_fetch_req_f &amp; ~exu_mp_pkt.way);</a>
<a name="718"><span class="lineNum">     718 </span>            :          assign fetch_mp_collision_p1_f = ( (exu_mp_btag[pt.BTB_BTAG_SIZE-1:0] == {ifc_fetch_addr_f[31:FA_CMP_LOWER], ifc_fetch_addr_p1_f[FA_CMP_LOWER-1:1]}) &amp;</a>
<a name="719"><span class="lineNum">     719 </span>            :                                       exu_mp_valid &amp; ifc_fetch_req_f &amp; ~exu_mp_pkt.way);</a>
<a name="720"><span class="lineNum">     720 </span>            : </a>
<a name="721"><span class="lineNum">     721 </span>            :       always_comb begin</a>
<a name="722"><span class="lineNum">     722 </span>            :          btb_vbank0_rd_data_f = '0;</a>
<a name="723"><span class="lineNum">     723 </span>            :          btb_vbank1_rd_data_f = '0;</a>
<a name="724"><span class="lineNum">     724 </span>            : //       btb_tag_hit = '0;</a>
<a name="725"><span class="lineNum">     725 </span>            : //       btb_upper_hit = '0;</a>
<a name="726"><span class="lineNum">     726 </span>            : //       btb_offset_0 = '0;</a>
<a name="727"><span class="lineNum">     727 </span>            : //       btb_offset_1 = '0;</a>
<a name="728"><span class="lineNum">     728 </span>            : </a>
<a name="729"><span class="lineNum">     729 </span>            :          found1 = 1'b0;</a>
<a name="730"><span class="lineNum">     730 </span>            :          hit0 = 1'b0;</a>
<a name="731"><span class="lineNum">     731 </span>            :          hit1 = 1'b0;</a>
<a name="732"><span class="lineNum">     732 </span>            :          hit0_index = '0;</a>
<a name="733"><span class="lineNum">     733 </span>            :          hit1_index = '0;</a>
<a name="734"><span class="lineNum">     734 </span>            :          btb_fa_wr_addr0 = '0;</a>
<a name="735"><span class="lineNum">     735 </span>            : </a>
<a name="736"><span class="lineNum">     736 </span>            :          for(int i=0; i&lt;pt.BTB_SIZE; i++) begin</a>
<a name="737"><span class="lineNum">     737 </span>            :             logic upper_hit, offset_0, offset_1;</a>
<a name="738"><span class="lineNum">     738 </span>            : </a>
<a name="739"><span class="lineNum">     739 </span>            :             // Break the cmp into chunks for lower area.</a>
<a name="740"><span class="lineNum">     740 </span>            :             // Chunk1: FA 31:6 or 31:5 depending on icache line size</a>
<a name="741"><span class="lineNum">     741 </span>            :             // Chunk2: FA 5:1 or 4:1 depending on icache line size</a>
<a name="742"><span class="lineNum">     742 </span>            : //          btb_upper_hit[i] = (btbdata[i][BTB_DWIDTH_TOP:FA_TAG_END_UPPER] == ifc_fetch_addr_f[31:FA_CMP_LOWER]) &amp; btbdata[i][0] &amp; ~wr0_en[i];</a>
<a name="743"><span class="lineNum">     743 </span>            : //          btb_offset_0[i] = (btbdata[i][FA_TAG_START_LOWER:FA_TAG_END_LOWER] == ifc_fetch_addr_f[FA_CMP_LOWER-1:1]) &amp; btb_upper_hit[i];</a>
<a name="744"><span class="lineNum">     744 </span>            : //          btb_offset_1[i] = (btbdata[i][FA_TAG_START_LOWER:FA_TAG_END_LOWER] == ifc_fetch_addr_p1_f[FA_CMP_LOWER-1:1]) &amp; btb_upper_hit[i];</a>
<a name="745"><span class="lineNum">     745 </span>            : </a>
<a name="746"><span class="lineNum">     746 </span>            :             upper_hit = (btbdata[i][BTB_DWIDTH_TOP:FA_TAG_END_UPPER] == ifc_fetch_addr_f[31:FA_CMP_LOWER]) &amp; btbdata[i][0] &amp; ~wr0_en[i];</a>
<a name="747"><span class="lineNum">     747 </span>            :             offset_0 = (btbdata[i][FA_TAG_START_LOWER:FA_TAG_END_LOWER] == ifc_fetch_addr_f[FA_CMP_LOWER-1:1]) &amp; upper_hit;</a>
<a name="748"><span class="lineNum">     748 </span>            :             offset_1 = (btbdata[i][FA_TAG_START_LOWER:FA_TAG_END_LOWER] == ifc_fetch_addr_p1_f[FA_CMP_LOWER-1:1]) &amp; upper_hit;</a>
<a name="749"><span class="lineNum">     749 </span>            : </a>
<a name="750"><span class="lineNum">     750 </span>            :             if(~hit0) begin</a>
<a name="751"><span class="lineNum">     751 </span>            :                if(offset_0) begin</a>
<a name="752"><span class="lineNum">     752 </span>            :                   hit0_index[BTB_FA_INDEX:0] = (BTB_FA_INDEX+1)'(i);</a>
<a name="753"><span class="lineNum">     753 </span>            :                   // hit unless we are also writing this entry at the same time</a>
<a name="754"><span class="lineNum">     754 </span>            :                   hit0 = 1'b1;</a>
<a name="755"><span class="lineNum">     755 </span>            :                end</a>
<a name="756"><span class="lineNum">     756 </span>            :             end</a>
<a name="757"><span class="lineNum">     757 </span>            :             if(~hit1) begin</a>
<a name="758"><span class="lineNum">     758 </span>            :                if(offset_1) begin</a>
<a name="759"><span class="lineNum">     759 </span>            :                   hit1_index[BTB_FA_INDEX:0] = (BTB_FA_INDEX+1)'(i);</a>
<a name="760"><span class="lineNum">     760 </span>            :                   hit1 = 1'b1;</a>
<a name="761"><span class="lineNum">     761 </span>            :                end</a>
<a name="762"><span class="lineNum">     762 </span>            :             end</a>
<a name="763"><span class="lineNum">     763 </span>            : </a>
<a name="764"><span class="lineNum">     764 </span>            : </a>
<a name="765"><span class="lineNum">     765 </span>            :             // Mux out the 2 potential branches</a>
<a name="766"><span class="lineNum">     766 </span>            :             if(offset_0)</a>
<a name="767"><span class="lineNum">     767 </span>            :               btb_vbank0_rd_data_f[BTB_DWIDTH-1:0] = fetch_mp_collision_f ? btb_wr_data : btbdata[i];</a>
<a name="768"><span class="lineNum">     768 </span>            :             if(offset_1)</a>
<a name="769"><span class="lineNum">     769 </span>            :               btb_vbank1_rd_data_f[BTB_DWIDTH-1:0] = fetch_mp_collision_p1_f ? btb_wr_data : btbdata[i];</a>
<a name="770"><span class="lineNum">     770 </span>            : </a>
<a name="771"><span class="lineNum">     771 </span>            :             // find the first zero from bit zero in the used vector, this is the write address</a>
<a name="772"><span class="lineNum">     772 </span>            :             if(~found1 &amp; ((exu_mp_valid_write &amp; ~exu_mp_pkt.way) | dec_tlu_error_wb)) begin</a>
<a name="773"><span class="lineNum">     773 </span>            :                if(~btb_used[i]) begin</a>
<a name="774"><span class="lineNum">     774 </span>            :                   btb_fa_wr_addr0[BTB_FA_INDEX:0] = i[BTB_FA_INDEX:0];</a>
<a name="775"><span class="lineNum">     775 </span>            :                   found1 = 1'b1;</a>
<a name="776"><span class="lineNum">     776 </span>            :                end</a>
<a name="777"><span class="lineNum">     777 </span>            :             end</a>
<a name="778"><span class="lineNum">     778 </span>            :          end</a>
<a name="779"><span class="lineNum">     779 </span>            :       end // always_comb begin</a>
<a name="780"><span class="lineNum">     780 </span>            : </a>
<a name="781"><span class="lineNum">     781 </span>            : //`ifdef RV_ASSERT_ON</a>
<a name="782"><span class="lineNum">     782 </span>            : //   btbhitonehot0: assert #0 ($onehot0(btb_offset_0));</a>
<a name="783"><span class="lineNum">     783 </span>            : //   btbhitonehot1: assert #0 ($onehot0(btb_offset_1));</a>
<a name="784"><span class="lineNum">     784 </span>            : //`endif</a>
<a name="785"><span class="lineNum">     785 </span>            : </a>
<a name="786"><span class="lineNum">     786 </span>            :    assign vwayhit_f[1:0] = {hit1, hit0} &amp; {eoc_mask, 1'b1};</a>
<a name="787"><span class="lineNum">     787 </span>            : </a>
<a name="788"><span class="lineNum">     788 </span>            :    // way bit is reused as the predicted bit</a>
<a name="789"><span class="lineNum">     789 </span>            :    assign way_raw[1:0] =  vwayhit_f[1:0] | {fetch_mp_collision_p1_f, fetch_mp_collision_f};</a>
<a name="790"><span class="lineNum">     790 </span>            : </a>
<a name="791"><span class="lineNum">     791 </span>            :    for (j=0 ; j&lt;pt.BTB_SIZE ; j++) begin : BTB_FAFLOPS</a>
<a name="792"><span class="lineNum">     792 </span>            : </a>
<a name="793"><span class="lineNum">     793 </span>            :       assign wr0_en[j] = ((btb_fa_wr_addr0[BTB_FA_INDEX:0] == j) &amp; (exu_mp_valid_write &amp; ~exu_mp_pkt.way)) |</a>
<a name="794"><span class="lineNum">     794 </span>            :                          ((dec_fa_error_index == j) &amp; dec_tlu_error_wb);</a>
<a name="795"><span class="lineNum">     795 </span>            : </a>
<a name="796"><span class="lineNum">     796 </span>            :       rvdffe #(BTB_DWIDTH) btb_fa (.*, .clk(clk),</a>
<a name="797"><span class="lineNum">     797 </span>            :                                    .en  (wr0_en[j]),</a>
<a name="798"><span class="lineNum">     798 </span>            :                                    .din (btb_wr_data[BTB_DWIDTH-1:0]),</a>
<a name="799"><span class="lineNum">     799 </span>            :                                    .dout(btbdata[j]));</a>
<a name="800"><span class="lineNum">     800 </span>            :    end // block: BTB_FAFLOPS</a>
<a name="801"><span class="lineNum">     801 </span>            : </a>
<a name="802"><span class="lineNum">     802 </span>            :    assign ifu_bp_fa_index_f[1] = hit1 ? hit1_index : '0;</a>
<a name="803"><span class="lineNum">     803 </span>            :    assign ifu_bp_fa_index_f[0] = hit0 ? hit0_index : '0;</a>
<a name="804"><span class="lineNum">     804 </span>            : </a>
<a name="805"><span class="lineNum">     805 </span>            :    assign btb_used_reset = &amp;btb_used[pt.BTB_SIZE-1:0];</a>
<a name="806"><span class="lineNum">     806 </span>            :    assign btb_used_ns[pt.BTB_SIZE-1:0] = ({pt.BTB_SIZE{vwayhit_f[1]}} &amp; (32'b1 &lt;&lt; hit1_index[BTB_FA_INDEX:0])) |</a>
<a name="807"><span class="lineNum">     807 </span>            :                                          ({pt.BTB_SIZE{vwayhit_f[0]}} &amp; (32'b1 &lt;&lt; hit0_index[BTB_FA_INDEX:0])) |</a>
<a name="808"><span class="lineNum">     808 </span>            :                                          ({pt.BTB_SIZE{exu_mp_valid_write &amp; ~exu_mp_pkt.way &amp; ~dec_tlu_error_wb}} &amp; (32'b1 &lt;&lt; btb_fa_wr_addr0[BTB_FA_INDEX:0])) |</a>
<a name="809"><span class="lineNum">     809 </span>            :                                          ({pt.BTB_SIZE{btb_used_reset}} &amp; {pt.BTB_SIZE{1'b0}}) |</a>
<a name="810"><span class="lineNum">     810 </span>            :                                          ({pt.BTB_SIZE{~btb_used_reset &amp; dec_tlu_error_wb}} &amp; (btb_used[pt.BTB_SIZE-1:0] &amp; ~(32'b1 &lt;&lt; dec_fa_error_index[BTB_FA_INDEX:0]))) |</a>
<a name="811"><span class="lineNum">     811 </span>            :                                          (~{pt.BTB_SIZE{btb_used_reset | dec_tlu_error_wb}} &amp; btb_used[pt.BTB_SIZE-1:0]);</a>
<a name="812"><span class="lineNum">     812 </span>            : </a>
<a name="813"><span class="lineNum">     813 </span>            :    assign write_used = btb_used_reset | ifu_bp_hit_taken_f | exu_mp_valid_write | dec_tlu_error_wb;</a>
<a name="814"><span class="lineNum">     814 </span>            : </a>
<a name="815"><span class="lineNum">     815 </span>            : </a>
<a name="816"><span class="lineNum">     816 </span>            :    rvdffe #(pt.BTB_SIZE) btb_usedf (.*, .clk(clk),</a>
<a name="817"><span class="lineNum">     817 </span>            :                     .en  (write_used),</a>
<a name="818"><span class="lineNum">     818 </span>            :                     .din (btb_used_ns[pt.BTB_SIZE-1:0]),</a>
<a name="819"><span class="lineNum">     819 </span>            :                     .dout(btb_used[pt.BTB_SIZE-1:0]));</a>
<a name="820"><span class="lineNum">     820 </span>            : </a>
<a name="821"><span class="lineNum">     821 </span>            : end // block: fa</a>
<a name="822"><span class="lineNum">     822 </span>            : </a>
<a name="823"><span class="lineNum">     823 </span>            : </a>
<a name="824"><span class="lineNum">     824 </span>            :    //-----------------------------------------------------------------------------</a>
<a name="825"><span class="lineNum">     825 </span>            :    // BHT</a>
<a name="826"><span class="lineNum">     826 </span>            :    // 2 bit Entry -&gt; direction, strength</a>
<a name="827"><span class="lineNum">     827 </span>            :    //</a>
<a name="828"><span class="lineNum">     828 </span>            :    //-----------------------------------------------------------------------------</a>
<a name="829"><span class="lineNum">     829 </span>            : </a>
<a name="830"><span class="lineNum">     830 </span>            : //   logic [1:0] [(pt.BHT_ARRAY_DEPTH/NUM_BHT_LOOP)-1:0][NUM_BHT_LOOP-1:0][1:0]      bht_bank_wr_data ;</a>
<a name="831"><span class="lineNum">     831 </span>            :    logic [1:0] [pt.BHT_ARRAY_DEPTH-1:0] [1:0]                bht_bank_rd_data_out ;</a>
<a name="832"><span class="lineNum">     832 </span><span class="lineCov">      10976 :    logic [1:0] [(pt.BHT_ARRAY_DEPTH/NUM_BHT_LOOP)-1:0]                 bht_bank_clken ;</span></a>
<a name="833"><span class="lineNum">     833 </span><span class="lineNoCov">          0 :    logic [1:0] [(pt.BHT_ARRAY_DEPTH/NUM_BHT_LOOP)-1:0]                 bht_bank_clk   ;</span></a>
<a name="834"><span class="lineNum">     834 </span>            : //   logic [1:0] [(pt.BHT_ARRAY_DEPTH/NUM_BHT_LOOP)-1:0][NUM_BHT_LOOP-1:0]           bht_bank_sel   ;</a>
<a name="835"><span class="lineNum">     835 </span>            : </a>
<a name="836"><span class="lineNum">     836 </span>            :    for ( i=0; i&lt;2; i++) begin : BANKS</a>
<a name="837"><span class="lineNum">     837 </span>            :      wire[pt.BHT_ARRAY_DEPTH-1:0] wr0, wr1;</a>
<a name="838"><span class="lineNum">     838 </span>            :      assign wr0 = pt.BHT_ARRAY_DEPTH'(bht_wr_en0[i] &lt;&lt; bht_wr_addr0);</a>
<a name="839"><span class="lineNum">     839 </span>            :      assign wr1 = pt.BHT_ARRAY_DEPTH'(bht_wr_en2[i] &lt;&lt; bht_wr_addr2);</a>
<a name="840"><span class="lineNum">     840 </span>            :      for (genvar k=0 ; k &lt; (pt.BHT_ARRAY_DEPTH)/NUM_BHT_LOOP ; k++) begin : BHT_CLK_GROUP</a>
<a name="841"><span class="lineNum">     841 </span>            :      assign bht_bank_clken[i][k]  = (bht_wr_en0[i] &amp; ((bht_wr_addr0[pt.BHT_ADDR_HI: NUM_BHT_LOOP_OUTER_LO]==k) |  BHT_NO_ADDR_MATCH)) |</a>
<a name="842"><span class="lineNum">     842 </span>            :                                     (bht_wr_en2[i] &amp; ((bht_wr_addr2[pt.BHT_ADDR_HI: NUM_BHT_LOOP_OUTER_LO]==k) |  BHT_NO_ADDR_MATCH));</a>
<a name="843"><span class="lineNum">     843 </span>            : `ifndef RV_FPGA_OPTIMIZE</a>
<a name="844"><span class="lineNum">     844 </span>            :      rvclkhdr bht_bank_grp_cgc ( .en(bht_bank_clken[i][k]), .l1clk(bht_bank_clk[i][k]), .* ); // ifndef RV_FPGA_OPTIMIZE</a>
<a name="845"><span class="lineNum">     845 </span>            : `endif</a>
<a name="846"><span class="lineNum">     846 </span>            : </a>
<a name="847"><span class="lineNum">     847 </span>            :      for (j=0 ; j&lt;NUM_BHT_LOOP ; j++) begin : BHT_FLOPS</a>
<a name="848"><span class="lineNum">     848 </span>            :      wire[1:0] wdata;</a>
<a name="849"><span class="lineNum">     849 </span>            :      wire  bank_sel = wr1[NUM_BHT_LOOP*k+j] | wr0[NUM_BHT_LOOP*k+j];</a>
<a name="850"><span class="lineNum">     850 </span>            : </a>
<a name="851"><span class="lineNum">     851 </span>            : //       assign   bht_bank_sel[i][k][j]    = (bht_wr_en0[i] &amp; (bht_wr_addr0[NUM_BHT_LOOP_INNER_HI :pt.BHT_ADDR_LO] == j) &amp; ((bht_wr_addr0[pt.BHT_ADDR_HI: NUM_BHT_LOOP_OUTER_LO]==k) | BHT_NO_ADDR_MATCH)) |</a>
<a name="852"><span class="lineNum">     852 </span>            : //                                           (bht_wr_en2[i] &amp; (bht_wr_addr2[NUM_BHT_LOOP_INNER_HI :pt.BHT_ADDR_LO] == j) &amp; ((bht_wr_addr2[pt.BHT_ADDR_HI: NUM_BHT_LOOP_OUTER_LO]==k) | BHT_NO_ADDR_MATCH)) ;</a>
<a name="853"><span class="lineNum">     853 </span>            : </a>
<a name="854"><span class="lineNum">     854 </span>            : //       assign bht_bank_wr_data[i][k][j]  = (bht_wr_en2[i] &amp; (bht_wr_addr2[NUM_BHT_LOOP_INNER_HI:pt.BHT_ADDR_LO] == j) &amp; ((bht_wr_addr2[pt.BHT_ADDR_HI: NUM_BHT_LOOP_OUTER_LO]==k) | BHT_NO_ADDR_MATCH)) ? bht_wr_data2[1:0] :</a>
<a name="855"><span class="lineNum">     855 </span>            : //                                                                                                                      bht_wr_data0[1:0]   ;</a>
<a name="856"><span class="lineNum">     856 </span>            :        assign wdata  = wr1[NUM_BHT_LOOP*k+j] ? bht_wr_data2[1:0] :bht_wr_data0;</a>
<a name="857"><span class="lineNum">     857 </span>            : </a>
<a name="858"><span class="lineNum">     858 </span>            : </a>
<a name="859"><span class="lineNum">     859 </span>            : </a>
<a name="860"><span class="lineNum">     860 </span>            :           rvdffs_fpga #(2) bht_bank (.*,</a>
<a name="861"><span class="lineNum">     861 </span>            :                     .clk        (bht_bank_clk[i][k]),</a>
<a name="862"><span class="lineNum">     862 </span>            :                     .en         (bank_sel),</a>
<a name="863"><span class="lineNum">     863 </span>            :                     .rawclk     (clk),</a>
<a name="864"><span class="lineNum">     864 </span>            :                     .clken      (bank_sel),</a>
<a name="865"><span class="lineNum">     865 </span>            :                     .din        (wdata),</a>
<a name="866"><span class="lineNum">     866 </span>            :                     .dout       (bht_bank_rd_data_out[i][(16*k)+j]));</a>
<a name="867"><span class="lineNum">     867 </span>            : </a>
<a name="868"><span class="lineNum">     868 </span>            :       end // block: BHT_FLOPS</a>
<a name="869"><span class="lineNum">     869 </span>            :    end // block: BHT_CLK_GROUP</a>
<a name="870"><span class="lineNum">     870 </span>            :  end // block: BANKS</a>
<a name="871"><span class="lineNum">     871 </span>            : </a>
<a name="872"><span class="lineNum">     872 </span><span class="lineCov">        162 :     always_comb begin : BHT_rd_mux</span></a>
<a name="873"><span class="lineNum">     873 </span><span class="lineCov">        162 :      bht_bank0_rd_data_f[1:0] = '0 ;</span></a>
<a name="874"><span class="lineNum">     874 </span><span class="lineCov">        162 :      bht_bank1_rd_data_f[1:0] = '0 ;</span></a>
<a name="875"><span class="lineNum">     875 </span><span class="lineCov">        162 :      bht_bank0_rd_data_p1_f[1:0] = '0 ;</span></a>
<a name="876"><span class="lineNum">     876 </span><span class="lineCov">        162 :      for (int j=0; j&lt; pt.BHT_ARRAY_DEPTH; j++) begin</span></a>
<a name="877"><span class="lineNum">     877 </span><span class="lineCov">   16880575 :        if (bht_rd_addr_f[pt.BHT_ADDR_HI:pt.BHT_ADDR_LO] == (pt.BHT_ADDR_HI-pt.BHT_ADDR_LO+1)'(j)) begin</span></a>
<a name="878"><span class="lineNum">     878 </span><span class="lineCov">   16880575 :          bht_bank0_rd_data_f[1:0] = bht_bank_rd_data_out[0][j];</span></a>
<a name="879"><span class="lineNum">     879 </span><span class="lineCov">   16880575 :          bht_bank1_rd_data_f[1:0] = bht_bank_rd_data_out[1][j];</span></a>
<a name="880"><span class="lineNum">     880 </span>            :        end</a>
<a name="881"><span class="lineNum">     881 </span><span class="lineCov">   16880575 :        if (bht_rd_addr_p1_f[pt.BHT_ADDR_HI:pt.BHT_ADDR_LO] == (pt.BHT_ADDR_HI-pt.BHT_ADDR_LO+1)'(j)) begin</span></a>
<a name="882"><span class="lineNum">     882 </span><span class="lineCov">   16880575 :          bht_bank0_rd_data_p1_f[1:0] = bht_bank_rd_data_out[0][j];</span></a>
<a name="883"><span class="lineNum">     883 </span>            :        end</a>
<a name="884"><span class="lineNum">     884 </span>            :       end</a>
<a name="885"><span class="lineNum">     885 </span>            :     end // block: BHT_rd_mux</a>
<a name="886"><span class="lineNum">     886 </span>            : </a>
<a name="887"><span class="lineNum">     887 </span>            : </a>
<a name="888"><span class="lineNum">     888 </span><span class="lineCov">        162 : function [1:0] countones;</span></a>
<a name="889"><span class="lineNum">     889 </span>            :       input [1:0] valid;</a>
<a name="890"><span class="lineNum">     890 </span>            : </a>
<a name="891"><span class="lineNum">     891 </span><span class="lineCov">        162 :       begin</span></a>
<a name="892"><span class="lineNum">     892 </span>            : </a>
<a name="893"><span class="lineNum">     893 </span><span class="lineCov">        162 : countones[1:0] = {1'b0, valid[1]} +</span></a>
<a name="894"><span class="lineNum">     894 </span><span class="lineCov">        162 :                  {1'b0, valid[0]};</span></a>
<a name="895"><span class="lineNum">     895 </span>            :       end</a>
<a name="896"><span class="lineNum">     896 </span>            :    endfunction</a>
<a name="897"><span class="lineNum">     897 </span>            : endmodule // el2_ifu_bp_ctl</a>
<a name="898"><span class="lineNum">     898 </span>            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
