{
	"route__net": 195,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 103,
	"route__wirelength__iter:1": 2957,
	"route__drc_errors__iter:2": 10,
	"route__wirelength__iter:2": 2918,
	"route__drc_errors__iter:3": 7,
	"route__wirelength__iter:3": 2887,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 2884,
	"route__drc_errors": 0,
	"route__wirelength": 2884,
	"route__vias": 1091,
	"route__vias__singlecut": 1091,
	"route__vias__multicut": 0,
	"design__io": 36,
	"design__die__area": 5212.31,
	"design__core__area": 3027.9,
	"design__instance__count": 240,
	"design__instance__area": 1988.16,
	"design__instance__count__stdcell": 240,
	"design__instance__area__stdcell": 1988.16,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.656612,
	"design__instance__utilization__stdcell": 0.656612,
	"design__instance__count__class:fill_cell": 40,
	"design__instance__count__class:tap_cell": 44,
	"design__instance__count__class:clock_buffer": 8,
	"design__instance__count__class:timing_repair_buffer": 60,
	"design__instance__count__class:inverter": 31,
	"design__instance__count__class:sequential_cell": 30,
	"design__instance__count__class:multi_input_combinational_cell": 67,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}