\hypertarget{group___configuration__section__for___c_m_s_i_s}{}\section{Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS}
\label{group___configuration__section__for___c_m_s_i_s}\index{Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS@{Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}{\+\_\+\+\_\+\+C\+M4\+\_\+\+R\+EV}~0x0001
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+M\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}~1
\item 
\#define \hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS}~4
\item 
\#define \hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}~0
\item 
\#define \hyperlink{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+F\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}~1
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS@{Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS}!\+\_\+\+\_\+\+C\+M4\+\_\+\+R\+EV@{\+\_\+\+\_\+\+C\+M4\+\_\+\+R\+EV}}
\index{\+\_\+\+\_\+\+C\+M4\+\_\+\+R\+EV@{\+\_\+\+\_\+\+C\+M4\+\_\+\+R\+EV}!Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS@{Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+C\+M4\+\_\+\+R\+EV}{__CM4_REV}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+C\+M4\+\_\+\+R\+EV~0x0001}\hypertarget{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}{}\label{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}


Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. 

Core revision r0p1 \index{Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS@{Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS}!\+\_\+\+\_\+\+F\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT@{\+\_\+\+\_\+\+F\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}}
\index{\+\_\+\+\_\+\+F\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT@{\+\_\+\+\_\+\+F\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}!Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS@{Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+F\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}{__FPU_PRESENT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+F\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT~1}\hypertarget{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}{}\label{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}
F\+PU present \index{Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS@{Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS}!\+\_\+\+\_\+\+M\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT@{\+\_\+\+\_\+\+M\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}}
\index{\+\_\+\+\_\+\+M\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT@{\+\_\+\+\_\+\+M\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}!Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS@{Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+M\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}{__MPU_PRESENT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+M\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT~1}\hypertarget{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{}\label{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}
S\+T\+M32\+F4\+XX provides an M\+PU \index{Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS@{Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS}!\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS@{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS}}
\index{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS@{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS}!Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS@{Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS}{__NVIC_PRIO_BITS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS~4}\hypertarget{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{}\label{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}
S\+T\+M32\+F4\+XX uses 4 Bits for the Priority Levels \index{Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS@{Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS}!\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config@{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}
\index{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config@{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}!Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS@{Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}{__Vendor_SysTickConfig}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config~0}\hypertarget{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{}\label{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}
Set to 1 if different Sys\+Tick Config is used 