# [Day 1 Introduction to Verilog RTL Design and Synthesis](Day%201/readme.md)
# [Day 2 Timing libs, Hierarchical vs Flat Synthesis and Efficient Flop Coding Styles](Day%202/readme.md)
# [Day 3 Combinational and Sequential Optimizations](Day%203/readme.md)
# [Day 4 GLS, Synthesis-Simulation Mismatch, and Blocking/Non-blocking Statements](Day%204/readme.md)
# [Day 5 Optimization in synthesis](Day%205/readme.md)
