.flake8
.gitignore
LICENSE
README.md
pyproject.toml
.github/dependabot.yml
.github/workflows/designs.yml
.github/workflows/docs.yml
.github/workflows/general_ci.yml
.github/workflows/lint.yml
.github/workflows/montage.yml
.github/workflows/run-designs.yml
.github/workflows/wheels.yml
.github/workflows/bin/generate_cache.py
.github/workflows/config/designs.json
docs/.gitignore
docs/Makefile
docs/conf.py
docs/designs.rst
docs/index.rst
docs/modules.rst
docs/scgallery.rst
docs/_static/custom.css
images/black_parrot_job0_asap7_asap7sc7p5t_rvt.png
images/black_parrot_job0_freepdk45_nangate45.png
images/cva6_job0_asap7_asap7sc7p5t_rvt.png
images/cva6_job0_freepdk45_nangate45.png
images/montage.jpg
images/swerv_job0_asap7_asap7sc7p5t_rvt.png
images/wally_job0_asap7_asap7sc7p5t_rvt.png
sc_gallery.egg-info/PKG-INFO
sc_gallery.egg-info/SOURCES.txt
sc_gallery.egg-info/dependency_links.txt
sc_gallery.egg-info/entry_points.txt
sc_gallery.egg-info/requires.txt
sc_gallery.egg-info/top_level.txt
scgallery/__init__.py
scgallery/_version.py
scgallery/design.py
scgallery/gallery.py
scgallery/rules.py
scgallery/apps/sc_gallery.py
scgallery/checklists/asicflow_rules.py
scgallery/checklists/asicflow_template.json
scgallery/designs/__init__.py
scgallery/designs/aes/aes.py
scgallery/designs/aes/constraints/asap7sc7p5t_rvt.sdc
scgallery/designs/aes/constraints/gf180mcu_fd_sc_mcu7t5v0.sdc
scgallery/designs/aes/constraints/gf180mcu_fd_sc_mcu9t5v0.sdc
scgallery/designs/aes/constraints/nangate45.sdc
scgallery/designs/aes/constraints/sg13g2_stdcell.sdc
scgallery/designs/aes/constraints/sky130hd.sdc
scgallery/designs/aes/src/LICENSE
scgallery/designs/aes/src/README.md
scgallery/designs/aes/src/aes_cipher_top.v
scgallery/designs/aes/src/aes_inv_cipher_top.v
scgallery/designs/aes/src/aes_inv_sbox.v
scgallery/designs/aes/src/aes_key_expand_128.v
scgallery/designs/aes/src/aes_rcon.v
scgallery/designs/aes/src/aes_sbox.v
scgallery/designs/aes/src/timescale.v
scgallery/designs/black_parrot/black_parrot.py
scgallery/designs/black_parrot/constraints/asap7sc7p5t_rvt.sdc
scgallery/designs/black_parrot/constraints/gf180mcu_fd_sc_mcu7t5v0.sdc
scgallery/designs/black_parrot/constraints/gf180mcu_fd_sc_mcu9t5v0.sdc
scgallery/designs/black_parrot/constraints/nangate45.sdc
scgallery/designs/black_parrot/constraints/sg13g2_stdcell.sdc
scgallery/designs/black_parrot/constraints/sky130hd.sdc
scgallery/designs/black_parrot/extra/lambda.v
scgallery/designs/black_parrot/src/LICENSE
scgallery/designs/black_parrot/src/README.md
scgallery/designs/black_parrot/src/pickled.v
scgallery/designs/blinky/blinky.py
scgallery/designs/blinky/constraints/asap7sc7p5t_rvt.sdc
scgallery/designs/blinky/constraints/gf180mcu_fd_sc_mcu7t5v0.sdc
scgallery/designs/blinky/constraints/gf180mcu_fd_sc_mcu9t5v0.sdc
scgallery/designs/blinky/constraints/nangate45.sdc
scgallery/designs/blinky/constraints/sg13g2_stdcell.sdc
scgallery/designs/blinky/constraints/sky130hd.sdc
scgallery/designs/caliptra/__init__.py
scgallery/designs/caliptra/datavault.py
scgallery/designs/caliptra/keyvault.py
scgallery/designs/caliptra/sha512.py
scgallery/designs/caliptra/constraints/datavault/asap7sc7p5t_rvt.sdc
scgallery/designs/caliptra/constraints/datavault/gf180mcu_fd_sc_mcu7t5v0.sdc
scgallery/designs/caliptra/constraints/datavault/gf180mcu_fd_sc_mcu9t5v0.sdc
scgallery/designs/caliptra/constraints/datavault/nangate45.sdc
scgallery/designs/caliptra/constraints/datavault/sg13g2_stdcell.sdc
scgallery/designs/caliptra/constraints/datavault/sky130hd.sdc
scgallery/designs/caliptra/constraints/keyvault/asap7sc7p5t_rvt.sdc
scgallery/designs/caliptra/constraints/keyvault/gf180mcu_fd_sc_mcu7t5v0.sdc
scgallery/designs/caliptra/constraints/keyvault/gf180mcu_fd_sc_mcu9t5v0.sdc
scgallery/designs/caliptra/constraints/keyvault/nangate45.sdc
scgallery/designs/caliptra/constraints/keyvault/sg13g2_stdcell.sdc
scgallery/designs/caliptra/constraints/keyvault/sky130hd.sdc
scgallery/designs/caliptra/constraints/sha512/asap7sc7p5t_rvt.sdc
scgallery/designs/caliptra/constraints/sha512/gf180mcu_fd_sc_mcu7t5v0.sdc
scgallery/designs/caliptra/constraints/sha512/gf180mcu_fd_sc_mcu9t5v0.sdc
scgallery/designs/caliptra/constraints/sha512/nangate45.sdc
scgallery/designs/caliptra/constraints/sha512/sg13g2_stdcell.sdc
scgallery/designs/caliptra/constraints/sha512/sky130hd.sdc
scgallery/designs/caliptra/src/__init__.py
scgallery/designs/caliptra/src/datavault.py
scgallery/designs/caliptra/src/keyvault.py
scgallery/designs/caliptra/src/libs.py
scgallery/designs/caliptra/src/pcrvault.py
scgallery/designs/caliptra/src/sha512.py
scgallery/designs/caliptra/src/top_defines.py
scgallery/designs/cva6/cva6.py
scgallery/designs/cva6/constraints/asap7sc7p5t_rvt.sdc
scgallery/designs/cva6/constraints/gf180mcu_fd_sc_mcu7t5v0.sdc
scgallery/designs/cva6/constraints/gf180mcu_fd_sc_mcu9t5v0.sdc
scgallery/designs/cva6/constraints/nangate45.sdc
scgallery/designs/cva6/constraints/sg13g2_stdcell.sdc
scgallery/designs/cva6/constraints/sky130hd.sdc
scgallery/designs/cva6/extra/hpdcache_sram_1rw.sv
scgallery/designs/cva6/extra/hpdcache_sram_wbyteenable_1rw.sv
scgallery/designs/cva6/extra/sram_cache.sv
scgallery/designs/darkriscv/darkriscv.py
scgallery/designs/darkriscv/constraints/asap7sc7p5t_rvt.sdc
scgallery/designs/darkriscv/constraints/gf180mcu_fd_sc_mcu7t5v0.sdc
scgallery/designs/darkriscv/constraints/gf180mcu_fd_sc_mcu9t5v0.sdc
scgallery/designs/darkriscv/constraints/nangate45.sdc
scgallery/designs/darkriscv/constraints/sg13g2_stdcell.sdc
scgallery/designs/darkriscv/constraints/sky130hd.sdc
scgallery/designs/darkriscv/extra/darkram.v
scgallery/designs/dynamic_node/dynamic_node.py
scgallery/designs/dynamic_node/constraints/asap7sc7p5t_rvt.sdc
scgallery/designs/dynamic_node/constraints/gf180mcu_fd_sc_mcu7t5v0.sdc
scgallery/designs/dynamic_node/constraints/gf180mcu_fd_sc_mcu9t5v0.sdc
scgallery/designs/dynamic_node/constraints/nangate45.sdc
scgallery/designs/dynamic_node/constraints/sg13g2_stdcell.sdc
scgallery/designs/dynamic_node/constraints/sky130hd.sdc
scgallery/designs/ethmac/ethmac.py
scgallery/designs/ethmac/constraints/asap7sc7p5t_rvt.sdc
scgallery/designs/ethmac/constraints/gf180mcu_fd_sc_mcu7t5v0.sdc
scgallery/designs/ethmac/constraints/gf180mcu_fd_sc_mcu9t5v0.sdc
scgallery/designs/ethmac/constraints/nangate45.sdc
scgallery/designs/ethmac/constraints/sg13g2_stdcell.sdc
scgallery/designs/ethmac/constraints/sky130hd.sdc
scgallery/designs/ethmac/extra/lambda.v
scgallery/designs/ethmac/src/LICENSE
scgallery/designs/ethmac/src/README.md
scgallery/designs/ethmac/src/eth_clockgen.v
scgallery/designs/ethmac/src/eth_cop.v
scgallery/designs/ethmac/src/eth_crc.v
scgallery/designs/ethmac/src/eth_fifo.v
scgallery/designs/ethmac/src/eth_maccontrol.v
scgallery/designs/ethmac/src/eth_macstatus.v
scgallery/designs/ethmac/src/eth_miim.v
scgallery/designs/ethmac/src/eth_outputcontrol.v
scgallery/designs/ethmac/src/eth_random.v
scgallery/designs/ethmac/src/eth_receivecontrol.v
scgallery/designs/ethmac/src/eth_register.v
scgallery/designs/ethmac/src/eth_registers.v
scgallery/designs/ethmac/src/eth_rxaddrcheck.v
scgallery/designs/ethmac/src/eth_rxcounters.v
scgallery/designs/ethmac/src/eth_rxethmac.v
scgallery/designs/ethmac/src/eth_rxstatem.v
scgallery/designs/ethmac/src/eth_shiftreg.v
scgallery/designs/ethmac/src/eth_spram_256x32.v
scgallery/designs/ethmac/src/eth_top.v
scgallery/designs/ethmac/src/eth_transmitcontrol.v
scgallery/designs/ethmac/src/eth_txcounters.v
scgallery/designs/ethmac/src/eth_txethmac.v
scgallery/designs/ethmac/src/eth_txstatem.v
scgallery/designs/ethmac/src/eth_wishbone.v
scgallery/designs/ethmac/src/ethmac.v
scgallery/designs/ethmac/src/ethmac_defines.v
scgallery/designs/ethmac/src/timescale.v
scgallery/designs/fazyrv/fazyrv.py
scgallery/designs/fazyrv/constraints/asap7sc7p5t_rvt.sdc
scgallery/designs/fazyrv/constraints/gf180mcu_fd_sc_mcu7t5v0.sdc
scgallery/designs/fazyrv/constraints/gf180mcu_fd_sc_mcu9t5v0.sdc
scgallery/designs/fazyrv/constraints/nangate45.sdc
scgallery/designs/fazyrv/constraints/sg13g2_stdcell.sdc
scgallery/designs/fazyrv/constraints/sky130hd.sdc
scgallery/designs/fazyrv/extra/fazyrv_ram_sp.sv
scgallery/designs/fazyrv/extra/wb_ram.sv
scgallery/designs/fazyrv/lint/verilator
scgallery/designs/gcd/gcd.py
scgallery/designs/gcd/constraints/asap7sc7p5t_rvt.sdc
scgallery/designs/gcd/constraints/gf180mcu_fd_sc_mcu7t5v0.sdc
scgallery/designs/gcd/constraints/gf180mcu_fd_sc_mcu9t5v0.sdc
scgallery/designs/gcd/constraints/nangate45.sdc
scgallery/designs/gcd/constraints/sg13g2_stdcell.sdc
scgallery/designs/gcd/constraints/sky130hd.sdc
scgallery/designs/gcd/src/README.md
scgallery/designs/gcd/src/gcd.v
scgallery/designs/heartbeat/heartbeat.py
scgallery/designs/heartbeat/constraints/asap7sc7p5t_rvt.sdc
scgallery/designs/heartbeat/constraints/gf180mcu_fd_sc_mcu7t5v0.sdc
scgallery/designs/heartbeat/constraints/gf180mcu_fd_sc_mcu9t5v0.sdc
scgallery/designs/heartbeat/constraints/nangate45.sdc
scgallery/designs/heartbeat/constraints/sg13g2_stdcell.sdc
scgallery/designs/heartbeat/constraints/sky130hd.sdc
scgallery/designs/heartbeat/src/heartbeat.v
scgallery/designs/ibex/ibex.py
scgallery/designs/ibex/constraints/asap7sc7p5t_rvt.sdc
scgallery/designs/ibex/constraints/gf180mcu_fd_sc_mcu7t5v0.sdc
scgallery/designs/ibex/constraints/gf180mcu_fd_sc_mcu9t5v0.sdc
scgallery/designs/ibex/constraints/nangate45.sdc
scgallery/designs/ibex/constraints/sg13g2_stdcell.sdc
scgallery/designs/ibex/constraints/sky130hd.sdc
scgallery/designs/jpeg/jpeg.py
scgallery/designs/jpeg/constraints/asap7sc7p5t_rvt.sdc
scgallery/designs/jpeg/constraints/gf180mcu_fd_sc_mcu7t5v0.sdc
scgallery/designs/jpeg/constraints/gf180mcu_fd_sc_mcu9t5v0.sdc
scgallery/designs/jpeg/constraints/nangate45.sdc
scgallery/designs/jpeg/constraints/sg13g2_stdcell.sdc
scgallery/designs/jpeg/constraints/sky130hd.sdc
scgallery/designs/jpeg/lint/verilator
scgallery/designs/jpeg/src/LICENSE
scgallery/designs/jpeg/src/README.md
scgallery/designs/jpeg/src/dct.v
scgallery/designs/jpeg/src/dct_mac.v
scgallery/designs/jpeg/src/dctu.v
scgallery/designs/jpeg/src/dctub.v
scgallery/designs/jpeg/src/div_su.v
scgallery/designs/jpeg/src/div_uu.v
scgallery/designs/jpeg/src/fdct.v
scgallery/designs/jpeg/src/jpeg_encoder.v
scgallery/designs/jpeg/src/jpeg_qnr.v
scgallery/designs/jpeg/src/jpeg_rle.v
scgallery/designs/jpeg/src/jpeg_rle1.v
scgallery/designs/jpeg/src/jpeg_rzs.v
scgallery/designs/jpeg/src/zigzag.v
scgallery/designs/jpeg/src/include/dct_cos_table.v
scgallery/designs/mock_alu/generate_resources.sh
scgallery/designs/mock_alu/mock_alu.py
scgallery/designs/mock_alu/constraints/asap7sc7p5t_rvt.sdc
scgallery/designs/mock_alu/constraints/gf180mcu_fd_sc_mcu7t5v0.sdc
scgallery/designs/mock_alu/constraints/gf180mcu_fd_sc_mcu9t5v0.sdc
scgallery/designs/mock_alu/constraints/nangate45.sdc
scgallery/designs/mock_alu/constraints/sg13g2_stdcell.sdc
scgallery/designs/mock_alu/constraints/sky130hd.sdc
scgallery/designs/mock_alu/src/build.sbt
scgallery/designs/mock_alu/src/project/build.properties
scgallery/designs/mock_alu/src/src/main/resources/mac_brentkung_none.v
scgallery/designs/mock_alu/src/src/main/resources/mult_brentkung_none.v
scgallery/designs/mock_alu/src/src/main/resources/mult_hancarlson_none.v
scgallery/designs/mock_alu/src/src/main/resources/mult_inferred_none.v
scgallery/designs/mock_alu/src/src/main/resources/mult_koggestone_none.v
scgallery/designs/mock_alu/src/src/main/resources/mult_ripple_none.v
scgallery/designs/mock_alu/src/src/main/scala/MockAlu.scala
scgallery/designs/mock_alu/src/src/test/scala/MockAluTests.scala
scgallery/designs/openmsp430/openmsp430.py
scgallery/designs/openmsp430/constraints/asap7sc7p5t_rvt.sdc
scgallery/designs/openmsp430/constraints/gf180mcu_fd_sc_mcu7t5v0.sdc
scgallery/designs/openmsp430/constraints/gf180mcu_fd_sc_mcu9t5v0.sdc
scgallery/designs/openmsp430/constraints/nangate45.sdc
scgallery/designs/openmsp430/constraints/sg13g2_stdcell.sdc
scgallery/designs/openmsp430/constraints/sky130hd.sdc
scgallery/designs/picorv32/picorv32.py
scgallery/designs/picorv32/constraints/asap7sc7p5t_rvt.sdc
scgallery/designs/picorv32/constraints/gf180mcu_fd_sc_mcu7t5v0.sdc
scgallery/designs/picorv32/constraints/gf180mcu_fd_sc_mcu9t5v0.sdc
scgallery/designs/picorv32/constraints/nangate45.sdc
scgallery/designs/picorv32/constraints/sg13g2_stdcell.sdc
scgallery/designs/picorv32/constraints/sky130hd.sdc
scgallery/designs/qerv/qerv.py
scgallery/designs/qerv/constraints/asap7sc7p5t_rvt.sdc
scgallery/designs/qerv/constraints/gf180mcu_fd_sc_mcu7t5v0.sdc
scgallery/designs/qerv/constraints/gf180mcu_fd_sc_mcu9t5v0.sdc
scgallery/designs/qerv/constraints/nangate45.sdc
scgallery/designs/qerv/constraints/sg13g2_stdcell.sdc
scgallery/designs/qerv/constraints/sky130hd.sdc
scgallery/designs/riscv32i/riscv32i.py
scgallery/designs/riscv32i/constraints/asap7sc7p5t_rvt.sdc
scgallery/designs/riscv32i/constraints/gf180mcu_fd_sc_mcu7t5v0.sdc
scgallery/designs/riscv32i/constraints/gf180mcu_fd_sc_mcu9t5v0.sdc
scgallery/designs/riscv32i/constraints/nangate45.sdc
scgallery/designs/riscv32i/constraints/sg13g2_stdcell.sdc
scgallery/designs/riscv32i/constraints/sky130hd.sdc
scgallery/designs/riscv32i/lint/verilator
scgallery/designs/riscv32i/src/LICENSE
scgallery/designs/riscv32i/src/README.md
scgallery/designs/riscv32i/src/adder.v
scgallery/designs/riscv32i/src/alu.v
scgallery/designs/riscv32i/src/aludec.v
scgallery/designs/riscv32i/src/controller.v
scgallery/designs/riscv32i/src/datapath.v
scgallery/designs/riscv32i/src/dmem.v
scgallery/designs/riscv32i/src/flopenr.v
scgallery/designs/riscv32i/src/flopens.v
scgallery/designs/riscv32i/src/flopr.v
scgallery/designs/riscv32i/src/magcompare2b.v
scgallery/designs/riscv32i/src/magcompare2c.v
scgallery/designs/riscv32i/src/magcompare32.v
scgallery/designs/riscv32i/src/maindec.v
scgallery/designs/riscv32i/src/mux2.v
scgallery/designs/riscv32i/src/mux3.v
scgallery/designs/riscv32i/src/mux4.v
scgallery/designs/riscv32i/src/mux5.v
scgallery/designs/riscv32i/src/mux8.v
scgallery/designs/riscv32i/src/regfile.v
scgallery/designs/riscv32i/src/riscv.v
scgallery/designs/riscv32i/src/rom.v
scgallery/designs/riscv32i/src/shifter.v
scgallery/designs/riscv32i/src/signext.v
scgallery/designs/riscv32i/src/top.v
scgallery/designs/serv/serv.py
scgallery/designs/serv/constraints/asap7sc7p5t_rvt.sdc
scgallery/designs/serv/constraints/gf180mcu_fd_sc_mcu7t5v0.sdc
scgallery/designs/serv/constraints/gf180mcu_fd_sc_mcu9t5v0.sdc
scgallery/designs/serv/constraints/nangate45.sdc
scgallery/designs/serv/constraints/sg13g2_stdcell.sdc
scgallery/designs/serv/constraints/sky130hd.sdc
scgallery/designs/spi/spi.py
scgallery/designs/spi/constraints/asap7sc7p5t_rvt.sdc
scgallery/designs/spi/constraints/gf180mcu_fd_sc_mcu7t5v0.sdc
scgallery/designs/spi/constraints/gf180mcu_fd_sc_mcu9t5v0.sdc
scgallery/designs/spi/constraints/nangate45.sdc
scgallery/designs/spi/constraints/sg13g2_stdcell.sdc
scgallery/designs/spi/constraints/sky130hd.sdc
scgallery/designs/spi/src/spi.v
scgallery/designs/swerv/swerv.py
scgallery/designs/swerv/config/common_defines.vh
scgallery/designs/swerv/config/pic_map_auto.h
scgallery/designs/swerv/constraints/asap7sc7p5t_rvt.sdc
scgallery/designs/swerv/constraints/gf180mcu_fd_sc_mcu7t5v0.sdc
scgallery/designs/swerv/constraints/gf180mcu_fd_sc_mcu9t5v0.sdc
scgallery/designs/swerv/constraints/nangate45.sdc
scgallery/designs/swerv/constraints/sg13g2_stdcell.sdc
scgallery/designs/swerv/constraints/sky130hd.sdc
scgallery/designs/swerv/lint/verilator
scgallery/designs/tiny_rocket/tiny_rocket.py
scgallery/designs/tiny_rocket/constraints/asap7sc7p5t_rvt.sdc
scgallery/designs/tiny_rocket/constraints/gf180mcu_fd_sc_mcu7t5v0.sdc
scgallery/designs/tiny_rocket/constraints/gf180mcu_fd_sc_mcu9t5v0.sdc
scgallery/designs/tiny_rocket/constraints/nangate45.sdc
scgallery/designs/tiny_rocket/constraints/sg13g2_stdcell.sdc
scgallery/designs/tiny_rocket/constraints/sky130hd.sdc
scgallery/designs/tiny_rocket/extra/lambda.v
scgallery/designs/tiny_rocket/src/AsyncResetReg.v
scgallery/designs/tiny_rocket/src/ClockDivider2.v
scgallery/designs/tiny_rocket/src/ClockDivider3.v
scgallery/designs/tiny_rocket/src/LICENSE.Berkeley
scgallery/designs/tiny_rocket/src/LICENSE.SiFive
scgallery/designs/tiny_rocket/src/LICENSE.jtag
scgallery/designs/tiny_rocket/src/README.md
scgallery/designs/tiny_rocket/src/freechips.rocketchip.system.TinyConfig.v
scgallery/designs/tiny_rocket/src/plusarg_reader.v
scgallery/designs/uart/uart.py
scgallery/designs/uart/constraints/asap7sc7p5t_rvt.sdc
scgallery/designs/uart/constraints/gf180mcu_fd_sc_mcu7t5v0.sdc
scgallery/designs/uart/constraints/gf180mcu_fd_sc_mcu9t5v0.sdc
scgallery/designs/uart/constraints/nangate45.sdc
scgallery/designs/uart/constraints/sg13g2_stdcell.sdc
scgallery/designs/uart/constraints/sky130hd.sdc
scgallery/designs/uart/lint/verilator
scgallery/designs/uart/src/LICENSE
scgallery/designs/uart/src/README.md
scgallery/designs/uart/src/uart.v
scgallery/designs/uart/src/uart_rx.v
scgallery/designs/uart/src/uart_tx.v
scgallery/designs/wally/wally.py
scgallery/designs/wally/constraints/asap7sc7p5t_rvt.sdc
scgallery/designs/wally/constraints/gf180mcu_fd_sc_mcu7t5v0.sdc
scgallery/designs/wally/constraints/gf180mcu_fd_sc_mcu9t5v0.sdc
scgallery/designs/wally/constraints/nangate45.sdc
scgallery/designs/wally/constraints/sg13g2_stdcell.sdc
scgallery/designs/wally/constraints/sky130hd.sdc
scgallery/designs/wally/extra/lambda.v
scgallery/designs/wally/extra/wallypipelinedcorewrapper.sv
scgallery/designs/wally/extra/config/config.vh
scgallery/designs/zerosoc/__init__.py
scgallery/designs/zerosoc/run_flat.py
scgallery/designs/zerosoc/run_hierarchy.py
scgallery/targets/README.md
scgallery/targets/linting.py
scgallery/targets/asap7/__init__.py
scgallery/targets/freepdk45/__init__.py
scgallery/targets/gf180/__init__.py
scgallery/targets/ihp130/__init__.py
scgallery/targets/skywater130/__init__.py
scripts/convert_sdc.py
scripts/generate_image_cache.py
scripts/report_configs.py
tests/conftest.py
tests/test_app.py
tests/test_checklist.py
tests/test_designs.py
tests/test_gallery.py
tests/test_rules.py