
Byggern_node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001b0  00800200  0000156a  000015fe  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000156a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000003f  008003b0  008003b0  000017ae  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000017ae  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002e8  00000000  00000000  0000180a  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000026b4  00000000  00000000  00001af2  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000f81  00000000  00000000  000041a6  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000018d0  00000000  00000000  00005127  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000064c  00000000  00000000  000069f8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000946  00000000  00000000  00007044  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000010ab  00000000  00000000  0000798a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000290  00000000  00000000  00008a35  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	3c c5       	rjmp	.+2680   	; 0xb16 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	a6 05       	cpc	r26, r6
      e6:	f8 05       	cpc	r31, r8
      e8:	f8 05       	cpc	r31, r8
      ea:	f8 05       	cpc	r31, r8
      ec:	f8 05       	cpc	r31, r8
      ee:	f8 05       	cpc	r31, r8
      f0:	f8 05       	cpc	r31, r8
      f2:	f8 05       	cpc	r31, r8
      f4:	a6 05       	cpc	r26, r6
      f6:	f8 05       	cpc	r31, r8
      f8:	f8 05       	cpc	r31, r8
      fa:	f8 05       	cpc	r31, r8
      fc:	f8 05       	cpc	r31, r8
      fe:	f8 05       	cpc	r31, r8
     100:	f8 05       	cpc	r31, r8
     102:	f8 05       	cpc	r31, r8
     104:	a8 05       	cpc	r26, r8
     106:	f8 05       	cpc	r31, r8
     108:	f8 05       	cpc	r31, r8
     10a:	f8 05       	cpc	r31, r8
     10c:	f8 05       	cpc	r31, r8
     10e:	f8 05       	cpc	r31, r8
     110:	f8 05       	cpc	r31, r8
     112:	f8 05       	cpc	r31, r8
     114:	f8 05       	cpc	r31, r8
     116:	f8 05       	cpc	r31, r8
     118:	f8 05       	cpc	r31, r8
     11a:	f8 05       	cpc	r31, r8
     11c:	f8 05       	cpc	r31, r8
     11e:	f8 05       	cpc	r31, r8
     120:	f8 05       	cpc	r31, r8
     122:	f8 05       	cpc	r31, r8
     124:	a8 05       	cpc	r26, r8
     126:	f8 05       	cpc	r31, r8
     128:	f8 05       	cpc	r31, r8
     12a:	f8 05       	cpc	r31, r8
     12c:	f8 05       	cpc	r31, r8
     12e:	f8 05       	cpc	r31, r8
     130:	f8 05       	cpc	r31, r8
     132:	f8 05       	cpc	r31, r8
     134:	f8 05       	cpc	r31, r8
     136:	f8 05       	cpc	r31, r8
     138:	f8 05       	cpc	r31, r8
     13a:	f8 05       	cpc	r31, r8
     13c:	f8 05       	cpc	r31, r8
     13e:	f8 05       	cpc	r31, r8
     140:	f8 05       	cpc	r31, r8
     142:	f8 05       	cpc	r31, r8
     144:	f4 05       	cpc	r31, r4
     146:	f8 05       	cpc	r31, r8
     148:	f8 05       	cpc	r31, r8
     14a:	f8 05       	cpc	r31, r8
     14c:	f8 05       	cpc	r31, r8
     14e:	f8 05       	cpc	r31, r8
     150:	f8 05       	cpc	r31, r8
     152:	f8 05       	cpc	r31, r8
     154:	d1 05       	cpc	r29, r1
     156:	f8 05       	cpc	r31, r8
     158:	f8 05       	cpc	r31, r8
     15a:	f8 05       	cpc	r31, r8
     15c:	f8 05       	cpc	r31, r8
     15e:	f8 05       	cpc	r31, r8
     160:	f8 05       	cpc	r31, r8
     162:	f8 05       	cpc	r31, r8
     164:	f8 05       	cpc	r31, r8
     166:	f8 05       	cpc	r31, r8
     168:	f8 05       	cpc	r31, r8
     16a:	f8 05       	cpc	r31, r8
     16c:	f8 05       	cpc	r31, r8
     16e:	f8 05       	cpc	r31, r8
     170:	f8 05       	cpc	r31, r8
     172:	f8 05       	cpc	r31, r8
     174:	c5 05       	cpc	r28, r5
     176:	f8 05       	cpc	r31, r8
     178:	f8 05       	cpc	r31, r8
     17a:	f8 05       	cpc	r31, r8
     17c:	f8 05       	cpc	r31, r8
     17e:	f8 05       	cpc	r31, r8
     180:	f8 05       	cpc	r31, r8
     182:	f8 05       	cpc	r31, r8
     184:	e3 05       	cpc	r30, r3

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ea e6       	ldi	r30, 0x6A	; 106
     19e:	f5 e1       	ldi	r31, 0x15	; 21
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a0 3b       	cpi	r26, 0xB0	; 176
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	a0 eb       	ldi	r26, 0xB0	; 176
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	af 3e       	cpi	r26, 0xEF	; 239
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	55 d1       	rcall	.+682    	; 0x46c <main>
     1c2:	0c 94 b3 0a 	jmp	0x1566	; 0x1566 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <setup_ADC>:
void start_ADC() {
	ADCSRA |= (1<<ADEN) | (1<<ADATE);
	ADCSRA |= (1<<ADSC);
}
void stop_ADC() {
	ADCSRA &= ~(1<<ADEN);
     1c8:	e4 e6       	ldi	r30, 0x64	; 100
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	8e 7f       	andi	r24, 0xFE	; 254
     1d0:	80 83       	st	Z, r24
     1d2:	ec e7       	ldi	r30, 0x7C	; 124
     1d4:	f0 e0       	ldi	r31, 0x00	; 0
     1d6:	80 81       	ld	r24, Z
     1d8:	80 66       	ori	r24, 0x60	; 96
     1da:	80 83       	st	Z, r24
     1dc:	80 81       	ld	r24, Z
     1de:	80 76       	andi	r24, 0x60	; 96
     1e0:	80 83       	st	Z, r24
     1e2:	ea e7       	ldi	r30, 0x7A	; 122
     1e4:	f0 e0       	ldi	r31, 0x00	; 0
     1e6:	80 81       	ld	r24, Z
     1e8:	80 6a       	ori	r24, 0xA0	; 160
     1ea:	80 83       	st	Z, r24
     1ec:	eb e7       	ldi	r30, 0x7B	; 123
     1ee:	f0 e0       	ldi	r31, 0x00	; 0
     1f0:	80 81       	ld	r24, Z
     1f2:	88 7f       	andi	r24, 0xF8	; 248
     1f4:	80 83       	st	Z, r24
     1f6:	08 95       	ret

000001f8 <start_ADC>:
     1f8:	ea e7       	ldi	r30, 0x7A	; 122
     1fa:	f0 e0       	ldi	r31, 0x00	; 0
     1fc:	80 81       	ld	r24, Z
     1fe:	80 6a       	ori	r24, 0xA0	; 160
     200:	80 83       	st	Z, r24
     202:	80 81       	ld	r24, Z
     204:	80 64       	ori	r24, 0x40	; 64
     206:	80 83       	st	Z, r24
     208:	08 95       	ret

0000020a <get_ADC_value>:
}

uint8_t get_ADC_value()
{
	return ADCH;
     20a:	80 91 79 00 	lds	r24, 0x0079
     20e:	08 95       	ret

00000210 <can_init>:
}

// Check if there is a pending message in the receive buffer
uint8_t can_data_received(){
	return message_received;
}
     210:	35 d2       	rcall	.+1130   	; 0x67c <mcp_2515_init>
     212:	40 e6       	ldi	r20, 0x60	; 96
     214:	64 e6       	ldi	r22, 0x64	; 100
     216:	80 e6       	ldi	r24, 0x60	; 96
     218:	ff d1       	rcall	.+1022   	; 0x618 <mcp_2515_bit_modify>
     21a:	41 e0       	ldi	r20, 0x01	; 1
     21c:	6f ef       	ldi	r22, 0xFF	; 255
     21e:	8b e2       	ldi	r24, 0x2B	; 43
     220:	fb d1       	rcall	.+1014   	; 0x618 <mcp_2515_bit_modify>
     222:	80 e0       	ldi	r24, 0x00	; 0
     224:	08 95       	ret

00000226 <CAN_enable_normal_mode>:
     226:	0c c2       	rjmp	.+1048   	; 0x640 <mcp_2515_enable_normal_operation>
     228:	08 95       	ret

0000022a <can_receive_message>:
     22a:	ef 92       	push	r14
     22c:	ff 92       	push	r15
     22e:	0f 93       	push	r16
     230:	1f 93       	push	r17
     232:	cf 93       	push	r28
     234:	df 93       	push	r29
     236:	8c 01       	movw	r16, r24
     238:	8c e2       	ldi	r24, 0x2C	; 44
     23a:	ca d1       	rcall	.+916    	; 0x5d0 <mcp_2515_read>
     23c:	80 ff       	sbrs	r24, 0
     23e:	35 c0       	rjmp	.+106    	; 0x2aa <can_receive_message+0x80>
     240:	81 e6       	ldi	r24, 0x61	; 97
     242:	c6 d1       	rcall	.+908    	; 0x5d0 <mcp_2515_read>
     244:	c8 2f       	mov	r28, r24
     246:	82 e6       	ldi	r24, 0x62	; 98
     248:	c3 d1       	rcall	.+902    	; 0x5d0 <mcp_2515_read>
     24a:	2c 2f       	mov	r18, r28
     24c:	30 e0       	ldi	r19, 0x00	; 0
     24e:	32 2f       	mov	r19, r18
     250:	22 27       	eor	r18, r18
     252:	28 2b       	or	r18, r24
     254:	36 95       	lsr	r19
     256:	27 95       	ror	r18
     258:	32 95       	swap	r19
     25a:	22 95       	swap	r18
     25c:	2f 70       	andi	r18, 0x0F	; 15
     25e:	23 27       	eor	r18, r19
     260:	3f 70       	andi	r19, 0x0F	; 15
     262:	23 27       	eor	r18, r19
     264:	f8 01       	movw	r30, r16
     266:	31 83       	std	Z+1, r19	; 0x01
     268:	20 83       	st	Z, r18
     26a:	85 e6       	ldi	r24, 0x65	; 101
     26c:	b1 d1       	rcall	.+866    	; 0x5d0 <mcp_2515_read>
     26e:	f8 01       	movw	r30, r16
     270:	82 83       	std	Z+2, r24	; 0x02
     272:	88 23       	and	r24, r24
     274:	99 f0       	breq	.+38     	; 0x29c <can_receive_message+0x72>
     276:	78 01       	movw	r14, r16
     278:	f3 e0       	ldi	r31, 0x03	; 3
     27a:	ef 0e       	add	r14, r31
     27c:	f1 1c       	adc	r15, r1
     27e:	c0 e0       	ldi	r28, 0x00	; 0
     280:	d0 e0       	ldi	r29, 0x00	; 0
     282:	8c 2f       	mov	r24, r28
     284:	8a 59       	subi	r24, 0x9A	; 154
     286:	a4 d1       	rcall	.+840    	; 0x5d0 <mcp_2515_read>
     288:	f7 01       	movw	r30, r14
     28a:	81 93       	st	Z+, r24
     28c:	7f 01       	movw	r14, r30
     28e:	21 96       	adiw	r28, 0x01	; 1
     290:	f8 01       	movw	r30, r16
     292:	82 81       	ldd	r24, Z+2	; 0x02
     294:	90 e0       	ldi	r25, 0x00	; 0
     296:	c8 17       	cp	r28, r24
     298:	d9 07       	cpc	r29, r25
     29a:	9c f3       	brlt	.-26     	; 0x282 <can_receive_message+0x58>
     29c:	40 e0       	ldi	r20, 0x00	; 0
     29e:	61 e0       	ldi	r22, 0x01	; 1
     2a0:	8c e2       	ldi	r24, 0x2C	; 44
     2a2:	ba d1       	rcall	.+884    	; 0x618 <mcp_2515_bit_modify>
     2a4:	10 92 b0 03 	sts	0x03B0, r1
     2a8:	04 c0       	rjmp	.+8      	; 0x2b2 <can_receive_message+0x88>
     2aa:	f8 01       	movw	r30, r16
     2ac:	11 82       	std	Z+1, r1	; 0x01
     2ae:	10 82       	st	Z, r1
     2b0:	12 82       	std	Z+2, r1	; 0x02
     2b2:	c8 01       	movw	r24, r16
     2b4:	df 91       	pop	r29
     2b6:	cf 91       	pop	r28
     2b8:	1f 91       	pop	r17
     2ba:	0f 91       	pop	r16
     2bc:	ff 90       	pop	r15
     2be:	ef 90       	pop	r14
     2c0:	08 95       	ret

000002c2 <can_error>:
// Check error flags in the transmit buffer control register TXB0CTRL
uint8_t can_error(){
	uint8_t error_flags = mcp_2515_read(MCP_TXB0CTRL);
     2c2:	80 e3       	ldi	r24, 0x30	; 48
     2c4:	85 d1       	rcall	.+778    	; 0x5d0 <mcp_2515_read>
	if(test_bit(error_flags,5))
     2c6:	85 ff       	sbrs	r24, 5
     2c8:	05 c0       	rjmp	.+10     	; 0x2d4 <can_error+0x12>
	{
		printf("Message lost arbitration\n");
     2ca:	88 e0       	ldi	r24, 0x08	; 8
     2cc:	92 e0       	ldi	r25, 0x02	; 2
     2ce:	69 d6       	rcall	.+3282   	; 0xfa2 <puts>
		return 1;
     2d0:	91 e0       	ldi	r25, 0x01	; 1
     2d2:	13 c0       	rjmp	.+38     	; 0x2fa <can_error+0x38>
	}
	if(test_bit(error_flags,4))
     2d4:	84 ff       	sbrs	r24, 4
     2d6:	05 c0       	rjmp	.+10     	; 0x2e2 <can_error+0x20>
	{
		printf("Transmission error detected\n");
     2d8:	81 e2       	ldi	r24, 0x21	; 33
     2da:	92 e0       	ldi	r25, 0x02	; 2
     2dc:	62 d6       	rcall	.+3268   	; 0xfa2 <puts>
		return 2;
     2de:	92 e0       	ldi	r25, 0x02	; 2
     2e0:	0c c0       	rjmp	.+24     	; 0x2fa <can_error+0x38>
	}

	if(test_bit(error_flags,6))
     2e2:	98 2f       	mov	r25, r24
     2e4:	90 74       	andi	r25, 0x40	; 64
     2e6:	86 ff       	sbrs	r24, 6
     2e8:	08 c0       	rjmp	.+16     	; 0x2fa <can_error+0x38>
	{
		printf("Receive buffer overflow flag set\n");
     2ea:	8d e3       	ldi	r24, 0x3D	; 61
     2ec:	92 e0       	ldi	r25, 0x02	; 2
     2ee:	59 d6       	rcall	.+3250   	; 0xfa2 <puts>
		// reset receivebuffer overflow flag
		mcp_2515_bit_modify(MCP_EFLG,0x40,0x40);
     2f0:	40 e4       	ldi	r20, 0x40	; 64
     2f2:	60 e4       	ldi	r22, 0x40	; 64
     2f4:	8d e2       	ldi	r24, 0x2D	; 45
     2f6:	90 d1       	rcall	.+800    	; 0x618 <mcp_2515_bit_modify>
		return 3;
     2f8:	93 e0       	ldi	r25, 0x03	; 3
	}
	return FALSE;
}
     2fa:	89 2f       	mov	r24, r25
     2fc:	08 95       	ret

000002fe <can_transmit_complete>:


uint8_t can_transmit_complete(){
	if (test_bit(mcp_2515_read(MCP_TXB0CTRL),3)) {
     2fe:	80 e3       	ldi	r24, 0x30	; 48
     300:	67 d1       	rcall	.+718    	; 0x5d0 <mcp_2515_read>
     302:	83 ff       	sbrs	r24, 3
     304:	14 c0       	rjmp	.+40     	; 0x32e <can_transmit_complete+0x30>
		printf("Transmit not complete\n");
     306:	8e e5       	ldi	r24, 0x5E	; 94
     308:	92 e0       	ldi	r25, 0x02	; 2
     30a:	4b d6       	rcall	.+3222   	; 0xfa2 <puts>
		number_of_tries++;
     30c:	80 91 bd 03 	lds	r24, 0x03BD
     310:	8f 5f       	subi	r24, 0xFF	; 255
     312:	80 93 bd 03 	sts	0x03BD, r24
		if(number_of_tries == allowed_tries) {
     316:	90 91 06 02 	lds	r25, 0x0206
     31a:	89 13       	cpse	r24, r25
     31c:	0a c0       	rjmp	.+20     	; 0x332 <can_transmit_complete+0x34>
			// Abort transmission
			mcp_2515_bit_modify(MCP_TXB0CTRL,8,0);
     31e:	40 e0       	ldi	r20, 0x00	; 0
     320:	68 e0       	ldi	r22, 0x08	; 8
     322:	80 e3       	ldi	r24, 0x30	; 48
     324:	79 d1       	rcall	.+754    	; 0x618 <mcp_2515_bit_modify>
			number_of_tries = 0;
     326:	10 92 bd 03 	sts	0x03BD, r1
		}
		return FALSE;
     32a:	80 e0       	ldi	r24, 0x00	; 0
     32c:	08 95       	ret
	}
	else return TRUE;
     32e:	81 e0       	ldi	r24, 0x01	; 1
     330:	08 95       	ret
		if(number_of_tries == allowed_tries) {
			// Abort transmission
			mcp_2515_bit_modify(MCP_TXB0CTRL,8,0);
			number_of_tries = 0;
		}
		return FALSE;
     332:	80 e0       	ldi	r24, 0x00	; 0
	}
	else return TRUE;
}
     334:	08 95       	ret

00000336 <can_send_message>:
	return mcp_2515_enable_normal_operation();
}
/************************************************************************/
/* BUILD AND SEND CAN MESSAGE                                                                     */
/************************************************************************/
uint8_t can_send_message(can_message *can_message){
     336:	1f 93       	push	r17
     338:	cf 93       	push	r28
     33a:	df 93       	push	r29
     33c:	ec 01       	movw	r28, r24
	// Check if previous message was sent
	if (can_transmit_complete()) {
     33e:	df df       	rcall	.-66     	; 0x2fe <can_transmit_complete>
     340:	88 23       	and	r24, r24
     342:	01 f1       	breq	.+64     	; 0x384 <can_send_message+0x4e>
		unsigned int id= can_message->ID;
     344:	18 81       	ld	r17, Y
     346:	69 81       	ldd	r22, Y+1	; 0x01
		// Standard frame, mask out lowest five bits of low_ID
		low_ID = (low_ID << 5);
		uint8_t high_ID = (id >> 8);
		
		//writes the ID to the ID High and ID LOW
		mcp_2515_write(MCP_TXB0SIDH, high_ID);
     348:	81 e3       	ldi	r24, 0x31	; 49
     34a:	4f d1       	rcall	.+670    	; 0x5ea <mcp_2515_write>

		
		uint8_t low_ID = id & 0xFF;
		
		// Standard frame, mask out lowest five bits of low_ID
		low_ID = (low_ID << 5);
     34c:	61 2f       	mov	r22, r17
     34e:	62 95       	swap	r22
     350:	66 0f       	add	r22, r22
     352:	60 7e       	andi	r22, 0xE0	; 224
		uint8_t high_ID = (id >> 8);
		
		//writes the ID to the ID High and ID LOW
		mcp_2515_write(MCP_TXB0SIDH, high_ID);
		mcp_2515_write(MCP_TXB0SIDL, low_ID);
     354:	82 e3       	ldi	r24, 0x32	; 50
     356:	49 d1       	rcall	.+658    	; 0x5ea <mcp_2515_write>
		
		mcp_2515_write(MCP_TXB0DLC, can_message->length);
     358:	6a 81       	ldd	r22, Y+2	; 0x02
     35a:	85 e3       	ldi	r24, 0x35	; 53
     35c:	46 d1       	rcall	.+652    	; 0x5ea <mcp_2515_write>
		
		for(uint8_t i=0; i<can_message->length;i++){
     35e:	8a 81       	ldd	r24, Y+2	; 0x02
     360:	88 23       	and	r24, r24
     362:	61 f0       	breq	.+24     	; 0x37c <can_send_message+0x46>
     364:	10 e0       	ldi	r17, 0x00	; 0
			mcp_2515_write(MCP_TXB0D+i, can_message->data[i]);
     366:	fe 01       	movw	r30, r28
     368:	e1 0f       	add	r30, r17
     36a:	f1 1d       	adc	r31, r1
     36c:	63 81       	ldd	r22, Z+3	; 0x03
     36e:	86 e3       	ldi	r24, 0x36	; 54
     370:	81 0f       	add	r24, r17
     372:	3b d1       	rcall	.+630    	; 0x5ea <mcp_2515_write>
		mcp_2515_write(MCP_TXB0SIDH, high_ID);
		mcp_2515_write(MCP_TXB0SIDL, low_ID);
		
		mcp_2515_write(MCP_TXB0DLC, can_message->length);
		
		for(uint8_t i=0; i<can_message->length;i++){
     374:	1f 5f       	subi	r17, 0xFF	; 255
     376:	8a 81       	ldd	r24, Y+2	; 0x02
     378:	18 17       	cp	r17, r24
     37a:	a8 f3       	brcs	.-22     	; 0x366 <can_send_message+0x30>
			mcp_2515_write(MCP_TXB0D+i, can_message->data[i]);
		}
		
		mcp_2515_request_to_send(MCP_RTS_TX0);
     37c:	81 e8       	ldi	r24, 0x81	; 129
     37e:	44 d1       	rcall	.+648    	; 0x608 <mcp_2515_request_to_send>
		return 1;
     380:	81 e0       	ldi	r24, 0x01	; 1
     382:	07 c0       	rjmp	.+14     	; 0x392 <can_send_message+0x5c>
	}
	
	else {
		if (can_error() > 0) {
     384:	9e df       	rcall	.-196    	; 0x2c2 <can_error>
     386:	91 e0       	ldi	r25, 0x01	; 1
     388:	81 11       	cpse	r24, r1
     38a:	01 c0       	rjmp	.+2      	; 0x38e <can_send_message+0x58>
     38c:	90 e0       	ldi	r25, 0x00	; 0
     38e:	89 2f       	mov	r24, r25
     390:	81 95       	neg	r24
			return -1;
		}
	}

	return 0;
}
     392:	df 91       	pop	r29
     394:	cf 91       	pop	r28
     396:	1f 91       	pop	r17
     398:	08 95       	ret

0000039a <setup_DAC>:
#include "TWI_Master.h"
#include "DAC_driver.h"
#define SLAVE_ADDRESS 0x5E

void setup_DAC() {
	TWI_Master_Initialise();
     39a:	91 d3       	rcall	.+1826   	; 0xabe <TWI_Master_Initialise>
	//PD0 = scl, PD1 SDA
	DDRD |= (1<<PD0) | (1<<PD1);
     39c:	8a b1       	in	r24, 0x0a	; 10
     39e:	83 60       	ori	r24, 0x03	; 3
     3a0:	8a b9       	out	0x0a, r24	; 10
	// TWI uses interrupt
	sei();
     3a2:	78 94       	sei
     3a4:	08 95       	ret

000003a6 <send_DAC_data>:
}

void send_DAC_data(unsigned char value) {
     3a6:	1f 93       	push	r17
     3a8:	cf 93       	push	r28
     3aa:	df 93       	push	r29
     3ac:	18 2f       	mov	r17, r24
	unsigned char size = 3;
	unsigned char* data = malloc(3*sizeof(char));
     3ae:	83 e0       	ldi	r24, 0x03	; 3
     3b0:	90 e0       	ldi	r25, 0x00	; 0
     3b2:	75 d4       	rcall	.+2282   	; 0xc9e <malloc>
     3b4:	ec 01       	movw	r28, r24
	data[0] = SLAVE_ADDRESS;
     3b6:	8e e5       	ldi	r24, 0x5E	; 94
     3b8:	88 83       	st	Y, r24
	// Command byte: address dac 0, normal operational state
	data[1] = 0x00;
     3ba:	19 82       	std	Y+1, r1	; 0x01
	data[2] = value;
     3bc:	1a 83       	std	Y+2, r17	; 0x02
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3be:	87 ec       	ldi	r24, 0xC7	; 199
     3c0:	90 e0       	ldi	r25, 0x00	; 0
     3c2:	01 97       	sbiw	r24, 0x01	; 1
     3c4:	f1 f7       	brne	.-4      	; 0x3c2 <send_DAC_data+0x1c>
     3c6:	00 c0       	rjmp	.+0      	; 0x3c8 <send_DAC_data+0x22>
     3c8:	00 00       	nop
	_delay_us(50);
	TWI_Start_Transceiver_With_Data(data,size);
     3ca:	63 e0       	ldi	r22, 0x03	; 3
     3cc:	ce 01       	movw	r24, r28
     3ce:	81 d3       	rcall	.+1794   	; 0xad2 <TWI_Start_Transceiver_With_Data>
     3d0:	8f e8       	ldi	r24, 0x8F	; 143
     3d2:	91 e0       	ldi	r25, 0x01	; 1
     3d4:	01 97       	sbiw	r24, 0x01	; 1
     3d6:	f1 f7       	brne	.-4      	; 0x3d4 <send_DAC_data+0x2e>
     3d8:	00 c0       	rjmp	.+0      	; 0x3da <send_DAC_data+0x34>
     3da:	00 00       	nop
	_delay_us(100);
	free(data);
     3dc:	ce 01       	movw	r24, r28
     3de:	f7 d4       	rcall	.+2542   	; 0xdce <free>
}
     3e0:	df 91       	pop	r29
     3e2:	cf 91       	pop	r28
     3e4:	1f 91       	pop	r17
     3e6:	08 95       	ret

000003e8 <init>:

	}
}


void init() {
     3e8:	ef 92       	push	r14
     3ea:	ff 92       	push	r15
     3ec:	0f 93       	push	r16
     3ee:	1f 93       	push	r17
	
	int baud = (int) MYUBRR;
	USART_Init(baud);
     3f0:	87 e6       	ldi	r24, 0x67	; 103
     3f2:	90 e0       	ldi	r25, 0x00	; 0
     3f4:	26 d4       	rcall	.+2124   	; 0xc42 <USART_Init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3f6:	2f ef       	ldi	r18, 0xFF	; 255
     3f8:	89 ef       	ldi	r24, 0xF9	; 249
     3fa:	90 e0       	ldi	r25, 0x00	; 0
     3fc:	21 50       	subi	r18, 0x01	; 1
     3fe:	80 40       	sbci	r24, 0x00	; 0
     400:	90 40       	sbci	r25, 0x00	; 0
     402:	e1 f7       	brne	.-8      	; 0x3fc <init+0x14>
     404:	00 c0       	rjmp	.+0      	; 0x406 <init+0x1e>
     406:	00 00       	nop
	_delay_ms(20);
	printf("Init called \n");
     408:	84 e7       	ldi	r24, 0x74	; 116
     40a:	92 e0       	ldi	r25, 0x02	; 2
     40c:	ca d5       	rcall	.+2964   	; 0xfa2 <puts>
	can_init();
     40e:	00 df       	rcall	.-512    	; 0x210 <can_init>
	CAN_enable_normal_mode();
     410:	0a df       	rcall	.-492    	; 0x226 <CAN_enable_normal_mode>
	pwm_init();
     412:	c5 d2       	rcall	.+1418   	; 0x99e <pwm_init>
	setup_ADC();
     414:	d9 de       	rcall	.-590    	; 0x1c8 <setup_ADC>
	start_ADC();
     416:	f0 de       	rcall	.-544    	; 0x1f8 <start_ADC>
	motor_control_init();
     418:	85 d2       	rcall	.+1290   	; 0x924 <motor_control_init>
	motor_control_init_clock();
     41a:	57 d1       	rcall	.+686    	; 0x6ca <motor_control_init_clock>

	motor_control_set_playing_flag(TRUE);
     41c:	81 e0       	ldi	r24, 0x01	; 1
     41e:	c8 d1       	rcall	.+912    	; 0x7b0 <motor_control_set_playing_flag>
	motor_control_set_pid_gains(0.5,0.1,0.0);
     420:	e1 2c       	mov	r14, r1
     422:	f1 2c       	mov	r15, r1
     424:	87 01       	movw	r16, r14
     426:	2d ec       	ldi	r18, 0xCD	; 205
     428:	3c ec       	ldi	r19, 0xCC	; 204
     42a:	4c ec       	ldi	r20, 0xCC	; 204
     42c:	5d e3       	ldi	r21, 0x3D	; 61
     42e:	60 e0       	ldi	r22, 0x00	; 0
     430:	70 e0       	ldi	r23, 0x00	; 0
     432:	80 e0       	ldi	r24, 0x00	; 0
     434:	9f e3       	ldi	r25, 0x3F	; 63
     436:	04 d2       	rcall	.+1032   	; 0x840 <motor_control_set_pid_gains>
	
}
     438:	1f 91       	pop	r17
     43a:	0f 91       	pop	r16
     43c:	ff 90       	pop	r15
     43e:	ef 90       	pop	r14
     440:	08 95       	ret

00000442 <score_keeper>:
uint8_t score_keeper()
{
	score++;
     442:	80 91 b3 03 	lds	r24, 0x03B3
     446:	8f 5f       	subi	r24, 0xFF	; 255
     448:	80 93 b3 03 	sts	0x03B3, r24
	message_sent = FALSE;
     44c:	10 92 b1 03 	sts	0x03B1, r1
	printf("Score is: %d\n",score);
     450:	1f 92       	push	r1
     452:	8f 93       	push	r24
     454:	81 e8       	ldi	r24, 0x81	; 129
     456:	92 e0       	ldi	r25, 0x02	; 2
     458:	9f 93       	push	r25
     45a:	8f 93       	push	r24
     45c:	91 d5       	rcall	.+2850   	; 0xf80 <printf>
	return score;
     45e:	0f 90       	pop	r0
     460:	0f 90       	pop	r0
     462:	0f 90       	pop	r0
     464:	0f 90       	pop	r0
}
     466:	80 91 b3 03 	lds	r24, 0x03B3
     46a:	08 95       	ret

0000046c <main>:
uint8_t message_sent = FALSE;



int main(void)
{
     46c:	cf 93       	push	r28
     46e:	df 93       	push	r29
     470:	cd b7       	in	r28, 0x3d	; 61
     472:	de b7       	in	r29, 0x3e	; 62
     474:	2b 97       	sbiw	r28, 0x0b	; 11
     476:	0f b6       	in	r0, 0x3f	; 63
     478:	f8 94       	cli
     47a:	de bf       	out	0x3e, r29	; 62
     47c:	0f be       	out	0x3f, r0	; 63
     47e:	cd bf       	out	0x3d, r28	; 61
	
	init();
     480:	b3 df       	rcall	.-154    	; 0x3e8 <init>
	uint8_t counter = 0;
	uint8_t adc_value = 0;
	int accumulated_value = 0;
	int averaged_value = 0;
	can_message* received;
	uint8_t previous_button = 0;
     482:	51 2c       	mov	r5, r1
	direction dir;
	axis_int_bytes x_axis;
	int y_axis;
	uint8_t counter = 0;
	uint8_t adc_value = 0;
	int accumulated_value = 0;
     484:	e1 2c       	mov	r14, r1
     486:	f1 2c       	mov	r15, r1
	can_message send_message;
	joyValues values;
	direction dir;
	axis_int_bytes x_axis;
	int y_axis;
	uint8_t counter = 0;
     488:	91 2c       	mov	r9, r1
			counter++;
			if (counter==5)
			{	counter = 0;
				//printf("accumulated_value= %d \n",accumulated_value);
				averaged_value = accumulated_value/5;
				accumulated_value = 0;
     48a:	31 2c       	mov	r3, r1
     48c:	41 2c       	mov	r4, r1
		if(paused == FALSE) {
			adc_value = get_ADC_value();
			accumulated_value += adc_value;
			counter++;
			if (counter==5)
			{	counter = 0;
     48e:	81 2c       	mov	r8, r1
	printf("Score is: %d\n",score);
	return score;
}

void goal_scored() {
	paused = TRUE;
     490:	77 24       	eor	r7, r7
     492:	73 94       	inc	r7
		
		
		
		if(score < 3 && !message_sent) {
			// Send number of hits
			send_message.ID = 3;
     494:	0f 2e       	mov	r0, r31
     496:	f3 e0       	ldi	r31, 0x03	; 3
     498:	af 2e       	mov	r10, r31
     49a:	b1 2c       	mov	r11, r1
     49c:	f0 2d       	mov	r31, r0
		//printf("left button: %d , right button: %d , joystick button: %d, direction: %s, x axis: %d, y axis: %d \n", values.right_button, values.right_button, values.joystick_button, stringFromDirection(dir), x_axis,y_axis);
		free(received);
		//Construct return data:
		if(score>=3 && !message_sent) {
			// Game lost, send message
			send_message.ID = 2;
     49e:	68 94       	set
     4a0:	cc 24       	eor	r12, r12
     4a2:	c1 f8       	bld	r12, 1
     4a4:	d1 2c       	mov	r13, r1

	
	while(1)
	{
		
		if(paused == FALSE) {
     4a6:	80 91 b2 03 	lds	r24, 0x03B2
     4aa:	81 11       	cpse	r24, r1
     4ac:	18 c0       	rjmp	.+48     	; 0x4de <main+0x72>
			adc_value = get_ADC_value();
     4ae:	ad de       	rcall	.-678    	; 0x20a <get_ADC_value>
			accumulated_value += adc_value;
     4b0:	e8 0e       	add	r14, r24
     4b2:	f1 1c       	adc	r15, r1
			counter++;
     4b4:	93 94       	inc	r9
			if (counter==5)
     4b6:	25 e0       	ldi	r18, 0x05	; 5
     4b8:	92 12       	cpse	r9, r18
     4ba:	11 c0       	rjmp	.+34     	; 0x4de <main+0x72>
			{	counter = 0;
				//printf("accumulated_value= %d \n",accumulated_value);
				averaged_value = accumulated_value/5;
				accumulated_value = 0;
				if (averaged_value < 80) {
     4bc:	80 e9       	ldi	r24, 0x90	; 144
     4be:	e8 16       	cp	r14, r24
     4c0:	81 e0       	ldi	r24, 0x01	; 1
     4c2:	f8 06       	cpc	r15, r24
     4c4:	4c f4       	brge	.+18     	; 0x4d8 <main+0x6c>
					averaged_value=0;
					score = score_keeper();
     4c6:	bd df       	rcall	.-134    	; 0x442 <score_keeper>
     4c8:	80 93 b3 03 	sts	0x03B3, r24
	printf("Score is: %d\n",score);
	return score;
}

void goal_scored() {
	paused = TRUE;
     4cc:	70 92 b2 03 	sts	0x03B2, r7
			counter++;
			if (counter==5)
			{	counter = 0;
				//printf("accumulated_value= %d \n",accumulated_value);
				averaged_value = accumulated_value/5;
				accumulated_value = 0;
     4d0:	e3 2c       	mov	r14, r3
     4d2:	f4 2c       	mov	r15, r4
		if(paused == FALSE) {
			adc_value = get_ADC_value();
			accumulated_value += adc_value;
			counter++;
			if (counter==5)
			{	counter = 0;
     4d4:	98 2c       	mov	r9, r8
     4d6:	03 c0       	rjmp	.+6      	; 0x4de <main+0x72>
				//printf("accumulated_value= %d \n",accumulated_value);
				averaged_value = accumulated_value/5;
				accumulated_value = 0;
     4d8:	e3 2c       	mov	r14, r3
     4da:	f4 2c       	mov	r15, r4
		if(paused == FALSE) {
			adc_value = get_ADC_value();
			accumulated_value += adc_value;
			counter++;
			if (counter==5)
			{	counter = 0;
     4dc:	98 2c       	mov	r9, r8
				}
			}
		}
		

		can_message* received = malloc(sizeof(can_message));
     4de:	8b e0       	ldi	r24, 0x0B	; 11
     4e0:	90 e0       	ldi	r25, 0x00	; 0
     4e2:	dd d3       	rcall	.+1978   	; 0xc9e <malloc>
     4e4:	8c 01       	movw	r16, r24
		can_receive_message(received);
     4e6:	a1 de       	rcall	.-702    	; 0x22a <can_receive_message>
		if(received->ID == 0) {
			//printf("no message\n");
		}
		if (received->ID == 1){
     4e8:	f8 01       	movw	r30, r16
     4ea:	80 81       	ld	r24, Z
     4ec:	91 81       	ldd	r25, Z+1	; 0x01
     4ee:	01 97       	sbiw	r24, 0x01	; 1
     4f0:	39 f5       	brne	.+78     	; 0x540 <main+0xd4>
			// input data from controller
			values.left_button = received->data[0];
     4f2:	23 81       	ldd	r18, Z+3	; 0x03
     4f4:	30 e0       	ldi	r19, 0x00	; 0
			values.right_button = received->data[1];
			values.joystick_button = received->data[2];
			dir = (direction) received->data[3];
			x_axis.bytes_axis[0] = received->data[4];
     4f6:	87 81       	ldd	r24, Z+7	; 0x07
			x_axis.bytes_axis[1] = received->data[5];
     4f8:	90 85       	ldd	r25, Z+8	; 0x08
			slider = received->data[6];
     4fa:	21 84       	ldd	r2, Z+9	; 0x09
			if(values.left_button == previous_button){
     4fc:	45 2d       	mov	r20, r5
     4fe:	50 e0       	ldi	r21, 0x00	; 0
     500:	24 17       	cp	r18, r20
     502:	35 07       	cpc	r19, r21
     504:	51 f0       	breq	.+20     	; 0x51a <main+0xae>
				values.left_button = 0;
			}
			else{
				previous_button = 0;
			}
			if (values.left_button == 1) {
     506:	21 30       	cpi	r18, 0x01	; 1
     508:	31 05       	cpc	r19, r1
     50a:	31 f4       	brne	.+12     	; 0x518 <main+0xac>
				previous_button = values.left_button;
				paused = FALSE;
     50c:	80 92 b2 03 	sts	0x03B2, r8
				message_sent = FALSE;
     510:	80 92 b1 03 	sts	0x03B1, r8
			}
			else{
				previous_button = 0;
			}
			if (values.left_button == 1) {
				previous_button = values.left_button;
     514:	57 2c       	mov	r5, r7
     516:	01 c0       	rjmp	.+2      	; 0x51a <main+0xae>
			slider = received->data[6];
			if(values.left_button == previous_button){
				values.left_button = 0;
			}
			else{
				previous_button = 0;
     518:	58 2c       	mov	r5, r8
			if (values.left_button == 1) {
				previous_button = values.left_button;
				paused = FALSE;
				message_sent = FALSE;
			}
			motor_control_set_velocity(x_axis.int_axis);
     51a:	64 d1       	rcall	.+712    	; 0x7e4 <motor_control_set_velocity>
			//printf("Motor control vel: %i\n", x_axis.int_axis);
			//_delay_ms(100);
			//printf("slider value: %d\n",slider);
			if(abs(slider-prev_slider)>6) pwm_set_angle(slider);
     51c:	82 2d       	mov	r24, r2
     51e:	90 e0       	ldi	r25, 0x00	; 0
     520:	ac 01       	movw	r20, r24
     522:	46 19       	sub	r20, r6
     524:	51 09       	sbc	r21, r1
     526:	9a 01       	movw	r18, r20
     528:	22 f4       	brpl	.+8      	; 0x532 <main+0xc6>
     52a:	22 27       	eor	r18, r18
     52c:	33 27       	eor	r19, r19
     52e:	24 1b       	sub	r18, r20
     530:	35 0b       	sbc	r19, r21
     532:	27 30       	cpi	r18, 0x07	; 7
     534:	31 05       	cpc	r19, r1
     536:	1c f0       	brlt	.+6      	; 0x53e <main+0xd2>
     538:	6f d2       	rcall	.+1246   	; 0xa18 <pwm_set_angle>
			prev_slider = slider;
     53a:	62 2c       	mov	r6, r2
     53c:	01 c0       	rjmp	.+2      	; 0x540 <main+0xd4>
     53e:	62 2c       	mov	r6, r2
		}
		
		
		
		if(score < 3 && !message_sent) {
     540:	80 91 b3 03 	lds	r24, 0x03B3
     544:	83 30       	cpi	r24, 0x03	; 3
     546:	c0 f4       	brcc	.+48     	; 0x578 <main+0x10c>
     548:	90 91 b1 03 	lds	r25, 0x03B1
     54c:	91 11       	cpse	r25, r1
     54e:	14 c0       	rjmp	.+40     	; 0x578 <main+0x10c>
			// Send number of hits
			send_message.ID = 3;
     550:	ba 82       	std	Y+2, r11	; 0x02
     552:	a9 82       	std	Y+1, r10	; 0x01
			send_message.length = 1;
     554:	7b 82       	std	Y+3, r7	; 0x03
			send_message.data[0]=score;
     556:	8c 83       	std	Y+4, r24	; 0x04
			//printf("ADC value: %d \n", get_ADC_value());
			uint8_t sent = can_send_message(&send_message);
     558:	ce 01       	movw	r24, r28
     55a:	01 96       	adiw	r24, 0x01	; 1
     55c:	ec de       	rcall	.-552    	; 0x336 <can_send_message>
     55e:	ef e3       	ldi	r30, 0x3F	; 63
     560:	fc e9       	ldi	r31, 0x9C	; 156
     562:	31 97       	sbiw	r30, 0x01	; 1
     564:	f1 f7       	brne	.-4      	; 0x562 <main+0xf6>
     566:	00 c0       	rjmp	.+0      	; 0x568 <main+0xfc>
     568:	00 00       	nop
			_delay_ms(10);
			if (sent == 1) {
     56a:	81 30       	cpi	r24, 0x01	; 1
     56c:	19 f4       	brne	.+6      	; 0x574 <main+0x108>
				message_sent = TRUE;
     56e:	70 92 b1 03 	sts	0x03B1, r7
     572:	02 c0       	rjmp	.+4      	; 0x578 <main+0x10c>
			}
			else{
				message_sent = FALSE;
     574:	80 92 b1 03 	sts	0x03B1, r8
		}
		
		
		//printf("Received data: id: %d len: %d\n",received->ID,received->length);
		//printf("left button: %d , right button: %d , joystick button: %d, direction: %s, x axis: %d, y axis: %d \n", values.right_button, values.right_button, values.joystick_button, stringFromDirection(dir), x_axis,y_axis);
		free(received);
     578:	c8 01       	movw	r24, r16
     57a:	29 d4       	rcall	.+2130   	; 0xdce <free>
		//Construct return data:
		if(score>=3 && !message_sent) {
     57c:	80 91 b3 03 	lds	r24, 0x03B3
     580:	83 30       	cpi	r24, 0x03	; 3
     582:	e0 f0       	brcs	.+56     	; 0x5bc <main+0x150>
     584:	90 91 b1 03 	lds	r25, 0x03B1
     588:	91 11       	cpse	r25, r1
     58a:	18 c0       	rjmp	.+48     	; 0x5bc <main+0x150>
			// Game lost, send message
			send_message.ID = 2;
     58c:	da 82       	std	Y+2, r13	; 0x02
     58e:	c9 82       	std	Y+1, r12	; 0x01
			send_message.length = 1;
     590:	7b 82       	std	Y+3, r7	; 0x03
			send_message.data[0]=score;
     592:	8c 83       	std	Y+4, r24	; 0x04
			//printf("ADC value: %d \n", get_ADC_value());
			//printf("HEre\n");
			uint8_t sent = can_send_message(&send_message);
     594:	ce 01       	movw	r24, r28
     596:	01 96       	adiw	r24, 0x01	; 1
     598:	ce de       	rcall	.-612    	; 0x336 <can_send_message>
     59a:	ef e3       	ldi	r30, 0x3F	; 63
     59c:	fc e9       	ldi	r31, 0x9C	; 156
     59e:	31 97       	sbiw	r30, 0x01	; 1
     5a0:	f1 f7       	brne	.-4      	; 0x59e <main+0x132>
     5a2:	00 c0       	rjmp	.+0      	; 0x5a4 <main+0x138>
     5a4:	00 00       	nop
			_delay_ms(10);
			if (sent == 1) {
     5a6:	81 30       	cpi	r24, 0x01	; 1
     5a8:	19 f4       	brne	.+6      	; 0x5b0 <main+0x144>
				message_sent = TRUE;
     5aa:	70 92 b1 03 	sts	0x03B1, r7
     5ae:	02 c0       	rjmp	.+4      	; 0x5b4 <main+0x148>
			}
			else{
				message_sent = FALSE;
     5b0:	80 92 b1 03 	sts	0x03B1, r8
			}
			score = 0;
     5b4:	80 92 b3 03 	sts	0x03B3, r8
			paused = TRUE;
     5b8:	70 92 b2 03 	sts	0x03B2, r7
     5bc:	ff ef       	ldi	r31, 0xFF	; 255
     5be:	20 e7       	ldi	r18, 0x70	; 112
     5c0:	82 e0       	ldi	r24, 0x02	; 2
     5c2:	f1 50       	subi	r31, 0x01	; 1
     5c4:	20 40       	sbci	r18, 0x00	; 0
     5c6:	80 40       	sbci	r24, 0x00	; 0
     5c8:	e1 f7       	brne	.-8      	; 0x5c2 <main+0x156>
     5ca:	00 c0       	rjmp	.+0      	; 0x5cc <main+0x160>
     5cc:	00 00       	nop
     5ce:	6b cf       	rjmp	.-298    	; 0x4a6 <main+0x3a>

000005d0 <mcp_2515_read>:
		printf("NOT in LOOPBACK mode\n");
		return 1;
	}
	printf("Loopback enabled\n");
	return 0;
}
     5d0:	cf 93       	push	r28
     5d2:	c8 2f       	mov	r28, r24
     5d4:	6e d2       	rcall	.+1244   	; 0xab2 <spi_enable>
     5d6:	83 e0       	ldi	r24, 0x03	; 3
     5d8:	61 d2       	rcall	.+1218   	; 0xa9c <spi_send>
     5da:	8c 2f       	mov	r24, r28
     5dc:	5f d2       	rcall	.+1214   	; 0xa9c <spi_send>
     5de:	63 d2       	rcall	.+1222   	; 0xaa6 <spi_read>
     5e0:	c8 2f       	mov	r28, r24
     5e2:	6a d2       	rcall	.+1236   	; 0xab8 <spi_disable>
     5e4:	8c 2f       	mov	r24, r28
     5e6:	cf 91       	pop	r28
     5e8:	08 95       	ret

000005ea <mcp_2515_write>:
     5ea:	cf 93       	push	r28
     5ec:	df 93       	push	r29
     5ee:	d8 2f       	mov	r29, r24
     5f0:	c6 2f       	mov	r28, r22
     5f2:	5f d2       	rcall	.+1214   	; 0xab2 <spi_enable>
     5f4:	82 e0       	ldi	r24, 0x02	; 2
     5f6:	52 d2       	rcall	.+1188   	; 0xa9c <spi_send>
     5f8:	8d 2f       	mov	r24, r29
     5fa:	50 d2       	rcall	.+1184   	; 0xa9c <spi_send>
     5fc:	8c 2f       	mov	r24, r28
     5fe:	4e d2       	rcall	.+1180   	; 0xa9c <spi_send>
     600:	5b d2       	rcall	.+1206   	; 0xab8 <spi_disable>
     602:	df 91       	pop	r29
     604:	cf 91       	pop	r28
     606:	08 95       	ret

00000608 <mcp_2515_request_to_send>:
     608:	cf 93       	push	r28
     60a:	c8 2f       	mov	r28, r24
     60c:	52 d2       	rcall	.+1188   	; 0xab2 <spi_enable>
     60e:	8c 2f       	mov	r24, r28
     610:	45 d2       	rcall	.+1162   	; 0xa9c <spi_send>
     612:	52 d2       	rcall	.+1188   	; 0xab8 <spi_disable>
     614:	cf 91       	pop	r28
     616:	08 95       	ret

00000618 <mcp_2515_bit_modify>:
     618:	1f 93       	push	r17
     61a:	cf 93       	push	r28
     61c:	df 93       	push	r29
     61e:	18 2f       	mov	r17, r24
     620:	d6 2f       	mov	r29, r22
     622:	c4 2f       	mov	r28, r20
     624:	46 d2       	rcall	.+1164   	; 0xab2 <spi_enable>
     626:	85 e0       	ldi	r24, 0x05	; 5
     628:	39 d2       	rcall	.+1138   	; 0xa9c <spi_send>
     62a:	81 2f       	mov	r24, r17
     62c:	37 d2       	rcall	.+1134   	; 0xa9c <spi_send>
     62e:	8d 2f       	mov	r24, r29
     630:	35 d2       	rcall	.+1130   	; 0xa9c <spi_send>
     632:	8c 2f       	mov	r24, r28
     634:	33 d2       	rcall	.+1126   	; 0xa9c <spi_send>
     636:	40 d2       	rcall	.+1152   	; 0xab8 <spi_disable>
     638:	df 91       	pop	r29
     63a:	cf 91       	pop	r28
     63c:	1f 91       	pop	r17
     63e:	08 95       	ret

00000640 <mcp_2515_enable_normal_operation>:

uint8_t mcp_2515_enable_normal_operation()
{
     640:	cf 93       	push	r28
     642:	df 93       	push	r29
     644:	1f 92       	push	r1
     646:	cd b7       	in	r28, 0x3d	; 61
     648:	de b7       	in	r29, 0x3e	; 62
	// Enable normal operation in the CANCTRL-register
	mcp_2515_bit_modify(MCP_CANCTRL,MODE_MASK,MODE_NORMAL);
     64a:	40 e0       	ldi	r20, 0x00	; 0
     64c:	60 ee       	ldi	r22, 0xE0	; 224
     64e:	8f e0       	ldi	r24, 0x0F	; 15
     650:	e3 df       	rcall	.-58     	; 0x618 <mcp_2515_bit_modify>
	// Check if normal mode is enabled
	volatile uint8_t value = mcp_2515_read(MCP_CANSTAT);
     652:	8e e0       	ldi	r24, 0x0E	; 14
     654:	bd df       	rcall	.-134    	; 0x5d0 <mcp_2515_read>
     656:	89 83       	std	Y+1, r24	; 0x01
	if ((value & MODE_MASK) != MODE_NORMAL)
     658:	89 81       	ldd	r24, Y+1	; 0x01
     65a:	80 7e       	andi	r24, 0xE0	; 224
     65c:	29 f4       	brne	.+10     	; 0x668 <mcp_2515_enable_normal_operation+0x28>
	{
		return 1;
	}
	printf("MCP2515 in normal mode\n");
     65e:	85 eb       	ldi	r24, 0xB5	; 181
     660:	92 e0       	ldi	r25, 0x02	; 2
     662:	9f d4       	rcall	.+2366   	; 0xfa2 <puts>
	return 0;
     664:	80 e0       	ldi	r24, 0x00	; 0
     666:	01 c0       	rjmp	.+2      	; 0x66a <mcp_2515_enable_normal_operation+0x2a>
	mcp_2515_bit_modify(MCP_CANCTRL,MODE_MASK,MODE_NORMAL);
	// Check if normal mode is enabled
	volatile uint8_t value = mcp_2515_read(MCP_CANSTAT);
	if ((value & MODE_MASK) != MODE_NORMAL)
	{
		return 1;
     668:	81 e0       	ldi	r24, 0x01	; 1
	}
	printf("MCP2515 in normal mode\n");
	return 0;
}
     66a:	0f 90       	pop	r0
     66c:	df 91       	pop	r29
     66e:	cf 91       	pop	r28
     670:	08 95       	ret

00000672 <mcp_2515_reset>:
	spi_disable();
}

void mcp_2515_reset(){
	// Enable slave
	spi_enable();
     672:	1f d2       	rcall	.+1086   	; 0xab2 <spi_enable>
	
	// Send reset-command
	spi_send(MCP_RESET);
     674:	80 ec       	ldi	r24, 0xC0	; 192
     676:	12 d2       	rcall	.+1060   	; 0xa9c <spi_send>
	
	// Disable slave
	spi_disable();
     678:	1f c2       	rjmp	.+1086   	; 0xab8 <spi_disable>
     67a:	08 95       	ret

0000067c <mcp_2515_init>:

#include "MCP2515.h"
#include "spi.h"
#include "USART.h"

uint8_t mcp_2515_init(){
     67c:	cf 93       	push	r28
     67e:	df 93       	push	r29
     680:	1f 92       	push	r1
     682:	cd b7       	in	r28, 0x3d	; 61
     684:	de b7       	in	r29, 0x3e	; 62
	volatile uint8_t value;
	
	spi_init();
     686:	01 d2       	rcall	.+1026   	; 0xa8a <spi_init>
	mcp_2515_reset();
     688:	f4 df       	rcall	.-24     	; 0x672 <mcp_2515_reset>
	
	//Self-test
	printf("Read mcp2515\n");
     68a:	8c ec       	ldi	r24, 0xCC	; 204
     68c:	92 e0       	ldi	r25, 0x02	; 2
     68e:	89 d4       	rcall	.+2322   	; 0xfa2 <puts>
	value = mcp_2515_read(MCP_CANSTAT);
     690:	8e e0       	ldi	r24, 0x0E	; 14
     692:	9e df       	rcall	.-196    	; 0x5d0 <mcp_2515_read>
     694:	89 83       	std	Y+1, r24	; 0x01
	if ((value & MODE_MASK) != MODE_CONFIG)
     696:	89 81       	ldd	r24, Y+1	; 0x01
     698:	80 7e       	andi	r24, 0xE0	; 224
     69a:	80 38       	cpi	r24, 0x80	; 128
     69c:	29 f0       	breq	.+10     	; 0x6a8 <mcp_2515_init+0x2c>
	{
		printf("MCP2515 is NOT in configuration mode after reset!\n");
     69e:	89 ed       	ldi	r24, 0xD9	; 217
     6a0:	92 e0       	ldi	r25, 0x02	; 2
     6a2:	7f d4       	rcall	.+2302   	; 0xfa2 <puts>
		return 1;
     6a4:	81 e0       	ldi	r24, 0x01	; 1
     6a6:	0d c0       	rjmp	.+26     	; 0x6c2 <mcp_2515_init+0x46>
	}
	printf("MCP2515 mode after init: %d\n", value);
     6a8:	89 81       	ldd	r24, Y+1	; 0x01
     6aa:	1f 92       	push	r1
     6ac:	8f 93       	push	r24
     6ae:	8b e0       	ldi	r24, 0x0B	; 11
     6b0:	93 e0       	ldi	r25, 0x03	; 3
     6b2:	9f 93       	push	r25
     6b4:	8f 93       	push	r24
     6b6:	64 d4       	rcall	.+2248   	; 0xf80 <printf>
	
	
	return 0;
     6b8:	0f 90       	pop	r0
     6ba:	0f 90       	pop	r0
     6bc:	0f 90       	pop	r0
     6be:	0f 90       	pop	r0
     6c0:	80 e0       	ldi	r24, 0x00	; 0
}
     6c2:	0f 90       	pop	r0
     6c4:	df 91       	pop	r29
     6c6:	cf 91       	pop	r28
     6c8:	08 95       	ret

000006ca <motor_control_init_clock>:
	error_sum += dt*error;
	
	output = kp*error + ki*error_sum;
	motor_control_set_velocity(output);
		
}
     6ca:	84 ec       	ldi	r24, 0xC4	; 196
     6cc:	99 e0       	ldi	r25, 0x09	; 9
     6ce:	90 93 89 00 	sts	0x0089, r25
     6d2:	80 93 88 00 	sts	0x0088, r24
     6d6:	e0 e8       	ldi	r30, 0x80	; 128
     6d8:	f0 e0       	ldi	r31, 0x00	; 0
     6da:	80 81       	ld	r24, Z
     6dc:	80 64       	ori	r24, 0x40	; 64
     6de:	80 83       	st	Z, r24
     6e0:	8c e0       	ldi	r24, 0x0C	; 12
     6e2:	80 93 81 00 	sts	0x0081, r24
     6e6:	ef e6       	ldi	r30, 0x6F	; 111
     6e8:	f0 e0       	ldi	r31, 0x00	; 0
     6ea:	80 81       	ld	r24, Z
     6ec:	82 60       	ori	r24, 0x02	; 2
     6ee:	80 83       	st	Z, r24
     6f0:	08 95       	ret

000006f2 <set_motor_direction>:
     6f2:	82 30       	cpi	r24, 0x02	; 2
     6f4:	31 f4       	brne	.+12     	; 0x702 <set_motor_direction+0x10>
     6f6:	e2 e0       	ldi	r30, 0x02	; 2
     6f8:	f1 e0       	ldi	r31, 0x01	; 1
     6fa:	80 81       	ld	r24, Z
     6fc:	82 60       	ori	r24, 0x02	; 2
     6fe:	80 83       	st	Z, r24
     700:	08 95       	ret
     702:	81 30       	cpi	r24, 0x01	; 1
     704:	29 f4       	brne	.+10     	; 0x710 <set_motor_direction+0x1e>
     706:	e2 e0       	ldi	r30, 0x02	; 2
     708:	f1 e0       	ldi	r31, 0x01	; 1
     70a:	80 81       	ld	r24, Z
     70c:	8d 7f       	andi	r24, 0xFD	; 253
     70e:	80 83       	st	Z, r24
     710:	08 95       	ret

00000712 <enable_motor>:
     712:	88 23       	and	r24, r24
     714:	49 f0       	breq	.+18     	; 0x728 <enable_motor+0x16>
     716:	e2 e0       	ldi	r30, 0x02	; 2
     718:	f1 e0       	ldi	r31, 0x01	; 1
     71a:	80 81       	ld	r24, Z
     71c:	80 61       	ori	r24, 0x10	; 16
     71e:	80 83       	st	Z, r24
     720:	88 e2       	ldi	r24, 0x28	; 40
     722:	93 e0       	ldi	r25, 0x03	; 3
     724:	3e c4       	rjmp	.+2172   	; 0xfa2 <puts>
     726:	08 95       	ret
     728:	86 e3       	ldi	r24, 0x36	; 54
     72a:	93 e0       	ldi	r25, 0x03	; 3
     72c:	3a d4       	rcall	.+2164   	; 0xfa2 <puts>
     72e:	e2 e0       	ldi	r30, 0x02	; 2
     730:	f1 e0       	ldi	r31, 0x01	; 1
     732:	80 81       	ld	r24, Z
     734:	8f 7e       	andi	r24, 0xEF	; 239
     736:	80 83       	st	Z, r24
     738:	08 95       	ret

0000073a <enable_encoder>:
     73a:	88 23       	and	r24, r24
     73c:	31 f0       	breq	.+12     	; 0x74a <enable_encoder+0x10>
     73e:	e2 e0       	ldi	r30, 0x02	; 2
     740:	f1 e0       	ldi	r31, 0x01	; 1
     742:	80 81       	ld	r24, Z
     744:	8f 7d       	andi	r24, 0xDF	; 223
     746:	80 83       	st	Z, r24
     748:	08 95       	ret
     74a:	e2 e0       	ldi	r30, 0x02	; 2
     74c:	f1 e0       	ldi	r31, 0x01	; 1
     74e:	80 81       	ld	r24, Z
     750:	80 62       	ori	r24, 0x20	; 32
     752:	80 83       	st	Z, r24
     754:	08 95       	ret

00000756 <read_encoder>:
     756:	cf 93       	push	r28
     758:	df 93       	push	r29
     75a:	81 e0       	ldi	r24, 0x01	; 1
     75c:	ee df       	rcall	.-36     	; 0x73a <enable_encoder>
     75e:	e2 e0       	ldi	r30, 0x02	; 2
     760:	f1 e0       	ldi	r31, 0x01	; 1
     762:	80 81       	ld	r24, Z
     764:	87 7f       	andi	r24, 0xF7	; 247
     766:	80 83       	st	Z, r24
     768:	8a e6       	ldi	r24, 0x6A	; 106
     76a:	8a 95       	dec	r24
     76c:	f1 f7       	brne	.-4      	; 0x76a <read_encoder+0x14>
     76e:	00 c0       	rjmp	.+0      	; 0x770 <read_encoder+0x1a>
     770:	c0 91 06 01 	lds	r28, 0x0106
     774:	80 81       	ld	r24, Z
     776:	88 60       	ori	r24, 0x08	; 8
     778:	80 83       	st	Z, r24
     77a:	8a e6       	ldi	r24, 0x6A	; 106
     77c:	8a 95       	dec	r24
     77e:	f1 f7       	brne	.-4      	; 0x77c <read_encoder+0x26>
     780:	00 c0       	rjmp	.+0      	; 0x782 <read_encoder+0x2c>
     782:	d0 91 06 01 	lds	r29, 0x0106
     786:	80 e0       	ldi	r24, 0x00	; 0
     788:	d8 df       	rcall	.-80     	; 0x73a <enable_encoder>
     78a:	8d 2f       	mov	r24, r29
     78c:	90 e0       	ldi	r25, 0x00	; 0
     78e:	9c 2b       	or	r25, r28
     790:	df 91       	pop	r29
     792:	cf 91       	pop	r28
     794:	08 95       	ret

00000796 <encoder_reset>:
     796:	e2 e0       	ldi	r30, 0x02	; 2
     798:	f1 e0       	ldi	r31, 0x01	; 1
     79a:	80 81       	ld	r24, Z
     79c:	8f 7b       	andi	r24, 0xBF	; 191
     79e:	80 83       	st	Z, r24
     7a0:	8a e6       	ldi	r24, 0x6A	; 106
     7a2:	8a 95       	dec	r24
     7a4:	f1 f7       	brne	.-4      	; 0x7a2 <encoder_reset+0xc>
     7a6:	00 c0       	rjmp	.+0      	; 0x7a8 <encoder_reset+0x12>
     7a8:	80 81       	ld	r24, Z
     7aa:	80 64       	ori	r24, 0x40	; 64
     7ac:	80 83       	st	Z, r24
     7ae:	08 95       	ret

000007b0 <motor_control_set_playing_flag>:
     7b0:	88 23       	and	r24, r24
     7b2:	39 f0       	breq	.+14     	; 0x7c2 <motor_control_set_playing_flag+0x12>
     7b4:	81 e0       	ldi	r24, 0x01	; 1
     7b6:	90 e0       	ldi	r25, 0x00	; 0
     7b8:	90 93 b5 03 	sts	0x03B5, r25
     7bc:	80 93 b4 03 	sts	0x03B4, r24
     7c0:	08 95       	ret
     7c2:	10 92 b5 03 	sts	0x03B5, r1
     7c6:	10 92 b4 03 	sts	0x03B4, r1
     7ca:	08 95       	ret

000007cc <saturate>:
     7cc:	83 38       	cpi	r24, 0x83	; 131
     7ce:	2f ef       	ldi	r18, 0xFF	; 255
     7d0:	92 07       	cpc	r25, r18
     7d2:	14 f4       	brge	.+4      	; 0x7d8 <saturate+0xc>
     7d4:	83 e8       	ldi	r24, 0x83	; 131
     7d6:	9f ef       	ldi	r25, 0xFF	; 255
     7d8:	8e 37       	cpi	r24, 0x7E	; 126
     7da:	91 05       	cpc	r25, r1
     7dc:	14 f0       	brlt	.+4      	; 0x7e2 <saturate+0x16>
     7de:	8d e7       	ldi	r24, 0x7D	; 125
     7e0:	90 e0       	ldi	r25, 0x00	; 0
     7e2:	08 95       	ret

000007e4 <motor_control_set_velocity>:
     7e4:	cf 93       	push	r28
     7e6:	df 93       	push	r29
     7e8:	ec 01       	movw	r28, r24
     7ea:	b5 df       	rcall	.-150    	; 0x756 <read_encoder>
     7ec:	9c 01       	movw	r18, r24
     7ee:	90 93 c5 03 	sts	0x03C5, r25
     7f2:	80 93 c4 03 	sts	0x03C4, r24
     7f6:	80 91 be 03 	lds	r24, 0x03BE
     7fa:	90 91 bf 03 	lds	r25, 0x03BF
     7fe:	82 17       	cp	r24, r18
     800:	93 07       	cpc	r25, r19
     802:	18 f0       	brcs	.+6      	; 0x80a <motor_control_set_velocity+0x26>
     804:	1c 16       	cp	r1, r28
     806:	1d 06       	cpc	r1, r29
     808:	14 f0       	brlt	.+4      	; 0x80e <motor_control_set_velocity+0x2a>
     80a:	dd 23       	and	r29, r29
     80c:	a4 f4       	brge	.+40     	; 0x836 <motor_control_set_velocity+0x52>
     80e:	ce 01       	movw	r24, r28
     810:	dd df       	rcall	.-70     	; 0x7cc <saturate>
     812:	ec 01       	movw	r28, r24
     814:	dd 23       	and	r29, r29
     816:	24 f4       	brge	.+8      	; 0x820 <motor_control_set_velocity+0x3c>
     818:	88 27       	eor	r24, r24
     81a:	99 27       	eor	r25, r25
     81c:	8c 1b       	sub	r24, r28
     81e:	9d 0b       	sbc	r25, r29
     820:	88 0f       	add	r24, r24
     822:	c1 dd       	rcall	.-1150   	; 0x3a6 <send_DAC_data>
     824:	1c 16       	cp	r1, r28
     826:	1d 06       	cpc	r1, r29
     828:	1c f4       	brge	.+6      	; 0x830 <motor_control_set_velocity+0x4c>
     82a:	82 e0       	ldi	r24, 0x02	; 2
     82c:	62 df       	rcall	.-316    	; 0x6f2 <set_motor_direction>
     82e:	05 c0       	rjmp	.+10     	; 0x83a <motor_control_set_velocity+0x56>
     830:	81 e0       	ldi	r24, 0x01	; 1
     832:	5f df       	rcall	.-322    	; 0x6f2 <set_motor_direction>
     834:	02 c0       	rjmp	.+4      	; 0x83a <motor_control_set_velocity+0x56>
     836:	80 e0       	ldi	r24, 0x00	; 0
     838:	b6 dd       	rcall	.-1172   	; 0x3a6 <send_DAC_data>
     83a:	df 91       	pop	r29
     83c:	cf 91       	pop	r28
     83e:	08 95       	ret

00000840 <motor_control_set_pid_gains>:
     840:	ef 92       	push	r14
     842:	ff 92       	push	r15
     844:	0f 93       	push	r16
     846:	1f 93       	push	r17
     848:	60 93 d3 03 	sts	0x03D3, r22
     84c:	70 93 d4 03 	sts	0x03D4, r23
     850:	80 93 d5 03 	sts	0x03D5, r24
     854:	90 93 d6 03 	sts	0x03D6, r25
     858:	20 93 ce 03 	sts	0x03CE, r18
     85c:	30 93 cf 03 	sts	0x03CF, r19
     860:	40 93 d0 03 	sts	0x03D0, r20
     864:	50 93 d1 03 	sts	0x03D1, r21
     868:	e0 92 c0 03 	sts	0x03C0, r14
     86c:	f0 92 c1 03 	sts	0x03C1, r15
     870:	00 93 c2 03 	sts	0x03C2, r16
     874:	10 93 c3 03 	sts	0x03C3, r17
     878:	1f 91       	pop	r17
     87a:	0f 91       	pop	r16
     87c:	ff 90       	pop	r15
     87e:	ef 90       	pop	r14
     880:	08 95       	ret

00000882 <find_encoder_max>:

unsigned int find_encoder_max()
{
	printf("In find encoder max");
     882:	80 e6       	ldi	r24, 0x60	; 96
     884:	93 e0       	ldi	r25, 0x03	; 3
     886:	9f 93       	push	r25
     888:	8f 93       	push	r24
     88a:	7a d3       	rcall	.+1780   	; 0xf80 <printf>
	motor_control_set_velocity(50);
     88c:	82 e3       	ldi	r24, 0x32	; 50
     88e:	90 e0       	ldi	r25, 0x00	; 0
     890:	a9 df       	rcall	.-174    	; 0x7e4 <motor_control_set_velocity>
     892:	2f ef       	ldi	r18, 0xFF	; 255
     894:	3d e3       	ldi	r19, 0x3D	; 61
     896:	89 e4       	ldi	r24, 0x49	; 73
     898:	21 50       	subi	r18, 0x01	; 1
     89a:	30 40       	sbci	r19, 0x00	; 0
     89c:	80 40       	sbci	r24, 0x00	; 0
     89e:	e1 f7       	brne	.-8      	; 0x898 <find_encoder_max+0x16>
     8a0:	00 c0       	rjmp	.+0      	; 0x8a2 <find_encoder_max+0x20>
     8a2:	00 00       	nop
	_delay_ms(1500);
	motor_control_set_velocity(0);
     8a4:	80 e0       	ldi	r24, 0x00	; 0
     8a6:	90 e0       	ldi	r25, 0x00	; 0
     8a8:	9d df       	rcall	.-198    	; 0x7e4 <motor_control_set_velocity>
     8aa:	9f ef       	ldi	r25, 0xFF	; 255
     8ac:	23 ec       	ldi	r18, 0xC3	; 195
     8ae:	39 e0       	ldi	r19, 0x09	; 9
     8b0:	91 50       	subi	r25, 0x01	; 1
     8b2:	20 40       	sbci	r18, 0x00	; 0
     8b4:	30 40       	sbci	r19, 0x00	; 0
     8b6:	e1 f7       	brne	.-8      	; 0x8b0 <find_encoder_max+0x2e>
     8b8:	00 c0       	rjmp	.+0      	; 0x8ba <find_encoder_max+0x38>
     8ba:	00 00       	nop
	_delay_ms(200);
	printf("Encoder value: %d\n",read_encoder());
     8bc:	4c df       	rcall	.-360    	; 0x756 <read_encoder>
     8be:	9f 93       	push	r25
     8c0:	8f 93       	push	r24
     8c2:	84 e7       	ldi	r24, 0x74	; 116
     8c4:	93 e0       	ldi	r25, 0x03	; 3
     8c6:	9f 93       	push	r25
     8c8:	8f 93       	push	r24
     8ca:	5a d3       	rcall	.+1716   	; 0xf80 <printf>
	encoder_reset();
     8cc:	64 df       	rcall	.-312    	; 0x796 <encoder_reset>
	motor_control_set_velocity(-50);
     8ce:	8e ec       	ldi	r24, 0xCE	; 206
     8d0:	9f ef       	ldi	r25, 0xFF	; 255
     8d2:	88 df       	rcall	.-240    	; 0x7e4 <motor_control_set_velocity>
     8d4:	8f ef       	ldi	r24, 0xFF	; 255
     8d6:	9d e3       	ldi	r25, 0x3D	; 61
     8d8:	29 e4       	ldi	r18, 0x49	; 73
     8da:	81 50       	subi	r24, 0x01	; 1
     8dc:	90 40       	sbci	r25, 0x00	; 0
     8de:	20 40       	sbci	r18, 0x00	; 0
     8e0:	e1 f7       	brne	.-8      	; 0x8da <find_encoder_max+0x58>
     8e2:	00 c0       	rjmp	.+0      	; 0x8e4 <find_encoder_max+0x62>
     8e4:	00 00       	nop
	_delay_ms(1500);
	motor_control_set_velocity(0);
     8e6:	80 e0       	ldi	r24, 0x00	; 0
     8e8:	90 e0       	ldi	r25, 0x00	; 0
     8ea:	7c df       	rcall	.-264    	; 0x7e4 <motor_control_set_velocity>
     8ec:	3f ef       	ldi	r19, 0xFF	; 255
     8ee:	81 ee       	ldi	r24, 0xE1	; 225
     8f0:	94 e0       	ldi	r25, 0x04	; 4
     8f2:	31 50       	subi	r19, 0x01	; 1
     8f4:	80 40       	sbci	r24, 0x00	; 0
     8f6:	90 40       	sbci	r25, 0x00	; 0
     8f8:	e1 f7       	brne	.-8      	; 0x8f2 <find_encoder_max+0x70>
     8fa:	00 c0       	rjmp	.+0      	; 0x8fc <find_encoder_max+0x7a>
     8fc:	00 00       	nop
	_delay_ms(100);
	printf("\tEncoder value2: %d\n",read_encoder());
     8fe:	2b df       	rcall	.-426    	; 0x756 <read_encoder>
     900:	9f 93       	push	r25
     902:	8f 93       	push	r24
     904:	87 e8       	ldi	r24, 0x87	; 135
     906:	93 e0       	ldi	r25, 0x03	; 3
     908:	9f 93       	push	r25
     90a:	8f 93       	push	r24
     90c:	39 d3       	rcall	.+1650   	; 0xf80 <printf>
	return read_encoder();
     90e:	23 df       	rcall	.-442    	; 0x756 <read_encoder>
     910:	2d b7       	in	r18, 0x3d	; 61
     912:	3e b7       	in	r19, 0x3e	; 62
     914:	26 5f       	subi	r18, 0xF6	; 246
     916:	3f 4f       	sbci	r19, 0xFF	; 255
     918:	0f b6       	in	r0, 0x3f	; 63
     91a:	f8 94       	cli
     91c:	3e bf       	out	0x3e, r19	; 62
     91e:	0f be       	out	0x3f, r0	; 63
     920:	2d bf       	out	0x3d, r18	; 61
     922:	08 95       	ret

00000924 <motor_control_init>:
float kp;
float kd;
float ki;

uint8_t motor_control_init(){
	set_bit(DDRH, RST);
     924:	e1 e0       	ldi	r30, 0x01	; 1
     926:	f1 e0       	ldi	r31, 0x01	; 1
     928:	80 81       	ld	r24, Z
     92a:	80 64       	ori	r24, 0x40	; 64
     92c:	80 83       	st	Z, r24
	set_bit(DDRH, OE);
     92e:	80 81       	ld	r24, Z
     930:	80 62       	ori	r24, 0x20	; 32
     932:	80 83       	st	Z, r24
	set_bit(DDRH, EN);
     934:	80 81       	ld	r24, Z
     936:	80 61       	ori	r24, 0x10	; 16
     938:	80 83       	st	Z, r24
	set_bit(DDRH, DIR);
     93a:	80 81       	ld	r24, Z
     93c:	82 60       	ori	r24, 0x02	; 2
     93e:	80 83       	st	Z, r24
	set_bit(DDRH, SEL);
     940:	80 81       	ld	r24, Z
     942:	88 60       	ori	r24, 0x08	; 8
     944:	80 83       	st	Z, r24
	// Port K Digital input
	DDRK = 0x00;
     946:	10 92 07 01 	sts	0x0107, r1
	//input_end_motor = 100;
	//output_start_motor = 0;
	//output_end_motor = 255;
	//input_range_motor = input_end_motor-input_start_motor;
	//output_range_motor = output_end_motor-output_start_motor;
	setup_DAC();
     94a:	27 dd       	rcall	.-1458   	; 0x39a <setup_DAC>

	enable_encoder(1);
     94c:	81 e0       	ldi	r24, 0x01	; 1
     94e:	f5 de       	rcall	.-534    	; 0x73a <enable_encoder>
	encoder_reset();
     950:	22 df       	rcall	.-444    	; 0x796 <encoder_reset>
	}
}
//
void motor_control_set_speed(uint8_t value){
	//printf("sending dac data: %d\n",value);
	send_DAC_data(value);
     952:	80 e0       	ldi	r24, 0x00	; 0
     954:	28 dd       	rcall	.-1456   	; 0x3a6 <send_DAC_data>
	setup_DAC();

	enable_encoder(1);
	encoder_reset();
	motor_control_set_speed(0);
	enable_motor(1);
     956:	81 e0       	ldi	r24, 0x01	; 1
     958:	dc de       	rcall	.-584    	; 0x712 <enable_motor>
	encoder_max = find_encoder_max();
     95a:	93 df       	rcall	.-218    	; 0x882 <find_encoder_max>
     95c:	80 93 be 03 	sts	0x03BE, r24
     960:	90 93 bf 03 	sts	0x03BF, r25
	printf("Encoder max is : %d",encoder_max);
     964:	9f 93       	push	r25
     966:	8f 93       	push	r24
     968:	8c e9       	ldi	r24, 0x9C	; 156
     96a:	93 e0       	ldi	r25, 0x03	; 3
     96c:	9f 93       	push	r25
     96e:	8f 93       	push	r24
     970:	07 d3       	rcall	.+1550   	; 0xf80 <printf>
	clock_seconds = 0;
     972:	10 92 cb 03 	sts	0x03CB, r1
     976:	10 92 ca 03 	sts	0x03CA, r1
	counter = 0;
     97a:	10 92 d2 03 	sts	0x03D2, r1
	}
}

void motor_control_set_reference_pos(int pos)
{
	reference_value = -pos + 100;
     97e:	84 e6       	ldi	r24, 0x64	; 100
     980:	90 e0       	ldi	r25, 0x00	; 0
     982:	90 93 cd 03 	sts	0x03CD, r25
     986:	80 93 cc 03 	sts	0x03CC, r24
	encoder_max = find_encoder_max();
	printf("Encoder max is : %d",encoder_max);
	clock_seconds = 0;
	counter = 0;
	motor_control_set_reference_pos(0);
	error_sum = 0;
     98a:	10 92 c8 03 	sts	0x03C8, r1
     98e:	10 92 c7 03 	sts	0x03C7, r1
	return 0;
     992:	0f 90       	pop	r0
     994:	0f 90       	pop	r0
     996:	0f 90       	pop	r0
     998:	0f 90       	pop	r0
}
     99a:	80 e0       	ldi	r24, 0x00	; 0
     99c:	08 95       	ret

0000099e <pwm_init>:
unsigned int input_end;
unsigned int output_start;
unsigned int output_end;
uint8_t pwm_init(){
	//Mode 14
	TCCR3A |= (1 << WGM31)|(1 << COM3A1);
     99e:	e0 e9       	ldi	r30, 0x90	; 144
     9a0:	f0 e0       	ldi	r31, 0x00	; 0
     9a2:	80 81       	ld	r24, Z
     9a4:	82 68       	ori	r24, 0x82	; 130
     9a6:	80 83       	st	Z, r24
	TCCR3A &= ~(1 << WGM30)|(1 << COM3A0);
     9a8:	80 81       	ld	r24, Z
     9aa:	8e 7f       	andi	r24, 0xFE	; 254
     9ac:	80 83       	st	Z, r24
	TCCR3B |= (1 << WGM32)|(1 << WGM33)|(1 << CS31)|(1 << CS30);
     9ae:	e1 e9       	ldi	r30, 0x91	; 145
     9b0:	f0 e0       	ldi	r31, 0x00	; 0
     9b2:	80 81       	ld	r24, Z
     9b4:	8b 61       	ori	r24, 0x1B	; 27
     9b6:	80 83       	st	Z, r24
	TCCR3B &= ~(1 << CS32);
     9b8:	80 81       	ld	r24, Z
     9ba:	8b 7f       	andi	r24, 0xFB	; 251
     9bc:	80 83       	st	Z, r24
	
	
	
	ICR3 = 5000;
     9be:	88 e8       	ldi	r24, 0x88	; 136
     9c0:	93 e1       	ldi	r25, 0x13	; 19
     9c2:	90 93 97 00 	sts	0x0097, r25
     9c6:	80 93 96 00 	sts	0x0096, r24
	set_bit(DDRE,PE3);
     9ca:	6b 9a       	sbi	0x0d, 3	; 13
	OCR3A = 375;
     9cc:	87 e7       	ldi	r24, 0x77	; 119
     9ce:	91 e0       	ldi	r25, 0x01	; 1
     9d0:	90 93 99 00 	sts	0x0099, r25
     9d4:	80 93 98 00 	sts	0x0098, r24

	input_start = 0;
     9d8:	10 92 d8 03 	sts	0x03D8, r1
     9dc:	10 92 d7 03 	sts	0x03D7, r1
	input_end = 255;
     9e0:	2f ef       	ldi	r18, 0xFF	; 255
     9e2:	30 e0       	ldi	r19, 0x00	; 0
     9e4:	30 93 da 03 	sts	0x03DA, r19
     9e8:	20 93 d9 03 	sts	0x03D9, r18
	output_start = 250;
     9ec:	8a ef       	ldi	r24, 0xFA	; 250
     9ee:	90 e0       	ldi	r25, 0x00	; 0
     9f0:	90 93 de 03 	sts	0x03DE, r25
     9f4:	80 93 dd 03 	sts	0x03DD, r24
	output_end = 500;
     9f8:	44 ef       	ldi	r20, 0xF4	; 244
     9fa:	51 e0       	ldi	r21, 0x01	; 1
     9fc:	50 93 e2 03 	sts	0x03E2, r21
     a00:	40 93 e1 03 	sts	0x03E1, r20
	input_range = input_end-input_start;
     a04:	30 93 dc 03 	sts	0x03DC, r19
     a08:	20 93 db 03 	sts	0x03DB, r18
	output_range = output_end-output_start;
     a0c:	90 93 e0 03 	sts	0x03E0, r25
     a10:	80 93 df 03 	sts	0x03DF, r24
	return 0;

}
     a14:	80 e0       	ldi	r24, 0x00	; 0
     a16:	08 95       	ret

00000a18 <pwm_set_angle>:

uint8_t pwm_set_angle(int angle){
	int scaled_angle = abs(angle-255);
	if(angle >= input_start && angle <= input_end){
     a18:	20 91 d7 03 	lds	r18, 0x03D7
     a1c:	30 91 d8 03 	lds	r19, 0x03D8
     a20:	82 17       	cp	r24, r18
     a22:	93 07       	cpc	r25, r19
     a24:	70 f1       	brcs	.+92     	; 0xa82 <pwm_set_angle+0x6a>
     a26:	60 91 d9 03 	lds	r22, 0x03D9
     a2a:	70 91 da 03 	lds	r23, 0x03DA
     a2e:	68 17       	cp	r22, r24
     a30:	79 07       	cpc	r23, r25
     a32:	48 f1       	brcs	.+82     	; 0xa86 <pwm_set_angle+0x6e>
	return 0;

}

uint8_t pwm_set_angle(int angle){
	int scaled_angle = abs(angle-255);
     a34:	8f 5f       	subi	r24, 0xFF	; 255
     a36:	91 09       	sbc	r25, r1
     a38:	ac 01       	movw	r20, r24
     a3a:	99 23       	and	r25, r25
     a3c:	24 f4       	brge	.+8      	; 0xa46 <pwm_set_angle+0x2e>
     a3e:	44 27       	eor	r20, r20
     a40:	55 27       	eor	r21, r21
     a42:	48 1b       	sub	r20, r24
     a44:	59 0b       	sbc	r21, r25
	if(angle >= input_start && angle <= input_end){
		OCR3A = (scaled_angle-input_start)*output_range / input_range + output_start;
     a46:	42 1b       	sub	r20, r18
     a48:	53 0b       	sbc	r21, r19
     a4a:	20 91 df 03 	lds	r18, 0x03DF
     a4e:	30 91 e0 03 	lds	r19, 0x03E0
     a52:	42 9f       	mul	r20, r18
     a54:	c0 01       	movw	r24, r0
     a56:	43 9f       	mul	r20, r19
     a58:	90 0d       	add	r25, r0
     a5a:	52 9f       	mul	r21, r18
     a5c:	90 0d       	add	r25, r0
     a5e:	11 24       	eor	r1, r1
     a60:	60 91 db 03 	lds	r22, 0x03DB
     a64:	70 91 dc 03 	lds	r23, 0x03DC
     a68:	00 d1       	rcall	.+512    	; 0xc6a <__udivmodhi4>
     a6a:	80 91 dd 03 	lds	r24, 0x03DD
     a6e:	90 91 de 03 	lds	r25, 0x03DE
     a72:	68 0f       	add	r22, r24
     a74:	79 1f       	adc	r23, r25
     a76:	70 93 99 00 	sts	0x0099, r23
     a7a:	60 93 98 00 	sts	0x0098, r22
		return 0;
     a7e:	80 e0       	ldi	r24, 0x00	; 0
     a80:	08 95       	ret
	}
	
	return 1;
     a82:	81 e0       	ldi	r24, 0x01	; 1
     a84:	08 95       	ret
     a86:	81 e0       	ldi	r24, 0x01	; 1
}
     a88:	08 95       	ret

00000a8a <spi_init>:

void spi_init()
{
	/* Set MOSI and SCK output, all others input */
	// PB7 = !SS, PB2 = MOSI, PB3 = MISO, PB1 = SCK
	DDRB = (1<<PB7)|(1<<PB2)|(1<<PB1)|(1<<PB0);
     a8a:	87 e8       	ldi	r24, 0x87	; 135
     a8c:	84 b9       	out	0x04, r24	; 4
	// MISO as input
	clear_bit(DDRB,PB3);
     a8e:	23 98       	cbi	0x04, 3	; 4
	set_bit(PORTB,PB3);
     a90:	2b 9a       	sbi	0x05, 3	; 5
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0);
     a92:	81 e5       	ldi	r24, 0x51	; 81
     a94:	8c bd       	out	0x2c, r24	; 44
	// Read SPSR and SPDR to clear interrupt flag
	char c1 = SPSR;
     a96:	8d b5       	in	r24, 0x2d	; 45
	char c2 = SPDR;
     a98:	8e b5       	in	r24, 0x2e	; 46
     a9a:	08 95       	ret

00000a9c <spi_send>:
}
void spi_send(char cData)
{
	/* Start transmission */
	SPDR = cData;
     a9c:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)));
     a9e:	0d b4       	in	r0, 0x2d	; 45
     aa0:	07 fe       	sbrs	r0, 7
     aa2:	fd cf       	rjmp	.-6      	; 0xa9e <spi_send+0x2>
}
     aa4:	08 95       	ret

00000aa6 <spi_read>:

char spi_read() 
{

	SPDR = 0x00; // send dummy data
     aa6:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & (1<<SPIF))); // Wait until data is shifted into SPDR
     aa8:	0d b4       	in	r0, 0x2d	; 45
     aaa:	07 fe       	sbrs	r0, 7
     aac:	fd cf       	rjmp	.-6      	; 0xaa8 <spi_read+0x2>
	return SPDR;
     aae:	8e b5       	in	r24, 0x2e	; 46
}
     ab0:	08 95       	ret

00000ab2 <spi_enable>:

void spi_enable()
{
	clear_bit(PORTB,PB7);
     ab2:	2f 98       	cbi	0x05, 7	; 5
	clear_bit(PORTB,PB0);
     ab4:	28 98       	cbi	0x05, 0	; 5
     ab6:	08 95       	ret

00000ab8 <spi_disable>:
}

void spi_disable()
{
	set_bit(PORTB,PB7);
     ab8:	2f 9a       	sbi	0x05, 7	; 5
	set_bit(PORTB,PB0);
     aba:	28 9a       	sbi	0x05, 0	; 5
     abc:	08 95       	ret

00000abe <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     abe:	8c e0       	ldi	r24, 0x0C	; 12
     ac0:	80 93 b8 00 	sts	0x00B8, r24
     ac4:	8f ef       	ldi	r24, 0xFF	; 255
     ac6:	80 93 bb 00 	sts	0x00BB, r24
     aca:	84 e0       	ldi	r24, 0x04	; 4
     acc:	80 93 bc 00 	sts	0x00BC, r24
     ad0:	08 95       	ret

00000ad2 <TWI_Start_Transceiver_With_Data>:
     ad2:	ec eb       	ldi	r30, 0xBC	; 188
     ad4:	f0 e0       	ldi	r31, 0x00	; 0
     ad6:	20 81       	ld	r18, Z
     ad8:	20 fd       	sbrc	r18, 0
     ada:	fd cf       	rjmp	.-6      	; 0xad6 <TWI_Start_Transceiver_With_Data+0x4>
     adc:	60 93 b8 03 	sts	0x03B8, r22
     ae0:	fc 01       	movw	r30, r24
     ae2:	20 81       	ld	r18, Z
     ae4:	20 93 b9 03 	sts	0x03B9, r18
     ae8:	20 fd       	sbrc	r18, 0
     aea:	0c c0       	rjmp	.+24     	; 0xb04 <TWI_Start_Transceiver_With_Data+0x32>
     aec:	62 30       	cpi	r22, 0x02	; 2
     aee:	50 f0       	brcs	.+20     	; 0xb04 <TWI_Start_Transceiver_With_Data+0x32>
     af0:	dc 01       	movw	r26, r24
     af2:	11 96       	adiw	r26, 0x01	; 1
     af4:	ea eb       	ldi	r30, 0xBA	; 186
     af6:	f3 e0       	ldi	r31, 0x03	; 3
     af8:	81 e0       	ldi	r24, 0x01	; 1
     afa:	9d 91       	ld	r25, X+
     afc:	91 93       	st	Z+, r25
     afe:	8f 5f       	subi	r24, 0xFF	; 255
     b00:	86 13       	cpse	r24, r22
     b02:	fb cf       	rjmp	.-10     	; 0xafa <TWI_Start_Transceiver_With_Data+0x28>
     b04:	10 92 b7 03 	sts	0x03B7, r1
     b08:	88 ef       	ldi	r24, 0xF8	; 248
     b0a:	80 93 07 02 	sts	0x0207, r24
     b0e:	85 ea       	ldi	r24, 0xA5	; 165
     b10:	80 93 bc 00 	sts	0x00BC, r24
     b14:	08 95       	ret

00000b16 <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
//#pragma vector=TWI_vect
ISR(TWI_vect)
{
     b16:	1f 92       	push	r1
     b18:	0f 92       	push	r0
     b1a:	0f b6       	in	r0, 0x3f	; 63
     b1c:	0f 92       	push	r0
     b1e:	11 24       	eor	r1, r1
     b20:	0b b6       	in	r0, 0x3b	; 59
     b22:	0f 92       	push	r0
     b24:	2f 93       	push	r18
     b26:	3f 93       	push	r19
     b28:	8f 93       	push	r24
     b2a:	9f 93       	push	r25
     b2c:	af 93       	push	r26
     b2e:	bf 93       	push	r27
     b30:	ef 93       	push	r30
     b32:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     b34:	80 91 b9 00 	lds	r24, 0x00B9
     b38:	90 e0       	ldi	r25, 0x00	; 0
     b3a:	fc 01       	movw	r30, r24
     b3c:	38 97       	sbiw	r30, 0x08	; 8
     b3e:	e1 35       	cpi	r30, 0x51	; 81
     b40:	f1 05       	cpc	r31, r1
     b42:	08 f0       	brcs	.+2      	; 0xb46 <__vector_39+0x30>
     b44:	55 c0       	rjmp	.+170    	; 0xbf0 <__vector_39+0xda>
     b46:	ee 58       	subi	r30, 0x8E	; 142
     b48:	ff 4f       	sbci	r31, 0xFF	; 255
     b4a:	a3 c0       	rjmp	.+326    	; 0xc92 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     b4c:	10 92 b6 03 	sts	0x03B6, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     b50:	e0 91 b6 03 	lds	r30, 0x03B6
     b54:	80 91 b8 03 	lds	r24, 0x03B8
     b58:	e8 17       	cp	r30, r24
     b5a:	70 f4       	brcc	.+28     	; 0xb78 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     b5c:	81 e0       	ldi	r24, 0x01	; 1
     b5e:	8e 0f       	add	r24, r30
     b60:	80 93 b6 03 	sts	0x03B6, r24
     b64:	f0 e0       	ldi	r31, 0x00	; 0
     b66:	e7 54       	subi	r30, 0x47	; 71
     b68:	fc 4f       	sbci	r31, 0xFC	; 252
     b6a:	80 81       	ld	r24, Z
     b6c:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b70:	85 e8       	ldi	r24, 0x85	; 133
     b72:	80 93 bc 00 	sts	0x00BC, r24
     b76:	43 c0       	rjmp	.+134    	; 0xbfe <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     b78:	80 91 b7 03 	lds	r24, 0x03B7
     b7c:	81 60       	ori	r24, 0x01	; 1
     b7e:	80 93 b7 03 	sts	0x03B7, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b82:	84 e9       	ldi	r24, 0x94	; 148
     b84:	80 93 bc 00 	sts	0x00BC, r24
     b88:	3a c0       	rjmp	.+116    	; 0xbfe <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     b8a:	e0 91 b6 03 	lds	r30, 0x03B6
     b8e:	81 e0       	ldi	r24, 0x01	; 1
     b90:	8e 0f       	add	r24, r30
     b92:	80 93 b6 03 	sts	0x03B6, r24
     b96:	80 91 bb 00 	lds	r24, 0x00BB
     b9a:	f0 e0       	ldi	r31, 0x00	; 0
     b9c:	e7 54       	subi	r30, 0x47	; 71
     b9e:	fc 4f       	sbci	r31, 0xFC	; 252
     ba0:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     ba2:	20 91 b6 03 	lds	r18, 0x03B6
     ba6:	30 e0       	ldi	r19, 0x00	; 0
     ba8:	80 91 b8 03 	lds	r24, 0x03B8
     bac:	90 e0       	ldi	r25, 0x00	; 0
     bae:	01 97       	sbiw	r24, 0x01	; 1
     bb0:	28 17       	cp	r18, r24
     bb2:	39 07       	cpc	r19, r25
     bb4:	24 f4       	brge	.+8      	; 0xbbe <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     bb6:	85 ec       	ldi	r24, 0xC5	; 197
     bb8:	80 93 bc 00 	sts	0x00BC, r24
     bbc:	20 c0       	rjmp	.+64     	; 0xbfe <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     bbe:	85 e8       	ldi	r24, 0x85	; 133
     bc0:	80 93 bc 00 	sts	0x00BC, r24
     bc4:	1c c0       	rjmp	.+56     	; 0xbfe <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     bc6:	80 91 bb 00 	lds	r24, 0x00BB
     bca:	e0 91 b6 03 	lds	r30, 0x03B6
     bce:	f0 e0       	ldi	r31, 0x00	; 0
     bd0:	e7 54       	subi	r30, 0x47	; 71
     bd2:	fc 4f       	sbci	r31, 0xFC	; 252
     bd4:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     bd6:	80 91 b7 03 	lds	r24, 0x03B7
     bda:	81 60       	ori	r24, 0x01	; 1
     bdc:	80 93 b7 03 	sts	0x03B7, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     be0:	84 e9       	ldi	r24, 0x94	; 148
     be2:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     be6:	0b c0       	rjmp	.+22     	; 0xbfe <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     be8:	85 ea       	ldi	r24, 0xA5	; 165
     bea:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     bee:	07 c0       	rjmp	.+14     	; 0xbfe <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     bf0:	80 91 b9 00 	lds	r24, 0x00B9
     bf4:	80 93 07 02 	sts	0x0207, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     bf8:	84 e0       	ldi	r24, 0x04	; 4
     bfa:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     bfe:	ff 91       	pop	r31
     c00:	ef 91       	pop	r30
     c02:	bf 91       	pop	r27
     c04:	af 91       	pop	r26
     c06:	9f 91       	pop	r25
     c08:	8f 91       	pop	r24
     c0a:	3f 91       	pop	r19
     c0c:	2f 91       	pop	r18
     c0e:	0f 90       	pop	r0
     c10:	0b be       	out	0x3b, r0	; 59
     c12:	0f 90       	pop	r0
     c14:	0f be       	out	0x3f, r0	; 63
     c16:	0f 90       	pop	r0
     c18:	1f 90       	pop	r1
     c1a:	18 95       	reti

00000c1c <USART_Transmit>:
int USART_Transmit(char data, struct __file* dummy)
{
    //if(data == '\n') USART_Transmit('\r', dummy);
	// Sjekk om bit UDRE0 i register UCSR0A er satt
	// UDRE0 = usart data register empty
	while(!(UCSR0A & (1<<UDRE0)))
     c1c:	e0 ec       	ldi	r30, 0xC0	; 192
     c1e:	f0 e0       	ldi	r31, 0x00	; 0
     c20:	90 81       	ld	r25, Z
     c22:	95 ff       	sbrs	r25, 5
     c24:	fd cf       	rjmp	.-6      	; 0xc20 <USART_Transmit+0x4>
		;
	UDR0=data;
     c26:	80 93 c6 00 	sts	0x00C6, r24
    return 0;
}
     c2a:	80 e0       	ldi	r24, 0x00	; 0
     c2c:	90 e0       	ldi	r25, 0x00	; 0
     c2e:	08 95       	ret

00000c30 <USART_Recieve>:

int USART_Recieve(struct __file* dummy)
{
	// Sjekk om bit RXC0 i register UCSR0A
	while (!(UCSR0A & (1<<RXC0)))
     c30:	e0 ec       	ldi	r30, 0xC0	; 192
     c32:	f0 e0       	ldi	r31, 0x00	; 0
     c34:	80 81       	ld	r24, Z
     c36:	88 23       	and	r24, r24
     c38:	ec f7       	brge	.-6      	; 0xc34 <USART_Recieve+0x4>
		;
	return UDR0;
     c3a:	80 91 c6 00 	lds	r24, 0x00C6
}
     c3e:	90 e0       	ldi	r25, 0x00	; 0
     c40:	08 95       	ret

00000c42 <USART_Init>:


void USART_Init(unsigned int ubrr)
{
    
	UBRR0H =(unsigned char) (ubrr>>8); // Flytt ubrr 8 bits til hyre, lagre i register UBRR0H
     c42:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L =(unsigned char) (ubrr); // Lagre frste 8 bits i UBRR0L
     c46:	80 93 c4 00 	sts	0x00C4, r24
	// Enable mottaker og sender (sett bitt RXEN0 og TXEN0 =1)
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     c4a:	88 e1       	ldi	r24, 0x18	; 24
     c4c:	80 93 c1 00 	sts	0x00C1, r24
    // 8 data bits, 2 stop bits
	UCSR0C = (1<<USBS0)|(3<<UCSZ00);
     c50:	8e e0       	ldi	r24, 0x0E	; 14
     c52:	80 93 c2 00 	sts	0x00C2, r24
    
	//Breakpoint
    uart = fdevopen(&USART_Transmit,&USART_Recieve);
     c56:	68 e1       	ldi	r22, 0x18	; 24
     c58:	76 e0       	ldi	r23, 0x06	; 6
     c5a:	8e e0       	ldi	r24, 0x0E	; 14
     c5c:	96 e0       	ldi	r25, 0x06	; 6
     c5e:	46 d1       	rcall	.+652    	; 0xeec <fdevopen>
     c60:	90 93 e4 03 	sts	0x03E4, r25
     c64:	80 93 e3 03 	sts	0x03E3, r24
     c68:	08 95       	ret

00000c6a <__udivmodhi4>:
     c6a:	aa 1b       	sub	r26, r26
     c6c:	bb 1b       	sub	r27, r27
     c6e:	51 e1       	ldi	r21, 0x11	; 17
     c70:	07 c0       	rjmp	.+14     	; 0xc80 <__udivmodhi4_ep>

00000c72 <__udivmodhi4_loop>:
     c72:	aa 1f       	adc	r26, r26
     c74:	bb 1f       	adc	r27, r27
     c76:	a6 17       	cp	r26, r22
     c78:	b7 07       	cpc	r27, r23
     c7a:	10 f0       	brcs	.+4      	; 0xc80 <__udivmodhi4_ep>
     c7c:	a6 1b       	sub	r26, r22
     c7e:	b7 0b       	sbc	r27, r23

00000c80 <__udivmodhi4_ep>:
     c80:	88 1f       	adc	r24, r24
     c82:	99 1f       	adc	r25, r25
     c84:	5a 95       	dec	r21
     c86:	a9 f7       	brne	.-22     	; 0xc72 <__udivmodhi4_loop>
     c88:	80 95       	com	r24
     c8a:	90 95       	com	r25
     c8c:	bc 01       	movw	r22, r24
     c8e:	cd 01       	movw	r24, r26
     c90:	08 95       	ret

00000c92 <__tablejump2__>:
     c92:	ee 0f       	add	r30, r30
     c94:	ff 1f       	adc	r31, r31

00000c96 <__tablejump__>:
     c96:	05 90       	lpm	r0, Z+
     c98:	f4 91       	lpm	r31, Z
     c9a:	e0 2d       	mov	r30, r0
     c9c:	19 94       	eijmp

00000c9e <malloc>:
     c9e:	cf 93       	push	r28
     ca0:	df 93       	push	r29
     ca2:	82 30       	cpi	r24, 0x02	; 2
     ca4:	91 05       	cpc	r25, r1
     ca6:	10 f4       	brcc	.+4      	; 0xcac <malloc+0xe>
     ca8:	82 e0       	ldi	r24, 0x02	; 2
     caa:	90 e0       	ldi	r25, 0x00	; 0
     cac:	e0 91 e7 03 	lds	r30, 0x03E7
     cb0:	f0 91 e8 03 	lds	r31, 0x03E8
     cb4:	20 e0       	ldi	r18, 0x00	; 0
     cb6:	30 e0       	ldi	r19, 0x00	; 0
     cb8:	a0 e0       	ldi	r26, 0x00	; 0
     cba:	b0 e0       	ldi	r27, 0x00	; 0
     cbc:	30 97       	sbiw	r30, 0x00	; 0
     cbe:	39 f1       	breq	.+78     	; 0xd0e <malloc+0x70>
     cc0:	40 81       	ld	r20, Z
     cc2:	51 81       	ldd	r21, Z+1	; 0x01
     cc4:	48 17       	cp	r20, r24
     cc6:	59 07       	cpc	r21, r25
     cc8:	b8 f0       	brcs	.+46     	; 0xcf8 <malloc+0x5a>
     cca:	48 17       	cp	r20, r24
     ccc:	59 07       	cpc	r21, r25
     cce:	71 f4       	brne	.+28     	; 0xcec <malloc+0x4e>
     cd0:	82 81       	ldd	r24, Z+2	; 0x02
     cd2:	93 81       	ldd	r25, Z+3	; 0x03
     cd4:	10 97       	sbiw	r26, 0x00	; 0
     cd6:	29 f0       	breq	.+10     	; 0xce2 <malloc+0x44>
     cd8:	13 96       	adiw	r26, 0x03	; 3
     cda:	9c 93       	st	X, r25
     cdc:	8e 93       	st	-X, r24
     cde:	12 97       	sbiw	r26, 0x02	; 2
     ce0:	2c c0       	rjmp	.+88     	; 0xd3a <malloc+0x9c>
     ce2:	90 93 e8 03 	sts	0x03E8, r25
     ce6:	80 93 e7 03 	sts	0x03E7, r24
     cea:	27 c0       	rjmp	.+78     	; 0xd3a <malloc+0x9c>
     cec:	21 15       	cp	r18, r1
     cee:	31 05       	cpc	r19, r1
     cf0:	31 f0       	breq	.+12     	; 0xcfe <malloc+0x60>
     cf2:	42 17       	cp	r20, r18
     cf4:	53 07       	cpc	r21, r19
     cf6:	18 f0       	brcs	.+6      	; 0xcfe <malloc+0x60>
     cf8:	a9 01       	movw	r20, r18
     cfa:	db 01       	movw	r26, r22
     cfc:	01 c0       	rjmp	.+2      	; 0xd00 <malloc+0x62>
     cfe:	ef 01       	movw	r28, r30
     d00:	9a 01       	movw	r18, r20
     d02:	bd 01       	movw	r22, r26
     d04:	df 01       	movw	r26, r30
     d06:	02 80       	ldd	r0, Z+2	; 0x02
     d08:	f3 81       	ldd	r31, Z+3	; 0x03
     d0a:	e0 2d       	mov	r30, r0
     d0c:	d7 cf       	rjmp	.-82     	; 0xcbc <malloc+0x1e>
     d0e:	21 15       	cp	r18, r1
     d10:	31 05       	cpc	r19, r1
     d12:	f9 f0       	breq	.+62     	; 0xd52 <malloc+0xb4>
     d14:	28 1b       	sub	r18, r24
     d16:	39 0b       	sbc	r19, r25
     d18:	24 30       	cpi	r18, 0x04	; 4
     d1a:	31 05       	cpc	r19, r1
     d1c:	80 f4       	brcc	.+32     	; 0xd3e <malloc+0xa0>
     d1e:	8a 81       	ldd	r24, Y+2	; 0x02
     d20:	9b 81       	ldd	r25, Y+3	; 0x03
     d22:	61 15       	cp	r22, r1
     d24:	71 05       	cpc	r23, r1
     d26:	21 f0       	breq	.+8      	; 0xd30 <malloc+0x92>
     d28:	fb 01       	movw	r30, r22
     d2a:	93 83       	std	Z+3, r25	; 0x03
     d2c:	82 83       	std	Z+2, r24	; 0x02
     d2e:	04 c0       	rjmp	.+8      	; 0xd38 <malloc+0x9a>
     d30:	90 93 e8 03 	sts	0x03E8, r25
     d34:	80 93 e7 03 	sts	0x03E7, r24
     d38:	fe 01       	movw	r30, r28
     d3a:	32 96       	adiw	r30, 0x02	; 2
     d3c:	44 c0       	rjmp	.+136    	; 0xdc6 <malloc+0x128>
     d3e:	fe 01       	movw	r30, r28
     d40:	e2 0f       	add	r30, r18
     d42:	f3 1f       	adc	r31, r19
     d44:	81 93       	st	Z+, r24
     d46:	91 93       	st	Z+, r25
     d48:	22 50       	subi	r18, 0x02	; 2
     d4a:	31 09       	sbc	r19, r1
     d4c:	39 83       	std	Y+1, r19	; 0x01
     d4e:	28 83       	st	Y, r18
     d50:	3a c0       	rjmp	.+116    	; 0xdc6 <malloc+0x128>
     d52:	20 91 e5 03 	lds	r18, 0x03E5
     d56:	30 91 e6 03 	lds	r19, 0x03E6
     d5a:	23 2b       	or	r18, r19
     d5c:	41 f4       	brne	.+16     	; 0xd6e <malloc+0xd0>
     d5e:	20 91 02 02 	lds	r18, 0x0202
     d62:	30 91 03 02 	lds	r19, 0x0203
     d66:	30 93 e6 03 	sts	0x03E6, r19
     d6a:	20 93 e5 03 	sts	0x03E5, r18
     d6e:	20 91 00 02 	lds	r18, 0x0200
     d72:	30 91 01 02 	lds	r19, 0x0201
     d76:	21 15       	cp	r18, r1
     d78:	31 05       	cpc	r19, r1
     d7a:	41 f4       	brne	.+16     	; 0xd8c <malloc+0xee>
     d7c:	2d b7       	in	r18, 0x3d	; 61
     d7e:	3e b7       	in	r19, 0x3e	; 62
     d80:	40 91 04 02 	lds	r20, 0x0204
     d84:	50 91 05 02 	lds	r21, 0x0205
     d88:	24 1b       	sub	r18, r20
     d8a:	35 0b       	sbc	r19, r21
     d8c:	e0 91 e5 03 	lds	r30, 0x03E5
     d90:	f0 91 e6 03 	lds	r31, 0x03E6
     d94:	e2 17       	cp	r30, r18
     d96:	f3 07       	cpc	r31, r19
     d98:	a0 f4       	brcc	.+40     	; 0xdc2 <malloc+0x124>
     d9a:	2e 1b       	sub	r18, r30
     d9c:	3f 0b       	sbc	r19, r31
     d9e:	28 17       	cp	r18, r24
     da0:	39 07       	cpc	r19, r25
     da2:	78 f0       	brcs	.+30     	; 0xdc2 <malloc+0x124>
     da4:	ac 01       	movw	r20, r24
     da6:	4e 5f       	subi	r20, 0xFE	; 254
     da8:	5f 4f       	sbci	r21, 0xFF	; 255
     daa:	24 17       	cp	r18, r20
     dac:	35 07       	cpc	r19, r21
     dae:	48 f0       	brcs	.+18     	; 0xdc2 <malloc+0x124>
     db0:	4e 0f       	add	r20, r30
     db2:	5f 1f       	adc	r21, r31
     db4:	50 93 e6 03 	sts	0x03E6, r21
     db8:	40 93 e5 03 	sts	0x03E5, r20
     dbc:	81 93       	st	Z+, r24
     dbe:	91 93       	st	Z+, r25
     dc0:	02 c0       	rjmp	.+4      	; 0xdc6 <malloc+0x128>
     dc2:	e0 e0       	ldi	r30, 0x00	; 0
     dc4:	f0 e0       	ldi	r31, 0x00	; 0
     dc6:	cf 01       	movw	r24, r30
     dc8:	df 91       	pop	r29
     dca:	cf 91       	pop	r28
     dcc:	08 95       	ret

00000dce <free>:
     dce:	cf 93       	push	r28
     dd0:	df 93       	push	r29
     dd2:	00 97       	sbiw	r24, 0x00	; 0
     dd4:	09 f4       	brne	.+2      	; 0xdd8 <free+0xa>
     dd6:	87 c0       	rjmp	.+270    	; 0xee6 <free+0x118>
     dd8:	fc 01       	movw	r30, r24
     dda:	32 97       	sbiw	r30, 0x02	; 2
     ddc:	13 82       	std	Z+3, r1	; 0x03
     dde:	12 82       	std	Z+2, r1	; 0x02
     de0:	c0 91 e7 03 	lds	r28, 0x03E7
     de4:	d0 91 e8 03 	lds	r29, 0x03E8
     de8:	20 97       	sbiw	r28, 0x00	; 0
     dea:	81 f4       	brne	.+32     	; 0xe0c <free+0x3e>
     dec:	20 81       	ld	r18, Z
     dee:	31 81       	ldd	r19, Z+1	; 0x01
     df0:	28 0f       	add	r18, r24
     df2:	39 1f       	adc	r19, r25
     df4:	80 91 e5 03 	lds	r24, 0x03E5
     df8:	90 91 e6 03 	lds	r25, 0x03E6
     dfc:	82 17       	cp	r24, r18
     dfe:	93 07       	cpc	r25, r19
     e00:	79 f5       	brne	.+94     	; 0xe60 <free+0x92>
     e02:	f0 93 e6 03 	sts	0x03E6, r31
     e06:	e0 93 e5 03 	sts	0x03E5, r30
     e0a:	6d c0       	rjmp	.+218    	; 0xee6 <free+0x118>
     e0c:	de 01       	movw	r26, r28
     e0e:	20 e0       	ldi	r18, 0x00	; 0
     e10:	30 e0       	ldi	r19, 0x00	; 0
     e12:	ae 17       	cp	r26, r30
     e14:	bf 07       	cpc	r27, r31
     e16:	50 f4       	brcc	.+20     	; 0xe2c <free+0x5e>
     e18:	12 96       	adiw	r26, 0x02	; 2
     e1a:	4d 91       	ld	r20, X+
     e1c:	5c 91       	ld	r21, X
     e1e:	13 97       	sbiw	r26, 0x03	; 3
     e20:	9d 01       	movw	r18, r26
     e22:	41 15       	cp	r20, r1
     e24:	51 05       	cpc	r21, r1
     e26:	09 f1       	breq	.+66     	; 0xe6a <free+0x9c>
     e28:	da 01       	movw	r26, r20
     e2a:	f3 cf       	rjmp	.-26     	; 0xe12 <free+0x44>
     e2c:	b3 83       	std	Z+3, r27	; 0x03
     e2e:	a2 83       	std	Z+2, r26	; 0x02
     e30:	40 81       	ld	r20, Z
     e32:	51 81       	ldd	r21, Z+1	; 0x01
     e34:	84 0f       	add	r24, r20
     e36:	95 1f       	adc	r25, r21
     e38:	8a 17       	cp	r24, r26
     e3a:	9b 07       	cpc	r25, r27
     e3c:	71 f4       	brne	.+28     	; 0xe5a <free+0x8c>
     e3e:	8d 91       	ld	r24, X+
     e40:	9c 91       	ld	r25, X
     e42:	11 97       	sbiw	r26, 0x01	; 1
     e44:	84 0f       	add	r24, r20
     e46:	95 1f       	adc	r25, r21
     e48:	02 96       	adiw	r24, 0x02	; 2
     e4a:	91 83       	std	Z+1, r25	; 0x01
     e4c:	80 83       	st	Z, r24
     e4e:	12 96       	adiw	r26, 0x02	; 2
     e50:	8d 91       	ld	r24, X+
     e52:	9c 91       	ld	r25, X
     e54:	13 97       	sbiw	r26, 0x03	; 3
     e56:	93 83       	std	Z+3, r25	; 0x03
     e58:	82 83       	std	Z+2, r24	; 0x02
     e5a:	21 15       	cp	r18, r1
     e5c:	31 05       	cpc	r19, r1
     e5e:	29 f4       	brne	.+10     	; 0xe6a <free+0x9c>
     e60:	f0 93 e8 03 	sts	0x03E8, r31
     e64:	e0 93 e7 03 	sts	0x03E7, r30
     e68:	3e c0       	rjmp	.+124    	; 0xee6 <free+0x118>
     e6a:	d9 01       	movw	r26, r18
     e6c:	13 96       	adiw	r26, 0x03	; 3
     e6e:	fc 93       	st	X, r31
     e70:	ee 93       	st	-X, r30
     e72:	12 97       	sbiw	r26, 0x02	; 2
     e74:	4d 91       	ld	r20, X+
     e76:	5d 91       	ld	r21, X+
     e78:	a4 0f       	add	r26, r20
     e7a:	b5 1f       	adc	r27, r21
     e7c:	ea 17       	cp	r30, r26
     e7e:	fb 07       	cpc	r31, r27
     e80:	79 f4       	brne	.+30     	; 0xea0 <free+0xd2>
     e82:	80 81       	ld	r24, Z
     e84:	91 81       	ldd	r25, Z+1	; 0x01
     e86:	84 0f       	add	r24, r20
     e88:	95 1f       	adc	r25, r21
     e8a:	02 96       	adiw	r24, 0x02	; 2
     e8c:	d9 01       	movw	r26, r18
     e8e:	11 96       	adiw	r26, 0x01	; 1
     e90:	9c 93       	st	X, r25
     e92:	8e 93       	st	-X, r24
     e94:	82 81       	ldd	r24, Z+2	; 0x02
     e96:	93 81       	ldd	r25, Z+3	; 0x03
     e98:	13 96       	adiw	r26, 0x03	; 3
     e9a:	9c 93       	st	X, r25
     e9c:	8e 93       	st	-X, r24
     e9e:	12 97       	sbiw	r26, 0x02	; 2
     ea0:	e0 e0       	ldi	r30, 0x00	; 0
     ea2:	f0 e0       	ldi	r31, 0x00	; 0
     ea4:	8a 81       	ldd	r24, Y+2	; 0x02
     ea6:	9b 81       	ldd	r25, Y+3	; 0x03
     ea8:	00 97       	sbiw	r24, 0x00	; 0
     eaa:	19 f0       	breq	.+6      	; 0xeb2 <free+0xe4>
     eac:	fe 01       	movw	r30, r28
     eae:	ec 01       	movw	r28, r24
     eb0:	f9 cf       	rjmp	.-14     	; 0xea4 <free+0xd6>
     eb2:	ce 01       	movw	r24, r28
     eb4:	02 96       	adiw	r24, 0x02	; 2
     eb6:	28 81       	ld	r18, Y
     eb8:	39 81       	ldd	r19, Y+1	; 0x01
     eba:	82 0f       	add	r24, r18
     ebc:	93 1f       	adc	r25, r19
     ebe:	20 91 e5 03 	lds	r18, 0x03E5
     ec2:	30 91 e6 03 	lds	r19, 0x03E6
     ec6:	28 17       	cp	r18, r24
     ec8:	39 07       	cpc	r19, r25
     eca:	69 f4       	brne	.+26     	; 0xee6 <free+0x118>
     ecc:	30 97       	sbiw	r30, 0x00	; 0
     ece:	29 f4       	brne	.+10     	; 0xeda <free+0x10c>
     ed0:	10 92 e8 03 	sts	0x03E8, r1
     ed4:	10 92 e7 03 	sts	0x03E7, r1
     ed8:	02 c0       	rjmp	.+4      	; 0xede <free+0x110>
     eda:	13 82       	std	Z+3, r1	; 0x03
     edc:	12 82       	std	Z+2, r1	; 0x02
     ede:	d0 93 e6 03 	sts	0x03E6, r29
     ee2:	c0 93 e5 03 	sts	0x03E5, r28
     ee6:	df 91       	pop	r29
     ee8:	cf 91       	pop	r28
     eea:	08 95       	ret

00000eec <fdevopen>:
     eec:	0f 93       	push	r16
     eee:	1f 93       	push	r17
     ef0:	cf 93       	push	r28
     ef2:	df 93       	push	r29
     ef4:	ec 01       	movw	r28, r24
     ef6:	8b 01       	movw	r16, r22
     ef8:	00 97       	sbiw	r24, 0x00	; 0
     efa:	31 f4       	brne	.+12     	; 0xf08 <fdevopen+0x1c>
     efc:	61 15       	cp	r22, r1
     efe:	71 05       	cpc	r23, r1
     f00:	19 f4       	brne	.+6      	; 0xf08 <fdevopen+0x1c>
     f02:	80 e0       	ldi	r24, 0x00	; 0
     f04:	90 e0       	ldi	r25, 0x00	; 0
     f06:	37 c0       	rjmp	.+110    	; 0xf76 <fdevopen+0x8a>
     f08:	6e e0       	ldi	r22, 0x0E	; 14
     f0a:	70 e0       	ldi	r23, 0x00	; 0
     f0c:	81 e0       	ldi	r24, 0x01	; 1
     f0e:	90 e0       	ldi	r25, 0x00	; 0
     f10:	63 d2       	rcall	.+1222   	; 0x13d8 <calloc>
     f12:	fc 01       	movw	r30, r24
     f14:	00 97       	sbiw	r24, 0x00	; 0
     f16:	a9 f3       	breq	.-22     	; 0xf02 <fdevopen+0x16>
     f18:	80 e8       	ldi	r24, 0x80	; 128
     f1a:	83 83       	std	Z+3, r24	; 0x03
     f1c:	01 15       	cp	r16, r1
     f1e:	11 05       	cpc	r17, r1
     f20:	71 f0       	breq	.+28     	; 0xf3e <fdevopen+0x52>
     f22:	13 87       	std	Z+11, r17	; 0x0b
     f24:	02 87       	std	Z+10, r16	; 0x0a
     f26:	81 e8       	ldi	r24, 0x81	; 129
     f28:	83 83       	std	Z+3, r24	; 0x03
     f2a:	80 91 e9 03 	lds	r24, 0x03E9
     f2e:	90 91 ea 03 	lds	r25, 0x03EA
     f32:	89 2b       	or	r24, r25
     f34:	21 f4       	brne	.+8      	; 0xf3e <fdevopen+0x52>
     f36:	f0 93 ea 03 	sts	0x03EA, r31
     f3a:	e0 93 e9 03 	sts	0x03E9, r30
     f3e:	20 97       	sbiw	r28, 0x00	; 0
     f40:	c9 f0       	breq	.+50     	; 0xf74 <fdevopen+0x88>
     f42:	d1 87       	std	Z+9, r29	; 0x09
     f44:	c0 87       	std	Z+8, r28	; 0x08
     f46:	83 81       	ldd	r24, Z+3	; 0x03
     f48:	82 60       	ori	r24, 0x02	; 2
     f4a:	83 83       	std	Z+3, r24	; 0x03
     f4c:	80 91 eb 03 	lds	r24, 0x03EB
     f50:	90 91 ec 03 	lds	r25, 0x03EC
     f54:	89 2b       	or	r24, r25
     f56:	71 f4       	brne	.+28     	; 0xf74 <fdevopen+0x88>
     f58:	f0 93 ec 03 	sts	0x03EC, r31
     f5c:	e0 93 eb 03 	sts	0x03EB, r30
     f60:	80 91 ed 03 	lds	r24, 0x03ED
     f64:	90 91 ee 03 	lds	r25, 0x03EE
     f68:	89 2b       	or	r24, r25
     f6a:	21 f4       	brne	.+8      	; 0xf74 <fdevopen+0x88>
     f6c:	f0 93 ee 03 	sts	0x03EE, r31
     f70:	e0 93 ed 03 	sts	0x03ED, r30
     f74:	cf 01       	movw	r24, r30
     f76:	df 91       	pop	r29
     f78:	cf 91       	pop	r28
     f7a:	1f 91       	pop	r17
     f7c:	0f 91       	pop	r16
     f7e:	08 95       	ret

00000f80 <printf>:
     f80:	cf 93       	push	r28
     f82:	df 93       	push	r29
     f84:	cd b7       	in	r28, 0x3d	; 61
     f86:	de b7       	in	r29, 0x3e	; 62
     f88:	fe 01       	movw	r30, r28
     f8a:	36 96       	adiw	r30, 0x06	; 6
     f8c:	61 91       	ld	r22, Z+
     f8e:	71 91       	ld	r23, Z+
     f90:	af 01       	movw	r20, r30
     f92:	80 91 eb 03 	lds	r24, 0x03EB
     f96:	90 91 ec 03 	lds	r25, 0x03EC
     f9a:	30 d0       	rcall	.+96     	; 0xffc <vfprintf>
     f9c:	df 91       	pop	r29
     f9e:	cf 91       	pop	r28
     fa0:	08 95       	ret

00000fa2 <puts>:
     fa2:	0f 93       	push	r16
     fa4:	1f 93       	push	r17
     fa6:	cf 93       	push	r28
     fa8:	df 93       	push	r29
     faa:	e0 91 eb 03 	lds	r30, 0x03EB
     fae:	f0 91 ec 03 	lds	r31, 0x03EC
     fb2:	23 81       	ldd	r18, Z+3	; 0x03
     fb4:	21 ff       	sbrs	r18, 1
     fb6:	1b c0       	rjmp	.+54     	; 0xfee <puts+0x4c>
     fb8:	ec 01       	movw	r28, r24
     fba:	00 e0       	ldi	r16, 0x00	; 0
     fbc:	10 e0       	ldi	r17, 0x00	; 0
     fbe:	89 91       	ld	r24, Y+
     fc0:	60 91 eb 03 	lds	r22, 0x03EB
     fc4:	70 91 ec 03 	lds	r23, 0x03EC
     fc8:	db 01       	movw	r26, r22
     fca:	18 96       	adiw	r26, 0x08	; 8
     fcc:	ed 91       	ld	r30, X+
     fce:	fc 91       	ld	r31, X
     fd0:	19 97       	sbiw	r26, 0x09	; 9
     fd2:	88 23       	and	r24, r24
     fd4:	31 f0       	breq	.+12     	; 0xfe2 <puts+0x40>
     fd6:	19 95       	eicall
     fd8:	89 2b       	or	r24, r25
     fda:	89 f3       	breq	.-30     	; 0xfbe <puts+0x1c>
     fdc:	0f ef       	ldi	r16, 0xFF	; 255
     fde:	1f ef       	ldi	r17, 0xFF	; 255
     fe0:	ee cf       	rjmp	.-36     	; 0xfbe <puts+0x1c>
     fe2:	8a e0       	ldi	r24, 0x0A	; 10
     fe4:	19 95       	eicall
     fe6:	89 2b       	or	r24, r25
     fe8:	11 f4       	brne	.+4      	; 0xfee <puts+0x4c>
     fea:	c8 01       	movw	r24, r16
     fec:	02 c0       	rjmp	.+4      	; 0xff2 <puts+0x50>
     fee:	8f ef       	ldi	r24, 0xFF	; 255
     ff0:	9f ef       	ldi	r25, 0xFF	; 255
     ff2:	df 91       	pop	r29
     ff4:	cf 91       	pop	r28
     ff6:	1f 91       	pop	r17
     ff8:	0f 91       	pop	r16
     ffa:	08 95       	ret

00000ffc <vfprintf>:
     ffc:	2f 92       	push	r2
     ffe:	3f 92       	push	r3
    1000:	4f 92       	push	r4
    1002:	5f 92       	push	r5
    1004:	6f 92       	push	r6
    1006:	7f 92       	push	r7
    1008:	8f 92       	push	r8
    100a:	9f 92       	push	r9
    100c:	af 92       	push	r10
    100e:	bf 92       	push	r11
    1010:	cf 92       	push	r12
    1012:	df 92       	push	r13
    1014:	ef 92       	push	r14
    1016:	ff 92       	push	r15
    1018:	0f 93       	push	r16
    101a:	1f 93       	push	r17
    101c:	cf 93       	push	r28
    101e:	df 93       	push	r29
    1020:	cd b7       	in	r28, 0x3d	; 61
    1022:	de b7       	in	r29, 0x3e	; 62
    1024:	2c 97       	sbiw	r28, 0x0c	; 12
    1026:	0f b6       	in	r0, 0x3f	; 63
    1028:	f8 94       	cli
    102a:	de bf       	out	0x3e, r29	; 62
    102c:	0f be       	out	0x3f, r0	; 63
    102e:	cd bf       	out	0x3d, r28	; 61
    1030:	7c 01       	movw	r14, r24
    1032:	6b 01       	movw	r12, r22
    1034:	8a 01       	movw	r16, r20
    1036:	fc 01       	movw	r30, r24
    1038:	17 82       	std	Z+7, r1	; 0x07
    103a:	16 82       	std	Z+6, r1	; 0x06
    103c:	83 81       	ldd	r24, Z+3	; 0x03
    103e:	81 ff       	sbrs	r24, 1
    1040:	b0 c1       	rjmp	.+864    	; 0x13a2 <vfprintf+0x3a6>
    1042:	ce 01       	movw	r24, r28
    1044:	01 96       	adiw	r24, 0x01	; 1
    1046:	4c 01       	movw	r8, r24
    1048:	f7 01       	movw	r30, r14
    104a:	93 81       	ldd	r25, Z+3	; 0x03
    104c:	f6 01       	movw	r30, r12
    104e:	93 fd       	sbrc	r25, 3
    1050:	85 91       	lpm	r24, Z+
    1052:	93 ff       	sbrs	r25, 3
    1054:	81 91       	ld	r24, Z+
    1056:	6f 01       	movw	r12, r30
    1058:	88 23       	and	r24, r24
    105a:	09 f4       	brne	.+2      	; 0x105e <vfprintf+0x62>
    105c:	9e c1       	rjmp	.+828    	; 0x139a <vfprintf+0x39e>
    105e:	85 32       	cpi	r24, 0x25	; 37
    1060:	39 f4       	brne	.+14     	; 0x1070 <vfprintf+0x74>
    1062:	93 fd       	sbrc	r25, 3
    1064:	85 91       	lpm	r24, Z+
    1066:	93 ff       	sbrs	r25, 3
    1068:	81 91       	ld	r24, Z+
    106a:	6f 01       	movw	r12, r30
    106c:	85 32       	cpi	r24, 0x25	; 37
    106e:	21 f4       	brne	.+8      	; 0x1078 <vfprintf+0x7c>
    1070:	b7 01       	movw	r22, r14
    1072:	90 e0       	ldi	r25, 0x00	; 0
    1074:	e8 d1       	rcall	.+976    	; 0x1446 <fputc>
    1076:	e8 cf       	rjmp	.-48     	; 0x1048 <vfprintf+0x4c>
    1078:	51 2c       	mov	r5, r1
    107a:	31 2c       	mov	r3, r1
    107c:	20 e0       	ldi	r18, 0x00	; 0
    107e:	20 32       	cpi	r18, 0x20	; 32
    1080:	a0 f4       	brcc	.+40     	; 0x10aa <vfprintf+0xae>
    1082:	8b 32       	cpi	r24, 0x2B	; 43
    1084:	69 f0       	breq	.+26     	; 0x10a0 <vfprintf+0xa4>
    1086:	30 f4       	brcc	.+12     	; 0x1094 <vfprintf+0x98>
    1088:	80 32       	cpi	r24, 0x20	; 32
    108a:	59 f0       	breq	.+22     	; 0x10a2 <vfprintf+0xa6>
    108c:	83 32       	cpi	r24, 0x23	; 35
    108e:	69 f4       	brne	.+26     	; 0x10aa <vfprintf+0xae>
    1090:	20 61       	ori	r18, 0x10	; 16
    1092:	2c c0       	rjmp	.+88     	; 0x10ec <vfprintf+0xf0>
    1094:	8d 32       	cpi	r24, 0x2D	; 45
    1096:	39 f0       	breq	.+14     	; 0x10a6 <vfprintf+0xaa>
    1098:	80 33       	cpi	r24, 0x30	; 48
    109a:	39 f4       	brne	.+14     	; 0x10aa <vfprintf+0xae>
    109c:	21 60       	ori	r18, 0x01	; 1
    109e:	26 c0       	rjmp	.+76     	; 0x10ec <vfprintf+0xf0>
    10a0:	22 60       	ori	r18, 0x02	; 2
    10a2:	24 60       	ori	r18, 0x04	; 4
    10a4:	23 c0       	rjmp	.+70     	; 0x10ec <vfprintf+0xf0>
    10a6:	28 60       	ori	r18, 0x08	; 8
    10a8:	21 c0       	rjmp	.+66     	; 0x10ec <vfprintf+0xf0>
    10aa:	27 fd       	sbrc	r18, 7
    10ac:	27 c0       	rjmp	.+78     	; 0x10fc <vfprintf+0x100>
    10ae:	30 ed       	ldi	r19, 0xD0	; 208
    10b0:	38 0f       	add	r19, r24
    10b2:	3a 30       	cpi	r19, 0x0A	; 10
    10b4:	78 f4       	brcc	.+30     	; 0x10d4 <vfprintf+0xd8>
    10b6:	26 ff       	sbrs	r18, 6
    10b8:	06 c0       	rjmp	.+12     	; 0x10c6 <vfprintf+0xca>
    10ba:	fa e0       	ldi	r31, 0x0A	; 10
    10bc:	5f 9e       	mul	r5, r31
    10be:	30 0d       	add	r19, r0
    10c0:	11 24       	eor	r1, r1
    10c2:	53 2e       	mov	r5, r19
    10c4:	13 c0       	rjmp	.+38     	; 0x10ec <vfprintf+0xf0>
    10c6:	8a e0       	ldi	r24, 0x0A	; 10
    10c8:	38 9e       	mul	r3, r24
    10ca:	30 0d       	add	r19, r0
    10cc:	11 24       	eor	r1, r1
    10ce:	33 2e       	mov	r3, r19
    10d0:	20 62       	ori	r18, 0x20	; 32
    10d2:	0c c0       	rjmp	.+24     	; 0x10ec <vfprintf+0xf0>
    10d4:	8e 32       	cpi	r24, 0x2E	; 46
    10d6:	21 f4       	brne	.+8      	; 0x10e0 <vfprintf+0xe4>
    10d8:	26 fd       	sbrc	r18, 6
    10da:	5f c1       	rjmp	.+702    	; 0x139a <vfprintf+0x39e>
    10dc:	20 64       	ori	r18, 0x40	; 64
    10de:	06 c0       	rjmp	.+12     	; 0x10ec <vfprintf+0xf0>
    10e0:	8c 36       	cpi	r24, 0x6C	; 108
    10e2:	11 f4       	brne	.+4      	; 0x10e8 <vfprintf+0xec>
    10e4:	20 68       	ori	r18, 0x80	; 128
    10e6:	02 c0       	rjmp	.+4      	; 0x10ec <vfprintf+0xf0>
    10e8:	88 36       	cpi	r24, 0x68	; 104
    10ea:	41 f4       	brne	.+16     	; 0x10fc <vfprintf+0x100>
    10ec:	f6 01       	movw	r30, r12
    10ee:	93 fd       	sbrc	r25, 3
    10f0:	85 91       	lpm	r24, Z+
    10f2:	93 ff       	sbrs	r25, 3
    10f4:	81 91       	ld	r24, Z+
    10f6:	6f 01       	movw	r12, r30
    10f8:	81 11       	cpse	r24, r1
    10fa:	c1 cf       	rjmp	.-126    	; 0x107e <vfprintf+0x82>
    10fc:	98 2f       	mov	r25, r24
    10fe:	9f 7d       	andi	r25, 0xDF	; 223
    1100:	95 54       	subi	r25, 0x45	; 69
    1102:	93 30       	cpi	r25, 0x03	; 3
    1104:	28 f4       	brcc	.+10     	; 0x1110 <vfprintf+0x114>
    1106:	0c 5f       	subi	r16, 0xFC	; 252
    1108:	1f 4f       	sbci	r17, 0xFF	; 255
    110a:	ff e3       	ldi	r31, 0x3F	; 63
    110c:	f9 83       	std	Y+1, r31	; 0x01
    110e:	0d c0       	rjmp	.+26     	; 0x112a <vfprintf+0x12e>
    1110:	83 36       	cpi	r24, 0x63	; 99
    1112:	31 f0       	breq	.+12     	; 0x1120 <vfprintf+0x124>
    1114:	83 37       	cpi	r24, 0x73	; 115
    1116:	71 f0       	breq	.+28     	; 0x1134 <vfprintf+0x138>
    1118:	83 35       	cpi	r24, 0x53	; 83
    111a:	09 f0       	breq	.+2      	; 0x111e <vfprintf+0x122>
    111c:	57 c0       	rjmp	.+174    	; 0x11cc <vfprintf+0x1d0>
    111e:	21 c0       	rjmp	.+66     	; 0x1162 <vfprintf+0x166>
    1120:	f8 01       	movw	r30, r16
    1122:	80 81       	ld	r24, Z
    1124:	89 83       	std	Y+1, r24	; 0x01
    1126:	0e 5f       	subi	r16, 0xFE	; 254
    1128:	1f 4f       	sbci	r17, 0xFF	; 255
    112a:	44 24       	eor	r4, r4
    112c:	43 94       	inc	r4
    112e:	51 2c       	mov	r5, r1
    1130:	54 01       	movw	r10, r8
    1132:	14 c0       	rjmp	.+40     	; 0x115c <vfprintf+0x160>
    1134:	38 01       	movw	r6, r16
    1136:	f2 e0       	ldi	r31, 0x02	; 2
    1138:	6f 0e       	add	r6, r31
    113a:	71 1c       	adc	r7, r1
    113c:	f8 01       	movw	r30, r16
    113e:	a0 80       	ld	r10, Z
    1140:	b1 80       	ldd	r11, Z+1	; 0x01
    1142:	26 ff       	sbrs	r18, 6
    1144:	03 c0       	rjmp	.+6      	; 0x114c <vfprintf+0x150>
    1146:	65 2d       	mov	r22, r5
    1148:	70 e0       	ldi	r23, 0x00	; 0
    114a:	02 c0       	rjmp	.+4      	; 0x1150 <vfprintf+0x154>
    114c:	6f ef       	ldi	r22, 0xFF	; 255
    114e:	7f ef       	ldi	r23, 0xFF	; 255
    1150:	c5 01       	movw	r24, r10
    1152:	2c 87       	std	Y+12, r18	; 0x0c
    1154:	6d d1       	rcall	.+730    	; 0x1430 <strnlen>
    1156:	2c 01       	movw	r4, r24
    1158:	83 01       	movw	r16, r6
    115a:	2c 85       	ldd	r18, Y+12	; 0x0c
    115c:	2f 77       	andi	r18, 0x7F	; 127
    115e:	22 2e       	mov	r2, r18
    1160:	16 c0       	rjmp	.+44     	; 0x118e <vfprintf+0x192>
    1162:	38 01       	movw	r6, r16
    1164:	f2 e0       	ldi	r31, 0x02	; 2
    1166:	6f 0e       	add	r6, r31
    1168:	71 1c       	adc	r7, r1
    116a:	f8 01       	movw	r30, r16
    116c:	a0 80       	ld	r10, Z
    116e:	b1 80       	ldd	r11, Z+1	; 0x01
    1170:	26 ff       	sbrs	r18, 6
    1172:	03 c0       	rjmp	.+6      	; 0x117a <vfprintf+0x17e>
    1174:	65 2d       	mov	r22, r5
    1176:	70 e0       	ldi	r23, 0x00	; 0
    1178:	02 c0       	rjmp	.+4      	; 0x117e <vfprintf+0x182>
    117a:	6f ef       	ldi	r22, 0xFF	; 255
    117c:	7f ef       	ldi	r23, 0xFF	; 255
    117e:	c5 01       	movw	r24, r10
    1180:	2c 87       	std	Y+12, r18	; 0x0c
    1182:	44 d1       	rcall	.+648    	; 0x140c <strnlen_P>
    1184:	2c 01       	movw	r4, r24
    1186:	2c 85       	ldd	r18, Y+12	; 0x0c
    1188:	20 68       	ori	r18, 0x80	; 128
    118a:	22 2e       	mov	r2, r18
    118c:	83 01       	movw	r16, r6
    118e:	23 fc       	sbrc	r2, 3
    1190:	19 c0       	rjmp	.+50     	; 0x11c4 <vfprintf+0x1c8>
    1192:	83 2d       	mov	r24, r3
    1194:	90 e0       	ldi	r25, 0x00	; 0
    1196:	48 16       	cp	r4, r24
    1198:	59 06       	cpc	r5, r25
    119a:	a0 f4       	brcc	.+40     	; 0x11c4 <vfprintf+0x1c8>
    119c:	b7 01       	movw	r22, r14
    119e:	80 e2       	ldi	r24, 0x20	; 32
    11a0:	90 e0       	ldi	r25, 0x00	; 0
    11a2:	51 d1       	rcall	.+674    	; 0x1446 <fputc>
    11a4:	3a 94       	dec	r3
    11a6:	f5 cf       	rjmp	.-22     	; 0x1192 <vfprintf+0x196>
    11a8:	f5 01       	movw	r30, r10
    11aa:	27 fc       	sbrc	r2, 7
    11ac:	85 91       	lpm	r24, Z+
    11ae:	27 fe       	sbrs	r2, 7
    11b0:	81 91       	ld	r24, Z+
    11b2:	5f 01       	movw	r10, r30
    11b4:	b7 01       	movw	r22, r14
    11b6:	90 e0       	ldi	r25, 0x00	; 0
    11b8:	46 d1       	rcall	.+652    	; 0x1446 <fputc>
    11ba:	31 10       	cpse	r3, r1
    11bc:	3a 94       	dec	r3
    11be:	f1 e0       	ldi	r31, 0x01	; 1
    11c0:	4f 1a       	sub	r4, r31
    11c2:	51 08       	sbc	r5, r1
    11c4:	41 14       	cp	r4, r1
    11c6:	51 04       	cpc	r5, r1
    11c8:	79 f7       	brne	.-34     	; 0x11a8 <vfprintf+0x1ac>
    11ca:	de c0       	rjmp	.+444    	; 0x1388 <vfprintf+0x38c>
    11cc:	84 36       	cpi	r24, 0x64	; 100
    11ce:	11 f0       	breq	.+4      	; 0x11d4 <vfprintf+0x1d8>
    11d0:	89 36       	cpi	r24, 0x69	; 105
    11d2:	31 f5       	brne	.+76     	; 0x1220 <vfprintf+0x224>
    11d4:	f8 01       	movw	r30, r16
    11d6:	27 ff       	sbrs	r18, 7
    11d8:	07 c0       	rjmp	.+14     	; 0x11e8 <vfprintf+0x1ec>
    11da:	60 81       	ld	r22, Z
    11dc:	71 81       	ldd	r23, Z+1	; 0x01
    11de:	82 81       	ldd	r24, Z+2	; 0x02
    11e0:	93 81       	ldd	r25, Z+3	; 0x03
    11e2:	0c 5f       	subi	r16, 0xFC	; 252
    11e4:	1f 4f       	sbci	r17, 0xFF	; 255
    11e6:	08 c0       	rjmp	.+16     	; 0x11f8 <vfprintf+0x1fc>
    11e8:	60 81       	ld	r22, Z
    11ea:	71 81       	ldd	r23, Z+1	; 0x01
    11ec:	88 27       	eor	r24, r24
    11ee:	77 fd       	sbrc	r23, 7
    11f0:	80 95       	com	r24
    11f2:	98 2f       	mov	r25, r24
    11f4:	0e 5f       	subi	r16, 0xFE	; 254
    11f6:	1f 4f       	sbci	r17, 0xFF	; 255
    11f8:	2f 76       	andi	r18, 0x6F	; 111
    11fa:	b2 2e       	mov	r11, r18
    11fc:	97 ff       	sbrs	r25, 7
    11fe:	09 c0       	rjmp	.+18     	; 0x1212 <vfprintf+0x216>
    1200:	90 95       	com	r25
    1202:	80 95       	com	r24
    1204:	70 95       	com	r23
    1206:	61 95       	neg	r22
    1208:	7f 4f       	sbci	r23, 0xFF	; 255
    120a:	8f 4f       	sbci	r24, 0xFF	; 255
    120c:	9f 4f       	sbci	r25, 0xFF	; 255
    120e:	20 68       	ori	r18, 0x80	; 128
    1210:	b2 2e       	mov	r11, r18
    1212:	2a e0       	ldi	r18, 0x0A	; 10
    1214:	30 e0       	ldi	r19, 0x00	; 0
    1216:	a4 01       	movw	r20, r8
    1218:	48 d1       	rcall	.+656    	; 0x14aa <__ultoa_invert>
    121a:	a8 2e       	mov	r10, r24
    121c:	a8 18       	sub	r10, r8
    121e:	43 c0       	rjmp	.+134    	; 0x12a6 <vfprintf+0x2aa>
    1220:	85 37       	cpi	r24, 0x75	; 117
    1222:	29 f4       	brne	.+10     	; 0x122e <vfprintf+0x232>
    1224:	2f 7e       	andi	r18, 0xEF	; 239
    1226:	b2 2e       	mov	r11, r18
    1228:	2a e0       	ldi	r18, 0x0A	; 10
    122a:	30 e0       	ldi	r19, 0x00	; 0
    122c:	25 c0       	rjmp	.+74     	; 0x1278 <vfprintf+0x27c>
    122e:	f2 2f       	mov	r31, r18
    1230:	f9 7f       	andi	r31, 0xF9	; 249
    1232:	bf 2e       	mov	r11, r31
    1234:	8f 36       	cpi	r24, 0x6F	; 111
    1236:	c1 f0       	breq	.+48     	; 0x1268 <vfprintf+0x26c>
    1238:	18 f4       	brcc	.+6      	; 0x1240 <vfprintf+0x244>
    123a:	88 35       	cpi	r24, 0x58	; 88
    123c:	79 f0       	breq	.+30     	; 0x125c <vfprintf+0x260>
    123e:	ad c0       	rjmp	.+346    	; 0x139a <vfprintf+0x39e>
    1240:	80 37       	cpi	r24, 0x70	; 112
    1242:	19 f0       	breq	.+6      	; 0x124a <vfprintf+0x24e>
    1244:	88 37       	cpi	r24, 0x78	; 120
    1246:	21 f0       	breq	.+8      	; 0x1250 <vfprintf+0x254>
    1248:	a8 c0       	rjmp	.+336    	; 0x139a <vfprintf+0x39e>
    124a:	2f 2f       	mov	r18, r31
    124c:	20 61       	ori	r18, 0x10	; 16
    124e:	b2 2e       	mov	r11, r18
    1250:	b4 fe       	sbrs	r11, 4
    1252:	0d c0       	rjmp	.+26     	; 0x126e <vfprintf+0x272>
    1254:	8b 2d       	mov	r24, r11
    1256:	84 60       	ori	r24, 0x04	; 4
    1258:	b8 2e       	mov	r11, r24
    125a:	09 c0       	rjmp	.+18     	; 0x126e <vfprintf+0x272>
    125c:	24 ff       	sbrs	r18, 4
    125e:	0a c0       	rjmp	.+20     	; 0x1274 <vfprintf+0x278>
    1260:	9f 2f       	mov	r25, r31
    1262:	96 60       	ori	r25, 0x06	; 6
    1264:	b9 2e       	mov	r11, r25
    1266:	06 c0       	rjmp	.+12     	; 0x1274 <vfprintf+0x278>
    1268:	28 e0       	ldi	r18, 0x08	; 8
    126a:	30 e0       	ldi	r19, 0x00	; 0
    126c:	05 c0       	rjmp	.+10     	; 0x1278 <vfprintf+0x27c>
    126e:	20 e1       	ldi	r18, 0x10	; 16
    1270:	30 e0       	ldi	r19, 0x00	; 0
    1272:	02 c0       	rjmp	.+4      	; 0x1278 <vfprintf+0x27c>
    1274:	20 e1       	ldi	r18, 0x10	; 16
    1276:	32 e0       	ldi	r19, 0x02	; 2
    1278:	f8 01       	movw	r30, r16
    127a:	b7 fe       	sbrs	r11, 7
    127c:	07 c0       	rjmp	.+14     	; 0x128c <vfprintf+0x290>
    127e:	60 81       	ld	r22, Z
    1280:	71 81       	ldd	r23, Z+1	; 0x01
    1282:	82 81       	ldd	r24, Z+2	; 0x02
    1284:	93 81       	ldd	r25, Z+3	; 0x03
    1286:	0c 5f       	subi	r16, 0xFC	; 252
    1288:	1f 4f       	sbci	r17, 0xFF	; 255
    128a:	06 c0       	rjmp	.+12     	; 0x1298 <vfprintf+0x29c>
    128c:	60 81       	ld	r22, Z
    128e:	71 81       	ldd	r23, Z+1	; 0x01
    1290:	80 e0       	ldi	r24, 0x00	; 0
    1292:	90 e0       	ldi	r25, 0x00	; 0
    1294:	0e 5f       	subi	r16, 0xFE	; 254
    1296:	1f 4f       	sbci	r17, 0xFF	; 255
    1298:	a4 01       	movw	r20, r8
    129a:	07 d1       	rcall	.+526    	; 0x14aa <__ultoa_invert>
    129c:	a8 2e       	mov	r10, r24
    129e:	a8 18       	sub	r10, r8
    12a0:	fb 2d       	mov	r31, r11
    12a2:	ff 77       	andi	r31, 0x7F	; 127
    12a4:	bf 2e       	mov	r11, r31
    12a6:	b6 fe       	sbrs	r11, 6
    12a8:	0b c0       	rjmp	.+22     	; 0x12c0 <vfprintf+0x2c4>
    12aa:	2b 2d       	mov	r18, r11
    12ac:	2e 7f       	andi	r18, 0xFE	; 254
    12ae:	a5 14       	cp	r10, r5
    12b0:	50 f4       	brcc	.+20     	; 0x12c6 <vfprintf+0x2ca>
    12b2:	b4 fe       	sbrs	r11, 4
    12b4:	0a c0       	rjmp	.+20     	; 0x12ca <vfprintf+0x2ce>
    12b6:	b2 fc       	sbrc	r11, 2
    12b8:	08 c0       	rjmp	.+16     	; 0x12ca <vfprintf+0x2ce>
    12ba:	2b 2d       	mov	r18, r11
    12bc:	2e 7e       	andi	r18, 0xEE	; 238
    12be:	05 c0       	rjmp	.+10     	; 0x12ca <vfprintf+0x2ce>
    12c0:	7a 2c       	mov	r7, r10
    12c2:	2b 2d       	mov	r18, r11
    12c4:	03 c0       	rjmp	.+6      	; 0x12cc <vfprintf+0x2d0>
    12c6:	7a 2c       	mov	r7, r10
    12c8:	01 c0       	rjmp	.+2      	; 0x12cc <vfprintf+0x2d0>
    12ca:	75 2c       	mov	r7, r5
    12cc:	24 ff       	sbrs	r18, 4
    12ce:	0d c0       	rjmp	.+26     	; 0x12ea <vfprintf+0x2ee>
    12d0:	fe 01       	movw	r30, r28
    12d2:	ea 0d       	add	r30, r10
    12d4:	f1 1d       	adc	r31, r1
    12d6:	80 81       	ld	r24, Z
    12d8:	80 33       	cpi	r24, 0x30	; 48
    12da:	11 f4       	brne	.+4      	; 0x12e0 <vfprintf+0x2e4>
    12dc:	29 7e       	andi	r18, 0xE9	; 233
    12de:	09 c0       	rjmp	.+18     	; 0x12f2 <vfprintf+0x2f6>
    12e0:	22 ff       	sbrs	r18, 2
    12e2:	06 c0       	rjmp	.+12     	; 0x12f0 <vfprintf+0x2f4>
    12e4:	73 94       	inc	r7
    12e6:	73 94       	inc	r7
    12e8:	04 c0       	rjmp	.+8      	; 0x12f2 <vfprintf+0x2f6>
    12ea:	82 2f       	mov	r24, r18
    12ec:	86 78       	andi	r24, 0x86	; 134
    12ee:	09 f0       	breq	.+2      	; 0x12f2 <vfprintf+0x2f6>
    12f0:	73 94       	inc	r7
    12f2:	23 fd       	sbrc	r18, 3
    12f4:	12 c0       	rjmp	.+36     	; 0x131a <vfprintf+0x31e>
    12f6:	20 ff       	sbrs	r18, 0
    12f8:	06 c0       	rjmp	.+12     	; 0x1306 <vfprintf+0x30a>
    12fa:	5a 2c       	mov	r5, r10
    12fc:	73 14       	cp	r7, r3
    12fe:	18 f4       	brcc	.+6      	; 0x1306 <vfprintf+0x30a>
    1300:	53 0c       	add	r5, r3
    1302:	57 18       	sub	r5, r7
    1304:	73 2c       	mov	r7, r3
    1306:	73 14       	cp	r7, r3
    1308:	60 f4       	brcc	.+24     	; 0x1322 <vfprintf+0x326>
    130a:	b7 01       	movw	r22, r14
    130c:	80 e2       	ldi	r24, 0x20	; 32
    130e:	90 e0       	ldi	r25, 0x00	; 0
    1310:	2c 87       	std	Y+12, r18	; 0x0c
    1312:	99 d0       	rcall	.+306    	; 0x1446 <fputc>
    1314:	73 94       	inc	r7
    1316:	2c 85       	ldd	r18, Y+12	; 0x0c
    1318:	f6 cf       	rjmp	.-20     	; 0x1306 <vfprintf+0x30a>
    131a:	73 14       	cp	r7, r3
    131c:	10 f4       	brcc	.+4      	; 0x1322 <vfprintf+0x326>
    131e:	37 18       	sub	r3, r7
    1320:	01 c0       	rjmp	.+2      	; 0x1324 <vfprintf+0x328>
    1322:	31 2c       	mov	r3, r1
    1324:	24 ff       	sbrs	r18, 4
    1326:	11 c0       	rjmp	.+34     	; 0x134a <vfprintf+0x34e>
    1328:	b7 01       	movw	r22, r14
    132a:	80 e3       	ldi	r24, 0x30	; 48
    132c:	90 e0       	ldi	r25, 0x00	; 0
    132e:	2c 87       	std	Y+12, r18	; 0x0c
    1330:	8a d0       	rcall	.+276    	; 0x1446 <fputc>
    1332:	2c 85       	ldd	r18, Y+12	; 0x0c
    1334:	22 ff       	sbrs	r18, 2
    1336:	16 c0       	rjmp	.+44     	; 0x1364 <vfprintf+0x368>
    1338:	21 ff       	sbrs	r18, 1
    133a:	03 c0       	rjmp	.+6      	; 0x1342 <vfprintf+0x346>
    133c:	88 e5       	ldi	r24, 0x58	; 88
    133e:	90 e0       	ldi	r25, 0x00	; 0
    1340:	02 c0       	rjmp	.+4      	; 0x1346 <vfprintf+0x34a>
    1342:	88 e7       	ldi	r24, 0x78	; 120
    1344:	90 e0       	ldi	r25, 0x00	; 0
    1346:	b7 01       	movw	r22, r14
    1348:	0c c0       	rjmp	.+24     	; 0x1362 <vfprintf+0x366>
    134a:	82 2f       	mov	r24, r18
    134c:	86 78       	andi	r24, 0x86	; 134
    134e:	51 f0       	breq	.+20     	; 0x1364 <vfprintf+0x368>
    1350:	21 fd       	sbrc	r18, 1
    1352:	02 c0       	rjmp	.+4      	; 0x1358 <vfprintf+0x35c>
    1354:	80 e2       	ldi	r24, 0x20	; 32
    1356:	01 c0       	rjmp	.+2      	; 0x135a <vfprintf+0x35e>
    1358:	8b e2       	ldi	r24, 0x2B	; 43
    135a:	27 fd       	sbrc	r18, 7
    135c:	8d e2       	ldi	r24, 0x2D	; 45
    135e:	b7 01       	movw	r22, r14
    1360:	90 e0       	ldi	r25, 0x00	; 0
    1362:	71 d0       	rcall	.+226    	; 0x1446 <fputc>
    1364:	a5 14       	cp	r10, r5
    1366:	30 f4       	brcc	.+12     	; 0x1374 <vfprintf+0x378>
    1368:	b7 01       	movw	r22, r14
    136a:	80 e3       	ldi	r24, 0x30	; 48
    136c:	90 e0       	ldi	r25, 0x00	; 0
    136e:	6b d0       	rcall	.+214    	; 0x1446 <fputc>
    1370:	5a 94       	dec	r5
    1372:	f8 cf       	rjmp	.-16     	; 0x1364 <vfprintf+0x368>
    1374:	aa 94       	dec	r10
    1376:	f4 01       	movw	r30, r8
    1378:	ea 0d       	add	r30, r10
    137a:	f1 1d       	adc	r31, r1
    137c:	80 81       	ld	r24, Z
    137e:	b7 01       	movw	r22, r14
    1380:	90 e0       	ldi	r25, 0x00	; 0
    1382:	61 d0       	rcall	.+194    	; 0x1446 <fputc>
    1384:	a1 10       	cpse	r10, r1
    1386:	f6 cf       	rjmp	.-20     	; 0x1374 <vfprintf+0x378>
    1388:	33 20       	and	r3, r3
    138a:	09 f4       	brne	.+2      	; 0x138e <vfprintf+0x392>
    138c:	5d ce       	rjmp	.-838    	; 0x1048 <vfprintf+0x4c>
    138e:	b7 01       	movw	r22, r14
    1390:	80 e2       	ldi	r24, 0x20	; 32
    1392:	90 e0       	ldi	r25, 0x00	; 0
    1394:	58 d0       	rcall	.+176    	; 0x1446 <fputc>
    1396:	3a 94       	dec	r3
    1398:	f7 cf       	rjmp	.-18     	; 0x1388 <vfprintf+0x38c>
    139a:	f7 01       	movw	r30, r14
    139c:	86 81       	ldd	r24, Z+6	; 0x06
    139e:	97 81       	ldd	r25, Z+7	; 0x07
    13a0:	02 c0       	rjmp	.+4      	; 0x13a6 <vfprintf+0x3aa>
    13a2:	8f ef       	ldi	r24, 0xFF	; 255
    13a4:	9f ef       	ldi	r25, 0xFF	; 255
    13a6:	2c 96       	adiw	r28, 0x0c	; 12
    13a8:	0f b6       	in	r0, 0x3f	; 63
    13aa:	f8 94       	cli
    13ac:	de bf       	out	0x3e, r29	; 62
    13ae:	0f be       	out	0x3f, r0	; 63
    13b0:	cd bf       	out	0x3d, r28	; 61
    13b2:	df 91       	pop	r29
    13b4:	cf 91       	pop	r28
    13b6:	1f 91       	pop	r17
    13b8:	0f 91       	pop	r16
    13ba:	ff 90       	pop	r15
    13bc:	ef 90       	pop	r14
    13be:	df 90       	pop	r13
    13c0:	cf 90       	pop	r12
    13c2:	bf 90       	pop	r11
    13c4:	af 90       	pop	r10
    13c6:	9f 90       	pop	r9
    13c8:	8f 90       	pop	r8
    13ca:	7f 90       	pop	r7
    13cc:	6f 90       	pop	r6
    13ce:	5f 90       	pop	r5
    13d0:	4f 90       	pop	r4
    13d2:	3f 90       	pop	r3
    13d4:	2f 90       	pop	r2
    13d6:	08 95       	ret

000013d8 <calloc>:
    13d8:	0f 93       	push	r16
    13da:	1f 93       	push	r17
    13dc:	cf 93       	push	r28
    13de:	df 93       	push	r29
    13e0:	86 9f       	mul	r24, r22
    13e2:	80 01       	movw	r16, r0
    13e4:	87 9f       	mul	r24, r23
    13e6:	10 0d       	add	r17, r0
    13e8:	96 9f       	mul	r25, r22
    13ea:	10 0d       	add	r17, r0
    13ec:	11 24       	eor	r1, r1
    13ee:	c8 01       	movw	r24, r16
    13f0:	56 dc       	rcall	.-1876   	; 0xc9e <malloc>
    13f2:	ec 01       	movw	r28, r24
    13f4:	00 97       	sbiw	r24, 0x00	; 0
    13f6:	21 f0       	breq	.+8      	; 0x1400 <calloc+0x28>
    13f8:	a8 01       	movw	r20, r16
    13fa:	60 e0       	ldi	r22, 0x00	; 0
    13fc:	70 e0       	ldi	r23, 0x00	; 0
    13fe:	11 d0       	rcall	.+34     	; 0x1422 <memset>
    1400:	ce 01       	movw	r24, r28
    1402:	df 91       	pop	r29
    1404:	cf 91       	pop	r28
    1406:	1f 91       	pop	r17
    1408:	0f 91       	pop	r16
    140a:	08 95       	ret

0000140c <strnlen_P>:
    140c:	fc 01       	movw	r30, r24
    140e:	05 90       	lpm	r0, Z+
    1410:	61 50       	subi	r22, 0x01	; 1
    1412:	70 40       	sbci	r23, 0x00	; 0
    1414:	01 10       	cpse	r0, r1
    1416:	d8 f7       	brcc	.-10     	; 0x140e <strnlen_P+0x2>
    1418:	80 95       	com	r24
    141a:	90 95       	com	r25
    141c:	8e 0f       	add	r24, r30
    141e:	9f 1f       	adc	r25, r31
    1420:	08 95       	ret

00001422 <memset>:
    1422:	dc 01       	movw	r26, r24
    1424:	01 c0       	rjmp	.+2      	; 0x1428 <memset+0x6>
    1426:	6d 93       	st	X+, r22
    1428:	41 50       	subi	r20, 0x01	; 1
    142a:	50 40       	sbci	r21, 0x00	; 0
    142c:	e0 f7       	brcc	.-8      	; 0x1426 <memset+0x4>
    142e:	08 95       	ret

00001430 <strnlen>:
    1430:	fc 01       	movw	r30, r24
    1432:	61 50       	subi	r22, 0x01	; 1
    1434:	70 40       	sbci	r23, 0x00	; 0
    1436:	01 90       	ld	r0, Z+
    1438:	01 10       	cpse	r0, r1
    143a:	d8 f7       	brcc	.-10     	; 0x1432 <strnlen+0x2>
    143c:	80 95       	com	r24
    143e:	90 95       	com	r25
    1440:	8e 0f       	add	r24, r30
    1442:	9f 1f       	adc	r25, r31
    1444:	08 95       	ret

00001446 <fputc>:
    1446:	0f 93       	push	r16
    1448:	1f 93       	push	r17
    144a:	cf 93       	push	r28
    144c:	df 93       	push	r29
    144e:	18 2f       	mov	r17, r24
    1450:	09 2f       	mov	r16, r25
    1452:	eb 01       	movw	r28, r22
    1454:	8b 81       	ldd	r24, Y+3	; 0x03
    1456:	81 fd       	sbrc	r24, 1
    1458:	03 c0       	rjmp	.+6      	; 0x1460 <fputc+0x1a>
    145a:	8f ef       	ldi	r24, 0xFF	; 255
    145c:	9f ef       	ldi	r25, 0xFF	; 255
    145e:	20 c0       	rjmp	.+64     	; 0x14a0 <fputc+0x5a>
    1460:	82 ff       	sbrs	r24, 2
    1462:	10 c0       	rjmp	.+32     	; 0x1484 <fputc+0x3e>
    1464:	4e 81       	ldd	r20, Y+6	; 0x06
    1466:	5f 81       	ldd	r21, Y+7	; 0x07
    1468:	2c 81       	ldd	r18, Y+4	; 0x04
    146a:	3d 81       	ldd	r19, Y+5	; 0x05
    146c:	42 17       	cp	r20, r18
    146e:	53 07       	cpc	r21, r19
    1470:	7c f4       	brge	.+30     	; 0x1490 <fputc+0x4a>
    1472:	e8 81       	ld	r30, Y
    1474:	f9 81       	ldd	r31, Y+1	; 0x01
    1476:	9f 01       	movw	r18, r30
    1478:	2f 5f       	subi	r18, 0xFF	; 255
    147a:	3f 4f       	sbci	r19, 0xFF	; 255
    147c:	39 83       	std	Y+1, r19	; 0x01
    147e:	28 83       	st	Y, r18
    1480:	10 83       	st	Z, r17
    1482:	06 c0       	rjmp	.+12     	; 0x1490 <fputc+0x4a>
    1484:	e8 85       	ldd	r30, Y+8	; 0x08
    1486:	f9 85       	ldd	r31, Y+9	; 0x09
    1488:	81 2f       	mov	r24, r17
    148a:	19 95       	eicall
    148c:	89 2b       	or	r24, r25
    148e:	29 f7       	brne	.-54     	; 0x145a <fputc+0x14>
    1490:	2e 81       	ldd	r18, Y+6	; 0x06
    1492:	3f 81       	ldd	r19, Y+7	; 0x07
    1494:	2f 5f       	subi	r18, 0xFF	; 255
    1496:	3f 4f       	sbci	r19, 0xFF	; 255
    1498:	3f 83       	std	Y+7, r19	; 0x07
    149a:	2e 83       	std	Y+6, r18	; 0x06
    149c:	81 2f       	mov	r24, r17
    149e:	90 2f       	mov	r25, r16
    14a0:	df 91       	pop	r29
    14a2:	cf 91       	pop	r28
    14a4:	1f 91       	pop	r17
    14a6:	0f 91       	pop	r16
    14a8:	08 95       	ret

000014aa <__ultoa_invert>:
    14aa:	fa 01       	movw	r30, r20
    14ac:	aa 27       	eor	r26, r26
    14ae:	28 30       	cpi	r18, 0x08	; 8
    14b0:	51 f1       	breq	.+84     	; 0x1506 <__ultoa_invert+0x5c>
    14b2:	20 31       	cpi	r18, 0x10	; 16
    14b4:	81 f1       	breq	.+96     	; 0x1516 <__ultoa_invert+0x6c>
    14b6:	e8 94       	clt
    14b8:	6f 93       	push	r22
    14ba:	6e 7f       	andi	r22, 0xFE	; 254
    14bc:	6e 5f       	subi	r22, 0xFE	; 254
    14be:	7f 4f       	sbci	r23, 0xFF	; 255
    14c0:	8f 4f       	sbci	r24, 0xFF	; 255
    14c2:	9f 4f       	sbci	r25, 0xFF	; 255
    14c4:	af 4f       	sbci	r26, 0xFF	; 255
    14c6:	b1 e0       	ldi	r27, 0x01	; 1
    14c8:	3e d0       	rcall	.+124    	; 0x1546 <__ultoa_invert+0x9c>
    14ca:	b4 e0       	ldi	r27, 0x04	; 4
    14cc:	3c d0       	rcall	.+120    	; 0x1546 <__ultoa_invert+0x9c>
    14ce:	67 0f       	add	r22, r23
    14d0:	78 1f       	adc	r23, r24
    14d2:	89 1f       	adc	r24, r25
    14d4:	9a 1f       	adc	r25, r26
    14d6:	a1 1d       	adc	r26, r1
    14d8:	68 0f       	add	r22, r24
    14da:	79 1f       	adc	r23, r25
    14dc:	8a 1f       	adc	r24, r26
    14de:	91 1d       	adc	r25, r1
    14e0:	a1 1d       	adc	r26, r1
    14e2:	6a 0f       	add	r22, r26
    14e4:	71 1d       	adc	r23, r1
    14e6:	81 1d       	adc	r24, r1
    14e8:	91 1d       	adc	r25, r1
    14ea:	a1 1d       	adc	r26, r1
    14ec:	20 d0       	rcall	.+64     	; 0x152e <__ultoa_invert+0x84>
    14ee:	09 f4       	brne	.+2      	; 0x14f2 <__ultoa_invert+0x48>
    14f0:	68 94       	set
    14f2:	3f 91       	pop	r19
    14f4:	2a e0       	ldi	r18, 0x0A	; 10
    14f6:	26 9f       	mul	r18, r22
    14f8:	11 24       	eor	r1, r1
    14fa:	30 19       	sub	r19, r0
    14fc:	30 5d       	subi	r19, 0xD0	; 208
    14fe:	31 93       	st	Z+, r19
    1500:	de f6       	brtc	.-74     	; 0x14b8 <__ultoa_invert+0xe>
    1502:	cf 01       	movw	r24, r30
    1504:	08 95       	ret
    1506:	46 2f       	mov	r20, r22
    1508:	47 70       	andi	r20, 0x07	; 7
    150a:	40 5d       	subi	r20, 0xD0	; 208
    150c:	41 93       	st	Z+, r20
    150e:	b3 e0       	ldi	r27, 0x03	; 3
    1510:	0f d0       	rcall	.+30     	; 0x1530 <__ultoa_invert+0x86>
    1512:	c9 f7       	brne	.-14     	; 0x1506 <__ultoa_invert+0x5c>
    1514:	f6 cf       	rjmp	.-20     	; 0x1502 <__ultoa_invert+0x58>
    1516:	46 2f       	mov	r20, r22
    1518:	4f 70       	andi	r20, 0x0F	; 15
    151a:	40 5d       	subi	r20, 0xD0	; 208
    151c:	4a 33       	cpi	r20, 0x3A	; 58
    151e:	18 f0       	brcs	.+6      	; 0x1526 <__ultoa_invert+0x7c>
    1520:	49 5d       	subi	r20, 0xD9	; 217
    1522:	31 fd       	sbrc	r19, 1
    1524:	40 52       	subi	r20, 0x20	; 32
    1526:	41 93       	st	Z+, r20
    1528:	02 d0       	rcall	.+4      	; 0x152e <__ultoa_invert+0x84>
    152a:	a9 f7       	brne	.-22     	; 0x1516 <__ultoa_invert+0x6c>
    152c:	ea cf       	rjmp	.-44     	; 0x1502 <__ultoa_invert+0x58>
    152e:	b4 e0       	ldi	r27, 0x04	; 4
    1530:	a6 95       	lsr	r26
    1532:	97 95       	ror	r25
    1534:	87 95       	ror	r24
    1536:	77 95       	ror	r23
    1538:	67 95       	ror	r22
    153a:	ba 95       	dec	r27
    153c:	c9 f7       	brne	.-14     	; 0x1530 <__ultoa_invert+0x86>
    153e:	00 97       	sbiw	r24, 0x00	; 0
    1540:	61 05       	cpc	r22, r1
    1542:	71 05       	cpc	r23, r1
    1544:	08 95       	ret
    1546:	9b 01       	movw	r18, r22
    1548:	ac 01       	movw	r20, r24
    154a:	0a 2e       	mov	r0, r26
    154c:	06 94       	lsr	r0
    154e:	57 95       	ror	r21
    1550:	47 95       	ror	r20
    1552:	37 95       	ror	r19
    1554:	27 95       	ror	r18
    1556:	ba 95       	dec	r27
    1558:	c9 f7       	brne	.-14     	; 0x154c <__ultoa_invert+0xa2>
    155a:	62 0f       	add	r22, r18
    155c:	73 1f       	adc	r23, r19
    155e:	84 1f       	adc	r24, r20
    1560:	95 1f       	adc	r25, r21
    1562:	a0 1d       	adc	r26, r0
    1564:	08 95       	ret

00001566 <_exit>:
    1566:	f8 94       	cli

00001568 <__stop_program>:
    1568:	ff cf       	rjmp	.-2      	; 0x1568 <__stop_program>
