20:01:38 INFO  : Registering command handlers for SDK TCF services
20:01:38 INFO  : Launching XSCT server: xsct.bat -interactive G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\temp_xsdb_launch_script.tcl
20:01:42 INFO  : XSCT server has started successfully.
20:01:42 INFO  : Successfully done setting XSCT server connection channel  
20:01:49 INFO  : Successfully done setting SDK workspace  
20:01:49 INFO  : Processing command line option -hwspec G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf.
20:09:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
20:10:02 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
20:34:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
20:34:49 INFO  : 'fpga -state' command is executed.
20:34:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
20:34:49 INFO  : 'jtag frequency' command is executed.
20:34:49 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:34:49 INFO  : Context for 'APU' is selected.
20:34:49 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
20:34:49 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:49 INFO  : Context for 'APU' is selected.
20:34:49 INFO  : 'stop' command is executed.
20:34:49 INFO  : 'ps7_init' command is executed.
20:34:49 INFO  : 'ps7_post_config' command is executed.
20:34:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

20:34:50 INFO  : Memory regions updated for context APU
20:34:50 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:35:24 INFO  : Disconnected from the channel tcfchan#1.
20:35:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
20:35:26 INFO  : 'fpga -state' command is executed.
20:35:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:35:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
20:35:27 INFO  : 'jtag frequency' command is executed.
20:35:27 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:35:27 INFO  : Context for 'APU' is selected.
20:35:28 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
20:35:28 INFO  : 'configparams force-mem-access 1' command is executed.
20:35:28 INFO  : Context for 'APU' is selected.
20:35:28 INFO  : 'stop' command is executed.
20:35:28 INFO  : 'ps7_init' command is executed.
20:35:28 INFO  : 'ps7_post_config' command is executed.
20:35:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:35:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

20:35:28 INFO  : Memory regions updated for context APU
20:35:28 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:37:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
20:37:32 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
20:37:44 INFO  : Disconnected from the channel tcfchan#2.
20:37:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
20:37:47 INFO  : 'fpga -state' command is executed.
20:37:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
20:37:47 INFO  : 'jtag frequency' command is executed.
20:37:47 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:37:47 INFO  : Context for 'APU' is selected.
20:37:48 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
20:37:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:48 INFO  : Context for 'APU' is selected.
20:37:48 INFO  : 'stop' command is executed.
20:37:49 INFO  : 'ps7_init' command is executed.
20:37:49 INFO  : 'ps7_post_config' command is executed.
20:37:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

20:37:49 INFO  : Memory regions updated for context APU
20:37:49 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:38:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
20:38:18 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
20:38:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
20:38:59 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
20:42:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:22 INFO  : Disconnected from the channel tcfchan#3.
20:43:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
20:43:25 INFO  : 'fpga -state' command is executed.
20:43:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
20:43:25 INFO  : 'jtag frequency' command is executed.
20:43:25 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:43:25 INFO  : Context for 'APU' is selected.
20:43:26 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
20:43:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:26 INFO  : Context for 'APU' is selected.
20:43:26 INFO  : 'stop' command is executed.
20:43:27 INFO  : 'ps7_init' command is executed.
20:43:27 INFO  : 'ps7_post_config' command is executed.
20:43:27 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

20:43:27 INFO  : Memory regions updated for context APU
20:43:27 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench.elf_on_local.tcl'
20:47:10 INFO  : Disconnected from the channel tcfchan#4.
20:54:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
20:54:02 INFO  : 'fpga -state' command is executed.
20:54:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
20:54:02 INFO  : 'jtag frequency' command is executed.
20:54:02 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:54:02 INFO  : Context for 'APU' is selected.
20:54:02 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
20:54:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:02 INFO  : Context for 'APU' is selected.
20:54:02 INFO  : 'stop' command is executed.
20:54:02 INFO  : 'ps7_init' command is executed.
20:54:02 INFO  : 'ps7_post_config' command is executed.
20:54:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

20:54:02 INFO  : Memory regions updated for context APU
20:54:02 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench.elf_on_local.tcl'
20:54:40 INFO  : Disconnected from the channel tcfchan#5.
20:54:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
20:54:43 INFO  : 'fpga -state' command is executed.
20:54:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
20:54:43 INFO  : 'jtag frequency' command is executed.
20:54:43 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:54:43 INFO  : Context for 'APU' is selected.
20:54:45 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
20:54:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:45 INFO  : Context for 'APU' is selected.
20:54:45 INFO  : 'stop' command is executed.
20:54:45 INFO  : 'ps7_init' command is executed.
20:54:45 INFO  : 'ps7_post_config' command is executed.
20:54:45 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

20:54:45 INFO  : Memory regions updated for context APU
20:54:45 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench.elf_on_local.tcl'
20:55:29 INFO  : Invoking Bootgen: bootgen -image AXI_Slave_Test_Bench.bif -arch zynq -o G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\AXI_Slave_Test_Bench\bootimage\BOOT.bin
20:55:29 INFO  : Creating new bif file G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\AXI_Slave_Test_Bench\bootimage\AXI_Slave_Test_Bench.bif
20:55:30 INFO  : Bootgen command execution is done.
20:59:27 INFO  : Disconnected from the channel tcfchan#6.
21:06:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:06:33 INFO  : 'fpga -state' command is executed.
21:06:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:06:33 INFO  : 'jtag frequency' command is executed.
21:06:33 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:06:33 INFO  : Context for 'APU' is selected.
21:06:33 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:06:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:33 INFO  : Context for 'APU' is selected.
21:06:33 INFO  : 'stop' command is executed.
21:06:33 INFO  : 'ps7_init' command is executed.
21:06:33 INFO  : 'ps7_post_config' command is executed.
21:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:33 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Buh/Debug/Buh.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Buh/Debug/Buh.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:33 INFO  : Memory regions updated for context APU
21:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:33 INFO  : 'con' command is executed.
21:06:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:06:33 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_buh.elf_on_local.tcl'
21:08:06 INFO  : Disconnected from the channel tcfchan#7.
21:08:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:08:07 INFO  : 'fpga -state' command is executed.
21:08:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:08:07 INFO  : 'jtag frequency' command is executed.
21:08:07 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:08:07 INFO  : Context for 'APU' is selected.
21:08:08 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:08:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:08:08 INFO  : Context for 'APU' is selected.
21:08:08 INFO  : 'stop' command is executed.
21:08:09 INFO  : 'ps7_init' command is executed.
21:08:09 INFO  : 'ps7_post_config' command is executed.
21:08:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:08:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:09 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Buh/Debug/Buh.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:08:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:08:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Buh/Debug/Buh.elf
configparams force-mem-access 0
----------------End of Script----------------

21:08:09 INFO  : Memory regions updated for context APU
21:08:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:09 INFO  : 'con' command is executed.
21:08:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:08:09 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_buh.elf_on_local.tcl'
21:09:27 INFO  : Disconnected from the channel tcfchan#8.
21:09:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:09:28 INFO  : 'fpga -state' command is executed.
21:09:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:09:28 INFO  : 'jtag frequency' command is executed.
21:09:28 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:09:28 INFO  : Context for 'APU' is selected.
21:09:30 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:09:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:09:30 INFO  : Context for 'APU' is selected.
21:09:30 INFO  : 'stop' command is executed.
21:09:30 INFO  : 'ps7_init' command is executed.
21:09:30 INFO  : 'ps7_post_config' command is executed.
21:09:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:09:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:30 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Buh/Debug/Buh.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:09:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:09:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Buh/Debug/Buh.elf
configparams force-mem-access 0
----------------End of Script----------------

21:09:30 INFO  : Memory regions updated for context APU
21:09:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:30 INFO  : 'con' command is executed.
21:09:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:09:30 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_buh.elf_on_local.tcl'
21:09:48 INFO  : Disconnected from the channel tcfchan#9.
21:09:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:09:49 INFO  : 'fpga -state' command is executed.
21:09:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:09:49 INFO  : 'jtag frequency' command is executed.
21:09:49 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:09:49 INFO  : Context for 'APU' is selected.
21:09:51 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:09:51 INFO  : 'configparams force-mem-access 1' command is executed.
21:09:51 INFO  : Context for 'APU' is selected.
21:09:51 INFO  : 'stop' command is executed.
21:09:51 INFO  : 'ps7_init' command is executed.
21:09:51 INFO  : 'ps7_post_config' command is executed.
21:09:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:09:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:51 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Buh/Debug/Buh.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:09:51 INFO  : 'configparams force-mem-access 0' command is executed.
21:09:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Buh/Debug/Buh.elf
configparams force-mem-access 0
----------------End of Script----------------

21:09:51 INFO  : Memory regions updated for context APU
21:09:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:51 INFO  : 'con' command is executed.
21:09:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:09:51 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_buh.elf_on_local.tcl'
21:09:54 INFO  : Disconnected from the channel tcfchan#10.
21:09:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:09:55 INFO  : 'fpga -state' command is executed.
21:09:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:09:56 INFO  : 'jtag frequency' command is executed.
21:09:56 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:09:56 INFO  : Context for 'APU' is selected.
21:09:57 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:09:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:09:57 INFO  : Context for 'APU' is selected.
21:09:57 INFO  : 'stop' command is executed.
21:09:57 INFO  : 'ps7_init' command is executed.
21:09:57 INFO  : 'ps7_post_config' command is executed.
21:09:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:09:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:58 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Buh/Debug/Buh.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:09:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:09:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Buh/Debug/Buh.elf
configparams force-mem-access 0
----------------End of Script----------------

21:09:58 INFO  : Memory regions updated for context APU
21:09:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:58 INFO  : 'con' command is executed.
21:09:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:09:58 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_buh.elf_on_local.tcl'
21:10:10 INFO  : Disconnected from the channel tcfchan#11.
21:10:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:10:11 INFO  : 'fpga -state' command is executed.
21:10:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:10:11 INFO  : 'jtag frequency' command is executed.
21:10:11 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:10:11 INFO  : Context for 'APU' is selected.
21:10:13 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:10:13 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:13 INFO  : Context for 'APU' is selected.
21:10:13 INFO  : 'stop' command is executed.
21:10:13 INFO  : 'ps7_init' command is executed.
21:10:13 INFO  : 'ps7_post_config' command is executed.
21:10:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:10:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:14 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Buh/Debug/Buh.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:14 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Buh/Debug/Buh.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:14 INFO  : Memory regions updated for context APU
21:10:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:14 INFO  : 'con' command is executed.
21:10:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:10:14 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_buh.elf_on_local.tcl'
21:11:37 INFO  : Disconnected from the channel tcfchan#12.
21:11:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:11:38 INFO  : 'fpga -state' command is executed.
21:11:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:11:38 INFO  : 'jtag frequency' command is executed.
21:11:38 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:11:38 INFO  : Context for 'APU' is selected.
21:11:39 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:11:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:39 INFO  : Context for 'APU' is selected.
21:11:39 INFO  : 'stop' command is executed.
21:11:40 INFO  : 'ps7_init' command is executed.
21:11:40 INFO  : 'ps7_post_config' command is executed.
21:11:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:11:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:40 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Buh/Debug/Buh.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:11:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:11:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Buh/Debug/Buh.elf
configparams force-mem-access 0
----------------End of Script----------------

21:11:40 INFO  : Memory regions updated for context APU
21:11:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:40 INFO  : 'con' command is executed.
21:11:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:11:40 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_buh.elf_on_local.tcl'
21:12:00 INFO  : Disconnected from the channel tcfchan#13.
21:12:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:12:01 INFO  : 'fpga -state' command is executed.
21:12:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:12:01 INFO  : 'jtag frequency' command is executed.
21:12:01 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:12:01 INFO  : Context for 'APU' is selected.
21:12:02 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:12:02 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:02 INFO  : Context for 'APU' is selected.
21:12:02 INFO  : 'stop' command is executed.
21:12:03 INFO  : 'ps7_init' command is executed.
21:12:03 INFO  : 'ps7_post_config' command is executed.
21:12:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:12:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:03 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Buh/Debug/Buh.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:12:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Buh/Debug/Buh.elf
configparams force-mem-access 0
----------------End of Script----------------

21:12:03 INFO  : Memory regions updated for context APU
21:12:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:03 INFO  : 'con' command is executed.
21:12:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:12:03 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_buh.elf_on_local.tcl'
21:12:13 INFO  : Disconnected from the channel tcfchan#14.
21:12:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:12:15 INFO  : 'fpga -state' command is executed.
21:12:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:12:15 INFO  : 'jtag frequency' command is executed.
21:12:15 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:12:15 INFO  : Context for 'APU' is selected.
21:12:16 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:12:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:16 INFO  : Context for 'APU' is selected.
21:12:16 INFO  : 'stop' command is executed.
21:12:17 INFO  : 'ps7_init' command is executed.
21:12:17 INFO  : 'ps7_post_config' command is executed.
21:12:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:12:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:17 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Buh/Debug/Buh.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:12:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Buh/Debug/Buh.elf
configparams force-mem-access 0
----------------End of Script----------------

21:12:17 INFO  : Memory regions updated for context APU
21:12:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:17 INFO  : 'con' command is executed.
21:12:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:12:17 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_buh.elf_on_local.tcl'
21:12:30 INFO  : Disconnected from the channel tcfchan#15.
21:12:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:12:31 INFO  : 'fpga -state' command is executed.
21:12:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:12:31 INFO  : 'jtag frequency' command is executed.
21:12:31 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:12:31 INFO  : Context for 'APU' is selected.
21:12:33 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:12:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:33 INFO  : Context for 'APU' is selected.
21:12:33 INFO  : 'stop' command is executed.
21:12:33 INFO  : 'ps7_init' command is executed.
21:12:33 INFO  : 'ps7_post_config' command is executed.
21:12:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:12:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:33 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Buh/Debug/Buh.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:12:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Buh/Debug/Buh.elf
configparams force-mem-access 0
----------------End of Script----------------

21:12:33 INFO  : Memory regions updated for context APU
21:12:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:33 INFO  : 'con' command is executed.
21:12:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:12:33 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_buh.elf_on_local.tcl'
21:26:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:26:45 INFO  : 'fpga -state' command is executed.
21:26:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:26:45 INFO  : 'jtag frequency' command is executed.
21:26:45 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:45 INFO  : Context for 'APU' is selected.
21:26:45 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:26:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:45 INFO  : Context for 'APU' is selected.
21:26:45 INFO  : 'stop' command is executed.
21:26:46 INFO  : 'ps7_init' command is executed.
21:26:46 INFO  : 'ps7_post_config' command is executed.
21:26:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:26:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:46 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:46 INFO  : Memory regions updated for context APU
21:26:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:46 INFO  : 'con' command is executed.
21:26:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:26:46 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
21:26:59 INFO  : Disconnected from the channel tcfchan#16.
21:27:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:27:00 INFO  : 'fpga -state' command is executed.
21:27:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:27:00 INFO  : 'jtag frequency' command is executed.
21:27:00 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:27:00 INFO  : Context for 'APU' is selected.
21:27:02 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:27:02 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:02 INFO  : Context for 'APU' is selected.
21:27:02 INFO  : 'stop' command is executed.
21:27:02 INFO  : 'ps7_init' command is executed.
21:27:02 INFO  : 'ps7_post_config' command is executed.
21:27:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:27:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:03 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:27:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:27:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:27:03 INFO  : Memory regions updated for context APU
21:27:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:03 INFO  : 'con' command is executed.
21:27:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:27:03 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
21:29:44 INFO  : Disconnected from the channel tcfchan#17.
21:29:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:29:45 INFO  : 'fpga -state' command is executed.
21:29:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:29:45 INFO  : 'jtag frequency' command is executed.
21:29:45 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:45 INFO  : Context for 'APU' is selected.
21:29:46 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:29:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:46 INFO  : Context for 'APU' is selected.
21:29:47 INFO  : 'stop' command is executed.
21:29:47 INFO  : 'ps7_init' command is executed.
21:29:47 INFO  : 'ps7_post_config' command is executed.
21:29:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:29:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:47 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:47 INFO  : Memory regions updated for context APU
21:29:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:47 INFO  : 'con' command is executed.
21:29:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:29:47 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
21:30:15 INFO  : Disconnected from the channel tcfchan#18.
21:30:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:30:16 INFO  : 'fpga -state' command is executed.
21:30:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:30:16 INFO  : 'jtag frequency' command is executed.
21:30:16 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:30:16 INFO  : Context for 'APU' is selected.
21:30:18 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:30:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:18 INFO  : Context for 'APU' is selected.
21:30:18 INFO  : 'stop' command is executed.
21:30:18 INFO  : 'ps7_init' command is executed.
21:30:18 INFO  : 'ps7_post_config' command is executed.
21:30:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:30:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:18 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:18 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:19 INFO  : Memory regions updated for context APU
21:30:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:19 INFO  : 'con' command is executed.
21:30:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:30:19 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
21:36:15 INFO  : Disconnected from the channel tcfchan#19.
21:36:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:36:16 INFO  : 'fpga -state' command is executed.
21:36:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:36:16 INFO  : 'jtag frequency' command is executed.
21:36:16 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:36:16 INFO  : Context for 'APU' is selected.
21:36:18 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:36:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:36:18 INFO  : Context for 'APU' is selected.
21:36:18 INFO  : 'stop' command is executed.
21:36:18 INFO  : 'ps7_init' command is executed.
21:36:18 INFO  : 'ps7_post_config' command is executed.
21:36:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:36:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:18 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:18 INFO  : 'configparams force-mem-access 0' command is executed.
21:36:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:36:18 INFO  : Memory regions updated for context APU
21:36:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:19 INFO  : 'con' command is executed.
21:36:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:36:19 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
21:37:47 INFO  : Disconnected from the channel tcfchan#20.
21:37:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:37:48 INFO  : 'fpga -state' command is executed.
21:37:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:37:48 INFO  : 'jtag frequency' command is executed.
21:37:48 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:37:48 INFO  : Context for 'APU' is selected.
21:37:50 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:37:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:50 INFO  : Context for 'APU' is selected.
21:37:50 INFO  : 'stop' command is executed.
21:37:50 INFO  : 'ps7_init' command is executed.
21:37:50 INFO  : 'ps7_post_config' command is executed.
21:37:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:37:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:51 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:51 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:51 INFO  : Memory regions updated for context APU
21:37:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:51 INFO  : 'con' command is executed.
21:37:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:37:51 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
21:38:21 INFO  : Disconnected from the channel tcfchan#21.
21:38:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:38:22 INFO  : 'fpga -state' command is executed.
21:38:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:38:22 INFO  : 'jtag frequency' command is executed.
21:38:22 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:38:22 INFO  : Context for 'APU' is selected.
21:38:24 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:38:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:24 INFO  : Context for 'APU' is selected.
21:38:24 INFO  : 'stop' command is executed.
21:38:24 INFO  : 'ps7_init' command is executed.
21:38:24 INFO  : 'ps7_post_config' command is executed.
21:38:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:38:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:24 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:24 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:25 INFO  : Memory regions updated for context APU
21:38:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:25 INFO  : 'con' command is executed.
21:38:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:38:25 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
21:38:38 INFO  : Disconnected from the channel tcfchan#22.
21:38:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:38:39 INFO  : 'fpga -state' command is executed.
21:38:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:38:39 INFO  : 'jtag frequency' command is executed.
21:38:39 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:38:39 INFO  : Context for 'APU' is selected.
21:38:41 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:38:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:41 INFO  : Context for 'APU' is selected.
21:38:41 INFO  : 'stop' command is executed.
21:38:41 INFO  : 'ps7_init' command is executed.
21:38:41 INFO  : 'ps7_post_config' command is executed.
21:38:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:38:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:41 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:41 INFO  : Memory regions updated for context APU
21:38:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:41 INFO  : 'con' command is executed.
21:38:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:38:41 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
21:38:51 INFO  : Disconnected from the channel tcfchan#23.
21:38:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:38:52 INFO  : 'fpga -state' command is executed.
21:38:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:38:52 INFO  : 'jtag frequency' command is executed.
21:38:52 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:38:52 INFO  : Context for 'APU' is selected.
21:38:54 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:38:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:54 INFO  : Context for 'APU' is selected.
21:38:54 INFO  : 'stop' command is executed.
21:38:54 INFO  : 'ps7_init' command is executed.
21:38:54 INFO  : 'ps7_post_config' command is executed.
21:38:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:38:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:55 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:55 INFO  : Memory regions updated for context APU
21:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:55 INFO  : 'con' command is executed.
21:38:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:38:55 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
21:39:34 WARN  : channel "tcfchan#16" closed
21:39:37 INFO  : Disconnected from the channel tcfchan#24.
21:39:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:39:46 INFO  : 'fpga -state' command is executed.
21:39:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:39:46 INFO  : 'jtag frequency' command is executed.
21:39:46 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:39:46 INFO  : Context for 'APU' is selected.
21:39:47 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:39:47 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:47 INFO  : Context for 'APU' is selected.
21:39:47 INFO  : 'stop' command is executed.
21:39:47 INFO  : 'ps7_init' command is executed.
21:39:47 INFO  : 'ps7_post_config' command is executed.
21:39:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:39:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:48 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:48 INFO  : Memory regions updated for context APU
21:39:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:48 INFO  : 'con' command is executed.
21:39:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:39:48 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
21:39:58 INFO  : Disconnected from the channel tcfchan#25.
21:40:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:40:19 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
21:40:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:40:23 INFO  : 'fpga -state' command is executed.
21:40:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:40:23 INFO  : 'jtag frequency' command is executed.
21:40:23 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:40:23 INFO  : Context for 'APU' is selected.
21:40:23 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:40:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:23 INFO  : Context for 'APU' is selected.
21:40:23 INFO  : 'stop' command is executed.
21:40:24 INFO  : 'ps7_init' command is executed.
21:40:24 INFO  : 'ps7_post_config' command is executed.
21:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:24 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:40:24 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:24 INFO  : Memory regions updated for context APU
21:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:24 INFO  : 'con' command is executed.
21:40:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:40:24 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
21:41:17 INFO  : Disconnected from the channel tcfchan#26.
21:41:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:41:18 INFO  : 'fpga -state' command is executed.
21:41:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:41:19 INFO  : 'jtag frequency' command is executed.
21:41:19 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:41:19 INFO  : Context for 'APU' is selected.
21:41:20 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:41:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:20 INFO  : Context for 'APU' is selected.
21:41:20 INFO  : 'stop' command is executed.
21:41:21 INFO  : 'ps7_init' command is executed.
21:41:21 INFO  : 'ps7_post_config' command is executed.
21:41:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:41:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:21 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:41:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:21 INFO  : Memory regions updated for context APU
21:41:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:21 INFO  : 'con' command is executed.
21:41:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:41:21 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
21:42:55 INFO  : Disconnected from the channel tcfchan#27.
21:42:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:42:56 INFO  : 'fpga -state' command is executed.
21:42:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:42:56 INFO  : 'jtag frequency' command is executed.
21:42:56 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:56 INFO  : Context for 'APU' is selected.
21:42:57 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:42:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:57 INFO  : Context for 'APU' is selected.
21:42:58 INFO  : 'stop' command is executed.
21:42:58 INFO  : 'ps7_init' command is executed.
21:42:58 INFO  : 'ps7_post_config' command is executed.
21:42:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:42:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:58 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:58 INFO  : Memory regions updated for context APU
21:42:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:58 INFO  : 'con' command is executed.
21:42:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:42:58 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
21:43:36 INFO  : Disconnected from the channel tcfchan#28.
21:43:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:43:37 INFO  : 'fpga -state' command is executed.
21:43:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:43:37 INFO  : 'jtag frequency' command is executed.
21:43:37 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:43:37 INFO  : Context for 'APU' is selected.
21:43:39 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:43:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:43:39 INFO  : Context for 'APU' is selected.
21:43:39 INFO  : 'stop' command is executed.
21:43:39 INFO  : 'ps7_init' command is executed.
21:43:39 INFO  : 'ps7_post_config' command is executed.
21:43:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:43:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:40 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:43:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:43:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:43:40 INFO  : Memory regions updated for context APU
21:43:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:40 INFO  : 'con' command is executed.
21:43:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:43:40 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
21:44:30 INFO  : Disconnected from the channel tcfchan#29.
21:44:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:44:31 INFO  : 'fpga -state' command is executed.
21:44:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:44:31 INFO  : 'jtag frequency' command is executed.
21:44:31 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:44:31 INFO  : Context for 'APU' is selected.
21:44:33 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:44:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:33 INFO  : Context for 'APU' is selected.
21:44:33 INFO  : 'stop' command is executed.
21:44:33 INFO  : 'ps7_init' command is executed.
21:44:33 INFO  : 'ps7_post_config' command is executed.
21:44:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:44:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:33 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:33 INFO  : Memory regions updated for context APU
21:44:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:33 INFO  : 'con' command is executed.
21:44:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:44:33 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
21:49:58 INFO  : Disconnected from the channel tcfchan#30.
21:49:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:49:59 INFO  : 'fpga -state' command is executed.
21:49:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:49:59 INFO  : 'jtag frequency' command is executed.
21:49:59 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:49:59 INFO  : Context for 'APU' is selected.
21:50:01 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:50:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:01 INFO  : Context for 'APU' is selected.
21:50:01 INFO  : 'stop' command is executed.
21:50:01 INFO  : 'ps7_init' command is executed.
21:50:01 INFO  : 'ps7_post_config' command is executed.
21:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:50:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:02 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:02 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:02 INFO  : Memory regions updated for context APU
21:50:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:02 INFO  : 'con' command is executed.
21:50:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:50:02 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
21:50:35 INFO  : Disconnected from the channel tcfchan#31.
21:50:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:50:36 INFO  : 'fpga -state' command is executed.
21:50:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:50:36 INFO  : 'jtag frequency' command is executed.
21:50:36 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:50:36 INFO  : Context for 'APU' is selected.
21:50:38 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:50:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:38 INFO  : Context for 'APU' is selected.
21:50:38 INFO  : 'stop' command is executed.
21:50:38 INFO  : 'ps7_init' command is executed.
21:50:38 INFO  : 'ps7_post_config' command is executed.
21:50:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:50:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:39 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:39 INFO  : Memory regions updated for context APU
21:50:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:39 INFO  : 'con' command is executed.
21:50:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:50:39 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
21:50:55 INFO  : Disconnected from the channel tcfchan#32.
21:50:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:50:56 INFO  : 'fpga -state' command is executed.
21:50:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:50:57 INFO  : 'jtag frequency' command is executed.
21:50:57 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:50:57 INFO  : Context for 'APU' is selected.
21:50:58 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:50:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:58 INFO  : Context for 'APU' is selected.
21:50:58 INFO  : 'stop' command is executed.
21:50:58 INFO  : 'ps7_init' command is executed.
21:50:58 INFO  : 'ps7_post_config' command is executed.
21:50:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:50:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:59 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:59 INFO  : Memory regions updated for context APU
21:50:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:59 INFO  : 'con' command is executed.
21:50:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:50:59 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
21:51:30 INFO  : Disconnected from the channel tcfchan#33.
21:51:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:51:31 INFO  : 'fpga -state' command is executed.
21:51:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:51:31 INFO  : 'jtag frequency' command is executed.
21:51:31 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:51:31 INFO  : Context for 'APU' is selected.
21:51:33 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:51:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:33 INFO  : Context for 'APU' is selected.
21:51:33 INFO  : 'stop' command is executed.
21:51:33 INFO  : 'ps7_init' command is executed.
21:51:33 INFO  : 'ps7_post_config' command is executed.
21:51:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:51:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:33 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:34 INFO  : Memory regions updated for context APU
21:51:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:34 INFO  : 'con' command is executed.
21:51:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:51:34 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
21:51:49 INFO  : Disconnected from the channel tcfchan#34.
21:51:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:51:50 INFO  : 'fpga -state' command is executed.
21:51:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:51:50 INFO  : 'jtag frequency' command is executed.
21:51:50 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:51:50 INFO  : Context for 'APU' is selected.
21:51:52 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:51:52 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:52 INFO  : Context for 'APU' is selected.
21:51:52 INFO  : 'stop' command is executed.
21:51:52 INFO  : 'ps7_init' command is executed.
21:51:52 INFO  : 'ps7_post_config' command is executed.
21:51:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:51:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:52 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:52 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:52 INFO  : Memory regions updated for context APU
21:51:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:52 INFO  : 'con' command is executed.
21:51:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:51:52 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
21:59:19 INFO  : Disconnected from the channel tcfchan#35.
21:59:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:59:20 INFO  : 'fpga -state' command is executed.
21:59:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:59:20 INFO  : 'jtag frequency' command is executed.
21:59:20 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:59:20 INFO  : Context for 'APU' is selected.
21:59:22 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:59:22 INFO  : 'configparams force-mem-access 1' command is executed.
21:59:22 INFO  : Context for 'APU' is selected.
21:59:22 INFO  : 'stop' command is executed.
21:59:22 INFO  : 'ps7_init' command is executed.
21:59:22 INFO  : 'ps7_post_config' command is executed.
21:59:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:59:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:22 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:59:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:59:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:59:22 INFO  : Memory regions updated for context APU
21:59:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:22 INFO  : 'con' command is executed.
21:59:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:59:22 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
21:59:27 INFO  : Disconnected from the channel tcfchan#36.
21:59:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:59:28 INFO  : 'fpga -state' command is executed.
21:59:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:59:28 INFO  : 'jtag frequency' command is executed.
21:59:28 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:59:28 INFO  : Context for 'APU' is selected.
21:59:30 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:59:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:59:30 INFO  : Context for 'APU' is selected.
21:59:30 INFO  : 'stop' command is executed.
21:59:30 INFO  : 'ps7_init' command is executed.
21:59:30 INFO  : 'ps7_post_config' command is executed.
21:59:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:59:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:30 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:59:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:59:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:59:30 INFO  : Memory regions updated for context APU
21:59:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:30 INFO  : 'con' command is executed.
21:59:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:59:30 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
21:59:45 INFO  : Disconnected from the channel tcfchan#37.
21:59:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:59:46 INFO  : 'fpga -state' command is executed.
21:59:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:59:46 INFO  : 'jtag frequency' command is executed.
21:59:46 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:59:46 INFO  : Context for 'APU' is selected.
21:59:48 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:59:48 INFO  : 'configparams force-mem-access 1' command is executed.
21:59:48 INFO  : Context for 'APU' is selected.
21:59:48 INFO  : 'stop' command is executed.
21:59:49 INFO  : 'ps7_init' command is executed.
21:59:49 INFO  : 'ps7_post_config' command is executed.
21:59:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:59:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:51 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
21:59:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
----------------End of Script----------------

22:00:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
22:00:01 INFO  : 'fpga -state' command is executed.
22:00:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
22:00:01 INFO  : 'jtag frequency' command is executed.
22:00:01 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:00:01 INFO  : Context for 'APU' is selected.
22:00:01 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
22:00:01 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:01 INFO  : Context for 'APU' is selected.
22:00:01 INFO  : 'stop' command is executed.
22:00:01 ERROR : AP transaction error, DAP status f0000021
22:00:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
----------------End of Script----------------

22:00:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
22:00:05 INFO  : 'fpga -state' command is executed.
22:00:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
22:00:05 INFO  : 'jtag frequency' command is executed.
22:00:05 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:00:05 INFO  : Context for 'APU' is selected.
22:00:05 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
22:00:05 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:05 INFO  : Context for 'APU' is selected.
22:00:05 INFO  : 'stop' command is executed.
22:00:05 ERROR : AP transaction error, DAP status f0000021
22:00:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
----------------End of Script----------------

22:00:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
22:00:10 INFO  : 'fpga -state' command is executed.
22:00:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
22:00:10 INFO  : 'jtag frequency' command is executed.
22:00:10 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:00:10 INFO  : Context for 'APU' is selected.
22:00:10 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
22:00:10 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:10 INFO  : Context for 'APU' is selected.
22:00:10 INFO  : 'stop' command is executed.
22:00:10 ERROR : AP transaction error, DAP status f0000021
22:00:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
----------------End of Script----------------

22:00:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
22:00:21 ERROR : fpga configuration failed. DONE PIN is not HIGH
22:00:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
22:00:32 ERROR : fpga configuration failed. DONE PIN is not HIGH
22:00:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
22:00:47 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
22:00:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
22:00:53 INFO  : 'fpga -state' command is executed.
22:00:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
22:00:53 INFO  : 'jtag frequency' command is executed.
22:00:53 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:00:53 INFO  : Context for 'APU' is selected.
22:00:53 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
22:00:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:53 INFO  : Context for 'APU' is selected.
22:00:53 INFO  : 'stop' command is executed.
22:00:53 INFO  : 'ps7_init' command is executed.
22:00:53 INFO  : 'ps7_post_config' command is executed.
22:00:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:00:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:54 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:54 INFO  : Memory regions updated for context APU
22:00:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:54 INFO  : 'con' command is executed.
22:00:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

22:00:54 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
22:04:23 INFO  : Disconnected from the channel tcfchan#38.
22:04:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
22:04:58 INFO  : 'fpga -state' command is executed.
22:04:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
22:04:58 INFO  : 'jtag frequency' command is executed.
22:04:58 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:04:59 INFO  : Context for 'APU' is selected.
22:05:01 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
22:05:01 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:02 INFO  : Context for 'APU' is selected.
22:05:02 INFO  : 'stop' command is executed.
22:05:03 INFO  : 'ps7_init' command is executed.
22:05:03 INFO  : 'ps7_post_config' command is executed.
22:05:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:05:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:05 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:05 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:05 INFO  : Memory regions updated for context APU
22:05:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
22:05:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:05 INFO  : 'fpga -state' command is executed.
22:05:05 INFO  : 'con' command is executed.
22:05:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

22:05:05 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
22:05:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
22:05:06 INFO  : 'jtag frequency' command is executed.
22:05:06 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:05:06 INFO  : Context for 'APU' is selected.
22:05:06 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
22:05:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:06 INFO  : Context for 'APU' is selected.
22:05:06 INFO  : 'stop' command is executed.
22:05:07 INFO  : 'ps7_init' command is executed.
22:05:07 INFO  : 'ps7_post_config' command is executed.
22:05:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:05:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:07 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:07 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:07 INFO  : Memory regions updated for context APU
22:05:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:07 INFO  : 'con' command is executed.
22:05:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

22:05:07 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
22:28:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
22:28:08 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
22:29:34 INFO  : Disconnected from the channel tcfchan#39.
22:29:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
22:29:35 INFO  : 'fpga -state' command is executed.
22:29:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
22:29:35 INFO  : 'jtag frequency' command is executed.
22:29:35 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:29:35 INFO  : Context for 'APU' is selected.
22:29:37 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
22:29:37 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:37 INFO  : Context for 'APU' is selected.
22:29:37 INFO  : 'stop' command is executed.
22:29:37 INFO  : 'ps7_init' command is executed.
22:29:37 INFO  : 'ps7_post_config' command is executed.
22:29:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:29:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:37 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:29:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:29:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:29:38 INFO  : Memory regions updated for context APU
22:29:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:38 INFO  : 'con' command is executed.
22:29:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

22:29:38 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
22:31:39 INFO  : Disconnected from the channel tcfchan#40.
22:31:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
22:31:40 INFO  : 'fpga -state' command is executed.
22:31:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
22:31:40 INFO  : 'jtag frequency' command is executed.
22:31:40 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:31:40 INFO  : Context for 'APU' is selected.
22:31:42 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
22:31:42 INFO  : 'configparams force-mem-access 1' command is executed.
22:31:42 INFO  : Context for 'APU' is selected.
22:31:42 INFO  : 'stop' command is executed.
22:31:42 INFO  : 'ps7_init' command is executed.
22:31:42 INFO  : 'ps7_post_config' command is executed.
22:31:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:31:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:43 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:31:43 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:31:43 INFO  : Memory regions updated for context APU
22:31:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:43 INFO  : 'con' command is executed.
22:31:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

22:31:43 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
22:35:40 INFO  : Disconnected from the channel tcfchan#41.
22:35:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
22:35:41 INFO  : 'fpga -state' command is executed.
22:35:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
22:35:41 INFO  : 'jtag frequency' command is executed.
22:35:41 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:35:41 INFO  : Context for 'APU' is selected.
22:35:43 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
22:35:43 INFO  : 'configparams force-mem-access 1' command is executed.
22:35:43 INFO  : Context for 'APU' is selected.
22:35:43 INFO  : 'stop' command is executed.
22:35:43 INFO  : 'ps7_init' command is executed.
22:35:43 INFO  : 'ps7_post_config' command is executed.
22:35:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:35:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:43 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:35:43 INFO  : 'configparams force-mem-access 0' command is executed.
22:35:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:35:44 INFO  : Memory regions updated for context APU
22:35:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:44 INFO  : 'con' command is executed.
22:35:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

22:35:44 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
22:35:59 INFO  : Disconnected from the channel tcfchan#42.
22:36:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
22:36:00 INFO  : 'fpga -state' command is executed.
22:36:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:36:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
22:36:00 INFO  : 'jtag frequency' command is executed.
22:36:00 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:36:00 INFO  : Context for 'APU' is selected.
22:36:02 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
22:36:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:36:02 INFO  : Context for 'APU' is selected.
22:36:02 INFO  : 'stop' command is executed.
22:36:02 INFO  : 'ps7_init' command is executed.
22:36:02 INFO  : 'ps7_post_config' command is executed.
22:36:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:36:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:02 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:36:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:36:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:36:02 INFO  : Memory regions updated for context APU
22:36:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:02 INFO  : 'con' command is executed.
22:36:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

22:36:02 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
22:36:52 INFO  : Disconnected from the channel tcfchan#43.
22:36:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
22:36:53 INFO  : 'fpga -state' command is executed.
22:36:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:36:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
22:36:53 INFO  : 'jtag frequency' command is executed.
22:36:53 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:36:53 INFO  : Context for 'APU' is selected.
22:36:55 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
22:36:55 INFO  : 'configparams force-mem-access 1' command is executed.
22:36:55 INFO  : Context for 'APU' is selected.
22:36:55 INFO  : 'stop' command is executed.
22:36:55 INFO  : 'ps7_init' command is executed.
22:36:55 INFO  : 'ps7_post_config' command is executed.
22:36:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:36:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:55 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:36:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:36:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:36:55 INFO  : Memory regions updated for context APU
22:36:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:55 INFO  : 'con' command is executed.
22:36:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

22:36:55 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
22:37:54 INFO  : Disconnected from the channel tcfchan#44.
22:37:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
22:37:55 INFO  : 'fpga -state' command is executed.
22:37:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
22:37:55 INFO  : 'jtag frequency' command is executed.
22:37:55 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:37:55 INFO  : Context for 'APU' is selected.
22:37:57 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
22:37:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:37:57 INFO  : Context for 'APU' is selected.
22:37:57 INFO  : 'stop' command is executed.
22:37:57 INFO  : 'ps7_init' command is executed.
22:37:57 INFO  : 'ps7_post_config' command is executed.
22:37:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:37:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:57 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:37:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:37:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:37:58 INFO  : Memory regions updated for context APU
22:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:58 INFO  : 'con' command is executed.
22:37:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

22:37:58 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
22:40:33 INFO  : Disconnected from the channel tcfchan#45.
22:40:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
22:40:34 INFO  : 'fpga -state' command is executed.
22:40:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:40:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
22:40:35 INFO  : 'jtag frequency' command is executed.
22:40:35 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:40:35 INFO  : Context for 'APU' is selected.
22:40:36 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
22:40:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:40:36 INFO  : Context for 'APU' is selected.
22:40:36 INFO  : 'stop' command is executed.
22:40:37 INFO  : 'ps7_init' command is executed.
22:40:37 INFO  : 'ps7_post_config' command is executed.
22:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:37 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:40:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:40:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:40:37 INFO  : Memory regions updated for context APU
22:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:37 INFO  : 'con' command is executed.
22:40:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

22:40:37 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
23:14:59 INFO  : Disconnected from the channel tcfchan#46.
23:15:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
23:15:00 INFO  : 'fpga -state' command is executed.
23:15:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
23:15:00 INFO  : 'jtag frequency' command is executed.
23:15:00 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:15:00 INFO  : Context for 'APU' is selected.
23:15:02 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
23:15:02 INFO  : 'configparams force-mem-access 1' command is executed.
23:15:02 INFO  : Context for 'APU' is selected.
23:15:02 INFO  : 'stop' command is executed.
23:15:02 INFO  : 'ps7_init' command is executed.
23:15:02 INFO  : 'ps7_post_config' command is executed.
23:15:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:15:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:02 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:15:02 INFO  : 'configparams force-mem-access 0' command is executed.
23:15:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:15:02 INFO  : Memory regions updated for context APU
23:15:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:02 INFO  : 'con' command is executed.
23:15:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

23:15:02 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
23:15:55 INFO  : Disconnected from the channel tcfchan#47.
23:15:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
23:15:56 INFO  : 'fpga -state' command is executed.
23:15:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
23:15:56 INFO  : 'jtag frequency' command is executed.
23:15:56 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:15:56 INFO  : Context for 'APU' is selected.
23:15:58 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
23:15:58 INFO  : 'configparams force-mem-access 1' command is executed.
23:15:58 INFO  : Context for 'APU' is selected.
23:15:58 INFO  : 'stop' command is executed.
23:15:58 INFO  : 'ps7_init' command is executed.
23:15:58 INFO  : 'ps7_post_config' command is executed.
23:15:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:15:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:59 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:15:59 INFO  : 'configparams force-mem-access 0' command is executed.
23:15:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:15:59 INFO  : Memory regions updated for context APU
23:15:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:59 INFO  : 'con' command is executed.
23:15:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

23:15:59 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
23:16:27 INFO  : Disconnected from the channel tcfchan#48.
23:16:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
23:16:28 INFO  : 'fpga -state' command is executed.
23:16:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
23:16:28 INFO  : 'jtag frequency' command is executed.
23:16:28 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:16:28 INFO  : Context for 'APU' is selected.
23:16:30 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
23:16:30 INFO  : 'configparams force-mem-access 1' command is executed.
23:16:30 INFO  : Context for 'APU' is selected.
23:16:30 INFO  : 'stop' command is executed.
23:16:30 INFO  : 'ps7_init' command is executed.
23:16:30 INFO  : 'ps7_post_config' command is executed.
23:16:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:16:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:30 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:16:30 INFO  : 'configparams force-mem-access 0' command is executed.
23:16:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:16:30 INFO  : Memory regions updated for context APU
23:16:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:30 INFO  : 'con' command is executed.
23:16:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

23:16:30 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
23:19:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:19:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
23:19:39 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
23:19:48 INFO  : Disconnected from the channel tcfchan#49.
23:19:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
23:19:49 INFO  : 'fpga -state' command is executed.
23:19:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:19:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
23:19:50 INFO  : 'jtag frequency' command is executed.
23:19:50 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:19:50 INFO  : Context for 'APU' is selected.
23:19:51 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
23:19:51 INFO  : 'configparams force-mem-access 1' command is executed.
23:19:51 INFO  : Context for 'APU' is selected.
23:19:51 INFO  : 'stop' command is executed.
23:19:52 INFO  : 'ps7_init' command is executed.
23:19:52 INFO  : 'ps7_post_config' command is executed.
23:19:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:19:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:52 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:19:52 INFO  : 'configparams force-mem-access 0' command is executed.
23:19:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:19:52 INFO  : Memory regions updated for context APU
23:19:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:52 INFO  : 'con' command is executed.
23:19:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

23:19:52 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
23:20:14 INFO  : Apm configuration has been updated and stored to 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\Zynq_Design_wrapper_hw_platform_0\apmconfigs\apm_default.json' for the project 'Zynq_Design_wrapper_hw_platform_0'
23:22:13 INFO  : Disconnected from the channel tcfchan#50.
23:22:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
23:22:14 INFO  : 'fpga -state' command is executed.
23:22:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
23:22:14 INFO  : 'jtag frequency' command is executed.
23:22:14 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:22:14 INFO  : Context for 'APU' is selected.
23:22:16 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
23:22:16 INFO  : 'configparams force-mem-access 1' command is executed.
23:22:16 INFO  : Context for 'APU' is selected.
23:22:16 INFO  : 'stop' command is executed.
23:22:16 INFO  : 'ps7_init' command is executed.
23:22:16 INFO  : 'ps7_post_config' command is executed.
23:22:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:22:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:17 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:22:17 INFO  : 'configparams force-mem-access 0' command is executed.
23:22:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:22:17 INFO  : Memory regions updated for context APU
23:22:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:17 INFO  : 'con' command is executed.
23:22:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

23:22:17 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
23:30:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
23:30:18 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
23:30:21 INFO  : Disconnected from the channel tcfchan#51.
23:30:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
23:30:22 INFO  : 'fpga -state' command is executed.
23:30:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
23:30:22 INFO  : 'jtag frequency' command is executed.
23:30:22 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:30:22 INFO  : Context for 'APU' is selected.
23:30:24 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
23:30:24 INFO  : 'configparams force-mem-access 1' command is executed.
23:30:24 INFO  : Context for 'APU' is selected.
23:30:24 INFO  : 'stop' command is executed.
23:30:24 INFO  : 'ps7_init' command is executed.
23:30:24 INFO  : 'ps7_post_config' command is executed.
23:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:24 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:30:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:30:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:30:24 INFO  : Memory regions updated for context APU
23:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:24 INFO  : 'con' command is executed.
23:30:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

23:30:24 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
23:30:57 INFO  : Disconnected from the channel tcfchan#52.
23:30:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
23:30:58 INFO  : 'fpga -state' command is executed.
23:30:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
23:30:58 INFO  : 'jtag frequency' command is executed.
23:30:58 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:30:58 INFO  : Context for 'APU' is selected.
23:31:00 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
23:31:00 INFO  : 'configparams force-mem-access 1' command is executed.
23:31:00 INFO  : Context for 'APU' is selected.
23:31:00 INFO  : 'stop' command is executed.
23:31:00 INFO  : 'ps7_init' command is executed.
23:31:00 INFO  : 'ps7_post_config' command is executed.
23:31:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:31:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:01 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:31:01 INFO  : 'configparams force-mem-access 0' command is executed.
23:31:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:31:01 INFO  : Memory regions updated for context APU
23:31:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:01 INFO  : 'con' command is executed.
23:31:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

23:31:01 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
23:41:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
23:41:09 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
23:46:11 INFO  : Disconnected from the channel tcfchan#53.
23:46:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
23:46:12 INFO  : 'fpga -state' command is executed.
23:46:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:46:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
23:46:12 INFO  : 'jtag frequency' command is executed.
23:46:12 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:46:12 INFO  : Context for 'APU' is selected.
23:46:14 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
23:46:14 INFO  : 'configparams force-mem-access 1' command is executed.
23:46:14 INFO  : Context for 'APU' is selected.
23:46:14 INFO  : 'stop' command is executed.
23:46:14 INFO  : 'ps7_init' command is executed.
23:46:14 INFO  : 'ps7_post_config' command is executed.
23:46:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:46:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:14 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:46:14 INFO  : 'configparams force-mem-access 0' command is executed.
23:46:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:46:14 INFO  : Memory regions updated for context APU
23:46:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:14 INFO  : 'con' command is executed.
23:46:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

23:46:14 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
23:49:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
23:49:05 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
23:49:21 INFO  : Disconnected from the channel tcfchan#54.
23:49:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
23:49:22 INFO  : 'fpga -state' command is executed.
23:49:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
23:49:22 INFO  : 'jtag frequency' command is executed.
23:49:22 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:49:22 INFO  : Context for 'APU' is selected.
23:49:23 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
23:49:23 INFO  : 'configparams force-mem-access 1' command is executed.
23:49:23 INFO  : Context for 'APU' is selected.
23:49:23 INFO  : 'stop' command is executed.
23:49:24 INFO  : 'ps7_init' command is executed.
23:49:24 INFO  : 'ps7_post_config' command is executed.
23:49:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:49:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:24 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:49:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:49:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:49:24 INFO  : Memory regions updated for context APU
23:49:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:24 INFO  : 'con' command is executed.
23:49:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

23:49:24 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
23:50:32 INFO  : Disconnected from the channel tcfchan#55.
23:50:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
23:50:33 INFO  : 'fpga -state' command is executed.
23:50:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
23:50:34 INFO  : 'jtag frequency' command is executed.
23:50:34 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:50:34 INFO  : Context for 'APU' is selected.
23:50:35 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
23:50:35 INFO  : 'configparams force-mem-access 1' command is executed.
23:50:35 INFO  : Context for 'APU' is selected.
23:50:35 INFO  : 'stop' command is executed.
23:50:36 INFO  : 'ps7_init' command is executed.
23:50:36 INFO  : 'ps7_post_config' command is executed.
23:50:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:50:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:36 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:50:36 INFO  : 'configparams force-mem-access 0' command is executed.
23:50:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:50:36 INFO  : Memory regions updated for context APU
23:50:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:36 INFO  : 'con' command is executed.
23:50:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

23:50:36 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
23:57:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
23:57:06 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
23:57:11 INFO  : Disconnected from the channel tcfchan#56.
23:57:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
23:57:12 INFO  : 'fpga -state' command is executed.
23:57:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
23:57:12 INFO  : 'jtag frequency' command is executed.
23:57:12 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:57:12 INFO  : Context for 'APU' is selected.
23:57:14 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
23:57:14 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:14 INFO  : Context for 'APU' is selected.
23:57:14 INFO  : 'stop' command is executed.
23:57:14 INFO  : 'ps7_init' command is executed.
23:57:14 INFO  : 'ps7_post_config' command is executed.
23:57:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:57:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:14 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:14 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:14 INFO  : Memory regions updated for context APU
23:57:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:14 INFO  : 'con' command is executed.
23:57:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

23:57:14 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
23:57:24 INFO  : Disconnected from the channel tcfchan#57.
23:57:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
23:57:25 INFO  : 'fpga -state' command is executed.
23:57:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
23:57:25 INFO  : 'jtag frequency' command is executed.
23:57:25 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:57:25 INFO  : Context for 'APU' is selected.
23:57:27 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
23:57:27 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:27 INFO  : Context for 'APU' is selected.
23:57:27 INFO  : 'stop' command is executed.
23:57:27 INFO  : 'ps7_init' command is executed.
23:57:27 INFO  : 'ps7_post_config' command is executed.
23:57:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:57:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:27 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:27 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:27 INFO  : Memory regions updated for context APU
23:57:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:27 INFO  : 'con' command is executed.
23:57:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

23:57:27 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
23:57:51 INFO  : Disconnected from the channel tcfchan#58.
23:57:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
23:57:52 INFO  : 'fpga -state' command is executed.
23:57:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
23:57:52 INFO  : 'jtag frequency' command is executed.
23:57:52 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:57:52 INFO  : Context for 'APU' is selected.
23:57:54 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
23:57:54 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:54 INFO  : Context for 'APU' is selected.
23:57:54 INFO  : 'stop' command is executed.
23:57:54 INFO  : 'ps7_init' command is executed.
23:57:54 INFO  : 'ps7_post_config' command is executed.
23:57:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:57:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:54 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:54 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Slave_Test_Bench_4/Debug/AXI_Slave_Test_Bench_4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:55 INFO  : Memory regions updated for context APU
23:57:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:55 INFO  : 'con' command is executed.
23:57:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

23:57:55 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_slave_test_bench_4.elf_on_local.tcl'
00:28:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
00:28:42 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
00:28:44 INFO  : Disconnected from the channel tcfchan#59.
00:28:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
00:28:54 INFO  : 'fpga -state' command is executed.
00:28:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
00:28:54 INFO  : 'jtag frequency' command is executed.
00:28:54 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:28:54 INFO  : Context for 'APU' is selected.
00:28:56 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
00:28:56 INFO  : 'configparams force-mem-access 1' command is executed.
00:28:56 INFO  : Context for 'APU' is selected.
00:28:56 INFO  : 'stop' command is executed.
00:28:56 INFO  : 'ps7_init' command is executed.
00:28:56 INFO  : 'ps7_post_config' command is executed.
00:28:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:28:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:57 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:28:57 INFO  : 'configparams force-mem-access 0' command is executed.
00:28:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

00:28:57 INFO  : Memory regions updated for context APU
00:28:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:57 INFO  : 'con' command is executed.
00:28:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

00:28:57 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
00:29:24 INFO  : Disconnected from the channel tcfchan#60.
00:29:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
00:29:25 INFO  : 'fpga -state' command is executed.
00:29:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
00:29:25 INFO  : 'jtag frequency' command is executed.
00:29:25 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:29:25 INFO  : Context for 'APU' is selected.
00:29:27 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
00:29:27 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:27 INFO  : Context for 'APU' is selected.
00:29:27 INFO  : 'stop' command is executed.
00:29:27 INFO  : 'ps7_init' command is executed.
00:29:27 INFO  : 'ps7_post_config' command is executed.
00:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:29:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:28 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:28 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:28 INFO  : Memory regions updated for context APU
00:29:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:28 INFO  : 'con' command is executed.
00:29:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

00:29:28 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
00:29:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
00:29:43 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
00:29:46 INFO  : Disconnected from the channel tcfchan#61.
00:29:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
00:29:47 INFO  : 'fpga -state' command is executed.
00:29:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
00:29:47 INFO  : 'jtag frequency' command is executed.
00:29:47 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:29:47 INFO  : Context for 'APU' is selected.
00:29:49 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
00:29:49 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:49 INFO  : Context for 'APU' is selected.
00:29:49 INFO  : 'stop' command is executed.
00:29:49 INFO  : 'ps7_init' command is executed.
00:29:49 INFO  : 'ps7_post_config' command is executed.
00:29:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:29:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:49 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:49 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:50 INFO  : Memory regions updated for context APU
00:29:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:50 INFO  : 'con' command is executed.
00:29:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

00:29:50 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
00:30:08 INFO  : Disconnected from the channel tcfchan#62.
00:30:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
00:30:09 INFO  : 'fpga -state' command is executed.
00:30:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
00:30:09 INFO  : 'jtag frequency' command is executed.
00:30:09 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:30:09 INFO  : Context for 'APU' is selected.
00:30:11 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
00:30:11 INFO  : 'configparams force-mem-access 1' command is executed.
00:30:11 INFO  : Context for 'APU' is selected.
00:30:11 INFO  : 'stop' command is executed.
00:30:11 INFO  : 'ps7_init' command is executed.
00:30:11 INFO  : 'ps7_post_config' command is executed.
00:30:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:30:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:11 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:30:11 INFO  : 'configparams force-mem-access 0' command is executed.
00:30:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

00:30:12 INFO  : Memory regions updated for context APU
00:30:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:12 INFO  : 'con' command is executed.
00:30:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

00:30:12 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
00:30:27 INFO  : Disconnected from the channel tcfchan#63.
00:30:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
00:30:28 INFO  : 'fpga -state' command is executed.
00:30:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
00:30:28 INFO  : 'jtag frequency' command is executed.
00:30:28 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:30:28 INFO  : Context for 'APU' is selected.
00:30:30 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
00:30:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:30:30 INFO  : Context for 'APU' is selected.
00:30:30 INFO  : 'stop' command is executed.
00:30:30 INFO  : 'ps7_init' command is executed.
00:30:30 INFO  : 'ps7_post_config' command is executed.
00:30:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:30:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:31 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:30:31 INFO  : 'configparams force-mem-access 0' command is executed.
00:30:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

00:30:31 INFO  : Memory regions updated for context APU
00:30:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:31 INFO  : 'con' command is executed.
00:30:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

00:30:31 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
00:34:41 INFO  : Disconnected from the channel tcfchan#64.
00:34:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
00:34:43 INFO  : 'fpga -state' command is executed.
00:34:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:34:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
00:34:43 INFO  : 'jtag frequency' command is executed.
00:34:43 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:34:43 INFO  : Context for 'APU' is selected.
00:34:44 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
00:34:44 INFO  : 'configparams force-mem-access 1' command is executed.
00:34:44 INFO  : Context for 'APU' is selected.
00:34:44 INFO  : 'stop' command is executed.
00:34:45 INFO  : 'ps7_init' command is executed.
00:34:45 INFO  : 'ps7_post_config' command is executed.
00:34:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:34:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:45 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:34:45 INFO  : 'configparams force-mem-access 0' command is executed.
00:34:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

00:34:45 INFO  : Memory regions updated for context APU
00:34:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:45 INFO  : 'con' command is executed.
00:34:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

00:34:45 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
00:35:52 INFO  : Disconnected from the channel tcfchan#65.
00:35:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
00:35:53 INFO  : 'fpga -state' command is executed.
00:35:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
00:35:54 INFO  : 'jtag frequency' command is executed.
00:35:54 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:35:54 INFO  : Context for 'APU' is selected.
00:35:55 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
00:35:55 INFO  : 'configparams force-mem-access 1' command is executed.
00:35:55 INFO  : Context for 'APU' is selected.
00:35:55 INFO  : 'stop' command is executed.
00:35:56 INFO  : 'ps7_init' command is executed.
00:35:56 INFO  : 'ps7_post_config' command is executed.
00:35:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:35:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:56 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:35:56 INFO  : 'configparams force-mem-access 0' command is executed.
00:35:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

00:35:56 INFO  : Memory regions updated for context APU
00:35:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:56 INFO  : 'con' command is executed.
00:35:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

00:35:56 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
00:36:00 INFO  : Disconnected from the channel tcfchan#66.
00:36:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
00:36:01 INFO  : 'fpga -state' command is executed.
00:36:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:36:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
00:36:01 INFO  : 'jtag frequency' command is executed.
00:36:01 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:36:01 INFO  : Context for 'APU' is selected.
00:36:03 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
00:36:03 INFO  : 'configparams force-mem-access 1' command is executed.
00:36:03 INFO  : Context for 'APU' is selected.
00:36:03 INFO  : 'stop' command is executed.
00:36:03 INFO  : 'ps7_init' command is executed.
00:36:03 INFO  : 'ps7_post_config' command is executed.
00:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:04 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:36:04 INFO  : 'configparams force-mem-access 0' command is executed.
00:36:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

00:36:04 INFO  : Memory regions updated for context APU
00:36:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:04 INFO  : 'con' command is executed.
00:36:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

00:36:04 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
00:36:17 INFO  : Disconnected from the channel tcfchan#67.
13:48:26 INFO  : Registering command handlers for SDK TCF services
13:48:26 INFO  : Launching XSCT server: xsct.bat -interactive G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\temp_xsdb_launch_script.tcl
13:48:31 INFO  : XSCT server has started successfully.
13:48:35 INFO  : Successfully done setting XSCT server connection channel  
13:48:35 INFO  : Successfully done setting SDK workspace  
13:48:35 INFO  : Processing command line option -hwspec G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf.
13:48:35 INFO  : Checking for hwspec changes in the project Zynq_Design_wrapper_hw_platform_0.
13:48:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619841416873,  Project:1619823701340
13:48:48 INFO  : Project Zynq_Design_wrapper_hw_platform_0's source hardware specification located at G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:48:56 INFO  : Copied contents of G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf into \Zynq_Design_wrapper_hw_platform_0\system.hdf.
13:48:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:49:23 INFO  : 
13:49:24 INFO  : Updating hardware inferred compiler options for AXI_Lite_Slave_Test_Bench_5.
13:49:24 INFO  : Clearing existing target manager status.
13:49:24 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:49:25 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:51:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:51:29 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
13:52:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:52:06 INFO  : 'fpga -state' command is executed.
13:52:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
13:52:06 INFO  : 'jtag frequency' command is executed.
13:52:06 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:52:06 INFO  : Context for 'APU' is selected.
13:52:06 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
13:52:06 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:06 INFO  : Context for 'APU' is selected.
13:52:06 INFO  : 'stop' command is executed.
13:52:06 INFO  : 'ps7_init' command is executed.
13:52:06 INFO  : 'ps7_post_config' command is executed.
13:52:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:52:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:06 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:52:06 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:07 INFO  : Memory regions updated for context APU
13:52:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:07 INFO  : 'con' command is executed.
13:52:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

13:52:07 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
13:52:46 INFO  : Disconnected from the channel tcfchan#1.
13:52:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:52:47 INFO  : 'fpga -state' command is executed.
13:52:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
13:52:47 INFO  : 'jtag frequency' command is executed.
13:52:47 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:52:47 INFO  : Context for 'APU' is selected.
13:52:49 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
13:52:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:49 INFO  : Context for 'APU' is selected.
13:52:49 INFO  : 'stop' command is executed.
13:52:49 INFO  : 'ps7_init' command is executed.
13:52:49 INFO  : 'ps7_post_config' command is executed.
13:52:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:52:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:49 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:52:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:49 INFO  : Memory regions updated for context APU
13:52:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:49 INFO  : 'con' command is executed.
13:52:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

13:52:49 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
13:53:13 INFO  : Disconnected from the channel tcfchan#2.
13:53:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:53:15 INFO  : 'fpga -state' command is executed.
13:53:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
13:53:15 INFO  : 'jtag frequency' command is executed.
13:53:15 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:53:15 INFO  : Context for 'APU' is selected.
13:53:15 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
13:53:15 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:15 INFO  : Context for 'APU' is selected.
13:53:15 INFO  : 'stop' command is executed.
13:53:15 INFO  : 'ps7_init' command is executed.
13:53:15 INFO  : 'ps7_post_config' command is executed.
13:53:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:53:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:15 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:15 INFO  : Memory regions updated for context APU
13:53:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:15 INFO  : 'con' command is executed.
13:53:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

13:53:15 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
13:55:07 INFO  : Disconnected from the channel tcfchan#3.
13:55:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:55:08 INFO  : 'fpga -state' command is executed.
13:55:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
13:55:08 INFO  : 'jtag frequency' command is executed.
13:55:08 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:55:08 INFO  : Context for 'APU' is selected.
13:55:08 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
13:55:08 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:08 INFO  : Context for 'APU' is selected.
13:55:08 INFO  : 'stop' command is executed.
13:55:08 INFO  : 'ps7_init' command is executed.
13:55:08 INFO  : 'ps7_post_config' command is executed.
13:55:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:55:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:08 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:55:08 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:08 INFO  : Memory regions updated for context APU
13:55:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:08 INFO  : 'con' command is executed.
13:55:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

13:55:08 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:12:19 INFO  : Disconnected from the channel tcfchan#4.
14:12:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:12:21 INFO  : 'fpga -state' command is executed.
14:12:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:12:21 INFO  : 'jtag frequency' command is executed.
14:12:21 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:12:21 INFO  : Context for 'APU' is selected.
14:12:21 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:12:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:21 INFO  : Context for 'APU' is selected.
14:12:21 INFO  : 'stop' command is executed.
14:12:21 INFO  : 'ps7_init' command is executed.
14:12:21 INFO  : 'ps7_post_config' command is executed.
14:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:21 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:21 INFO  : Memory regions updated for context APU
14:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:21 INFO  : 'con' command is executed.
14:12:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:12:21 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:15:34 INFO  : Disconnected from the channel tcfchan#5.
14:15:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:15:35 INFO  : 'fpga -state' command is executed.
14:15:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:15:35 INFO  : 'jtag frequency' command is executed.
14:15:35 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:15:35 INFO  : Context for 'APU' is selected.
14:15:35 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:15:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:15:35 INFO  : Context for 'APU' is selected.
14:15:35 INFO  : 'stop' command is executed.
14:15:36 INFO  : 'ps7_init' command is executed.
14:15:36 INFO  : 'ps7_post_config' command is executed.
14:15:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:15:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:36 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:15:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:15:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:15:36 INFO  : Memory regions updated for context APU
14:15:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:36 INFO  : 'con' command is executed.
14:15:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:15:36 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:16:15 INFO  : Disconnected from the channel tcfchan#6.
14:16:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:16:16 INFO  : 'fpga -state' command is executed.
14:16:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:16:16 INFO  : 'jtag frequency' command is executed.
14:16:16 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:16:16 INFO  : Context for 'APU' is selected.
14:16:16 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:16:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:16 INFO  : Context for 'APU' is selected.
14:16:16 INFO  : 'stop' command is executed.
14:16:16 INFO  : 'ps7_init' command is executed.
14:16:16 INFO  : 'ps7_post_config' command is executed.
14:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:16 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:16 INFO  : Memory regions updated for context APU
14:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:16 INFO  : 'con' command is executed.
14:16:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:16:16 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:18:15 INFO  : Disconnected from the channel tcfchan#7.
14:18:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:18:16 INFO  : 'fpga -state' command is executed.
14:18:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:18:16 INFO  : 'jtag frequency' command is executed.
14:18:16 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:18:16 INFO  : Context for 'APU' is selected.
14:18:16 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:18:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:16 INFO  : Context for 'APU' is selected.
14:18:16 INFO  : 'stop' command is executed.
14:18:16 INFO  : 'ps7_init' command is executed.
14:18:16 INFO  : 'ps7_post_config' command is executed.
14:18:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:18:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:16 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:16 INFO  : Memory regions updated for context APU
14:18:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:17 INFO  : 'con' command is executed.
14:18:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:18:17 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:18:45 INFO  : Disconnected from the channel tcfchan#8.
14:18:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:18:46 INFO  : 'fpga -state' command is executed.
14:18:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:18:46 INFO  : 'jtag frequency' command is executed.
14:18:46 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:18:46 INFO  : Context for 'APU' is selected.
14:18:46 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:18:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:46 INFO  : Context for 'APU' is selected.
14:18:46 INFO  : 'stop' command is executed.
14:18:47 INFO  : 'ps7_init' command is executed.
14:18:47 INFO  : 'ps7_post_config' command is executed.
14:18:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:18:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:47 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:47 INFO  : Memory regions updated for context APU
14:18:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:47 INFO  : 'con' command is executed.
14:18:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:18:47 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:19:07 INFO  : Disconnected from the channel tcfchan#9.
14:19:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:19:08 INFO  : 'fpga -state' command is executed.
14:19:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:19:09 INFO  : 'jtag frequency' command is executed.
14:19:09 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:09 INFO  : Context for 'APU' is selected.
14:19:09 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:19:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:09 INFO  : Context for 'APU' is selected.
14:19:09 INFO  : 'stop' command is executed.
14:19:09 INFO  : 'ps7_init' command is executed.
14:19:09 INFO  : 'ps7_post_config' command is executed.
14:19:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:19:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:09 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:09 INFO  : Memory regions updated for context APU
14:19:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:09 INFO  : 'con' command is executed.
14:19:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:19:09 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:21:51 INFO  : Disconnected from the channel tcfchan#10.
14:21:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:21:52 INFO  : 'fpga -state' command is executed.
14:21:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:21:52 INFO  : 'jtag frequency' command is executed.
14:21:52 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:52 INFO  : Context for 'APU' is selected.
14:21:52 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:21:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:52 INFO  : Context for 'APU' is selected.
14:21:52 INFO  : 'stop' command is executed.
14:21:52 INFO  : 'ps7_init' command is executed.
14:21:52 INFO  : 'ps7_post_config' command is executed.
14:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:52 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:52 INFO  : Memory regions updated for context APU
14:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:53 INFO  : 'con' command is executed.
14:21:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:21:53 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:22:09 INFO  : Disconnected from the channel tcfchan#11.
14:22:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:22:10 INFO  : 'fpga -state' command is executed.
14:22:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:22:10 INFO  : 'jtag frequency' command is executed.
14:22:10 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:22:10 INFO  : Context for 'APU' is selected.
14:22:10 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:22:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:10 INFO  : Context for 'APU' is selected.
14:22:10 INFO  : 'stop' command is executed.
14:22:11 INFO  : 'ps7_init' command is executed.
14:22:11 INFO  : 'ps7_post_config' command is executed.
14:22:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:22:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:11 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:11 INFO  : Memory regions updated for context APU
14:22:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:11 INFO  : 'con' command is executed.
14:22:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:22:11 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:39:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619894297857,  Project:1619841416873
14:39:01 INFO  : Project Zynq_Design_wrapper_hw_platform_0's source hardware specification located at G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:39:34 INFO  : Copied contents of G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf into \Zynq_Design_wrapper_hw_platform_0\system.hdf.
14:39:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:39:44 INFO  : 
14:39:45 INFO  : Updating hardware inferred compiler options for AXI_Lite_Slave_Test_Bench_5.
14:39:45 INFO  : Clearing existing target manager status.
14:39:45 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:39:46 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:40:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:40:13 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
14:40:18 INFO  : Disconnected from the channel tcfchan#12.
14:40:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:40:19 INFO  : 'fpga -state' command is executed.
14:40:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:40:19 INFO  : 'jtag frequency' command is executed.
14:40:19 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:40:19 INFO  : Context for 'APU' is selected.
14:40:19 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:40:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:19 INFO  : Context for 'APU' is selected.
14:40:20 INFO  : 'stop' command is executed.
14:40:20 INFO  : 'ps7_init' command is executed.
14:40:20 INFO  : 'ps7_post_config' command is executed.
14:40:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:40:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:20 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:20 INFO  : Memory regions updated for context APU
14:40:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:20 INFO  : 'con' command is executed.
14:40:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:40:20 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:40:33 INFO  : Disconnected from the channel tcfchan#13.
14:40:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:40:34 INFO  : 'fpga -state' command is executed.
14:40:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:40:34 INFO  : 'jtag frequency' command is executed.
14:40:34 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:40:34 INFO  : Context for 'APU' is selected.
14:40:34 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:40:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:34 INFO  : Context for 'APU' is selected.
14:40:34 INFO  : 'stop' command is executed.
14:40:34 INFO  : 'ps7_init' command is executed.
14:40:34 INFO  : 'ps7_post_config' command is executed.
14:40:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:40:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:34 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:34 INFO  : Memory regions updated for context APU
14:40:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:34 INFO  : 'con' command is executed.
14:40:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:40:34 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:40:44 INFO  : Disconnected from the channel tcfchan#14.
14:40:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:40:45 INFO  : 'fpga -state' command is executed.
14:40:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:40:45 INFO  : 'jtag frequency' command is executed.
14:40:45 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:40:45 INFO  : Context for 'APU' is selected.
14:40:45 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:40:45 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:45 INFO  : Context for 'APU' is selected.
14:40:45 INFO  : 'stop' command is executed.
14:40:45 INFO  : 'ps7_init' command is executed.
14:40:45 INFO  : 'ps7_post_config' command is executed.
14:40:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:40:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:45 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:45 INFO  : Memory regions updated for context APU
14:40:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:46 INFO  : 'con' command is executed.
14:40:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:40:46 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:41:54 INFO  : Disconnected from the channel tcfchan#15.
14:41:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:41:55 INFO  : 'fpga -state' command is executed.
14:41:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:41:55 INFO  : 'jtag frequency' command is executed.
14:41:55 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:55 INFO  : Context for 'APU' is selected.
14:41:55 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:41:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:55 INFO  : Context for 'APU' is selected.
14:41:55 INFO  : 'stop' command is executed.
14:41:56 INFO  : 'ps7_init' command is executed.
14:41:56 INFO  : 'ps7_post_config' command is executed.
14:41:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:41:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:56 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:56 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:56 INFO  : Memory regions updated for context APU
14:41:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:56 INFO  : 'con' command is executed.
14:41:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:41:56 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:42:10 INFO  : Disconnected from the channel tcfchan#16.
14:42:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:42:11 INFO  : 'fpga -state' command is executed.
14:42:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:42:11 INFO  : 'jtag frequency' command is executed.
14:42:11 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:42:11 INFO  : Context for 'APU' is selected.
14:42:11 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:42:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:11 INFO  : Context for 'APU' is selected.
14:42:12 INFO  : 'stop' command is executed.
14:42:12 INFO  : 'ps7_init' command is executed.
14:42:12 INFO  : 'ps7_post_config' command is executed.
14:42:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:42:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:12 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:12 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:12 INFO  : Memory regions updated for context APU
14:42:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:12 INFO  : 'con' command is executed.
14:42:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:42:12 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:47:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619894865611,  Project:1619894297857
14:47:57 INFO  : Project Zynq_Design_wrapper_hw_platform_0's source hardware specification located at G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:48:03 INFO  : Copied contents of G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf into \Zynq_Design_wrapper_hw_platform_0\system.hdf.
14:48:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:48:13 INFO  : 
14:48:14 INFO  : Updating hardware inferred compiler options for AXI_Lite_Slave_Test_Bench_5.
14:48:14 INFO  : Clearing existing target manager status.
14:48:14 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:48:15 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:52:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619895149257,  Project:1619894865611
14:52:50 INFO  : Project Zynq_Design_wrapper_hw_platform_0's source hardware specification located at G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:52:50 INFO  : Copied contents of G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf into \Zynq_Design_wrapper_hw_platform_0\system.hdf.
14:52:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:53:00 INFO  : 
14:53:00 INFO  : Updating hardware inferred compiler options for AXI_Lite_Slave_Test_Bench_5.
14:53:00 INFO  : Clearing existing target manager status.
14:53:00 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:53:01 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:53:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:53:43 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
14:53:47 INFO  : Disconnected from the channel tcfchan#17.
14:53:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:53:48 INFO  : 'fpga -state' command is executed.
14:53:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:53:48 INFO  : 'jtag frequency' command is executed.
14:53:48 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:53:48 INFO  : Context for 'APU' is selected.
14:53:48 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:53:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:48 INFO  : Context for 'APU' is selected.
14:53:49 INFO  : 'stop' command is executed.
14:53:49 INFO  : 'ps7_init' command is executed.
14:53:49 INFO  : 'ps7_post_config' command is executed.
14:53:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:53:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:49 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:49 INFO  : Memory regions updated for context APU
14:53:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:49 INFO  : 'con' command is executed.
14:53:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:53:49 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:54:06 INFO  : Disconnected from the channel tcfchan#18.
14:54:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:54:07 INFO  : 'fpga -state' command is executed.
14:54:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:54:08 INFO  : 'jtag frequency' command is executed.
14:54:08 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:54:08 INFO  : Context for 'APU' is selected.
14:54:08 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:54:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:08 INFO  : Context for 'APU' is selected.
14:54:08 INFO  : 'stop' command is executed.
14:54:08 INFO  : 'ps7_init' command is executed.
14:54:08 INFO  : 'ps7_post_config' command is executed.
14:54:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:54:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:08 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:08 INFO  : Memory regions updated for context APU
14:54:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:08 INFO  : 'con' command is executed.
14:54:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:54:08 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:54:31 INFO  : Disconnected from the channel tcfchan#19.
14:54:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:54:32 INFO  : 'fpga -state' command is executed.
14:54:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:54:32 INFO  : 'jtag frequency' command is executed.
14:54:32 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:54:32 INFO  : Context for 'APU' is selected.
14:54:32 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:54:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:32 INFO  : Context for 'APU' is selected.
14:54:32 INFO  : 'stop' command is executed.
14:54:33 INFO  : 'ps7_init' command is executed.
14:54:33 INFO  : 'ps7_post_config' command is executed.
14:54:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:54:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:33 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:33 INFO  : Memory regions updated for context APU
14:54:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:33 INFO  : 'con' command is executed.
14:54:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:54:33 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:54:45 INFO  : Disconnected from the channel tcfchan#20.
14:54:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:54:46 INFO  : 'fpga -state' command is executed.
14:54:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:54:46 INFO  : 'jtag frequency' command is executed.
14:54:46 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:54:46 INFO  : Context for 'APU' is selected.
14:54:46 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:54:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:46 INFO  : Context for 'APU' is selected.
14:54:46 INFO  : 'stop' command is executed.
14:54:47 INFO  : 'ps7_init' command is executed.
14:54:47 INFO  : 'ps7_post_config' command is executed.
14:54:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:54:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:47 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:47 INFO  : Memory regions updated for context APU
14:54:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:47 INFO  : 'con' command is executed.
14:54:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:54:47 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:54:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:54:48 INFO  : 'fpga -state' command is executed.
14:54:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:54:48 INFO  : 'jtag frequency' command is executed.
14:54:48 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:54:48 INFO  : Context for 'APU' is selected.
14:54:48 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:54:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:48 INFO  : Context for 'APU' is selected.
14:54:48 INFO  : 'stop' command is executed.
14:54:48 INFO  : 'ps7_init' command is executed.
14:54:48 INFO  : 'ps7_post_config' command is executed.
14:54:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:54:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:48 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:49 INFO  : Memory regions updated for context APU
14:54:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:49 INFO  : 'con' command is executed.
14:54:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:54:49 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
15:04:25 INFO  : Disconnected from the channel tcfchan#21.
15:04:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
15:04:26 INFO  : 'fpga -state' command is executed.
15:04:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
15:04:26 INFO  : 'jtag frequency' command is executed.
15:04:26 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:04:26 INFO  : Context for 'APU' is selected.
15:04:26 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
15:04:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:26 INFO  : Context for 'APU' is selected.
15:04:26 INFO  : 'stop' command is executed.
15:04:26 INFO  : 'ps7_init' command is executed.
15:04:26 INFO  : 'ps7_post_config' command is executed.
15:04:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:04:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:27 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:27 INFO  : Memory regions updated for context APU
15:04:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:27 INFO  : 'con' command is executed.
15:04:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

15:04:27 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
15:06:45 INFO  : Disconnected from the channel tcfchan#22.
15:06:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
15:06:46 INFO  : 'fpga -state' command is executed.
15:06:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
15:06:46 INFO  : 'jtag frequency' command is executed.
15:06:46 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:06:46 INFO  : Context for 'APU' is selected.
15:06:46 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
15:06:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:46 INFO  : Context for 'APU' is selected.
15:06:46 INFO  : 'stop' command is executed.
15:06:46 INFO  : 'ps7_init' command is executed.
15:06:46 INFO  : 'ps7_post_config' command is executed.
15:06:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:06:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:46 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:46 INFO  : Memory regions updated for context APU
15:06:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:47 INFO  : 'con' command is executed.
15:06:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

15:06:47 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
15:15:45 INFO  : Disconnected from the channel tcfchan#23.
15:15:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
15:15:46 INFO  : 'fpga -state' command is executed.
15:15:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
15:15:47 INFO  : 'jtag frequency' command is executed.
15:15:47 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:15:47 INFO  : Context for 'APU' is selected.
15:15:47 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
15:15:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:47 INFO  : Context for 'APU' is selected.
15:15:47 INFO  : 'stop' command is executed.
15:15:47 INFO  : 'ps7_init' command is executed.
15:15:47 INFO  : 'ps7_post_config' command is executed.
15:15:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:15:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:47 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:47 INFO  : Memory regions updated for context APU
15:15:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:47 INFO  : 'con' command is executed.
15:15:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

15:15:47 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
21:19:22 INFO  : Disconnected from the channel tcfchan#24.
21:19:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:19:23 INFO  : 'fpga -state' command is executed.
21:19:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:19:24 INFO  : 'jtag frequency' command is executed.
21:19:24 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:19:24 INFO  : Context for 'APU' is selected.
21:19:24 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:19:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:24 INFO  : Context for 'APU' is selected.
21:19:24 INFO  : 'stop' command is executed.
21:19:24 INFO  : 'ps7_init' command is executed.
21:19:24 INFO  : 'ps7_post_config' command is executed.
21:19:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:19:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:25 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:25 INFO  : Memory regions updated for context APU
21:19:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:25 INFO  : 'con' command is executed.
21:19:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:19:25 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
21:19:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:19:32 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
21:19:37 INFO  : Disconnected from the channel tcfchan#25.
21:19:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:19:38 INFO  : 'fpga -state' command is executed.
21:19:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:19:39 INFO  : 'jtag frequency' command is executed.
21:19:39 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:19:39 INFO  : Context for 'APU' is selected.
21:19:39 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:19:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:39 INFO  : Context for 'APU' is selected.
21:19:39 INFO  : 'stop' command is executed.
21:19:39 INFO  : 'ps7_init' command is executed.
21:19:39 INFO  : 'ps7_post_config' command is executed.
21:19:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:19:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:39 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:39 INFO  : Memory regions updated for context APU
21:19:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:39 INFO  : 'con' command is executed.
21:19:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:19:39 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
21:20:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:21:01 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
21:21:13 INFO  : Disconnected from the channel tcfchan#26.
21:21:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:21:14 INFO  : 'fpga -state' command is executed.
21:21:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:21:14 INFO  : 'jtag frequency' command is executed.
21:21:14 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:21:14 INFO  : Context for 'APU' is selected.
21:21:14 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:21:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:14 INFO  : Context for 'APU' is selected.
21:21:14 INFO  : 'stop' command is executed.
21:21:14 INFO  : 'ps7_init' command is executed.
21:21:14 INFO  : 'ps7_post_config' command is executed.
21:21:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:21:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:15 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:15 INFO  : Memory regions updated for context APU
21:21:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:15 INFO  : 'con' command is executed.
21:21:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:21:15 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
21:21:31 INFO  : Disconnected from the channel tcfchan#27.
21:21:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:21:32 INFO  : 'fpga -state' command is executed.
21:21:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:21:32 INFO  : 'jtag frequency' command is executed.
21:21:32 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:21:32 INFO  : Context for 'APU' is selected.
21:21:32 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:21:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:32 INFO  : Context for 'APU' is selected.
21:21:32 INFO  : 'stop' command is executed.
21:21:33 INFO  : 'ps7_init' command is executed.
21:21:33 INFO  : 'ps7_post_config' command is executed.
21:21:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:21:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:33 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:33 INFO  : Memory regions updated for context APU
21:21:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:33 INFO  : 'con' command is executed.
21:21:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:21:33 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
21:25:54 INFO  : Disconnected from the channel tcfchan#28.
21:25:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:25:55 INFO  : 'fpga -state' command is executed.
21:25:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:25:55 INFO  : 'jtag frequency' command is executed.
21:25:55 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:25:55 INFO  : Context for 'APU' is selected.
21:25:55 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:25:55 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:55 INFO  : Context for 'APU' is selected.
21:25:55 INFO  : 'stop' command is executed.
21:25:55 INFO  : 'ps7_init' command is executed.
21:25:55 INFO  : 'ps7_post_config' command is executed.
21:25:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:25:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:55 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:25:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

21:25:55 INFO  : Memory regions updated for context APU
21:25:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:56 INFO  : 'con' command is executed.
21:25:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:25:56 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
00:02:53 INFO  : Disconnected from the channel tcfchan#29.
13:17:13 INFO  : Registering command handlers for SDK TCF services
13:17:13 INFO  : Launching XSCT server: xsct.bat -interactive G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\temp_xsdb_launch_script.tcl
13:17:17 INFO  : XSCT server has started successfully.
13:17:26 INFO  : Successfully done setting XSCT server connection channel  
13:17:26 INFO  : Successfully done setting SDK workspace  
13:17:26 INFO  : Processing command line option -hwspec G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf.
13:17:26 INFO  : Checking for hwspec changes in the project Zynq_Design_wrapper_hw_platform_0.
13:23:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:23:40 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
13:33:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:33:41 INFO  : 'fpga -state' command is executed.
13:33:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
13:33:41 INFO  : 'jtag frequency' command is executed.
13:33:41 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:33:41 INFO  : Context for 'APU' is selected.
13:33:41 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
13:33:41 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:41 INFO  : Context for 'APU' is selected.
13:33:42 INFO  : 'stop' command is executed.
13:33:42 INFO  : 'ps7_init' command is executed.
13:33:42 INFO  : 'ps7_post_config' command is executed.
13:33:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:33:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:42 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:42 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:42 INFO  : Memory regions updated for context APU
13:33:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:42 INFO  : 'con' command is executed.
13:33:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

13:33:42 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
13:34:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:34:45 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
13:38:44 INFO  : Disconnected from the channel tcfchan#1.
13:38:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:38:45 INFO  : 'fpga -state' command is executed.
13:38:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
13:38:45 INFO  : 'jtag frequency' command is executed.
13:38:45 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:38:45 INFO  : Context for 'APU' is selected.
13:38:46 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
13:38:46 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:46 INFO  : Context for 'APU' is selected.
13:38:46 INFO  : 'stop' command is executed.
13:38:47 INFO  : 'ps7_init' command is executed.
13:38:47 INFO  : 'ps7_post_config' command is executed.
13:38:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:38:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:47 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:47 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:47 INFO  : Memory regions updated for context APU
13:38:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:47 INFO  : 'con' command is executed.
13:38:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

13:38:47 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
13:38:57 INFO  : Disconnected from the channel tcfchan#2.
13:38:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:38:58 INFO  : 'fpga -state' command is executed.
13:38:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
13:38:58 INFO  : 'jtag frequency' command is executed.
13:38:58 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:38:58 INFO  : Context for 'APU' is selected.
13:38:59 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
13:38:59 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:59 INFO  : Context for 'APU' is selected.
13:38:59 INFO  : 'stop' command is executed.
13:39:00 INFO  : 'ps7_init' command is executed.
13:39:00 INFO  : 'ps7_post_config' command is executed.
13:39:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:39:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:00 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:39:00 INFO  : 'configparams force-mem-access 0' command is executed.
13:39:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:39:00 INFO  : Memory regions updated for context APU
13:39:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:00 INFO  : 'con' command is executed.
13:39:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

13:39:00 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
13:40:09 INFO  : Disconnected from the channel tcfchan#3.
13:40:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:40:11 INFO  : 'fpga -state' command is executed.
13:40:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
13:40:11 INFO  : 'jtag frequency' command is executed.
13:40:11 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:40:11 INFO  : Context for 'APU' is selected.
13:40:12 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
13:40:12 INFO  : 'configparams force-mem-access 1' command is executed.
13:40:12 INFO  : Context for 'APU' is selected.
13:40:12 INFO  : 'stop' command is executed.
13:40:13 INFO  : 'ps7_init' command is executed.
13:40:13 INFO  : 'ps7_post_config' command is executed.
13:40:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:40:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:13 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:40:13 INFO  : 'configparams force-mem-access 0' command is executed.
13:40:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:40:13 INFO  : Memory regions updated for context APU
13:40:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:13 INFO  : 'con' command is executed.
13:40:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

13:40:13 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
13:41:08 INFO  : Disconnected from the channel tcfchan#4.
13:41:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:41:09 INFO  : 'fpga -state' command is executed.
13:41:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
13:41:09 INFO  : 'jtag frequency' command is executed.
13:41:09 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:41:09 INFO  : Context for 'APU' is selected.
13:41:10 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
13:41:10 INFO  : 'configparams force-mem-access 1' command is executed.
13:41:10 INFO  : Context for 'APU' is selected.
13:41:10 INFO  : 'stop' command is executed.
13:41:11 INFO  : 'ps7_init' command is executed.
13:41:11 INFO  : 'ps7_post_config' command is executed.
13:41:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:41:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:11 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:41:11 INFO  : 'configparams force-mem-access 0' command is executed.
13:41:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:41:11 INFO  : Memory regions updated for context APU
13:41:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:11 INFO  : 'con' command is executed.
13:41:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

13:41:11 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
13:42:21 INFO  : Disconnected from the channel tcfchan#5.
13:42:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:42:22 INFO  : 'fpga -state' command is executed.
13:42:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
13:42:22 INFO  : 'jtag frequency' command is executed.
13:42:22 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:42:22 INFO  : Context for 'APU' is selected.
13:42:24 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
13:42:24 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:24 INFO  : Context for 'APU' is selected.
13:42:24 INFO  : 'stop' command is executed.
13:42:24 INFO  : 'ps7_init' command is executed.
13:42:24 INFO  : 'ps7_post_config' command is executed.
13:42:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:42:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:24 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:24 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:24 INFO  : Memory regions updated for context APU
13:42:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:24 INFO  : 'con' command is executed.
13:42:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

13:42:24 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
13:42:41 INFO  : Disconnected from the channel tcfchan#6.
13:42:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:42:42 INFO  : 'fpga -state' command is executed.
13:42:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
13:42:42 INFO  : 'jtag frequency' command is executed.
13:42:42 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:42:42 INFO  : Context for 'APU' is selected.
13:42:44 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
13:42:44 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:44 INFO  : Context for 'APU' is selected.
13:42:44 INFO  : 'stop' command is executed.
13:42:44 INFO  : 'ps7_init' command is executed.
13:42:44 INFO  : 'ps7_post_config' command is executed.
13:42:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:42:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:44 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:44 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:44 INFO  : Memory regions updated for context APU
13:42:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:44 INFO  : 'con' command is executed.
13:42:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

13:42:44 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
13:47:50 INFO  : Disconnected from the channel tcfchan#7.
13:47:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:47:51 INFO  : 'fpga -state' command is executed.
13:47:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
13:47:51 INFO  : 'jtag frequency' command is executed.
13:47:51 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:47:51 INFO  : Context for 'APU' is selected.
13:47:52 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
13:47:52 INFO  : 'configparams force-mem-access 1' command is executed.
13:47:52 INFO  : Context for 'APU' is selected.
13:47:53 INFO  : 'stop' command is executed.
13:47:53 INFO  : 'ps7_init' command is executed.
13:47:53 INFO  : 'ps7_post_config' command is executed.
13:47:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:47:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:53 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:47:53 INFO  : 'configparams force-mem-access 0' command is executed.
13:47:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:47:53 INFO  : Memory regions updated for context APU
13:47:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:53 INFO  : 'con' command is executed.
13:47:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

13:47:53 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
13:49:10 INFO  : Disconnected from the channel tcfchan#8.
13:49:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:49:11 INFO  : 'fpga -state' command is executed.
13:49:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
13:49:11 INFO  : 'jtag frequency' command is executed.
13:49:11 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:49:11 INFO  : Context for 'APU' is selected.
13:49:13 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
13:49:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:49:13 INFO  : Context for 'APU' is selected.
13:49:13 INFO  : 'stop' command is executed.
13:49:13 INFO  : 'ps7_init' command is executed.
13:49:13 INFO  : 'ps7_post_config' command is executed.
13:49:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:49:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:13 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:49:13 INFO  : 'configparams force-mem-access 0' command is executed.
13:49:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:49:13 INFO  : Memory regions updated for context APU
13:49:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:13 INFO  : 'con' command is executed.
13:49:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

13:49:13 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
13:51:15 INFO  : Disconnected from the channel tcfchan#9.
13:51:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:51:16 INFO  : 'fpga -state' command is executed.
13:51:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
13:51:17 INFO  : 'jtag frequency' command is executed.
13:51:17 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:51:17 INFO  : Context for 'APU' is selected.
13:51:18 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
13:51:18 INFO  : 'configparams force-mem-access 1' command is executed.
13:51:18 INFO  : Context for 'APU' is selected.
13:51:18 INFO  : 'stop' command is executed.
13:51:18 INFO  : 'ps7_init' command is executed.
13:51:18 INFO  : 'ps7_post_config' command is executed.
13:51:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:51:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:18 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:51:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:51:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:51:18 INFO  : Memory regions updated for context APU
13:51:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:19 INFO  : 'con' command is executed.
13:51:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

13:51:19 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
13:51:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:51:30 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
13:51:31 INFO  : Disconnected from the channel tcfchan#10.
13:51:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:51:32 INFO  : 'fpga -state' command is executed.
13:51:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
13:51:32 INFO  : 'jtag frequency' command is executed.
13:51:33 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:51:33 INFO  : Context for 'APU' is selected.
13:51:34 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
13:51:34 INFO  : 'configparams force-mem-access 1' command is executed.
13:51:34 INFO  : Context for 'APU' is selected.
13:51:34 INFO  : 'stop' command is executed.
13:51:34 INFO  : 'ps7_init' command is executed.
13:51:34 INFO  : 'ps7_post_config' command is executed.
13:51:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:51:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:34 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:51:34 INFO  : 'configparams force-mem-access 0' command is executed.
13:51:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:51:35 INFO  : Memory regions updated for context APU
13:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:35 INFO  : 'con' command is executed.
13:51:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

13:51:35 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
13:52:06 INFO  : Disconnected from the channel tcfchan#11.
13:52:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:52:07 INFO  : 'fpga -state' command is executed.
13:52:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
13:52:07 INFO  : 'jtag frequency' command is executed.
13:52:07 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:52:07 INFO  : Context for 'APU' is selected.
13:52:08 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
13:52:08 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:08 INFO  : Context for 'APU' is selected.
13:52:08 INFO  : 'stop' command is executed.
13:52:09 INFO  : 'ps7_init' command is executed.
13:52:09 INFO  : 'ps7_post_config' command is executed.
13:52:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:52:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:09 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:52:09 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:09 INFO  : Memory regions updated for context APU
13:52:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:09 INFO  : 'con' command is executed.
13:52:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

13:52:09 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
13:52:19 INFO  : Disconnected from the channel tcfchan#12.
13:52:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:52:20 INFO  : 'fpga -state' command is executed.
13:52:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
13:52:20 INFO  : 'jtag frequency' command is executed.
13:52:20 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:52:20 INFO  : Context for 'APU' is selected.
13:52:21 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
13:52:21 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:21 INFO  : Context for 'APU' is selected.
13:52:21 INFO  : 'stop' command is executed.
13:52:21 INFO  : 'ps7_init' command is executed.
13:52:21 INFO  : 'ps7_post_config' command is executed.
13:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:52:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:22 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:52:22 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:22 INFO  : Memory regions updated for context APU
13:52:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:22 INFO  : 'con' command is executed.
13:52:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

13:52:22 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
13:53:05 INFO  : Disconnected from the channel tcfchan#13.
13:53:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:53:06 INFO  : 'fpga -state' command is executed.
13:53:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
13:53:06 INFO  : 'jtag frequency' command is executed.
13:53:06 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:53:06 INFO  : Context for 'APU' is selected.
13:53:07 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
13:53:07 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:07 INFO  : Context for 'APU' is selected.
13:53:07 INFO  : 'stop' command is executed.
13:53:08 INFO  : 'ps7_init' command is executed.
13:53:08 INFO  : 'ps7_post_config' command is executed.
13:53:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:53:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:08 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:08 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:08 INFO  : Memory regions updated for context APU
13:53:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:08 INFO  : 'con' command is executed.
13:53:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

13:53:08 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
13:53:27 INFO  : Disconnected from the channel tcfchan#14.
13:53:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:53:28 INFO  : 'fpga -state' command is executed.
13:53:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
13:53:28 INFO  : 'jtag frequency' command is executed.
13:53:28 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:53:28 INFO  : Context for 'APU' is selected.
13:53:29 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
13:53:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:29 INFO  : Context for 'APU' is selected.
13:53:29 INFO  : 'stop' command is executed.
13:53:30 INFO  : 'ps7_init' command is executed.
13:53:30 INFO  : 'ps7_post_config' command is executed.
13:53:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:53:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:30 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:30 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:30 INFO  : Memory regions updated for context APU
13:53:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:30 INFO  : 'con' command is executed.
13:53:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

13:53:30 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
13:54:02 INFO  : Disconnected from the channel tcfchan#15.
13:54:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:54:03 INFO  : 'fpga -state' command is executed.
13:54:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
13:54:03 INFO  : 'jtag frequency' command is executed.
13:54:03 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:54:03 INFO  : Context for 'APU' is selected.
13:54:04 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
13:54:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:54:04 INFO  : Context for 'APU' is selected.
13:54:04 INFO  : 'stop' command is executed.
13:54:05 INFO  : 'ps7_init' command is executed.
13:54:05 INFO  : 'ps7_post_config' command is executed.
13:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:05 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:54:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:54:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:54:05 INFO  : Memory regions updated for context APU
13:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:05 INFO  : 'con' command is executed.
13:54:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

13:54:05 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
13:54:32 INFO  : Disconnected from the channel tcfchan#16.
13:54:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:54:33 INFO  : 'fpga -state' command is executed.
13:54:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
13:54:33 INFO  : 'jtag frequency' command is executed.
13:54:33 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:54:33 INFO  : Context for 'APU' is selected.
13:54:35 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
13:54:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:54:35 INFO  : Context for 'APU' is selected.
13:54:35 INFO  : 'stop' command is executed.
13:54:35 INFO  : 'ps7_init' command is executed.
13:54:35 INFO  : 'ps7_post_config' command is executed.
13:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:35 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:54:35 INFO  : 'configparams force-mem-access 0' command is executed.
13:54:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:54:35 INFO  : Memory regions updated for context APU
13:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:35 INFO  : 'con' command is executed.
13:54:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

13:54:35 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
13:56:02 INFO  : Disconnected from the channel tcfchan#17.
13:56:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:56:03 INFO  : 'fpga -state' command is executed.
13:56:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
13:56:04 INFO  : 'jtag frequency' command is executed.
13:56:04 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:56:04 INFO  : Context for 'APU' is selected.
13:56:05 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
13:56:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:05 INFO  : Context for 'APU' is selected.
13:56:05 INFO  : 'stop' command is executed.
13:56:05 INFO  : 'ps7_init' command is executed.
13:56:05 INFO  : 'ps7_post_config' command is executed.
13:56:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:56:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:06 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:06 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:06 INFO  : Memory regions updated for context APU
13:56:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:06 INFO  : 'con' command is executed.
13:56:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

13:56:06 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
13:56:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:56:22 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
13:56:27 INFO  : Disconnected from the channel tcfchan#18.
13:56:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:56:28 INFO  : 'fpga -state' command is executed.
13:56:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
13:56:28 INFO  : 'jtag frequency' command is executed.
13:56:28 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:56:28 INFO  : Context for 'APU' is selected.
13:56:30 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
13:56:30 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:30 INFO  : Context for 'APU' is selected.
13:56:30 INFO  : 'stop' command is executed.
13:56:30 INFO  : 'ps7_init' command is executed.
13:56:30 INFO  : 'ps7_post_config' command is executed.
13:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:30 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:30 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:30 INFO  : Memory regions updated for context APU
13:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:31 INFO  : 'con' command is executed.
13:56:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

13:56:31 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
13:57:46 INFO  : Disconnected from the channel tcfchan#19.
13:57:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:57:47 INFO  : 'fpga -state' command is executed.
13:57:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
13:57:48 INFO  : 'jtag frequency' command is executed.
13:57:48 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:57:48 INFO  : Context for 'APU' is selected.
13:57:49 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
13:57:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:57:49 INFO  : Context for 'APU' is selected.
13:57:49 INFO  : 'stop' command is executed.
13:57:49 INFO  : 'ps7_init' command is executed.
13:57:49 INFO  : 'ps7_post_config' command is executed.
13:57:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:57:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:49 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:57:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:49 INFO  : Memory regions updated for context APU
13:57:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:49 INFO  : 'con' command is executed.
13:57:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

13:57:49 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:00:27 INFO  : Disconnected from the channel tcfchan#20.
14:00:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:00:28 INFO  : 'fpga -state' command is executed.
14:00:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:00:28 INFO  : 'jtag frequency' command is executed.
14:00:28 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:00:28 INFO  : Context for 'APU' is selected.
14:00:30 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:00:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:00:30 INFO  : Context for 'APU' is selected.
14:00:30 INFO  : 'stop' command is executed.
14:00:30 INFO  : 'ps7_init' command is executed.
14:00:30 INFO  : 'ps7_post_config' command is executed.
14:00:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:00:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:30 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:00:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:00:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:00:30 INFO  : Memory regions updated for context APU
14:00:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:30 INFO  : 'con' command is executed.
14:00:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:00:30 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:01:07 INFO  : Disconnected from the channel tcfchan#21.
14:01:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:01:08 INFO  : 'fpga -state' command is executed.
14:01:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:01:08 INFO  : 'jtag frequency' command is executed.
14:01:08 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:01:08 INFO  : Context for 'APU' is selected.
14:01:09 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:01:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:09 INFO  : Context for 'APU' is selected.
14:01:10 INFO  : 'stop' command is executed.
14:01:10 INFO  : 'ps7_init' command is executed.
14:01:10 INFO  : 'ps7_post_config' command is executed.
14:01:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:01:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:10 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:10 INFO  : Memory regions updated for context APU
14:01:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:10 INFO  : 'con' command is executed.
14:01:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:01:10 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:01:22 INFO  : Disconnected from the channel tcfchan#22.
14:01:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:01:23 INFO  : 'fpga -state' command is executed.
14:01:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:01:23 INFO  : 'jtag frequency' command is executed.
14:01:23 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:01:23 INFO  : Context for 'APU' is selected.
14:01:25 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:01:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:25 INFO  : Context for 'APU' is selected.
14:01:25 INFO  : 'stop' command is executed.
14:01:25 INFO  : 'ps7_init' command is executed.
14:01:25 INFO  : 'ps7_post_config' command is executed.
14:01:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:01:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:25 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:25 INFO  : Memory regions updated for context APU
14:01:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:25 INFO  : 'con' command is executed.
14:01:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:01:25 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:02:41 INFO  : Disconnected from the channel tcfchan#23.
14:02:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:02:42 INFO  : 'fpga -state' command is executed.
14:02:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:02:42 INFO  : 'jtag frequency' command is executed.
14:02:42 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:02:42 INFO  : Context for 'APU' is selected.
14:02:43 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:02:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:02:43 INFO  : Context for 'APU' is selected.
14:02:43 INFO  : 'stop' command is executed.
14:02:44 INFO  : 'ps7_init' command is executed.
14:02:44 INFO  : 'ps7_post_config' command is executed.
14:02:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:02:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:44 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:02:44 INFO  : 'configparams force-mem-access 0' command is executed.
14:02:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:02:44 INFO  : Memory regions updated for context APU
14:02:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:44 INFO  : 'con' command is executed.
14:02:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:02:44 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:03:05 INFO  : Disconnected from the channel tcfchan#24.
14:03:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:03:06 INFO  : 'fpga -state' command is executed.
14:03:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:03:06 INFO  : 'jtag frequency' command is executed.
14:03:06 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:03:06 INFO  : Context for 'APU' is selected.
14:03:07 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:03:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:07 INFO  : Context for 'APU' is selected.
14:03:07 INFO  : 'stop' command is executed.
14:03:08 INFO  : 'ps7_init' command is executed.
14:03:08 INFO  : 'ps7_post_config' command is executed.
14:03:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:03:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:08 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:03:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:03:08 INFO  : Memory regions updated for context APU
14:03:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:08 INFO  : 'con' command is executed.
14:03:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:03:08 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:03:41 INFO  : Disconnected from the channel tcfchan#25.
14:03:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:03:42 INFO  : 'fpga -state' command is executed.
14:03:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:03:42 INFO  : 'jtag frequency' command is executed.
14:03:42 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:03:42 INFO  : Context for 'APU' is selected.
14:03:43 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:03:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:43 INFO  : Context for 'APU' is selected.
14:03:43 INFO  : 'stop' command is executed.
14:03:43 INFO  : 'ps7_init' command is executed.
14:03:44 INFO  : 'ps7_post_config' command is executed.
14:03:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:03:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:44 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:03:44 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:03:44 INFO  : Memory regions updated for context APU
14:03:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:44 INFO  : 'con' command is executed.
14:03:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:03:44 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:07:50 INFO  : Disconnected from the channel tcfchan#26.
14:07:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:07:51 INFO  : 'fpga -state' command is executed.
14:07:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:07:51 INFO  : 'jtag frequency' command is executed.
14:07:51 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:07:51 INFO  : Context for 'APU' is selected.
14:07:53 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:07:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:07:53 INFO  : Context for 'APU' is selected.
14:07:53 INFO  : 'stop' command is executed.
14:07:53 INFO  : 'ps7_init' command is executed.
14:07:53 INFO  : 'ps7_post_config' command is executed.
14:07:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:07:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:53 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:07:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:07:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:07:53 INFO  : Memory regions updated for context APU
14:07:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:53 INFO  : 'con' command is executed.
14:07:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:07:53 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:08:31 INFO  : Disconnected from the channel tcfchan#27.
14:08:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:08:32 INFO  : 'fpga -state' command is executed.
14:08:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:08:32 INFO  : 'jtag frequency' command is executed.
14:08:32 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:08:32 INFO  : Context for 'APU' is selected.
14:08:34 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:08:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:34 INFO  : Context for 'APU' is selected.
14:08:34 INFO  : 'stop' command is executed.
14:08:34 INFO  : 'ps7_init' command is executed.
14:08:34 INFO  : 'ps7_post_config' command is executed.
14:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:34 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:34 INFO  : Memory regions updated for context APU
14:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:34 INFO  : 'con' command is executed.
14:08:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:08:34 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:15:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1620497691621,  Project:1619895149257
14:15:31 INFO  : Project Zynq_Design_wrapper_hw_platform_0's source hardware specification located at G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:15:31 INFO  : Copied contents of G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf into \Zynq_Design_wrapper_hw_platform_0\system.hdf.
14:15:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:16:06 INFO  : 
14:16:06 INFO  : Updating hardware inferred compiler options for AXI_Lite_Slave_Test_Bench_5.
14:16:06 INFO  : Clearing existing target manager status.
14:16:06 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:16:07 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:17:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:17:10 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
14:17:21 INFO  : Disconnected from the channel tcfchan#28.
14:17:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:17:22 INFO  : 'fpga -state' command is executed.
14:17:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:17:22 INFO  : 'jtag frequency' command is executed.
14:17:22 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:22 INFO  : Context for 'APU' is selected.
14:17:22 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:17:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:22 INFO  : Context for 'APU' is selected.
14:17:22 INFO  : 'stop' command is executed.
14:17:22 INFO  : 'ps7_init' command is executed.
14:17:22 INFO  : 'ps7_post_config' command is executed.
14:17:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:17:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:23 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:23 INFO  : Memory regions updated for context APU
14:17:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:23 INFO  : 'con' command is executed.
14:17:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:17:23 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:19:28 INFO  : Disconnected from the channel tcfchan#29.
14:19:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:19:29 INFO  : 'fpga -state' command is executed.
14:19:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:19:29 INFO  : 'jtag frequency' command is executed.
14:19:29 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:29 INFO  : Context for 'APU' is selected.
14:19:31 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:19:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:31 INFO  : Context for 'APU' is selected.
14:19:31 INFO  : 'stop' command is executed.
14:19:31 INFO  : 'ps7_init' command is executed.
14:19:31 INFO  : 'ps7_post_config' command is executed.
14:19:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:19:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:31 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:31 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:31 INFO  : Memory regions updated for context APU
14:19:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:31 INFO  : 'con' command is executed.
14:19:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:19:31 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:21:32 INFO  : Disconnected from the channel tcfchan#30.
14:21:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:21:33 INFO  : 'fpga -state' command is executed.
14:21:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:21:33 INFO  : 'jtag frequency' command is executed.
14:21:33 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:33 INFO  : Context for 'APU' is selected.
14:21:33 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:21:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:33 INFO  : Context for 'APU' is selected.
14:21:33 INFO  : 'stop' command is executed.
14:21:33 INFO  : 'ps7_init' command is executed.
14:21:33 INFO  : 'ps7_post_config' command is executed.
14:21:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:21:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:34 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:34 INFO  : Memory regions updated for context APU
14:21:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:34 INFO  : 'con' command is executed.
14:21:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:21:34 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:21:49 INFO  : Disconnected from the channel tcfchan#31.
14:21:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:21:56 INFO  : 'fpga -state' command is executed.
14:21:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:21:56 INFO  : 'jtag frequency' command is executed.
14:21:56 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:56 INFO  : Context for 'APU' is selected.
14:21:56 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:21:56 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:56 INFO  : Context for 'APU' is selected.
14:21:56 INFO  : 'stop' command is executed.
14:21:57 INFO  : 'ps7_init' command is executed.
14:21:57 INFO  : 'ps7_post_config' command is executed.
14:21:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:21:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:57 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:57 INFO  : Memory regions updated for context APU
14:21:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:57 INFO  : 'con' command is executed.
14:21:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:21:57 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:22:23 INFO  : Disconnected from the channel tcfchan#32.
14:22:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:22:24 INFO  : 'fpga -state' command is executed.
14:22:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:22:24 INFO  : 'jtag frequency' command is executed.
14:22:24 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:22:24 INFO  : Context for 'APU' is selected.
14:22:24 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:22:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:24 INFO  : Context for 'APU' is selected.
14:22:25 INFO  : 'stop' command is executed.
14:22:25 INFO  : 'ps7_init' command is executed.
14:22:25 INFO  : 'ps7_post_config' command is executed.
14:22:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:22:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:25 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:25 INFO  : Memory regions updated for context APU
14:22:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:25 INFO  : 'con' command is executed.
14:22:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:22:25 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:22:34 INFO  : Disconnected from the channel tcfchan#33.
14:22:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:22:35 INFO  : 'fpga -state' command is executed.
14:22:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:22:35 INFO  : 'jtag frequency' command is executed.
14:22:35 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:22:35 INFO  : Context for 'APU' is selected.
14:22:35 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:22:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:35 INFO  : Context for 'APU' is selected.
14:22:35 INFO  : 'stop' command is executed.
14:22:35 INFO  : 'ps7_init' command is executed.
14:22:35 INFO  : 'ps7_post_config' command is executed.
14:22:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:22:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:35 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:35 INFO  : Memory regions updated for context APU
14:22:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:35 INFO  : 'con' command is executed.
14:22:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:22:35 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:22:52 INFO  : Disconnected from the channel tcfchan#34.
14:22:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:22:53 INFO  : 'fpga -state' command is executed.
14:22:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:22:54 INFO  : 'jtag frequency' command is executed.
14:22:54 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:22:54 INFO  : Context for 'APU' is selected.
14:22:54 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:22:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:54 INFO  : Context for 'APU' is selected.
14:22:54 INFO  : 'stop' command is executed.
14:22:54 INFO  : 'ps7_init' command is executed.
14:22:54 INFO  : 'ps7_post_config' command is executed.
14:22:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:22:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:54 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:54 INFO  : Memory regions updated for context APU
14:22:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:54 INFO  : 'con' command is executed.
14:22:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:22:54 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:27:11 INFO  : Disconnected from the channel tcfchan#35.
14:27:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:27:12 INFO  : 'fpga -state' command is executed.
14:27:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:27:12 INFO  : 'jtag frequency' command is executed.
14:27:12 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:27:12 INFO  : Context for 'APU' is selected.
14:27:12 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:27:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:12 INFO  : Context for 'APU' is selected.
14:27:12 INFO  : 'stop' command is executed.
14:27:12 INFO  : 'ps7_init' command is executed.
14:27:12 INFO  : 'ps7_post_config' command is executed.
14:27:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:27:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:12 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:27:12 INFO  : 'configparams force-mem-access 0' command is executed.
14:27:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:27:13 INFO  : Memory regions updated for context APU
14:27:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:13 INFO  : 'con' command is executed.
14:27:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:27:13 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:27:47 INFO  : Disconnected from the channel tcfchan#36.
14:27:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:27:48 INFO  : 'fpga -state' command is executed.
14:27:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:27:48 INFO  : 'jtag frequency' command is executed.
14:27:48 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:27:48 INFO  : Context for 'APU' is selected.
14:27:48 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:27:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:48 INFO  : Context for 'APU' is selected.
14:27:48 INFO  : 'stop' command is executed.
14:27:49 INFO  : 'ps7_init' command is executed.
14:27:49 INFO  : 'ps7_post_config' command is executed.
14:27:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:27:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:49 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:27:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:27:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:27:49 INFO  : Memory regions updated for context APU
14:27:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:49 INFO  : 'con' command is executed.
14:27:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:27:49 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:28:16 INFO  : Disconnected from the channel tcfchan#37.
14:28:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:28:17 INFO  : 'fpga -state' command is executed.
14:28:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:28:17 INFO  : 'jtag frequency' command is executed.
14:28:17 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:28:17 INFO  : Context for 'APU' is selected.
14:28:17 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:28:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:17 INFO  : Context for 'APU' is selected.
14:28:17 INFO  : 'stop' command is executed.
14:28:17 INFO  : 'ps7_init' command is executed.
14:28:17 INFO  : 'ps7_post_config' command is executed.
14:28:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:28:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:17 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:18 INFO  : Memory regions updated for context APU
14:28:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:18 INFO  : 'con' command is executed.
14:28:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:28:18 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:28:25 INFO  : Disconnected from the channel tcfchan#38.
14:28:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:28:26 INFO  : 'fpga -state' command is executed.
14:28:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:28:26 INFO  : 'jtag frequency' command is executed.
14:28:26 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:28:26 INFO  : Context for 'APU' is selected.
14:28:26 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:28:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:26 INFO  : Context for 'APU' is selected.
14:28:26 INFO  : 'stop' command is executed.
14:28:26 INFO  : 'ps7_init' command is executed.
14:28:26 INFO  : 'ps7_post_config' command is executed.
14:28:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:28:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:26 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:26 INFO  : Memory regions updated for context APU
14:28:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:26 INFO  : 'con' command is executed.
14:28:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:28:26 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:28:33 INFO  : Disconnected from the channel tcfchan#39.
14:28:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:28:34 INFO  : 'fpga -state' command is executed.
14:28:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:28:34 INFO  : 'jtag frequency' command is executed.
14:28:34 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:28:34 INFO  : Context for 'APU' is selected.
14:28:34 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:28:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:34 INFO  : Context for 'APU' is selected.
14:28:34 INFO  : 'stop' command is executed.
14:28:35 INFO  : 'ps7_init' command is executed.
14:28:35 INFO  : 'ps7_post_config' command is executed.
14:28:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:28:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:35 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:35 INFO  : Memory regions updated for context APU
14:28:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:35 INFO  : 'con' command is executed.
14:28:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:28:35 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:28:47 INFO  : Disconnected from the channel tcfchan#40.
14:28:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:28:48 INFO  : 'fpga -state' command is executed.
14:28:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:28:49 INFO  : 'jtag frequency' command is executed.
14:28:49 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:28:49 INFO  : Context for 'APU' is selected.
14:28:49 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:28:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:49 INFO  : Context for 'APU' is selected.
14:28:49 INFO  : 'stop' command is executed.
14:28:49 INFO  : 'ps7_init' command is executed.
14:28:49 INFO  : 'ps7_post_config' command is executed.
14:28:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:28:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:49 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:49 INFO  : Memory regions updated for context APU
14:28:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:49 INFO  : 'con' command is executed.
14:28:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:28:49 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:29:46 INFO  : Disconnected from the channel tcfchan#41.
14:30:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:30:17 INFO  : 'fpga -state' command is executed.
14:30:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:30:17 INFO  : 'jtag frequency' command is executed.
14:30:17 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:30:17 INFO  : Context for 'APU' is selected.
14:30:17 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:30:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:17 INFO  : Context for 'APU' is selected.
14:30:17 INFO  : 'stop' command is executed.
14:30:18 INFO  : 'ps7_init' command is executed.
14:30:18 INFO  : 'ps7_post_config' command is executed.
14:30:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:30:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:18 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:18 INFO  : Memory regions updated for context APU
14:30:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:18 INFO  : 'con' command is executed.
14:30:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:30:18 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:30:24 INFO  : Disconnected from the channel tcfchan#42.
14:30:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:30:25 INFO  : 'fpga -state' command is executed.
14:30:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:30:25 INFO  : 'jtag frequency' command is executed.
14:30:25 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:30:25 INFO  : Context for 'APU' is selected.
14:30:25 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:30:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:25 INFO  : Context for 'APU' is selected.
14:30:25 INFO  : 'stop' command is executed.
14:30:26 INFO  : 'ps7_init' command is executed.
14:30:26 INFO  : 'ps7_post_config' command is executed.
14:30:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:30:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:26 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:26 INFO  : Memory regions updated for context APU
14:30:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:26 INFO  : 'con' command is executed.
14:30:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:30:26 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:30:33 INFO  : Disconnected from the channel tcfchan#43.
14:30:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:30:34 INFO  : 'fpga -state' command is executed.
14:30:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:30:35 INFO  : 'jtag frequency' command is executed.
14:30:35 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:30:35 INFO  : Context for 'APU' is selected.
14:30:35 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:30:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:35 INFO  : Context for 'APU' is selected.
14:30:35 INFO  : 'stop' command is executed.
14:30:35 INFO  : 'ps7_init' command is executed.
14:30:35 INFO  : 'ps7_post_config' command is executed.
14:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:35 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:35 INFO  : Memory regions updated for context APU
14:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:35 INFO  : 'con' command is executed.
14:30:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:30:35 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:30:43 INFO  : Disconnected from the channel tcfchan#44.
14:30:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:30:44 INFO  : 'fpga -state' command is executed.
14:30:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:30:44 INFO  : 'jtag frequency' command is executed.
14:30:44 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:30:44 INFO  : Context for 'APU' is selected.
14:30:44 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:30:44 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:44 INFO  : Context for 'APU' is selected.
14:30:44 INFO  : 'stop' command is executed.
14:30:45 INFO  : 'ps7_init' command is executed.
14:30:45 INFO  : 'ps7_post_config' command is executed.
14:30:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:30:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:45 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:45 INFO  : Memory regions updated for context APU
14:30:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:45 INFO  : 'con' command is executed.
14:30:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:30:45 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:31:23 INFO  : Disconnected from the channel tcfchan#45.
14:31:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:31:24 INFO  : 'fpga -state' command is executed.
14:31:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:31:24 INFO  : 'jtag frequency' command is executed.
14:31:24 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:31:24 INFO  : Context for 'APU' is selected.
14:31:24 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:31:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:24 INFO  : Context for 'APU' is selected.
14:31:24 INFO  : 'stop' command is executed.
14:31:25 INFO  : 'ps7_init' command is executed.
14:31:25 INFO  : 'ps7_post_config' command is executed.
14:31:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:31:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:25 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:25 INFO  : Memory regions updated for context APU
14:31:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:25 INFO  : 'con' command is executed.
14:31:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:31:25 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:31:38 INFO  : Disconnected from the channel tcfchan#46.
14:31:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:31:39 INFO  : 'fpga -state' command is executed.
14:31:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:31:39 INFO  : 'jtag frequency' command is executed.
14:31:39 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:31:39 INFO  : Context for 'APU' is selected.
14:31:39 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:31:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:39 INFO  : Context for 'APU' is selected.
14:31:39 INFO  : 'stop' command is executed.
14:31:40 INFO  : 'ps7_init' command is executed.
14:31:40 INFO  : 'ps7_post_config' command is executed.
14:31:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:31:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:40 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:40 INFO  : Memory regions updated for context APU
14:31:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:40 INFO  : 'con' command is executed.
14:31:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:31:40 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:31:52 INFO  : Disconnected from the channel tcfchan#47.
14:31:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:31:53 INFO  : 'fpga -state' command is executed.
14:31:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:31:53 INFO  : 'jtag frequency' command is executed.
14:31:53 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:31:53 INFO  : Context for 'APU' is selected.
14:31:53 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:31:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:53 INFO  : Context for 'APU' is selected.
14:31:53 INFO  : 'stop' command is executed.
14:31:53 INFO  : 'ps7_init' command is executed.
14:31:53 INFO  : 'ps7_post_config' command is executed.
14:31:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:31:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:53 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:54 INFO  : Memory regions updated for context APU
14:31:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:54 INFO  : 'con' command is executed.
14:31:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:31:54 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:32:04 INFO  : Disconnected from the channel tcfchan#48.
14:32:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:32:05 INFO  : 'fpga -state' command is executed.
14:32:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:32:05 INFO  : 'jtag frequency' command is executed.
14:32:05 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:32:05 INFO  : Context for 'APU' is selected.
14:32:05 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:32:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:32:05 INFO  : Context for 'APU' is selected.
14:32:05 INFO  : 'stop' command is executed.
14:32:05 INFO  : 'ps7_init' command is executed.
14:32:05 INFO  : 'ps7_post_config' command is executed.
14:32:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:32:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:05 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:32:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:32:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:32:05 INFO  : Memory regions updated for context APU
14:32:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:05 INFO  : 'con' command is executed.
14:32:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:32:05 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:34:17 INFO  : Disconnected from the channel tcfchan#49.
14:34:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:34:18 INFO  : 'fpga -state' command is executed.
14:34:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:34:18 INFO  : 'jtag frequency' command is executed.
14:34:18 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:18 INFO  : Context for 'APU' is selected.
14:34:18 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:34:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:18 INFO  : Context for 'APU' is selected.
14:34:18 INFO  : 'stop' command is executed.
14:34:18 INFO  : 'ps7_init' command is executed.
14:34:18 INFO  : 'ps7_post_config' command is executed.
14:34:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:34:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:19 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:19 INFO  : Memory regions updated for context APU
14:34:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:19 INFO  : 'con' command is executed.
14:34:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:34:19 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:34:27 INFO  : Disconnected from the channel tcfchan#50.
14:34:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:34:28 INFO  : 'fpga -state' command is executed.
14:34:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:34:28 INFO  : 'jtag frequency' command is executed.
14:34:28 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:28 INFO  : Context for 'APU' is selected.
14:34:28 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:34:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:28 INFO  : Context for 'APU' is selected.
14:34:28 INFO  : 'stop' command is executed.
14:34:28 INFO  : 'ps7_init' command is executed.
14:34:28 INFO  : 'ps7_post_config' command is executed.
14:34:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:34:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:29 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:29 INFO  : Memory regions updated for context APU
14:34:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:29 INFO  : 'con' command is executed.
14:34:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:34:29 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:35:03 INFO  : Disconnected from the channel tcfchan#51.
14:35:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:35:04 INFO  : 'fpga -state' command is executed.
14:35:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:35:04 INFO  : 'jtag frequency' command is executed.
14:35:04 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:35:04 INFO  : Context for 'APU' is selected.
14:35:04 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:35:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:04 INFO  : Context for 'APU' is selected.
14:35:04 INFO  : 'stop' command is executed.
14:35:04 INFO  : 'ps7_init' command is executed.
14:35:04 INFO  : 'ps7_post_config' command is executed.
14:35:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:35:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:05 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:05 INFO  : Memory regions updated for context APU
14:35:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:05 INFO  : 'con' command is executed.
14:35:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:35:05 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:35:24 INFO  : Disconnected from the channel tcfchan#52.
14:35:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:35:25 INFO  : 'fpga -state' command is executed.
14:35:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:35:26 INFO  : 'jtag frequency' command is executed.
14:35:26 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:35:26 INFO  : Context for 'APU' is selected.
14:35:26 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:35:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:26 INFO  : Context for 'APU' is selected.
14:35:26 INFO  : 'stop' command is executed.
14:35:26 INFO  : 'ps7_init' command is executed.
14:35:26 INFO  : 'ps7_post_config' command is executed.
14:35:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:35:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:26 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:26 INFO  : Memory regions updated for context APU
14:35:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:26 INFO  : 'con' command is executed.
14:35:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:35:26 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:37:32 INFO  : Disconnected from the channel tcfchan#53.
14:37:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:37:33 INFO  : 'fpga -state' command is executed.
14:37:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:37:33 INFO  : 'jtag frequency' command is executed.
14:37:33 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:37:33 INFO  : Context for 'APU' is selected.
14:37:33 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:37:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:33 INFO  : Context for 'APU' is selected.
14:37:33 INFO  : 'stop' command is executed.
14:37:33 INFO  : 'ps7_init' command is executed.
14:37:33 INFO  : 'ps7_post_config' command is executed.
14:37:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:37:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:34 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:34 INFO  : Memory regions updated for context APU
14:37:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:34 INFO  : 'con' command is executed.
14:37:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:37:34 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:37:44 INFO  : Disconnected from the channel tcfchan#54.
14:37:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:37:45 INFO  : 'fpga -state' command is executed.
14:37:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:37:45 INFO  : 'jtag frequency' command is executed.
14:37:45 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:37:45 INFO  : Context for 'APU' is selected.
14:37:45 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:37:45 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:45 INFO  : Context for 'APU' is selected.
14:37:45 INFO  : 'stop' command is executed.
14:37:46 INFO  : 'ps7_init' command is executed.
14:37:46 INFO  : 'ps7_post_config' command is executed.
14:37:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:37:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:46 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:46 INFO  : Memory regions updated for context APU
14:37:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:46 INFO  : 'con' command is executed.
14:37:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:37:46 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:37:53 INFO  : Disconnected from the channel tcfchan#55.
14:37:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:37:54 INFO  : 'fpga -state' command is executed.
14:37:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:37:54 INFO  : 'jtag frequency' command is executed.
14:37:54 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:37:54 INFO  : Context for 'APU' is selected.
14:37:54 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:37:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:54 INFO  : Context for 'APU' is selected.
14:37:54 INFO  : 'stop' command is executed.
14:37:54 INFO  : 'ps7_init' command is executed.
14:37:54 INFO  : 'ps7_post_config' command is executed.
14:37:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:37:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:55 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:55 INFO  : Memory regions updated for context APU
14:37:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:55 INFO  : 'con' command is executed.
14:37:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:37:55 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:38:03 INFO  : Disconnected from the channel tcfchan#56.
14:38:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:38:04 INFO  : 'fpga -state' command is executed.
14:38:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:38:04 INFO  : 'jtag frequency' command is executed.
14:38:04 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:38:04 INFO  : Context for 'APU' is selected.
14:38:04 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:38:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:04 INFO  : Context for 'APU' is selected.
14:38:04 INFO  : 'stop' command is executed.
14:38:04 INFO  : 'ps7_init' command is executed.
14:38:04 INFO  : 'ps7_post_config' command is executed.
14:38:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:38:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:04 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:04 INFO  : Memory regions updated for context APU
14:38:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:05 INFO  : 'con' command is executed.
14:38:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:38:05 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:38:10 INFO  : Disconnected from the channel tcfchan#57.
14:38:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:38:11 INFO  : 'fpga -state' command is executed.
14:38:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:38:11 INFO  : 'jtag frequency' command is executed.
14:38:11 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:38:11 INFO  : Context for 'APU' is selected.
14:38:11 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:38:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:11 INFO  : Context for 'APU' is selected.
14:38:11 INFO  : 'stop' command is executed.
14:38:12 INFO  : 'ps7_init' command is executed.
14:38:12 INFO  : 'ps7_post_config' command is executed.
14:38:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:38:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:12 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:12 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:12 INFO  : Memory regions updated for context APU
14:38:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:12 INFO  : 'con' command is executed.
14:38:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:38:12 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:38:28 INFO  : Disconnected from the channel tcfchan#58.
14:38:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:38:29 INFO  : 'fpga -state' command is executed.
14:38:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:38:29 INFO  : 'jtag frequency' command is executed.
14:38:29 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:38:29 INFO  : Context for 'APU' is selected.
14:38:29 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:38:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:29 INFO  : Context for 'APU' is selected.
14:38:29 INFO  : 'stop' command is executed.
14:38:30 INFO  : 'ps7_init' command is executed.
14:38:30 INFO  : 'ps7_post_config' command is executed.
14:38:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:38:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:30 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:30 INFO  : Memory regions updated for context APU
14:38:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:30 INFO  : 'con' command is executed.
14:38:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:38:30 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:38:46 INFO  : Disconnected from the channel tcfchan#59.
14:38:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:38:47 INFO  : 'fpga -state' command is executed.
14:38:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:38:47 INFO  : 'jtag frequency' command is executed.
14:38:47 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:38:47 INFO  : Context for 'APU' is selected.
14:38:47 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:38:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:47 INFO  : Context for 'APU' is selected.
14:38:48 INFO  : 'stop' command is executed.
14:38:49 INFO  : 'ps7_init' command is executed.
14:38:49 INFO  : 'ps7_post_config' command is executed.
14:38:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:38:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:51 ERROR : Memory write error at 0x100000. AP transaction timeout
14:38:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
----------------End of Script----------------

14:39:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:39:04 INFO  : 'fpga -state' command is executed.
14:39:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:39:04 INFO  : 'jtag frequency' command is executed.
14:39:04 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:39:04 INFO  : Context for 'APU' is selected.
14:39:04 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:39:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:04 INFO  : Context for 'APU' is selected.
14:39:04 INFO  : 'stop' command is executed.
14:39:04 ERROR : AP transaction error, DAP status f0000021
14:39:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
----------------End of Script----------------

14:39:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:39:13 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
14:39:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:39:17 INFO  : 'fpga -state' command is executed.
14:39:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:39:17 INFO  : 'jtag frequency' command is executed.
14:39:17 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:39:20 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"". available targets:
  4* xc7z020
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
14:39:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
----------------End of Script----------------

14:40:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:40:04 INFO  : 'fpga -state' command is executed.
14:40:08 INFO  : Memory regions updated for context APU
14:40:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:40:12 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
14:40:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:40:14 INFO  : 'fpga -state' command is executed.
14:40:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:40:14 INFO  : 'jtag frequency' command is executed.
14:40:14 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:40:14 INFO  : Context for 'APU' is selected.
14:40:14 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:40:14 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:14 INFO  : Context for 'APU' is selected.
14:40:14 INFO  : 'stop' command is executed.
14:40:15 INFO  : 'ps7_init' command is executed.
14:40:15 INFO  : 'ps7_post_config' command is executed.
14:40:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:40:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:15 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:15 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:15 INFO  : Memory regions updated for context APU
14:40:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:15 INFO  : 'con' command is executed.
14:40:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:40:15 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:40:37 INFO  : Disconnected from the channel tcfchan#60.
14:40:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:40:39 INFO  : 'fpga -state' command is executed.
14:40:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:40:39 INFO  : 'jtag frequency' command is executed.
14:40:39 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:40:39 INFO  : Context for 'APU' is selected.
14:40:39 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:40:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:39 INFO  : Context for 'APU' is selected.
14:40:39 INFO  : 'stop' command is executed.
14:40:39 INFO  : 'ps7_init' command is executed.
14:40:39 INFO  : 'ps7_post_config' command is executed.
14:40:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:40:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:39 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:39 INFO  : Memory regions updated for context APU
14:40:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:40 INFO  : 'con' command is executed.
14:40:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:40:40 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:40:53 INFO  : Disconnected from the channel tcfchan#61.
14:40:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:40:54 INFO  : 'fpga -state' command is executed.
14:40:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:40:54 INFO  : 'jtag frequency' command is executed.
14:40:54 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:40:54 INFO  : Context for 'APU' is selected.
14:40:54 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:40:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:54 INFO  : Context for 'APU' is selected.
14:40:54 INFO  : 'stop' command is executed.
14:40:55 INFO  : 'ps7_init' command is executed.
14:40:55 INFO  : 'ps7_post_config' command is executed.
14:40:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:40:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:55 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:55 INFO  : Memory regions updated for context APU
14:40:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:55 INFO  : 'con' command is executed.
14:40:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:40:55 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:41:16 INFO  : Disconnected from the channel tcfchan#62.
14:41:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:41:17 INFO  : 'fpga -state' command is executed.
14:41:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:41:17 INFO  : 'jtag frequency' command is executed.
14:41:17 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:18 INFO  : Context for 'APU' is selected.
14:41:18 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:41:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:18 INFO  : Context for 'APU' is selected.
14:41:18 INFO  : 'stop' command is executed.
14:41:18 INFO  : 'ps7_init' command is executed.
14:41:18 INFO  : 'ps7_post_config' command is executed.
14:41:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:41:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:18 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:18 INFO  : Memory regions updated for context APU
14:41:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:18 INFO  : 'con' command is executed.
14:41:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:41:18 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:41:32 INFO  : Disconnected from the channel tcfchan#63.
14:41:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:41:33 INFO  : 'fpga -state' command is executed.
14:41:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:41:33 INFO  : 'jtag frequency' command is executed.
14:41:33 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:33 INFO  : Context for 'APU' is selected.
14:41:33 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:41:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:33 INFO  : Context for 'APU' is selected.
14:41:33 INFO  : 'stop' command is executed.
14:41:33 INFO  : 'ps7_init' command is executed.
14:41:33 INFO  : 'ps7_post_config' command is executed.
14:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:41:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:34 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:34 INFO  : Memory regions updated for context APU
14:41:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:34 INFO  : 'con' command is executed.
14:41:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:41:34 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:42:27 INFO  : Disconnected from the channel tcfchan#64.
14:42:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:42:28 INFO  : 'fpga -state' command is executed.
14:42:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:42:28 INFO  : 'jtag frequency' command is executed.
14:42:28 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:42:28 INFO  : Context for 'APU' is selected.
14:42:28 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:42:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:28 INFO  : Context for 'APU' is selected.
14:42:28 INFO  : 'stop' command is executed.
14:42:29 INFO  : 'ps7_init' command is executed.
14:42:29 INFO  : 'ps7_post_config' command is executed.
14:42:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:42:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:29 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:29 INFO  : Memory regions updated for context APU
14:42:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:29 INFO  : 'con' command is executed.
14:42:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:42:29 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:42:37 INFO  : Disconnected from the channel tcfchan#65.
14:42:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:42:38 INFO  : 'fpga -state' command is executed.
14:42:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:42:38 INFO  : 'jtag frequency' command is executed.
14:42:38 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:42:38 INFO  : Context for 'APU' is selected.
14:42:38 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:42:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:38 INFO  : Context for 'APU' is selected.
14:42:38 INFO  : 'stop' command is executed.
14:42:39 INFO  : 'ps7_init' command is executed.
14:42:39 INFO  : 'ps7_post_config' command is executed.
14:42:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:42:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:39 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:39 INFO  : Memory regions updated for context APU
14:42:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:39 INFO  : 'con' command is executed.
14:42:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:42:39 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:43:29 INFO  : Disconnected from the channel tcfchan#66.
14:43:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:43:30 INFO  : 'fpga -state' command is executed.
14:43:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:43:31 INFO  : 'jtag frequency' command is executed.
14:43:31 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:43:31 INFO  : Context for 'APU' is selected.
14:43:31 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:43:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:31 INFO  : Context for 'APU' is selected.
14:43:31 INFO  : 'stop' command is executed.
14:43:31 INFO  : 'ps7_init' command is executed.
14:43:31 INFO  : 'ps7_post_config' command is executed.
14:43:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:43:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:31 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:31 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:31 INFO  : Memory regions updated for context APU
14:43:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:31 INFO  : 'con' command is executed.
14:43:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:43:31 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:47:45 INFO  : Disconnected from the channel tcfchan#67.
14:47:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:47:46 INFO  : 'fpga -state' command is executed.
14:47:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:47:46 INFO  : 'jtag frequency' command is executed.
14:47:46 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:47:46 INFO  : Context for 'APU' is selected.
14:47:46 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:47:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:46 INFO  : Context for 'APU' is selected.
14:47:46 INFO  : 'stop' command is executed.
14:47:46 INFO  : 'ps7_init' command is executed.
14:47:46 INFO  : 'ps7_post_config' command is executed.
14:47:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:47:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:47 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:47 INFO  : Memory regions updated for context APU
14:47:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:47 INFO  : 'con' command is executed.
14:47:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:47:47 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:48:59 INFO  : Disconnected from the channel tcfchan#68.
14:49:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:49:01 INFO  : 'fpga -state' command is executed.
14:49:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:49:01 INFO  : 'jtag frequency' command is executed.
14:49:01 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:49:01 INFO  : Context for 'APU' is selected.
14:49:01 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:49:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:01 INFO  : Context for 'APU' is selected.
14:49:01 INFO  : 'stop' command is executed.
14:49:01 INFO  : 'ps7_init' command is executed.
14:49:01 INFO  : 'ps7_post_config' command is executed.
14:49:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:49:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:01 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:01 INFO  : Memory regions updated for context APU
14:49:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:01 INFO  : 'con' command is executed.
14:49:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:49:01 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:50:03 INFO  : Disconnected from the channel tcfchan#69.
14:50:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:50:30 INFO  : 'fpga -state' command is executed.
14:50:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:50:30 INFO  : 'jtag frequency' command is executed.
14:50:30 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:50:30 INFO  : Context for 'APU' is selected.
14:50:30 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:50:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:30 INFO  : Context for 'APU' is selected.
14:50:30 INFO  : 'stop' command is executed.
14:50:30 INFO  : 'ps7_init' command is executed.
14:50:30 INFO  : 'ps7_post_config' command is executed.
14:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:30 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:30 INFO  : Memory regions updated for context APU
14:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:30 INFO  : 'con' command is executed.
14:50:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:50:30 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
15:30:03 INFO  : Disconnected from the channel tcfchan#70.
15:30:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
15:30:04 INFO  : 'fpga -state' command is executed.
15:30:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
15:30:04 INFO  : 'jtag frequency' command is executed.
15:30:04 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:30:04 INFO  : Context for 'APU' is selected.
15:30:04 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
15:30:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:04 INFO  : Context for 'APU' is selected.
15:30:04 INFO  : 'stop' command is executed.
15:30:04 INFO  : 'ps7_init' command is executed.
15:30:04 INFO  : 'ps7_post_config' command is executed.
15:30:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:30:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:05 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:05 INFO  : Memory regions updated for context APU
15:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:05 INFO  : 'con' command is executed.
15:30:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

15:30:05 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
15:31:10 INFO  : Disconnected from the channel tcfchan#71.
15:31:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
15:31:11 INFO  : 'fpga -state' command is executed.
15:31:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
15:31:11 INFO  : 'jtag frequency' command is executed.
15:31:11 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:31:11 INFO  : Context for 'APU' is selected.
15:31:11 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
15:31:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:11 INFO  : Context for 'APU' is selected.
15:31:11 INFO  : 'stop' command is executed.
15:31:11 INFO  : 'ps7_init' command is executed.
15:31:11 INFO  : 'ps7_post_config' command is executed.
15:31:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:31:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:11 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:12 INFO  : Memory regions updated for context APU
15:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:12 INFO  : 'con' command is executed.
15:31:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

15:31:12 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
15:31:38 INFO  : Disconnected from the channel tcfchan#72.
15:31:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
15:31:39 INFO  : 'fpga -state' command is executed.
15:31:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
15:31:40 INFO  : 'jtag frequency' command is executed.
15:31:40 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:31:40 INFO  : Context for 'APU' is selected.
15:31:40 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
15:31:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:40 INFO  : Context for 'APU' is selected.
15:31:40 INFO  : 'stop' command is executed.
15:31:40 INFO  : 'ps7_init' command is executed.
15:31:40 INFO  : 'ps7_post_config' command is executed.
15:31:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:31:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:40 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:40 INFO  : Memory regions updated for context APU
15:31:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:40 INFO  : 'con' command is executed.
15:31:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

15:31:40 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
15:32:49 INFO  : Disconnected from the channel tcfchan#73.
15:32:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
15:32:50 INFO  : 'fpga -state' command is executed.
15:32:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
15:32:50 INFO  : 'jtag frequency' command is executed.
15:32:50 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:32:50 INFO  : Context for 'APU' is selected.
15:32:50 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
15:32:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:50 INFO  : Context for 'APU' is selected.
15:32:50 INFO  : 'stop' command is executed.
15:32:50 INFO  : 'ps7_init' command is executed.
15:32:50 INFO  : 'ps7_post_config' command is executed.
15:32:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:32:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:51 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:32:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:51 INFO  : Memory regions updated for context APU
15:32:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:51 INFO  : 'con' command is executed.
15:32:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

15:32:51 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
15:38:07 INFO  : Disconnected from the channel tcfchan#74.
15:38:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
15:38:09 INFO  : 'fpga -state' command is executed.
15:38:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
15:38:09 INFO  : 'jtag frequency' command is executed.
15:38:09 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:38:09 INFO  : Context for 'APU' is selected.
15:38:09 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
15:38:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:09 INFO  : Context for 'APU' is selected.
15:38:09 INFO  : 'stop' command is executed.
15:38:09 INFO  : 'ps7_init' command is executed.
15:38:09 INFO  : 'ps7_post_config' command is executed.
15:38:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:38:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:09 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:09 INFO  : Memory regions updated for context APU
15:38:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:09 INFO  : 'con' command is executed.
15:38:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

15:38:09 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
15:38:34 INFO  : Disconnected from the channel tcfchan#75.
15:38:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
15:38:35 INFO  : 'fpga -state' command is executed.
15:38:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
15:38:35 INFO  : 'jtag frequency' command is executed.
15:38:35 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:38:35 INFO  : Context for 'APU' is selected.
15:38:35 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
15:38:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:35 INFO  : Context for 'APU' is selected.
15:38:35 INFO  : 'stop' command is executed.
15:38:36 INFO  : 'ps7_init' command is executed.
15:38:36 INFO  : 'ps7_post_config' command is executed.
15:38:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:38:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:36 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:36 INFO  : Memory regions updated for context APU
15:38:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:36 INFO  : 'con' command is executed.
15:38:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

15:38:36 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
15:39:05 INFO  : Disconnected from the channel tcfchan#76.
15:39:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
15:39:07 INFO  : 'fpga -state' command is executed.
15:39:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
15:39:07 INFO  : 'jtag frequency' command is executed.
15:39:07 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:39:07 INFO  : Context for 'APU' is selected.
15:39:07 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
15:39:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:07 INFO  : Context for 'APU' is selected.
15:39:07 INFO  : 'stop' command is executed.
15:39:07 INFO  : 'ps7_init' command is executed.
15:39:07 INFO  : 'ps7_post_config' command is executed.
15:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:07 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:07 INFO  : Memory regions updated for context APU
15:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:07 INFO  : 'con' command is executed.
15:39:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

15:39:07 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
15:39:34 INFO  : Disconnected from the channel tcfchan#77.
15:39:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
15:39:35 INFO  : 'fpga -state' command is executed.
15:39:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
15:39:35 INFO  : 'jtag frequency' command is executed.
15:39:35 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:39:35 INFO  : Context for 'APU' is selected.
15:39:35 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
15:39:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:35 INFO  : Context for 'APU' is selected.
15:39:35 INFO  : 'stop' command is executed.
15:39:35 INFO  : 'ps7_init' command is executed.
15:39:35 INFO  : 'ps7_post_config' command is executed.
15:39:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:39:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:35 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:35 INFO  : Memory regions updated for context APU
15:39:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:36 INFO  : 'con' command is executed.
15:39:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

15:39:36 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:09:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1620504554688,  Project:1620497691621
16:09:41 INFO  : Project Zynq_Design_wrapper_hw_platform_0's source hardware specification located at G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:09:41 INFO  : Copied contents of G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf into \Zynq_Design_wrapper_hw_platform_0\system.hdf.
16:09:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:09:52 INFO  : 
16:09:53 INFO  : Updating hardware inferred compiler options for AXI_Lite_Slave_Test_Bench_5.
16:09:53 INFO  : Clearing existing target manager status.
16:09:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:09:54 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:11:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:11:41 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:11:43 INFO  : Disconnected from the channel tcfchan#78.
16:11:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:11:44 INFO  : 'fpga -state' command is executed.
16:11:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:11:45 INFO  : 'jtag frequency' command is executed.
16:11:45 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:11:45 INFO  : Context for 'APU' is selected.
16:11:45 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:11:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:45 INFO  : Context for 'APU' is selected.
16:11:45 INFO  : 'stop' command is executed.
16:11:45 INFO  : 'ps7_init' command is executed.
16:11:45 INFO  : 'ps7_post_config' command is executed.
16:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:45 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:45 INFO  : Memory regions updated for context APU
16:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:46 INFO  : 'con' command is executed.
16:11:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:11:46 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:13:37 INFO  : Disconnected from the channel tcfchan#79.
16:13:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:13:38 INFO  : 'fpga -state' command is executed.
16:13:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:13:38 INFO  : 'jtag frequency' command is executed.
16:13:38 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:13:38 INFO  : Context for 'APU' is selected.
16:13:38 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:13:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:38 INFO  : Context for 'APU' is selected.
16:13:38 INFO  : 'stop' command is executed.
16:13:39 INFO  : 'ps7_init' command is executed.
16:13:39 INFO  : 'ps7_post_config' command is executed.
16:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:39 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:39 INFO  : Memory regions updated for context APU
16:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:39 INFO  : 'con' command is executed.
16:13:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:13:39 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:19:06 INFO  : Disconnected from the channel tcfchan#80.
16:19:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:19:07 INFO  : 'fpga -state' command is executed.
16:19:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:19:08 INFO  : 'jtag frequency' command is executed.
16:19:08 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:19:08 INFO  : Context for 'APU' is selected.
16:19:08 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:19:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:08 INFO  : Context for 'APU' is selected.
16:19:08 INFO  : 'stop' command is executed.
16:19:08 INFO  : 'ps7_init' command is executed.
16:19:08 INFO  : 'ps7_post_config' command is executed.
16:19:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:19:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:08 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:08 INFO  : Memory regions updated for context APU
16:19:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:08 INFO  : 'con' command is executed.
16:19:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:19:08 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:21:05 INFO  : Disconnected from the channel tcfchan#81.
16:21:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:21:06 INFO  : 'fpga -state' command is executed.
16:21:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:21:06 INFO  : 'jtag frequency' command is executed.
16:21:06 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:21:06 INFO  : Context for 'APU' is selected.
16:21:06 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:21:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:06 INFO  : Context for 'APU' is selected.
16:21:06 INFO  : 'stop' command is executed.
16:21:06 INFO  : 'ps7_init' command is executed.
16:21:06 INFO  : 'ps7_post_config' command is executed.
16:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:07 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:07 INFO  : Memory regions updated for context APU
16:21:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:07 INFO  : 'con' command is executed.
16:21:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:21:07 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:22:24 INFO  : Disconnected from the channel tcfchan#82.
16:22:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:22:26 INFO  : 'fpga -state' command is executed.
16:22:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:22:26 INFO  : 'jtag frequency' command is executed.
16:22:26 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:22:26 INFO  : Context for 'APU' is selected.
16:22:26 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:22:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:26 INFO  : Context for 'APU' is selected.
16:22:26 INFO  : 'stop' command is executed.
16:22:26 INFO  : 'ps7_init' command is executed.
16:22:26 INFO  : 'ps7_post_config' command is executed.
16:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:26 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:22:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:26 INFO  : Memory regions updated for context APU
16:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:27 INFO  : 'con' command is executed.
16:22:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:22:27 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:23:13 INFO  : Disconnected from the channel tcfchan#83.
16:23:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:23:14 INFO  : 'fpga -state' command is executed.
16:23:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:23:14 INFO  : 'jtag frequency' command is executed.
16:23:14 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:23:14 INFO  : Context for 'APU' is selected.
16:23:14 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:23:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:14 INFO  : Context for 'APU' is selected.
16:23:14 INFO  : 'stop' command is executed.
16:23:14 INFO  : 'ps7_init' command is executed.
16:23:14 INFO  : 'ps7_post_config' command is executed.
16:23:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:23:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:15 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:15 INFO  : Memory regions updated for context APU
16:23:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:15 INFO  : 'con' command is executed.
16:23:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:23:15 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:23:58 INFO  : Disconnected from the channel tcfchan#84.
16:23:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:23:59 INFO  : 'fpga -state' command is executed.
16:23:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:23:59 INFO  : 'jtag frequency' command is executed.
16:23:59 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:23:59 INFO  : Context for 'APU' is selected.
16:23:59 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:23:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:59 INFO  : Context for 'APU' is selected.
16:23:59 INFO  : 'stop' command is executed.
16:24:00 INFO  : 'ps7_init' command is executed.
16:24:00 INFO  : 'ps7_post_config' command is executed.
16:24:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:24:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:00 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:00 INFO  : Memory regions updated for context APU
16:24:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:00 INFO  : 'con' command is executed.
16:24:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:24:00 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:27:44 INFO  : Disconnected from the channel tcfchan#85.
16:27:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:27:45 INFO  : 'fpga -state' command is executed.
16:27:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:27:45 INFO  : 'jtag frequency' command is executed.
16:27:45 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:27:45 INFO  : Context for 'APU' is selected.
16:27:45 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:27:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:45 INFO  : Context for 'APU' is selected.
16:27:45 INFO  : 'stop' command is executed.
16:27:46 INFO  : 'ps7_init' command is executed.
16:27:46 INFO  : 'ps7_post_config' command is executed.
16:27:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:27:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:46 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:46 INFO  : Memory regions updated for context APU
16:27:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:46 INFO  : 'con' command is executed.
16:27:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:27:46 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:30:20 INFO  : Disconnected from the channel tcfchan#86.
16:30:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:30:21 INFO  : 'fpga -state' command is executed.
16:30:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:30:22 INFO  : 'jtag frequency' command is executed.
16:30:22 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:22 INFO  : Context for 'APU' is selected.
16:30:22 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:30:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:22 INFO  : Context for 'APU' is selected.
16:30:22 INFO  : 'stop' command is executed.
16:30:22 INFO  : 'ps7_init' command is executed.
16:30:22 INFO  : 'ps7_post_config' command is executed.
16:30:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:30:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:22 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:22 INFO  : Memory regions updated for context APU
16:30:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:22 INFO  : 'con' command is executed.
16:30:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:30:22 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:30:34 INFO  : Disconnected from the channel tcfchan#87.
16:30:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:30:35 INFO  : 'fpga -state' command is executed.
16:30:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:30:35 INFO  : 'jtag frequency' command is executed.
16:30:35 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:35 INFO  : Context for 'APU' is selected.
16:30:35 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:30:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:35 INFO  : Context for 'APU' is selected.
16:30:35 INFO  : 'stop' command is executed.
16:30:35 INFO  : 'ps7_init' command is executed.
16:30:35 INFO  : 'ps7_post_config' command is executed.
16:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:36 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:36 INFO  : Memory regions updated for context APU
16:30:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:36 INFO  : 'con' command is executed.
16:30:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:30:36 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:30:42 INFO  : Disconnected from the channel tcfchan#88.
16:30:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:30:43 INFO  : 'fpga -state' command is executed.
16:30:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:30:43 INFO  : 'jtag frequency' command is executed.
16:30:43 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:43 INFO  : Context for 'APU' is selected.
16:30:43 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:30:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:43 INFO  : Context for 'APU' is selected.
16:30:44 INFO  : 'stop' command is executed.
16:30:44 INFO  : 'ps7_init' command is executed.
16:30:44 INFO  : 'ps7_post_config' command is executed.
16:30:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:30:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:44 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:44 INFO  : Memory regions updated for context APU
16:30:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:44 INFO  : 'con' command is executed.
16:30:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:30:44 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:50:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1620506528412,  Project:1620504554688
16:50:58 INFO  : Project Zynq_Design_wrapper_hw_platform_0's source hardware specification located at G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:50:58 INFO  : Copied contents of G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf into \Zynq_Design_wrapper_hw_platform_0\system.hdf.
16:51:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:51:09 INFO  : 
16:51:10 INFO  : Updating hardware inferred compiler options for AXI_Lite_Slave_Test_Bench_5.
16:51:10 INFO  : Clearing existing target manager status.
16:51:10 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:51:11 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:54:07 INFO  : Disconnected from the channel tcfchan#89.
16:54:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:54:08 INFO  : 'fpga -state' command is executed.
16:54:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:54:09 INFO  : 'jtag frequency' command is executed.
16:54:09 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:54:09 INFO  : Context for 'APU' is selected.
16:54:09 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:54:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:09 INFO  : Context for 'APU' is selected.
16:54:10 INFO  : 'stop' command is executed.
16:54:11 INFO  : 'ps7_init' command is executed.
16:54:11 INFO  : 'ps7_post_config' command is executed.
16:54:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:54:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:13 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
16:54:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
----------------End of Script----------------

16:54:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:54:21 ERROR : fpga configuration failed. DONE PIN is not HIGH
16:54:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:54:30 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:54:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:54:34 INFO  : 'fpga -state' command is executed.
16:54:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:54:34 INFO  : 'jtag frequency' command is executed.
16:54:34 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:54:34 INFO  : Context for 'APU' is selected.
16:54:34 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:54:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:34 INFO  : Context for 'APU' is selected.
16:54:34 INFO  : 'stop' command is executed.
16:54:35 INFO  : 'ps7_init' command is executed.
16:54:35 INFO  : 'ps7_post_config' command is executed.
16:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:35 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:35 INFO  : Memory regions updated for context APU
16:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:35 INFO  : 'con' command is executed.
16:54:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:54:35 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:55:11 INFO  : Disconnected from the channel tcfchan#90.
16:55:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:55:12 INFO  : 'fpga -state' command is executed.
16:55:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:55:12 INFO  : 'jtag frequency' command is executed.
16:55:12 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:55:12 INFO  : Context for 'APU' is selected.
16:55:12 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:55:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:12 INFO  : Context for 'APU' is selected.
16:55:12 INFO  : 'stop' command is executed.
16:55:13 INFO  : 'ps7_init' command is executed.
16:55:13 INFO  : 'ps7_post_config' command is executed.
16:55:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:55:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:13 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:13 INFO  : Memory regions updated for context APU
16:55:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:13 INFO  : 'con' command is executed.
16:55:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:55:13 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:55:58 INFO  : Disconnected from the channel tcfchan#91.
16:55:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:55:59 INFO  : 'fpga -state' command is executed.
16:55:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:55:59 INFO  : 'jtag frequency' command is executed.
16:55:59 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:55:59 INFO  : Context for 'APU' is selected.
16:55:59 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:55:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:59 INFO  : Context for 'APU' is selected.
16:55:59 INFO  : 'stop' command is executed.
16:55:59 INFO  : 'ps7_init' command is executed.
16:55:59 INFO  : 'ps7_post_config' command is executed.
16:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:59 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:00 INFO  : Memory regions updated for context APU
16:56:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:00 INFO  : 'con' command is executed.
16:56:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:56:00 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:56:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:56:22 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:56:35 INFO  : Disconnected from the channel tcfchan#92.
16:56:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:56:36 INFO  : 'fpga -state' command is executed.
16:56:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:56:36 INFO  : 'jtag frequency' command is executed.
16:56:36 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:56:36 INFO  : Context for 'APU' is selected.
16:56:36 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:56:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:36 INFO  : Context for 'APU' is selected.
16:56:36 INFO  : 'stop' command is executed.
16:56:37 INFO  : 'ps7_init' command is executed.
16:56:37 INFO  : 'ps7_post_config' command is executed.
16:56:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:56:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:37 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:37 INFO  : Memory regions updated for context APU
16:56:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:37 INFO  : 'con' command is executed.
16:56:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:56:37 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:57:46 INFO  : Disconnected from the channel tcfchan#93.
16:57:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:57:47 INFO  : 'fpga -state' command is executed.
16:57:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:57:47 INFO  : 'jtag frequency' command is executed.
16:57:47 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:57:47 INFO  : Context for 'APU' is selected.
16:57:47 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:57:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:47 INFO  : Context for 'APU' is selected.
16:57:47 INFO  : 'stop' command is executed.
16:57:48 INFO  : 'ps7_init' command is executed.
16:57:48 INFO  : 'ps7_post_config' command is executed.
16:57:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:57:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:51 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
16:57:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
----------------End of Script----------------

16:57:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:57:59 ERROR : fpga configuration failed. DONE PIN is not HIGH
16:58:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:58:08 ERROR : fpga configuration failed. DONE PIN is not HIGH
16:58:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:58:21 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:58:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:58:23 INFO  : 'fpga -state' command is executed.
16:58:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:58:23 INFO  : 'jtag frequency' command is executed.
16:58:23 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:58:23 INFO  : Context for 'APU' is selected.
16:58:23 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:58:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:23 INFO  : Context for 'APU' is selected.
16:58:23 INFO  : 'stop' command is executed.
16:58:24 INFO  : 'ps7_init' command is executed.
16:58:24 INFO  : 'ps7_post_config' command is executed.
16:58:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:58:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:24 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:24 INFO  : Memory regions updated for context APU
16:58:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:24 INFO  : 'con' command is executed.
16:58:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:58:24 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:01:24 INFO  : Disconnected from the channel tcfchan#94.
17:01:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:01:25 INFO  : 'fpga -state' command is executed.
17:01:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:01:25 INFO  : 'jtag frequency' command is executed.
17:01:25 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:25 INFO  : Context for 'APU' is selected.
17:01:25 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:01:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:25 INFO  : Context for 'APU' is selected.
17:01:25 INFO  : 'stop' command is executed.
17:01:26 INFO  : 'ps7_init' command is executed.
17:01:26 INFO  : 'ps7_post_config' command is executed.
17:01:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:01:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:26 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:26 INFO  : Memory regions updated for context APU
17:01:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:26 INFO  : 'con' command is executed.
17:01:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:01:26 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:01:35 INFO  : Disconnected from the channel tcfchan#95.
17:01:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:01:36 INFO  : 'fpga -state' command is executed.
17:01:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:01:36 INFO  : 'jtag frequency' command is executed.
17:01:36 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:36 INFO  : Context for 'APU' is selected.
17:01:36 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:01:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:36 INFO  : Context for 'APU' is selected.
17:01:36 INFO  : 'stop' command is executed.
17:01:37 INFO  : 'ps7_init' command is executed.
17:01:37 INFO  : 'ps7_post_config' command is executed.
17:01:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:01:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:37 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:37 INFO  : Memory regions updated for context APU
17:01:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:37 INFO  : 'con' command is executed.
17:01:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:01:37 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:01:57 INFO  : Disconnected from the channel tcfchan#96.
17:01:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:01:58 INFO  : 'fpga -state' command is executed.
17:01:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:01:58 INFO  : 'jtag frequency' command is executed.
17:01:58 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:58 INFO  : Context for 'APU' is selected.
17:01:58 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:01:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:58 INFO  : Context for 'APU' is selected.
17:01:58 INFO  : 'stop' command is executed.
17:01:59 INFO  : 'ps7_init' command is executed.
17:01:59 INFO  : 'ps7_post_config' command is executed.
17:01:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:01:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:59 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:59 INFO  : Memory regions updated for context APU
17:01:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:59 INFO  : 'con' command is executed.
17:01:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:01:59 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:04:04 INFO  : Disconnected from the channel tcfchan#97.
17:04:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:04:05 INFO  : 'fpga -state' command is executed.
17:04:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:04:05 INFO  : 'jtag frequency' command is executed.
17:04:05 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:04:05 INFO  : Context for 'APU' is selected.
17:04:05 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:04:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:05 INFO  : Context for 'APU' is selected.
17:04:05 INFO  : 'stop' command is executed.
17:04:06 INFO  : 'ps7_init' command is executed.
17:04:06 INFO  : 'ps7_post_config' command is executed.
17:04:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:04:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:06 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:06 INFO  : Memory regions updated for context APU
17:04:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:06 INFO  : 'con' command is executed.
17:04:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:04:06 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:04:20 INFO  : Disconnected from the channel tcfchan#98.
17:04:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:04:21 INFO  : 'fpga -state' command is executed.
17:04:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:04:21 INFO  : 'jtag frequency' command is executed.
17:04:21 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:04:21 INFO  : Context for 'APU' is selected.
17:04:21 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:04:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:21 INFO  : Context for 'APU' is selected.
17:04:21 INFO  : 'stop' command is executed.
17:04:22 INFO  : 'ps7_init' command is executed.
17:04:22 INFO  : 'ps7_post_config' command is executed.
17:04:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:04:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:22 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:22 INFO  : Memory regions updated for context APU
17:04:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:22 INFO  : 'con' command is executed.
17:04:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:04:22 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:12:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1620508356052,  Project:1620506528412
17:12:45 INFO  : Project Zynq_Design_wrapper_hw_platform_0's source hardware specification located at G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:12:45 INFO  : Copied contents of G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf into \Zynq_Design_wrapper_hw_platform_0\system.hdf.
17:12:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:12:56 INFO  : 
17:12:57 INFO  : Updating hardware inferred compiler options for AXI_Lite_Slave_Test_Bench_5.
17:12:57 INFO  : Clearing existing target manager status.
17:12:57 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:12:58 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:13:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:13:36 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
17:13:48 INFO  : Disconnected from the channel tcfchan#99.
17:13:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:13:49 INFO  : 'fpga -state' command is executed.
17:13:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:13:49 INFO  : 'jtag frequency' command is executed.
17:13:49 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:13:49 INFO  : Context for 'APU' is selected.
17:13:49 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:13:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:49 INFO  : Context for 'APU' is selected.
17:13:49 INFO  : 'stop' command is executed.
17:13:50 INFO  : 'ps7_init' command is executed.
17:13:50 INFO  : 'ps7_post_config' command is executed.
17:13:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:13:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:50 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:13:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:50 INFO  : Memory regions updated for context APU
17:13:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:50 INFO  : 'con' command is executed.
17:13:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:13:50 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:14:38 INFO  : Disconnected from the channel tcfchan#100.
17:14:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:14:40 INFO  : 'fpga -state' command is executed.
17:14:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:14:40 INFO  : 'jtag frequency' command is executed.
17:14:40 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:14:40 INFO  : Context for 'APU' is selected.
17:14:40 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:14:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:40 INFO  : Context for 'APU' is selected.
17:14:40 INFO  : 'stop' command is executed.
17:14:40 INFO  : 'ps7_init' command is executed.
17:14:40 INFO  : 'ps7_post_config' command is executed.
17:14:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:14:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:40 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:40 INFO  : Memory regions updated for context APU
17:14:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:40 INFO  : 'con' command is executed.
17:14:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:14:40 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:14:46 INFO  : Disconnected from the channel tcfchan#101.
17:14:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:14:47 INFO  : 'fpga -state' command is executed.
17:14:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:14:47 INFO  : 'jtag frequency' command is executed.
17:14:47 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:14:47 INFO  : Context for 'APU' is selected.
17:14:47 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:14:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:48 INFO  : Context for 'APU' is selected.
17:14:48 INFO  : 'stop' command is executed.
17:14:48 INFO  : 'ps7_init' command is executed.
17:14:48 INFO  : 'ps7_post_config' command is executed.
17:14:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:14:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:48 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:48 INFO  : Memory regions updated for context APU
17:14:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:48 INFO  : 'con' command is executed.
17:14:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:14:48 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:16:12 INFO  : Disconnected from the channel tcfchan#102.
17:16:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:16:13 INFO  : 'fpga -state' command is executed.
17:16:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:16:13 INFO  : 'jtag frequency' command is executed.
17:16:13 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:16:13 INFO  : Context for 'APU' is selected.
17:16:13 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:16:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:13 INFO  : Context for 'APU' is selected.
17:16:13 INFO  : 'stop' command is executed.
17:16:13 INFO  : 'ps7_init' command is executed.
17:16:13 INFO  : 'ps7_post_config' command is executed.
17:16:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:16:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:13 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:14 INFO  : Memory regions updated for context APU
17:16:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:14 INFO  : 'con' command is executed.
17:16:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:16:14 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:16:21 INFO  : Disconnected from the channel tcfchan#103.
17:16:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:16:22 INFO  : 'fpga -state' command is executed.
17:16:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:16:22 INFO  : 'jtag frequency' command is executed.
17:16:22 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:16:22 INFO  : Context for 'APU' is selected.
17:16:22 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:16:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:22 INFO  : Context for 'APU' is selected.
17:16:22 INFO  : 'stop' command is executed.
17:16:23 INFO  : 'ps7_init' command is executed.
17:16:23 INFO  : 'ps7_post_config' command is executed.
17:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:23 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:23 INFO  : Memory regions updated for context APU
17:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:23 INFO  : 'con' command is executed.
17:16:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:16:23 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:17:07 INFO  : Disconnected from the channel tcfchan#104.
17:17:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:17:08 INFO  : 'fpga -state' command is executed.
17:17:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:17:09 INFO  : 'jtag frequency' command is executed.
17:17:09 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:17:09 INFO  : Context for 'APU' is selected.
17:17:09 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:17:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:09 INFO  : Context for 'APU' is selected.
17:17:09 INFO  : 'stop' command is executed.
17:17:09 INFO  : 'ps7_init' command is executed.
17:17:09 INFO  : 'ps7_post_config' command is executed.
17:17:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:17:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:09 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:09 INFO  : Memory regions updated for context APU
17:17:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:09 INFO  : 'con' command is executed.
17:17:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:17:09 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:17:49 INFO  : Disconnected from the channel tcfchan#105.
17:17:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:17:50 INFO  : 'fpga -state' command is executed.
17:17:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:17:50 INFO  : 'jtag frequency' command is executed.
17:17:50 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:17:50 INFO  : Context for 'APU' is selected.
17:17:50 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:17:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:50 INFO  : Context for 'APU' is selected.
17:17:50 INFO  : 'stop' command is executed.
17:17:51 INFO  : 'ps7_init' command is executed.
17:17:51 INFO  : 'ps7_post_config' command is executed.
17:17:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:17:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:51 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:51 INFO  : Memory regions updated for context APU
17:17:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:51 INFO  : 'con' command is executed.
17:17:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:17:51 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:17:56 INFO  : Disconnected from the channel tcfchan#106.
17:17:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:17:57 INFO  : 'fpga -state' command is executed.
17:17:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:17:57 INFO  : 'jtag frequency' command is executed.
17:17:57 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:17:57 INFO  : Context for 'APU' is selected.
17:17:57 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:17:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:57 INFO  : Context for 'APU' is selected.
17:17:57 INFO  : 'stop' command is executed.
17:17:57 INFO  : 'ps7_init' command is executed.
17:17:57 INFO  : 'ps7_post_config' command is executed.
17:17:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:17:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:58 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:58 INFO  : Memory regions updated for context APU
17:17:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:58 INFO  : 'con' command is executed.
17:17:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:17:58 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:18:54 INFO  : Disconnected from the channel tcfchan#107.
17:18:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:18:55 INFO  : 'fpga -state' command is executed.
17:18:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:18:55 INFO  : 'jtag frequency' command is executed.
17:18:55 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:18:55 INFO  : Context for 'APU' is selected.
17:18:55 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:18:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:55 INFO  : Context for 'APU' is selected.
17:18:55 INFO  : 'stop' command is executed.
17:18:55 INFO  : 'ps7_init' command is executed.
17:18:55 INFO  : 'ps7_post_config' command is executed.
17:18:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:18:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:55 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:56 INFO  : Memory regions updated for context APU
17:18:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:56 INFO  : 'con' command is executed.
17:18:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:18:56 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:19:00 INFO  : Disconnected from the channel tcfchan#108.
17:19:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:19:01 INFO  : 'fpga -state' command is executed.
17:19:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:19:01 INFO  : 'jtag frequency' command is executed.
17:19:01 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:19:01 INFO  : Context for 'APU' is selected.
17:19:01 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:19:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:01 INFO  : Context for 'APU' is selected.
17:19:02 INFO  : 'stop' command is executed.
17:19:02 INFO  : 'ps7_init' command is executed.
17:19:02 INFO  : 'ps7_post_config' command is executed.
17:19:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:19:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:02 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:02 INFO  : Memory regions updated for context APU
17:19:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:02 INFO  : 'con' command is executed.
17:19:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:19:02 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:19:40 INFO  : Disconnected from the channel tcfchan#109.
17:19:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:19:41 INFO  : 'fpga -state' command is executed.
17:19:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:19:41 INFO  : 'jtag frequency' command is executed.
17:19:41 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:19:41 INFO  : Context for 'APU' is selected.
17:19:41 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:19:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:41 INFO  : Context for 'APU' is selected.
17:19:41 INFO  : 'stop' command is executed.
17:19:41 INFO  : 'ps7_init' command is executed.
17:19:41 INFO  : 'ps7_post_config' command is executed.
17:19:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:19:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:42 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:42 INFO  : Memory regions updated for context APU
17:19:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:42 INFO  : 'con' command is executed.
17:19:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:19:42 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:25:30 INFO  : Disconnected from the channel tcfchan#110.
17:25:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:25:31 INFO  : 'fpga -state' command is executed.
17:25:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:25:31 INFO  : 'jtag frequency' command is executed.
17:25:31 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:25:31 INFO  : Context for 'APU' is selected.
17:25:32 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:25:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:32 INFO  : Context for 'APU' is selected.
17:25:32 INFO  : 'stop' command is executed.
17:25:32 INFO  : 'ps7_init' command is executed.
17:25:32 INFO  : 'ps7_post_config' command is executed.
17:25:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:25:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:32 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:32 INFO  : Memory regions updated for context APU
17:25:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:32 INFO  : 'con' command is executed.
17:25:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:25:32 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:25:45 INFO  : Disconnected from the channel tcfchan#111.
17:25:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:25:46 INFO  : 'fpga -state' command is executed.
17:25:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:25:46 INFO  : 'jtag frequency' command is executed.
17:25:46 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:25:46 INFO  : Context for 'APU' is selected.
17:25:46 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:25:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:46 INFO  : Context for 'APU' is selected.
17:25:46 INFO  : 'stop' command is executed.
17:25:47 INFO  : 'ps7_init' command is executed.
17:25:47 INFO  : 'ps7_post_config' command is executed.
17:25:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:25:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:47 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:47 INFO  : Memory regions updated for context APU
17:25:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:47 INFO  : 'con' command is executed.
17:25:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:25:47 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:25:52 INFO  : Disconnected from the channel tcfchan#112.
17:25:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:25:53 INFO  : 'fpga -state' command is executed.
17:25:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:25:53 INFO  : 'jtag frequency' command is executed.
17:25:53 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:25:53 INFO  : Context for 'APU' is selected.
17:25:53 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:25:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:53 INFO  : Context for 'APU' is selected.
17:25:53 INFO  : 'stop' command is executed.
17:25:53 INFO  : 'ps7_init' command is executed.
17:25:53 INFO  : 'ps7_post_config' command is executed.
17:25:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:25:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:54 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:54 INFO  : Memory regions updated for context APU
17:25:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:54 INFO  : 'con' command is executed.
17:25:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:25:54 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:26:02 INFO  : Disconnected from the channel tcfchan#113.
17:26:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:26:03 INFO  : 'fpga -state' command is executed.
17:26:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:26:03 INFO  : 'jtag frequency' command is executed.
17:26:03 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:26:03 INFO  : Context for 'APU' is selected.
17:26:03 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:26:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:03 INFO  : Context for 'APU' is selected.
17:26:03 INFO  : 'stop' command is executed.
17:26:03 INFO  : 'ps7_init' command is executed.
17:26:03 INFO  : 'ps7_post_config' command is executed.
17:26:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:26:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:03 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:04 INFO  : Memory regions updated for context APU
17:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:04 INFO  : 'con' command is executed.
17:26:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:26:04 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:27:07 INFO  : Disconnected from the channel tcfchan#114.
17:27:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:27:08 INFO  : 'fpga -state' command is executed.
17:27:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:27:08 INFO  : 'jtag frequency' command is executed.
17:27:08 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:27:08 INFO  : Context for 'APU' is selected.
17:27:08 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:27:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:08 INFO  : Context for 'APU' is selected.
17:27:08 INFO  : 'stop' command is executed.
17:27:08 INFO  : 'ps7_init' command is executed.
17:27:08 INFO  : 'ps7_post_config' command is executed.
17:27:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:27:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:08 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:09 INFO  : Memory regions updated for context APU
17:27:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:09 INFO  : 'con' command is executed.
17:27:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:27:09 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:27:26 INFO  : Disconnected from the channel tcfchan#115.
17:27:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:27:27 INFO  : 'fpga -state' command is executed.
17:27:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:27:28 INFO  : 'jtag frequency' command is executed.
17:27:28 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:27:28 INFO  : Context for 'APU' is selected.
17:27:28 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:27:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:28 INFO  : Context for 'APU' is selected.
17:27:28 INFO  : 'stop' command is executed.
17:27:28 INFO  : 'ps7_init' command is executed.
17:27:28 INFO  : 'ps7_post_config' command is executed.
17:27:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:27:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:28 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:28 INFO  : Memory regions updated for context APU
17:27:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:28 INFO  : 'con' command is executed.
17:27:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:27:28 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:27:40 INFO  : Disconnected from the channel tcfchan#116.
17:27:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:27:41 INFO  : 'fpga -state' command is executed.
17:27:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:27:42 INFO  : 'jtag frequency' command is executed.
17:27:42 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:27:42 INFO  : Context for 'APU' is selected.
17:27:42 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:27:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:42 INFO  : Context for 'APU' is selected.
17:27:42 INFO  : 'stop' command is executed.
17:27:42 INFO  : 'ps7_init' command is executed.
17:27:42 INFO  : 'ps7_post_config' command is executed.
17:27:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:27:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:42 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:42 INFO  : Memory regions updated for context APU
17:27:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:42 INFO  : 'con' command is executed.
17:27:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:27:42 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:28:22 INFO  : Disconnected from the channel tcfchan#117.
17:28:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:28:23 INFO  : 'fpga -state' command is executed.
17:28:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:28:24 INFO  : 'jtag frequency' command is executed.
17:28:24 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:28:24 INFO  : Context for 'APU' is selected.
17:28:24 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:28:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:24 INFO  : Context for 'APU' is selected.
17:28:24 INFO  : 'stop' command is executed.
17:28:24 INFO  : 'ps7_init' command is executed.
17:28:24 INFO  : 'ps7_post_config' command is executed.
17:28:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:28:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:24 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:24 INFO  : Memory regions updated for context APU
17:28:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:24 INFO  : 'con' command is executed.
17:28:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:28:24 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:26:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1620512012811,  Project:1620508356052
18:26:58 INFO  : Project Zynq_Design_wrapper_hw_platform_0's source hardware specification located at G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:26:58 INFO  : Copied contents of G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf into \Zynq_Design_wrapper_hw_platform_0\system.hdf.
18:27:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:27:10 INFO  : 
18:27:10 INFO  : Updating hardware inferred compiler options for AXI_Lite_Slave_Test_Bench_5.
18:27:10 INFO  : Clearing existing target manager status.
18:27:10 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:27:11 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:21:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
19:21:50 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
19:22:00 INFO  : Disconnected from the channel tcfchan#118.
19:22:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
19:22:01 INFO  : 'fpga -state' command is executed.
19:22:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
19:22:01 INFO  : 'jtag frequency' command is executed.
19:22:01 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:22:01 INFO  : Context for 'APU' is selected.
19:22:01 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
19:22:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:01 INFO  : Context for 'APU' is selected.
19:22:01 INFO  : 'stop' command is executed.
19:22:02 INFO  : 'ps7_init' command is executed.
19:22:02 INFO  : 'ps7_post_config' command is executed.
19:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:02 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:02 INFO  : Memory regions updated for context APU
19:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:02 INFO  : 'con' command is executed.
19:22:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

19:22:02 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
19:23:15 INFO  : Disconnected from the channel tcfchan#119.
19:23:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
19:23:17 INFO  : 'fpga -state' command is executed.
19:23:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
19:23:17 INFO  : 'jtag frequency' command is executed.
19:23:17 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:23:17 INFO  : Context for 'APU' is selected.
19:23:17 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
19:23:17 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:17 INFO  : Context for 'APU' is selected.
19:23:17 INFO  : 'stop' command is executed.
19:23:17 INFO  : 'ps7_init' command is executed.
19:23:17 INFO  : 'ps7_post_config' command is executed.
19:23:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:23:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:17 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:17 INFO  : Memory regions updated for context APU
19:23:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:17 INFO  : 'con' command is executed.
19:23:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

19:23:17 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
19:23:27 INFO  : Disconnected from the channel tcfchan#120.
19:23:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
19:23:28 INFO  : 'fpga -state' command is executed.
19:23:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
19:23:28 INFO  : 'jtag frequency' command is executed.
19:23:28 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:23:28 INFO  : Context for 'APU' is selected.
19:23:28 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
19:23:28 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:28 INFO  : Context for 'APU' is selected.
19:23:28 INFO  : 'stop' command is executed.
19:23:28 INFO  : 'ps7_init' command is executed.
19:23:28 INFO  : 'ps7_post_config' command is executed.
19:23:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:23:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:29 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:29 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:29 INFO  : Memory regions updated for context APU
19:23:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:29 INFO  : 'con' command is executed.
19:23:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

19:23:29 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
19:23:39 INFO  : Disconnected from the channel tcfchan#121.
19:23:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
19:23:40 INFO  : 'fpga -state' command is executed.
19:23:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
19:23:40 INFO  : 'jtag frequency' command is executed.
19:23:40 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:23:40 INFO  : Context for 'APU' is selected.
19:23:40 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
19:23:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:40 INFO  : Context for 'APU' is selected.
19:23:41 INFO  : 'stop' command is executed.
19:23:41 INFO  : 'ps7_init' command is executed.
19:23:41 INFO  : 'ps7_post_config' command is executed.
19:23:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:23:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:41 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:41 INFO  : Memory regions updated for context APU
19:23:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:41 INFO  : 'con' command is executed.
19:23:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

19:23:41 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
19:23:57 INFO  : Disconnected from the channel tcfchan#122.
19:23:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
19:23:58 INFO  : 'fpga -state' command is executed.
19:23:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
19:23:58 INFO  : 'jtag frequency' command is executed.
19:23:58 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:23:58 INFO  : Context for 'APU' is selected.
19:23:58 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
19:23:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:58 INFO  : Context for 'APU' is selected.
19:23:58 INFO  : 'stop' command is executed.
19:23:59 INFO  : 'ps7_init' command is executed.
19:23:59 INFO  : 'ps7_post_config' command is executed.
19:23:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:23:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:59 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:59 INFO  : Memory regions updated for context APU
19:23:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:59 INFO  : 'con' command is executed.
19:23:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

19:23:59 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
19:24:32 INFO  : Disconnected from the channel tcfchan#123.
19:24:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
19:24:33 INFO  : 'fpga -state' command is executed.
19:24:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
19:24:33 INFO  : 'jtag frequency' command is executed.
19:24:33 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:24:33 INFO  : Context for 'APU' is selected.
19:24:33 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
19:24:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:34 INFO  : Context for 'APU' is selected.
19:24:34 INFO  : 'stop' command is executed.
19:24:34 INFO  : 'ps7_init' command is executed.
19:24:34 INFO  : 'ps7_post_config' command is executed.
19:24:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:24:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:34 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:24:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:24:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:24:34 INFO  : Memory regions updated for context APU
19:24:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:34 INFO  : 'con' command is executed.
19:24:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

19:24:34 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
19:29:33 INFO  : Disconnected from the channel tcfchan#124.
19:29:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
19:29:34 INFO  : 'fpga -state' command is executed.
19:29:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
19:29:34 INFO  : 'jtag frequency' command is executed.
19:29:34 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:29:34 INFO  : Context for 'APU' is selected.
19:29:34 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
19:29:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:34 INFO  : Context for 'APU' is selected.
19:29:34 INFO  : 'stop' command is executed.
19:29:34 INFO  : 'ps7_init' command is executed.
19:29:34 INFO  : 'ps7_post_config' command is executed.
19:29:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:29:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:35 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:35 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:35 INFO  : Memory regions updated for context APU
19:29:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:35 INFO  : 'con' command is executed.
19:29:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

19:29:35 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
19:36:01 INFO  : Disconnected from the channel tcfchan#125.
19:36:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
19:36:02 INFO  : 'fpga -state' command is executed.
19:36:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
19:36:02 INFO  : 'jtag frequency' command is executed.
19:36:02 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:36:02 INFO  : Context for 'APU' is selected.
19:36:02 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
19:36:02 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:02 INFO  : Context for 'APU' is selected.
19:36:02 INFO  : 'stop' command is executed.
19:36:03 INFO  : 'ps7_init' command is executed.
19:36:03 INFO  : 'ps7_post_config' command is executed.
19:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:03 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:03 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:03 INFO  : Memory regions updated for context APU
19:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:03 INFO  : 'con' command is executed.
19:36:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

19:36:03 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
19:43:40 INFO  : Disconnected from the channel tcfchan#126.
11:05:57 INFO  : Launching XSCT server: xsct.bat -interactive G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\temp_xsdb_launch_script.tcl
11:05:57 INFO  : Registering command handlers for SDK TCF services
11:06:01 INFO  : XSCT server has started successfully.
11:06:08 INFO  : Successfully done setting XSCT server connection channel  
11:06:08 INFO  : Successfully done setting SDK workspace  
11:06:08 INFO  : Processing command line option -hwspec G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf.
11:06:09 INFO  : Checking for hwspec changes in the project Zynq_Design_wrapper_hw_platform_0.
11:06:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1621090975743,  Project:1620512012811
11:06:18 INFO  : The hardware specification for project 'Zynq_Design_wrapper_hw_platform_0' is different from G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf.
11:06:18 INFO  : Copied contents of G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf into \Zynq_Design_wrapper_hw_platform_0\system.hdf.
11:06:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:06:52 INFO  : 
11:06:53 INFO  : Updating hardware inferred compiler options for AXI_Lite_Slave_Test_Bench_5.
11:06:53 INFO  : Clearing existing target manager status.
11:06:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:06:54 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:09:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
11:09:05 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
11:09:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
11:09:13 INFO  : 'fpga -state' command is executed.
11:09:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
11:09:13 INFO  : 'jtag frequency' command is executed.
11:09:13 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:09:13 INFO  : Context for 'APU' is selected.
11:09:13 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
11:09:13 INFO  : 'configparams force-mem-access 1' command is executed.
11:09:13 INFO  : Context for 'APU' is selected.
11:09:13 INFO  : 'stop' command is executed.
11:09:13 INFO  : 'ps7_init' command is executed.
11:09:13 INFO  : 'ps7_post_config' command is executed.
11:09:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:09:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:14 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:09:14 INFO  : 'configparams force-mem-access 0' command is executed.
11:09:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

11:09:14 INFO  : Memory regions updated for context APU
11:09:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:14 INFO  : 'con' command is executed.
11:09:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

11:09:14 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
12:17:37 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1621095146895,  Project:1621090975743
12:17:37 INFO  : Project Zynq_Design_wrapper_hw_platform_0's source hardware specification located at G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:17:37 INFO  : Copied contents of G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf into \Zynq_Design_wrapper_hw_platform_0\system.hdf.
12:17:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:17:47 INFO  : 
12:17:48 INFO  : Updating hardware inferred compiler options for AXI_Lite_Slave_Test_Bench_5.
12:17:48 INFO  : Clearing existing target manager status.
12:17:48 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:17:49 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:02:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:02:10 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
14:08:24 INFO  : Disconnected from the channel tcfchan#1.
14:08:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:08:26 INFO  : 'fpga -state' command is executed.
14:08:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:08:26 INFO  : 'jtag frequency' command is executed.
14:08:26 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:08:26 INFO  : Context for 'APU' is selected.
14:08:26 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:08:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:26 INFO  : Context for 'APU' is selected.
14:08:26 INFO  : 'stop' command is executed.
14:08:26 INFO  : 'ps7_init' command is executed.
14:08:26 INFO  : 'ps7_post_config' command is executed.
14:08:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:08:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:26 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:26 INFO  : Memory regions updated for context APU
14:08:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:27 INFO  : 'con' command is executed.
14:08:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:08:27 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:09:33 INFO  : Disconnected from the channel tcfchan#2.
14:09:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:09:34 INFO  : 'fpga -state' command is executed.
14:09:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:09:34 INFO  : 'jtag frequency' command is executed.
14:09:34 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:09:34 INFO  : Context for 'APU' is selected.
14:09:34 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:09:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:09:34 INFO  : Context for 'APU' is selected.
14:09:35 INFO  : 'stop' command is executed.
14:09:35 INFO  : 'ps7_init' command is executed.
14:09:35 INFO  : 'ps7_post_config' command is executed.
14:09:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:09:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:38 ERROR : Memory write error at 0x100000. AP transaction timeout
14:09:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
----------------End of Script----------------

14:09:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:09:50 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
14:09:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:09:52 INFO  : 'fpga -state' command is executed.
14:09:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:09:52 INFO  : 'jtag frequency' command is executed.
14:09:52 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:09:55 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  4* xc7z020
     5  Legacy Debug Hub
14:09:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
----------------End of Script----------------

14:10:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:10:01 INFO  : 'fpga -state' command is executed.
14:10:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:10:01 INFO  : 'jtag frequency' command is executed.
14:10:01 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:10:04 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  4* xc7z020
     5  Legacy Debug Hub
14:10:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
----------------End of Script----------------

14:10:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:10:14 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
14:10:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:10:16 INFO  : 'fpga -state' command is executed.
14:10:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:10:16 INFO  : 'jtag frequency' command is executed.
14:10:16 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:10:19 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  4* xc7z020
     5  Legacy Debug Hub
14:10:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
----------------End of Script----------------

14:10:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:10:31 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
14:10:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:10:44 INFO  : 'fpga -state' command is executed.
14:10:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:10:44 INFO  : 'jtag frequency' command is executed.
14:10:44 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:10:44 INFO  : Context for 'APU' is selected.
14:10:44 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:10:44 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:44 INFO  : Context for 'APU' is selected.
14:10:44 INFO  : 'stop' command is executed.
14:10:44 INFO  : 'ps7_init' command is executed.
14:10:44 INFO  : 'ps7_post_config' command is executed.
14:10:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:10:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:44 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:10:44 INFO  : 'configparams force-mem-access 0' command is executed.
14:10:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:10:44 INFO  : Memory regions updated for context APU
14:10:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:45 INFO  : 'con' command is executed.
14:10:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:10:45 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:12:14 INFO  : Disconnected from the channel tcfchan#3.
14:12:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:12:15 INFO  : 'fpga -state' command is executed.
14:12:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:12:15 INFO  : 'jtag frequency' command is executed.
14:12:15 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:12:15 INFO  : Context for 'APU' is selected.
14:12:15 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:12:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:15 INFO  : Context for 'APU' is selected.
14:12:15 INFO  : 'stop' command is executed.
14:12:15 INFO  : 'ps7_init' command is executed.
14:12:15 INFO  : 'ps7_post_config' command is executed.
14:12:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:12:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:15 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:15 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:15 INFO  : Memory regions updated for context APU
14:12:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:16 INFO  : 'con' command is executed.
14:12:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:12:16 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:16:15 INFO  : Disconnected from the channel tcfchan#4.
14:16:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:16:16 INFO  : 'fpga -state' command is executed.
14:16:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:16:16 INFO  : 'jtag frequency' command is executed.
14:16:16 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:16:16 INFO  : Context for 'APU' is selected.
14:16:16 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:16:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:16 INFO  : Context for 'APU' is selected.
14:16:16 INFO  : 'stop' command is executed.
14:16:17 INFO  : 'ps7_init' command is executed.
14:16:17 INFO  : 'ps7_post_config' command is executed.
14:16:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:16:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:17 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:17 INFO  : Memory regions updated for context APU
14:16:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:17 INFO  : 'con' command is executed.
14:16:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:16:17 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:16:35 INFO  : Disconnected from the channel tcfchan#5.
14:16:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:16:36 INFO  : 'fpga -state' command is executed.
14:16:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:16:36 INFO  : 'jtag frequency' command is executed.
14:16:36 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:16:36 INFO  : Context for 'APU' is selected.
14:16:36 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:16:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:36 INFO  : Context for 'APU' is selected.
14:16:36 INFO  : 'stop' command is executed.
14:16:36 INFO  : 'ps7_init' command is executed.
14:16:36 INFO  : 'ps7_post_config' command is executed.
14:16:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:16:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:36 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:37 INFO  : Memory regions updated for context APU
14:16:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:37 INFO  : 'con' command is executed.
14:16:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:16:37 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:17:06 INFO  : Disconnected from the channel tcfchan#6.
14:17:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:17:08 INFO  : 'fpga -state' command is executed.
14:17:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:17:08 INFO  : 'jtag frequency' command is executed.
14:17:08 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:08 INFO  : Context for 'APU' is selected.
14:17:08 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:17:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:08 INFO  : Context for 'APU' is selected.
14:17:08 INFO  : 'stop' command is executed.
14:17:08 INFO  : 'ps7_init' command is executed.
14:17:08 INFO  : 'ps7_post_config' command is executed.
14:17:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:17:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:08 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:08 INFO  : Memory regions updated for context APU
14:17:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:08 INFO  : 'con' command is executed.
14:17:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:17:08 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:17:14 INFO  : Disconnected from the channel tcfchan#7.
14:17:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:17:15 INFO  : 'fpga -state' command is executed.
14:17:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:17:15 INFO  : 'jtag frequency' command is executed.
14:17:15 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:15 INFO  : Context for 'APU' is selected.
14:17:15 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:17:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:16 INFO  : Context for 'APU' is selected.
14:17:16 INFO  : 'stop' command is executed.
14:17:16 INFO  : 'ps7_init' command is executed.
14:17:16 INFO  : 'ps7_post_config' command is executed.
14:17:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:17:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:16 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:16 INFO  : Memory regions updated for context APU
14:17:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:16 INFO  : 'con' command is executed.
14:17:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:17:16 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:17:43 INFO  : Disconnected from the channel tcfchan#8.
14:17:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:17:45 INFO  : 'fpga -state' command is executed.
14:17:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:17:45 INFO  : 'jtag frequency' command is executed.
14:17:45 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:45 INFO  : Context for 'APU' is selected.
14:17:45 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:17:45 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:45 INFO  : Context for 'APU' is selected.
14:17:45 INFO  : 'stop' command is executed.
14:17:45 INFO  : 'ps7_init' command is executed.
14:17:45 INFO  : 'ps7_post_config' command is executed.
14:17:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:17:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:45 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:45 INFO  : Memory regions updated for context APU
14:17:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:45 INFO  : 'con' command is executed.
14:17:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:17:45 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:18:22 INFO  : Disconnected from the channel tcfchan#9.
14:18:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:18:23 INFO  : 'fpga -state' command is executed.
14:18:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:18:23 INFO  : 'jtag frequency' command is executed.
14:18:23 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:18:23 INFO  : Context for 'APU' is selected.
14:18:23 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:18:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:23 INFO  : Context for 'APU' is selected.
14:18:23 INFO  : 'stop' command is executed.
14:18:23 INFO  : 'ps7_init' command is executed.
14:18:23 INFO  : 'ps7_post_config' command is executed.
14:18:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:18:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:24 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:24 INFO  : Memory regions updated for context APU
14:18:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:24 INFO  : 'con' command is executed.
14:18:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:18:24 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:19:43 INFO  : Disconnected from the channel tcfchan#10.
14:19:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:19:44 INFO  : 'fpga -state' command is executed.
14:19:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:19:44 INFO  : 'jtag frequency' command is executed.
14:19:44 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:44 INFO  : Context for 'APU' is selected.
14:19:44 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:19:44 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:44 INFO  : Context for 'APU' is selected.
14:19:44 INFO  : 'stop' command is executed.
14:19:44 INFO  : 'ps7_init' command is executed.
14:19:44 INFO  : 'ps7_post_config' command is executed.
14:19:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:19:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:45 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:45 INFO  : Memory regions updated for context APU
14:19:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:45 INFO  : 'con' command is executed.
14:19:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:19:45 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:21:15 INFO  : Disconnected from the channel tcfchan#11.
14:21:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:21:16 INFO  : 'fpga -state' command is executed.
14:21:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:21:16 INFO  : 'jtag frequency' command is executed.
14:21:16 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:16 INFO  : Context for 'APU' is selected.
14:21:16 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:21:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:16 INFO  : Context for 'APU' is selected.
14:21:16 INFO  : 'stop' command is executed.
14:21:16 INFO  : 'ps7_init' command is executed.
14:21:16 INFO  : 'ps7_post_config' command is executed.
14:21:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:21:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:17 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:17 INFO  : Memory regions updated for context APU
14:21:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:17 INFO  : 'con' command is executed.
14:21:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:21:17 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:21:56 INFO  : Disconnected from the channel tcfchan#12.
14:21:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:21:57 INFO  : 'fpga -state' command is executed.
14:21:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:21:57 INFO  : 'jtag frequency' command is executed.
14:21:57 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:57 INFO  : Context for 'APU' is selected.
14:21:57 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:21:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:57 INFO  : Context for 'APU' is selected.
14:21:57 INFO  : 'stop' command is executed.
14:21:58 INFO  : 'ps7_init' command is executed.
14:21:58 INFO  : 'ps7_post_config' command is executed.
14:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:58 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:58 INFO  : Memory regions updated for context APU
14:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:58 INFO  : 'con' command is executed.
14:21:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:21:58 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:22:23 INFO  : Disconnected from the channel tcfchan#13.
14:22:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:22:24 INFO  : 'fpga -state' command is executed.
14:22:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:22:24 INFO  : 'jtag frequency' command is executed.
14:22:24 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:22:24 INFO  : Context for 'APU' is selected.
14:22:24 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:22:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:24 INFO  : Context for 'APU' is selected.
14:22:24 INFO  : 'stop' command is executed.
14:22:24 INFO  : 'ps7_init' command is executed.
14:22:24 INFO  : 'ps7_post_config' command is executed.
14:22:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:22:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:25 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:25 INFO  : Memory regions updated for context APU
14:22:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:25 INFO  : 'con' command is executed.
14:22:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:22:25 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:23:51 INFO  : Disconnected from the channel tcfchan#14.
14:23:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:23:53 INFO  : 'fpga -state' command is executed.
14:23:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:23:53 INFO  : 'jtag frequency' command is executed.
14:23:53 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:23:53 INFO  : Context for 'APU' is selected.
14:23:53 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:23:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:53 INFO  : Context for 'APU' is selected.
14:23:53 INFO  : 'stop' command is executed.
14:23:53 INFO  : 'ps7_init' command is executed.
14:23:53 INFO  : 'ps7_post_config' command is executed.
14:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:23:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:53 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:23:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:54 INFO  : Memory regions updated for context APU
14:23:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:54 INFO  : 'con' command is executed.
14:23:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:23:54 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:24:38 INFO  : Disconnected from the channel tcfchan#15.
14:24:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:24:39 INFO  : 'fpga -state' command is executed.
14:24:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:24:39 INFO  : 'jtag frequency' command is executed.
14:24:39 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:24:39 INFO  : Context for 'APU' is selected.
14:24:39 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:24:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:39 INFO  : Context for 'APU' is selected.
14:24:39 INFO  : 'stop' command is executed.
14:24:39 INFO  : 'ps7_init' command is executed.
14:24:39 INFO  : 'ps7_post_config' command is executed.
14:24:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:24:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:40 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:40 INFO  : Memory regions updated for context APU
14:24:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:40 INFO  : 'con' command is executed.
14:24:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:24:40 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:27:50 INFO  : Disconnected from the channel tcfchan#16.
14:27:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:27:51 INFO  : 'fpga -state' command is executed.
14:27:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:27:51 INFO  : 'jtag frequency' command is executed.
14:27:51 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:27:51 INFO  : Context for 'APU' is selected.
14:27:51 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:27:51 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:51 INFO  : Context for 'APU' is selected.
14:27:51 INFO  : 'stop' command is executed.
14:27:51 INFO  : 'ps7_init' command is executed.
14:27:51 INFO  : 'ps7_post_config' command is executed.
14:27:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:27:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:52 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:27:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:27:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:27:52 INFO  : Memory regions updated for context APU
14:27:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:52 INFO  : 'con' command is executed.
14:27:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:27:52 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:27:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:27:59 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
14:28:02 INFO  : Disconnected from the channel tcfchan#17.
14:28:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:28:03 INFO  : 'fpga -state' command is executed.
14:28:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:28:03 INFO  : 'jtag frequency' command is executed.
14:28:03 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:28:03 INFO  : Context for 'APU' is selected.
14:28:03 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:28:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:03 INFO  : Context for 'APU' is selected.
14:28:03 INFO  : 'stop' command is executed.
14:28:04 INFO  : 'ps7_init' command is executed.
14:28:04 INFO  : 'ps7_post_config' command is executed.
14:28:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:28:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:04 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:04 INFO  : Memory regions updated for context APU
14:28:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:04 INFO  : 'con' command is executed.
14:28:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:28:04 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:33:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:33:38 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
14:35:38 INFO  : Disconnected from the channel tcfchan#18.
14:35:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:35:39 INFO  : 'fpga -state' command is executed.
14:35:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:35:39 INFO  : 'jtag frequency' command is executed.
14:35:39 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:35:39 INFO  : Context for 'APU' is selected.
14:35:39 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:35:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:39 INFO  : Context for 'APU' is selected.
14:35:39 INFO  : 'stop' command is executed.
14:35:39 INFO  : 'ps7_init' command is executed.
14:35:39 INFO  : 'ps7_post_config' command is executed.
14:35:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:35:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:39 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:40 INFO  : Memory regions updated for context APU
14:35:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:40 INFO  : 'con' command is executed.
14:35:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:35:40 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:35:48 INFO  : Disconnected from the channel tcfchan#19.
14:35:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:35:49 INFO  : 'fpga -state' command is executed.
14:35:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:35:49 INFO  : 'jtag frequency' command is executed.
14:35:49 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:35:49 INFO  : Context for 'APU' is selected.
14:35:49 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:35:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:50 INFO  : Context for 'APU' is selected.
14:35:50 INFO  : 'stop' command is executed.
14:35:50 INFO  : 'ps7_init' command is executed.
14:35:50 INFO  : 'ps7_post_config' command is executed.
14:35:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:35:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:50 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:50 INFO  : Memory regions updated for context APU
14:35:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:50 INFO  : 'con' command is executed.
14:35:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:35:50 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:38:25 INFO  : Disconnected from the channel tcfchan#20.
14:38:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:38:26 INFO  : 'fpga -state' command is executed.
14:38:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:38:26 INFO  : 'jtag frequency' command is executed.
14:38:26 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:38:26 INFO  : Context for 'APU' is selected.
14:38:26 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:38:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:26 INFO  : Context for 'APU' is selected.
14:38:26 INFO  : 'stop' command is executed.
14:38:26 INFO  : 'ps7_init' command is executed.
14:38:26 INFO  : 'ps7_post_config' command is executed.
14:38:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:38:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:27 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:27 INFO  : Memory regions updated for context APU
14:38:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:27 INFO  : 'con' command is executed.
14:38:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:38:27 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:38:40 INFO  : Disconnected from the channel tcfchan#21.
14:38:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:38:41 INFO  : 'fpga -state' command is executed.
14:38:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:38:41 INFO  : 'jtag frequency' command is executed.
14:38:41 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:38:41 INFO  : Context for 'APU' is selected.
14:38:41 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:38:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:41 INFO  : Context for 'APU' is selected.
14:38:42 INFO  : 'stop' command is executed.
14:38:42 INFO  : 'ps7_init' command is executed.
14:38:42 INFO  : 'ps7_post_config' command is executed.
14:38:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:38:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:42 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:42 INFO  : Memory regions updated for context APU
14:38:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:42 INFO  : 'con' command is executed.
14:38:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:38:42 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:41:17 INFO  : Disconnected from the channel tcfchan#22.
14:41:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:41:18 INFO  : 'fpga -state' command is executed.
14:41:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:41:18 INFO  : 'jtag frequency' command is executed.
14:41:18 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:18 INFO  : Context for 'APU' is selected.
14:41:18 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:41:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:18 INFO  : Context for 'APU' is selected.
14:41:18 INFO  : 'stop' command is executed.
14:41:18 INFO  : 'ps7_init' command is executed.
14:41:18 INFO  : 'ps7_post_config' command is executed.
14:41:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:41:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:19 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:19 INFO  : Memory regions updated for context APU
14:41:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:19 INFO  : 'con' command is executed.
14:41:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:41:19 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:41:34 INFO  : Disconnected from the channel tcfchan#23.
14:41:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:41:35 INFO  : 'fpga -state' command is executed.
14:41:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:41:35 INFO  : 'jtag frequency' command is executed.
14:41:35 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:35 INFO  : Context for 'APU' is selected.
14:41:35 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:41:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:35 INFO  : Context for 'APU' is selected.
14:41:35 INFO  : 'stop' command is executed.
14:41:36 INFO  : 'ps7_init' command is executed.
14:41:36 INFO  : 'ps7_post_config' command is executed.
14:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:36 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:36 INFO  : Memory regions updated for context APU
14:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:36 INFO  : 'con' command is executed.
14:41:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:41:36 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:45:41 INFO  : Disconnected from the channel tcfchan#24.
14:45:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:45:42 INFO  : 'fpga -state' command is executed.
14:45:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:45:43 INFO  : 'jtag frequency' command is executed.
14:45:43 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:45:43 INFO  : Context for 'APU' is selected.
14:45:43 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:45:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:43 INFO  : Context for 'APU' is selected.
14:45:43 INFO  : 'stop' command is executed.
14:45:43 INFO  : 'ps7_init' command is executed.
14:45:43 INFO  : 'ps7_post_config' command is executed.
14:45:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:45:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:43 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:45:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:45:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:43 INFO  : Memory regions updated for context APU
14:45:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:43 INFO  : 'con' command is executed.
14:45:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:45:43 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:47:02 INFO  : Disconnected from the channel tcfchan#25.
14:47:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:47:03 INFO  : 'fpga -state' command is executed.
14:47:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:47:03 INFO  : 'jtag frequency' command is executed.
14:47:03 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:47:03 INFO  : Context for 'APU' is selected.
14:47:03 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:47:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:03 INFO  : Context for 'APU' is selected.
14:47:03 INFO  : 'stop' command is executed.
14:47:03 INFO  : 'ps7_init' command is executed.
14:47:03 INFO  : 'ps7_post_config' command is executed.
14:47:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:47:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:04 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:04 INFO  : Memory regions updated for context APU
14:47:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:04 INFO  : 'con' command is executed.
14:47:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:47:04 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:47:35 INFO  : Disconnected from the channel tcfchan#26.
14:47:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:47:36 INFO  : 'fpga -state' command is executed.
14:47:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:47:37 INFO  : 'jtag frequency' command is executed.
14:47:37 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:47:37 INFO  : Context for 'APU' is selected.
14:47:37 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:47:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:37 INFO  : Context for 'APU' is selected.
14:47:37 INFO  : 'stop' command is executed.
14:47:37 INFO  : 'ps7_init' command is executed.
14:47:37 INFO  : 'ps7_post_config' command is executed.
14:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:37 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:37 INFO  : Memory regions updated for context APU
14:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:37 INFO  : 'con' command is executed.
14:47:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:47:37 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:48:10 INFO  : Disconnected from the channel tcfchan#27.
14:48:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:48:11 INFO  : 'fpga -state' command is executed.
14:48:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:48:11 INFO  : 'jtag frequency' command is executed.
14:48:11 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:48:11 INFO  : Context for 'APU' is selected.
14:48:11 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:48:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:11 INFO  : Context for 'APU' is selected.
14:48:11 INFO  : 'stop' command is executed.
14:48:11 INFO  : 'ps7_init' command is executed.
14:48:11 INFO  : 'ps7_post_config' command is executed.
14:48:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:48:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:12 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:48:12 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:12 INFO  : Memory regions updated for context APU
14:48:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:12 INFO  : 'con' command is executed.
14:48:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:48:12 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:48:39 INFO  : Disconnected from the channel tcfchan#28.
14:48:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:48:40 INFO  : 'fpga -state' command is executed.
14:48:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:48:40 INFO  : 'jtag frequency' command is executed.
14:48:40 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:48:40 INFO  : Context for 'APU' is selected.
14:48:40 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:48:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:40 INFO  : Context for 'APU' is selected.
14:48:40 INFO  : 'stop' command is executed.
14:48:41 INFO  : 'ps7_init' command is executed.
14:48:41 INFO  : 'ps7_post_config' command is executed.
14:48:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:48:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:41 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:48:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:41 INFO  : Memory regions updated for context APU
14:48:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:41 INFO  : 'con' command is executed.
14:48:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:48:41 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:03:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1621109019671,  Project:1621095146895
16:03:39 INFO  : Project Zynq_Design_wrapper_hw_platform_0's source hardware specification located at G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:03:39 INFO  : Copied contents of G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf into \Zynq_Design_wrapper_hw_platform_0\system.hdf.
16:03:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:03:56 INFO  : 
16:03:57 INFO  : Updating hardware inferred compiler options for AXI_Lite_Slave_Test_Bench_5.
16:03:57 INFO  : Clearing existing target manager status.
16:03:57 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:03:58 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:04:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1621108972175,  Project:1621109019671
16:04:03 INFO  : Project Zynq_Design_wrapper_hw_platform_0's source hardware specification located at G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:04:17 INFO  : Copied contents of G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf into \Zynq_Design_wrapper_hw_platform_0\system.hdf.
16:04:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:04:25 INFO  : 
16:04:25 INFO  : Updating hardware inferred compiler options for AXI_Lite_Slave_Test_Bench_5.
16:04:25 INFO  : Clearing existing target manager status.
16:04:25 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:04:29 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:06:29 INFO  : Disconnected from the channel tcfchan#29.
16:06:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:06:50 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:06:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:06:56 INFO  : 'fpga -state' command is executed.
16:06:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:06:56 INFO  : 'jtag frequency' command is executed.
16:06:56 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:06:56 INFO  : Context for 'APU' is selected.
16:06:56 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:06:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:56 INFO  : Context for 'APU' is selected.
16:06:56 INFO  : 'stop' command is executed.
16:06:56 INFO  : 'ps7_init' command is executed.
16:06:56 INFO  : 'ps7_post_config' command is executed.
16:06:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:06:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:56 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:57 INFO  : Memory regions updated for context APU
16:06:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:57 INFO  : 'con' command is executed.
16:06:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:06:57 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:07:58 INFO  : Disconnected from the channel tcfchan#30.
16:07:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:07:59 INFO  : 'fpga -state' command is executed.
16:07:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:07:59 INFO  : 'jtag frequency' command is executed.
16:07:59 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:07:59 INFO  : Context for 'APU' is selected.
16:07:59 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:07:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:59 INFO  : Context for 'APU' is selected.
16:07:59 INFO  : 'stop' command is executed.
16:07:59 INFO  : 'ps7_init' command is executed.
16:08:00 INFO  : 'ps7_post_config' command is executed.
16:08:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:08:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:00 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:08:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:08:00 INFO  : Memory regions updated for context APU
16:08:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:00 INFO  : 'con' command is executed.
16:08:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:08:00 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:14:25 INFO  : Disconnected from the channel tcfchan#31.
16:14:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:14:26 INFO  : 'fpga -state' command is executed.
16:14:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:14:26 INFO  : 'jtag frequency' command is executed.
16:14:26 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:14:26 INFO  : Context for 'APU' is selected.
16:14:26 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:14:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:26 INFO  : Context for 'APU' is selected.
16:14:26 INFO  : 'stop' command is executed.
16:14:27 INFO  : 'ps7_init' command is executed.
16:14:27 INFO  : 'ps7_post_config' command is executed.
16:14:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:14:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:27 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:14:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:14:27 INFO  : Memory regions updated for context APU
16:14:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:27 INFO  : 'con' command is executed.
16:14:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:14:27 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:16:18 INFO  : Disconnected from the channel tcfchan#32.
16:16:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:16:19 INFO  : 'fpga -state' command is executed.
16:16:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:16:19 INFO  : 'jtag frequency' command is executed.
16:16:19 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:16:19 INFO  : Context for 'APU' is selected.
16:16:19 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:16:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:19 INFO  : Context for 'APU' is selected.
16:16:19 INFO  : 'stop' command is executed.
16:16:20 INFO  : 'ps7_init' command is executed.
16:16:20 INFO  : 'ps7_post_config' command is executed.
16:16:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:16:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:20 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:20 INFO  : Memory regions updated for context APU
16:16:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:20 INFO  : 'con' command is executed.
16:16:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:16:20 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:16:59 INFO  : Disconnected from the channel tcfchan#33.
16:17:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:17:00 INFO  : 'fpga -state' command is executed.
16:17:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:17:00 INFO  : 'jtag frequency' command is executed.
16:17:00 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:17:00 INFO  : Context for 'APU' is selected.
16:17:00 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:17:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:00 INFO  : Context for 'APU' is selected.
16:17:00 INFO  : 'stop' command is executed.
16:17:01 INFO  : 'ps7_init' command is executed.
16:17:01 INFO  : 'ps7_post_config' command is executed.
16:17:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:17:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:01 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:01 INFO  : Memory regions updated for context APU
16:17:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:01 INFO  : 'con' command is executed.
16:17:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:17:01 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:20:33 INFO  : Disconnected from the channel tcfchan#34.
16:20:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:20:34 INFO  : 'fpga -state' command is executed.
16:20:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:20:34 INFO  : 'jtag frequency' command is executed.
16:20:34 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:20:34 INFO  : Context for 'APU' is selected.
16:20:34 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:20:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:34 INFO  : Context for 'APU' is selected.
16:20:34 INFO  : 'stop' command is executed.
16:20:34 INFO  : 'ps7_init' command is executed.
16:20:34 INFO  : 'ps7_post_config' command is executed.
16:20:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:20:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:34 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:35 INFO  : Memory regions updated for context APU
16:20:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:35 INFO  : 'con' command is executed.
16:20:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:20:35 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:21:51 INFO  : Disconnected from the channel tcfchan#35.
16:21:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:21:52 INFO  : 'fpga -state' command is executed.
16:21:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:21:52 INFO  : 'jtag frequency' command is executed.
16:21:52 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:21:52 INFO  : Context for 'APU' is selected.
16:21:52 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:21:52 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:52 INFO  : Context for 'APU' is selected.
16:21:52 INFO  : 'stop' command is executed.
16:21:52 INFO  : 'ps7_init' command is executed.
16:21:52 INFO  : 'ps7_post_config' command is executed.
16:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:52 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:52 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:53 INFO  : Memory regions updated for context APU
16:21:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:53 INFO  : 'con' command is executed.
16:21:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:21:53 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:22:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:22:16 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:24:28 INFO  : Disconnected from the channel tcfchan#36.
16:24:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:24:30 INFO  : 'fpga -state' command is executed.
16:24:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:24:30 INFO  : 'jtag frequency' command is executed.
16:24:30 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:24:30 INFO  : Context for 'APU' is selected.
16:24:30 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:24:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:30 INFO  : Context for 'APU' is selected.
16:24:30 INFO  : 'stop' command is executed.
16:24:30 INFO  : 'ps7_init' command is executed.
16:24:30 INFO  : 'ps7_post_config' command is executed.
16:24:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:24:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:30 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:30 INFO  : Memory regions updated for context APU
16:24:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:30 INFO  : 'con' command is executed.
16:24:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:24:30 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:25:18 INFO  : Disconnected from the channel tcfchan#37.
16:25:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:25:19 INFO  : 'fpga -state' command is executed.
16:25:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:25:20 INFO  : 'jtag frequency' command is executed.
16:25:20 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:25:20 INFO  : Context for 'APU' is selected.
16:25:20 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:25:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:20 INFO  : Context for 'APU' is selected.
16:25:20 INFO  : 'stop' command is executed.
16:25:20 INFO  : 'ps7_init' command is executed.
16:25:20 INFO  : 'ps7_post_config' command is executed.
16:25:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:25:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:20 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:20 INFO  : Memory regions updated for context APU
16:25:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:20 INFO  : 'con' command is executed.
16:25:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:25:20 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:27:29 INFO  : Disconnected from the channel tcfchan#38.
16:27:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:27:30 INFO  : 'fpga -state' command is executed.
16:27:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:27:30 INFO  : 'jtag frequency' command is executed.
16:27:30 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:27:30 INFO  : Context for 'APU' is selected.
16:27:30 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:27:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:30 INFO  : Context for 'APU' is selected.
16:27:30 INFO  : 'stop' command is executed.
16:27:30 INFO  : 'ps7_init' command is executed.
16:27:30 INFO  : 'ps7_post_config' command is executed.
16:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:31 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:31 INFO  : Memory regions updated for context APU
16:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:31 INFO  : 'con' command is executed.
16:27:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:27:31 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:27:42 INFO  : Disconnected from the channel tcfchan#39.
16:27:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:27:43 INFO  : 'fpga -state' command is executed.
16:27:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:27:43 INFO  : 'jtag frequency' command is executed.
16:27:43 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:27:43 INFO  : Context for 'APU' is selected.
16:27:43 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:27:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:43 INFO  : Context for 'APU' is selected.
16:27:43 INFO  : 'stop' command is executed.
16:27:44 INFO  : 'ps7_init' command is executed.
16:27:44 INFO  : 'ps7_post_config' command is executed.
16:27:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:27:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:44 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:44 INFO  : Memory regions updated for context APU
16:27:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:44 INFO  : 'con' command is executed.
16:27:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:27:44 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:27:56 INFO  : Disconnected from the channel tcfchan#40.
16:27:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:27:57 INFO  : 'fpga -state' command is executed.
16:27:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:27:57 INFO  : 'jtag frequency' command is executed.
16:27:57 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:27:57 INFO  : Context for 'APU' is selected.
16:27:57 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:27:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:57 INFO  : Context for 'APU' is selected.
16:27:57 INFO  : 'stop' command is executed.
16:27:57 INFO  : 'ps7_init' command is executed.
16:27:57 INFO  : 'ps7_post_config' command is executed.
16:27:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:27:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:58 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:58 INFO  : Memory regions updated for context APU
16:27:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:58 INFO  : 'con' command is executed.
16:27:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:27:58 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:28:06 INFO  : Disconnected from the channel tcfchan#41.
16:28:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:28:08 INFO  : 'fpga -state' command is executed.
16:28:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:28:08 INFO  : 'jtag frequency' command is executed.
16:28:08 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:28:08 INFO  : Context for 'APU' is selected.
16:28:08 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:28:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:08 INFO  : Context for 'APU' is selected.
16:28:08 INFO  : 'stop' command is executed.
16:28:08 INFO  : 'ps7_init' command is executed.
16:28:08 INFO  : 'ps7_post_config' command is executed.
16:28:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:28:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:08 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:08 INFO  : Memory regions updated for context APU
16:28:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:08 INFO  : 'con' command is executed.
16:28:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:28:08 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:28:17 INFO  : Disconnected from the channel tcfchan#42.
16:28:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:28:18 INFO  : 'fpga -state' command is executed.
16:28:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:28:18 INFO  : 'jtag frequency' command is executed.
16:28:18 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:28:18 INFO  : Context for 'APU' is selected.
16:28:18 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:28:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:18 INFO  : Context for 'APU' is selected.
16:28:18 INFO  : 'stop' command is executed.
16:28:18 INFO  : 'ps7_init' command is executed.
16:28:18 INFO  : 'ps7_post_config' command is executed.
16:28:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:28:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:19 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:19 INFO  : Memory regions updated for context APU
16:28:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:19 INFO  : 'con' command is executed.
16:28:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:28:19 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:28:44 INFO  : Disconnected from the channel tcfchan#43.
16:28:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:28:45 INFO  : 'fpga -state' command is executed.
16:28:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:28:45 INFO  : 'jtag frequency' command is executed.
16:28:45 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:28:45 INFO  : Context for 'APU' is selected.
16:28:45 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:28:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:45 INFO  : Context for 'APU' is selected.
16:28:45 INFO  : 'stop' command is executed.
16:28:45 INFO  : 'ps7_init' command is executed.
16:28:45 INFO  : 'ps7_post_config' command is executed.
16:28:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:28:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:46 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:46 INFO  : Memory regions updated for context APU
16:28:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:46 INFO  : 'con' command is executed.
16:28:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:28:46 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:29:10 INFO  : Disconnected from the channel tcfchan#44.
16:29:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:29:11 INFO  : 'fpga -state' command is executed.
16:29:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:29:11 INFO  : 'jtag frequency' command is executed.
16:29:11 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:29:11 INFO  : Context for 'APU' is selected.
16:29:11 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:29:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:11 INFO  : Context for 'APU' is selected.
16:29:11 INFO  : 'stop' command is executed.
16:29:11 INFO  : 'ps7_init' command is executed.
16:29:12 INFO  : 'ps7_post_config' command is executed.
16:29:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:29:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:12 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:29:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:12 INFO  : Memory regions updated for context APU
16:29:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:12 INFO  : 'con' command is executed.
16:29:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:29:12 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:34:57 INFO  : Disconnected from the channel tcfchan#45.
16:34:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:34:58 INFO  : 'fpga -state' command is executed.
16:34:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:34:58 INFO  : 'jtag frequency' command is executed.
16:34:58 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:34:58 INFO  : Context for 'APU' is selected.
16:34:58 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:34:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:58 INFO  : Context for 'APU' is selected.
16:34:58 INFO  : 'stop' command is executed.
16:34:59 INFO  : 'ps7_init' command is executed.
16:34:59 INFO  : 'ps7_post_config' command is executed.
16:34:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:34:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:59 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:59 INFO  : Memory regions updated for context APU
16:34:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:59 INFO  : 'con' command is executed.
16:34:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:34:59 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:35:33 INFO  : Disconnected from the channel tcfchan#46.
16:35:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:35:34 INFO  : 'fpga -state' command is executed.
16:35:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:35:34 INFO  : 'jtag frequency' command is executed.
16:35:34 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:35:34 INFO  : Context for 'APU' is selected.
16:35:34 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:35:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:34 INFO  : Context for 'APU' is selected.
16:35:34 INFO  : 'stop' command is executed.
16:35:35 INFO  : 'ps7_init' command is executed.
16:35:35 INFO  : 'ps7_post_config' command is executed.
16:35:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:35:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:35 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:35 INFO  : Memory regions updated for context APU
16:35:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:35 INFO  : 'con' command is executed.
16:35:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:35:35 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:36:28 INFO  : Disconnected from the channel tcfchan#47.
16:36:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:36:29 INFO  : 'fpga -state' command is executed.
16:36:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:36:29 INFO  : 'jtag frequency' command is executed.
16:36:29 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:36:29 INFO  : Context for 'APU' is selected.
16:36:29 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:36:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:29 INFO  : Context for 'APU' is selected.
16:36:30 INFO  : 'stop' command is executed.
16:36:30 INFO  : 'ps7_init' command is executed.
16:36:30 INFO  : 'ps7_post_config' command is executed.
16:36:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:36:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:30 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:30 INFO  : Memory regions updated for context APU
16:36:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:30 INFO  : 'con' command is executed.
16:36:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:36:30 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:37:02 INFO  : Disconnected from the channel tcfchan#48.
16:37:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:37:03 INFO  : 'fpga -state' command is executed.
16:37:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:37:04 INFO  : 'jtag frequency' command is executed.
16:37:04 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:37:04 INFO  : Context for 'APU' is selected.
16:37:04 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:37:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:04 INFO  : Context for 'APU' is selected.
16:37:04 INFO  : 'stop' command is executed.
16:37:04 INFO  : 'ps7_init' command is executed.
16:37:04 INFO  : 'ps7_post_config' command is executed.
16:37:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:37:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:04 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:04 INFO  : Memory regions updated for context APU
16:37:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:04 INFO  : 'con' command is executed.
16:37:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:37:04 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:38:14 INFO  : Disconnected from the channel tcfchan#49.
16:38:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:38:15 INFO  : 'fpga -state' command is executed.
16:38:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:38:15 INFO  : 'jtag frequency' command is executed.
16:38:15 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:38:15 INFO  : Context for 'APU' is selected.
16:38:15 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:38:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:15 INFO  : Context for 'APU' is selected.
16:38:15 INFO  : 'stop' command is executed.
16:38:16 INFO  : 'ps7_init' command is executed.
16:38:16 INFO  : 'ps7_post_config' command is executed.
16:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:16 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:16 INFO  : Memory regions updated for context APU
16:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:16 INFO  : 'con' command is executed.
16:38:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:38:16 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:38:31 INFO  : Disconnected from the channel tcfchan#50.
16:38:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:38:32 INFO  : 'fpga -state' command is executed.
16:38:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:38:32 INFO  : 'jtag frequency' command is executed.
16:38:32 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:38:32 INFO  : Context for 'APU' is selected.
16:38:32 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:38:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:32 INFO  : Context for 'APU' is selected.
16:38:32 INFO  : 'stop' command is executed.
16:38:32 INFO  : 'ps7_init' command is executed.
16:38:32 INFO  : 'ps7_post_config' command is executed.
16:38:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:38:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:33 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:33 INFO  : Memory regions updated for context APU
16:38:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:33 INFO  : 'con' command is executed.
16:38:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:38:33 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:38:59 INFO  : Disconnected from the channel tcfchan#51.
16:39:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:39:00 INFO  : 'fpga -state' command is executed.
16:39:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:39:00 INFO  : 'jtag frequency' command is executed.
16:39:00 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:39:00 INFO  : Context for 'APU' is selected.
16:39:00 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:39:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:00 INFO  : Context for 'APU' is selected.
16:39:00 INFO  : 'stop' command is executed.
16:39:01 INFO  : 'ps7_init' command is executed.
16:39:01 INFO  : 'ps7_post_config' command is executed.
16:39:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:39:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:01 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:01 INFO  : Memory regions updated for context APU
16:39:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:01 INFO  : 'con' command is executed.
16:39:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:39:01 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:46:17 INFO  : Disconnected from the channel tcfchan#52.
16:46:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:46:18 INFO  : 'fpga -state' command is executed.
16:46:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:46:18 INFO  : 'jtag frequency' command is executed.
16:46:18 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:46:18 INFO  : Context for 'APU' is selected.
16:46:18 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:46:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:18 INFO  : Context for 'APU' is selected.
16:46:18 INFO  : 'stop' command is executed.
16:46:18 INFO  : 'ps7_init' command is executed.
16:46:18 INFO  : 'ps7_post_config' command is executed.
16:46:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:46:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:19 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:19 INFO  : Memory regions updated for context APU
16:46:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:19 INFO  : 'con' command is executed.
16:46:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:46:19 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:49:12 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1621115334987,  Project:1621108972175
17:49:12 INFO  : Project Zynq_Design_wrapper_hw_platform_0's source hardware specification located at G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:49:12 INFO  : Copied contents of G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf into \Zynq_Design_wrapper_hw_platform_0\system.hdf.
17:49:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:49:21 INFO  : 
17:49:22 INFO  : Updating hardware inferred compiler options for AXI_Lite_Slave_Test_Bench_5.
17:49:22 INFO  : Clearing existing target manager status.
17:49:22 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:49:23 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:49:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:49:54 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
17:49:59 INFO  : Disconnected from the channel tcfchan#53.
17:50:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:50:00 INFO  : 'fpga -state' command is executed.
17:50:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:50:00 INFO  : 'jtag frequency' command is executed.
17:50:00 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:50:00 INFO  : Context for 'APU' is selected.
17:50:00 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:50:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:00 INFO  : Context for 'APU' is selected.
17:50:00 INFO  : 'stop' command is executed.
17:50:01 INFO  : 'ps7_init' command is executed.
17:50:01 INFO  : 'ps7_post_config' command is executed.
17:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:01 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:01 INFO  : Memory regions updated for context APU
17:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:01 INFO  : 'con' command is executed.
17:50:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:50:01 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:51:20 INFO  : Disconnected from the channel tcfchan#54.
17:51:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:51:21 INFO  : 'fpga -state' command is executed.
17:51:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:51:21 INFO  : 'jtag frequency' command is executed.
17:51:21 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:51:21 INFO  : Context for 'APU' is selected.
17:51:21 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:51:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:51:21 INFO  : Context for 'APU' is selected.
17:51:21 INFO  : 'stop' command is executed.
17:51:22 INFO  : 'ps7_init' command is executed.
17:51:22 INFO  : 'ps7_post_config' command is executed.
17:51:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:51:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:22 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:22 INFO  : Memory regions updated for context APU
17:51:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:22 INFO  : 'con' command is executed.
17:51:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:51:22 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:52:01 INFO  : Disconnected from the channel tcfchan#55.
17:52:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:52:02 INFO  : 'fpga -state' command is executed.
17:52:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:52:02 INFO  : 'jtag frequency' command is executed.
17:52:02 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:52:02 INFO  : Context for 'APU' is selected.
17:52:02 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:52:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:02 INFO  : Context for 'APU' is selected.
17:52:02 INFO  : 'stop' command is executed.
17:52:03 INFO  : 'ps7_init' command is executed.
17:52:03 INFO  : 'ps7_post_config' command is executed.
17:52:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:52:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:03 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:03 INFO  : Memory regions updated for context APU
17:52:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:03 INFO  : 'con' command is executed.
17:52:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:52:03 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:58:16 INFO  : Disconnected from the channel tcfchan#56.
17:58:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:58:17 INFO  : 'fpga -state' command is executed.
17:58:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:58:17 INFO  : 'jtag frequency' command is executed.
17:58:17 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:58:17 INFO  : Context for 'APU' is selected.
17:58:17 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:58:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:17 INFO  : Context for 'APU' is selected.
17:58:17 INFO  : 'stop' command is executed.
17:58:18 INFO  : 'ps7_init' command is executed.
17:58:18 INFO  : 'ps7_post_config' command is executed.
17:58:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:58:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:18 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:18 INFO  : Memory regions updated for context APU
17:58:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:18 INFO  : 'con' command is executed.
17:58:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:58:18 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
21:54:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1621130023684,  Project:1621115334987
21:54:24 INFO  : Project Zynq_Design_wrapper_hw_platform_0's source hardware specification located at G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:54:24 INFO  : Copied contents of G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf into \Zynq_Design_wrapper_hw_platform_0\system.hdf.
21:54:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:54:34 INFO  : 
21:54:34 INFO  : Updating hardware inferred compiler options for AXI_Lite_Slave_Test_Bench_5.
21:54:34 INFO  : Clearing existing target manager status.
21:54:34 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:54:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:57:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:57:44 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
21:57:47 INFO  : Disconnected from the channel tcfchan#57.
21:57:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:57:49 INFO  : 'fpga -state' command is executed.
21:57:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:57:49 INFO  : 'jtag frequency' command is executed.
21:57:49 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:57:50 INFO  : Context for 'APU' is selected.
21:57:50 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:57:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:50 INFO  : Context for 'APU' is selected.
21:57:50 INFO  : 'stop' command is executed.
21:57:51 INFO  : 'ps7_init' command is executed.
21:57:51 INFO  : 'ps7_post_config' command is executed.
21:57:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:57:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:51 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:51 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:51 INFO  : Memory regions updated for context APU
21:57:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:51 INFO  : 'con' command is executed.
21:57:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:57:51 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
21:58:08 INFO  : Disconnected from the channel tcfchan#58.
21:58:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:58:09 INFO  : 'fpga -state' command is executed.
21:58:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:58:10 INFO  : 'jtag frequency' command is executed.
21:58:10 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:58:10 INFO  : Context for 'APU' is selected.
21:58:10 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:58:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:10 INFO  : Context for 'APU' is selected.
21:58:10 INFO  : 'stop' command is executed.
21:58:10 INFO  : 'ps7_init' command is executed.
21:58:10 INFO  : 'ps7_post_config' command is executed.
21:58:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:58:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:10 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:10 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:10 INFO  : Memory regions updated for context APU
21:58:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:10 INFO  : 'con' command is executed.
21:58:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:58:10 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
21:58:40 INFO  : Disconnected from the channel tcfchan#59.
21:58:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
21:58:41 INFO  : 'fpga -state' command is executed.
21:58:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
21:58:41 INFO  : 'jtag frequency' command is executed.
21:58:41 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:58:41 INFO  : Context for 'APU' is selected.
21:58:41 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
21:58:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:41 INFO  : Context for 'APU' is selected.
21:58:41 INFO  : 'stop' command is executed.
21:58:41 INFO  : 'ps7_init' command is executed.
21:58:41 INFO  : 'ps7_post_config' command is executed.
21:58:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:58:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:42 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:42 INFO  : Memory regions updated for context APU
21:58:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:42 INFO  : 'con' command is executed.
21:58:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

21:58:42 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
22:02:44 INFO  : Disconnected from the channel tcfchan#60.
22:02:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
22:02:46 INFO  : 'fpga -state' command is executed.
22:02:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
22:02:46 INFO  : 'jtag frequency' command is executed.
22:02:46 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:02:46 INFO  : Context for 'APU' is selected.
22:02:46 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
22:02:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:02:46 INFO  : Context for 'APU' is selected.
22:02:46 INFO  : 'stop' command is executed.
22:02:46 INFO  : 'ps7_init' command is executed.
22:02:46 INFO  : 'ps7_post_config' command is executed.
22:02:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:02:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:46 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:02:46 INFO  : 'configparams force-mem-access 0' command is executed.
22:02:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:02:47 INFO  : Memory regions updated for context APU
22:02:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:47 INFO  : 'con' command is executed.
22:02:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

22:02:47 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
22:06:20 INFO  : Disconnected from the channel tcfchan#61.
22:06:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
22:06:21 INFO  : 'fpga -state' command is executed.
22:06:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
22:06:21 INFO  : 'jtag frequency' command is executed.
22:06:21 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:06:21 INFO  : Context for 'APU' is selected.
22:06:21 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
22:06:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:06:21 INFO  : Context for 'APU' is selected.
22:06:21 INFO  : 'stop' command is executed.
22:06:22 INFO  : 'ps7_init' command is executed.
22:06:22 INFO  : 'ps7_post_config' command is executed.
22:06:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:06:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:22 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:06:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:06:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:06:22 INFO  : Memory regions updated for context APU
22:06:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:22 INFO  : 'con' command is executed.
22:06:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

22:06:22 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
22:06:37 INFO  : Disconnected from the channel tcfchan#62.
22:06:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
22:06:38 INFO  : 'fpga -state' command is executed.
22:06:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
22:06:38 INFO  : 'jtag frequency' command is executed.
22:06:38 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:06:38 INFO  : Context for 'APU' is selected.
22:06:38 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
22:06:38 INFO  : 'configparams force-mem-access 1' command is executed.
22:06:38 INFO  : Context for 'APU' is selected.
22:06:38 INFO  : 'stop' command is executed.
22:06:38 INFO  : 'ps7_init' command is executed.
22:06:38 INFO  : 'ps7_post_config' command is executed.
22:06:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:06:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:39 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:06:39 INFO  : 'configparams force-mem-access 0' command is executed.
22:06:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:06:39 INFO  : Memory regions updated for context APU
22:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:39 INFO  : 'con' command is executed.
22:06:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

22:06:39 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
22:09:48 INFO  : Disconnected from the channel tcfchan#63.
22:09:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
22:09:49 INFO  : 'fpga -state' command is executed.
22:09:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
22:09:49 INFO  : 'jtag frequency' command is executed.
22:09:49 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:09:49 INFO  : Context for 'APU' is selected.
22:09:49 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
22:09:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:09:49 INFO  : Context for 'APU' is selected.
22:09:49 INFO  : 'stop' command is executed.
22:09:50 INFO  : 'ps7_init' command is executed.
22:09:50 INFO  : 'ps7_post_config' command is executed.
22:09:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:09:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:50 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:09:50 INFO  : 'configparams force-mem-access 0' command is executed.
22:09:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:09:50 INFO  : Memory regions updated for context APU
22:09:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:50 INFO  : 'con' command is executed.
22:09:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

22:09:50 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
22:15:35 INFO  : Disconnected from the channel tcfchan#64.
22:15:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
22:15:36 INFO  : 'fpga -state' command is executed.
22:15:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
22:15:36 INFO  : 'jtag frequency' command is executed.
22:15:36 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:15:36 INFO  : Context for 'APU' is selected.
22:15:36 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
22:15:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:36 INFO  : Context for 'APU' is selected.
22:15:36 INFO  : 'stop' command is executed.
22:15:37 INFO  : 'ps7_init' command is executed.
22:15:37 INFO  : 'ps7_post_config' command is executed.
22:15:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:15:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:37 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:15:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:37 INFO  : Memory regions updated for context APU
22:15:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:37 INFO  : 'con' command is executed.
22:15:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

22:15:37 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
23:53:34 INFO  : Disconnected from the channel tcfchan#65.
23:53:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
23:53:44 INFO  : 'fpga -state' command is executed.
23:53:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:53:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
23:53:44 INFO  : 'jtag frequency' command is executed.
23:53:44 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:53:44 INFO  : Context for 'APU' is selected.
23:53:44 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
23:53:44 INFO  : 'configparams force-mem-access 1' command is executed.
23:53:44 INFO  : Context for 'APU' is selected.
23:53:44 INFO  : 'stop' command is executed.
23:53:44 INFO  : 'ps7_init' command is executed.
23:53:44 INFO  : 'ps7_post_config' command is executed.
23:53:44 INFO  : 'configparams force-mem-access 0' command is executed.
23:53:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

23:53:45 INFO  : Memory regions updated for context APU
23:53:45 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
23:53:52 INFO  : Disconnected from the channel tcfchan#66.
23:55:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
23:55:15 INFO  : 'fpga -state' command is executed.
23:55:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
23:55:15 INFO  : 'jtag frequency' command is executed.
23:55:15 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:55:15 INFO  : Context for 'APU' is selected.
23:55:15 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
23:55:15 INFO  : 'configparams force-mem-access 1' command is executed.
23:55:15 INFO  : Context for 'APU' is selected.
23:55:15 INFO  : 'stop' command is executed.
23:55:16 INFO  : 'ps7_init' command is executed.
23:55:16 INFO  : 'ps7_post_config' command is executed.
23:55:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:55:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:16 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:55:16 INFO  : 'configparams force-mem-access 0' command is executed.
23:55:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

23:55:16 INFO  : Memory regions updated for context APU
23:55:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:16 INFO  : 'con' command is executed.
23:55:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

23:55:16 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
00:54:10 INFO  : Disconnected from the channel tcfchan#67.
17:45:19 INFO  : Launching XSCT server: xsct.bat -interactive G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\temp_xsdb_launch_script.tcl
17:45:19 INFO  : Registering command handlers for SDK TCF services
17:45:23 INFO  : XSCT server has started successfully.
17:45:23 INFO  : Successfully done setting XSCT server connection channel  
17:45:30 INFO  : Successfully done setting SDK workspace  
17:45:30 INFO  : Processing command line option -hwspec G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf.
17:45:30 INFO  : Checking for hwspec changes in the project Zynq_Design_wrapper_hw_platform_0.
13:06:29 INFO  : Launching XSCT server: xsct.bat -interactive G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\temp_xsdb_launch_script.tcl
13:06:29 INFO  : Registering command handlers for SDK TCF services
13:06:35 INFO  : XSCT server has started successfully.
13:06:42 INFO  : Successfully done setting XSCT server connection channel  
13:06:42 INFO  : Successfully done setting SDK workspace  
13:06:42 INFO  : Processing command line option -hwspec G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf.
13:06:42 INFO  : Checking for hwspec changes in the project Zynq_Design_wrapper_hw_platform_0.
13:07:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:07:28 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
13:08:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:08:39 INFO  : 'fpga -state' command is executed.
13:08:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
13:08:40 INFO  : 'jtag frequency' command is executed.
13:08:40 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:08:40 INFO  : Context for 'APU' is selected.
13:08:40 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
13:08:40 INFO  : 'configparams force-mem-access 1' command is executed.
13:08:40 INFO  : Context for 'APU' is selected.
13:08:40 INFO  : 'stop' command is executed.
13:08:40 INFO  : 'ps7_init' command is executed.
13:08:40 INFO  : 'ps7_post_config' command is executed.
13:08:40 INFO  : 'configparams force-mem-access 0' command is executed.
13:08:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

13:08:40 INFO  : Memory regions updated for context APU
13:08:40 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
13:09:39 INFO  : Disconnected from the channel tcfchan#1.
13:09:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:09:42 INFO  : 'fpga -state' command is executed.
13:09:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
13:09:42 INFO  : 'jtag frequency' command is executed.
13:09:42 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:09:42 INFO  : Context for 'APU' is selected.
13:09:45 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
13:09:45 INFO  : 'configparams force-mem-access 1' command is executed.
13:09:45 INFO  : Context for 'APU' is selected.
13:09:45 INFO  : 'stop' command is executed.
13:09:45 INFO  : 'ps7_init' command is executed.
13:09:45 INFO  : 'ps7_post_config' command is executed.
13:09:45 INFO  : 'configparams force-mem-access 0' command is executed.
13:09:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

13:09:45 INFO  : Memory regions updated for context APU
13:09:45 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
13:10:17 INFO  : Disconnected from the channel tcfchan#2.
13:10:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:10:19 INFO  : 'fpga -state' command is executed.
13:10:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
13:10:19 INFO  : 'jtag frequency' command is executed.
13:10:19 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:10:19 INFO  : Context for 'APU' is selected.
13:10:22 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
13:10:22 INFO  : 'configparams force-mem-access 1' command is executed.
13:10:22 INFO  : Context for 'APU' is selected.
13:10:22 INFO  : 'stop' command is executed.
13:10:22 INFO  : 'ps7_init' command is executed.
13:10:22 INFO  : 'ps7_post_config' command is executed.
13:10:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:10:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:22 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:10:22 INFO  : 'configparams force-mem-access 0' command is executed.
13:10:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:10:22 INFO  : Memory regions updated for context APU
13:10:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:22 INFO  : 'con' command is executed.
13:10:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

13:10:22 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
13:11:30 INFO  : Disconnected from the channel tcfchan#3.
13:11:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
13:11:31 INFO  : 'fpga -state' command is executed.
13:11:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
13:11:31 INFO  : 'jtag frequency' command is executed.
13:11:31 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:11:31 INFO  : Context for 'APU' is selected.
13:11:34 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
13:11:34 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:34 INFO  : Context for 'APU' is selected.
13:11:34 INFO  : 'stop' command is executed.
13:11:35 INFO  : 'ps7_init' command is executed.
13:11:35 INFO  : 'ps7_post_config' command is executed.
13:11:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:11:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:35 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:35 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:35 INFO  : Memory regions updated for context APU
13:11:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:35 INFO  : 'con' command is executed.
13:11:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

13:11:35 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:23:33 INFO  : Disconnected from the channel tcfchan#4.
14:23:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:23:34 INFO  : 'fpga -state' command is executed.
14:23:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:23:34 INFO  : 'jtag frequency' command is executed.
14:23:34 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:23:34 INFO  : Context for 'APU' is selected.
14:23:36 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:23:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:36 INFO  : Context for 'APU' is selected.
14:23:36 INFO  : 'stop' command is executed.
14:23:37 INFO  : 'ps7_init' command is executed.
14:23:37 INFO  : 'ps7_post_config' command is executed.
14:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:37 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:23:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:37 INFO  : Memory regions updated for context APU
14:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:37 INFO  : 'con' command is executed.
14:23:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:23:37 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
14:25:33 INFO  : Disconnected from the channel tcfchan#5.
14:25:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
14:25:34 INFO  : 'fpga -state' command is executed.
14:25:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
14:25:34 INFO  : 'jtag frequency' command is executed.
14:25:34 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:25:34 INFO  : Context for 'APU' is selected.
14:25:36 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
14:25:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:25:36 INFO  : Context for 'APU' is selected.
14:25:37 INFO  : 'stop' command is executed.
14:25:37 INFO  : 'ps7_init' command is executed.
14:25:37 INFO  : 'ps7_post_config' command is executed.
14:25:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:25:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:37 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:25:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

14:25:37 INFO  : Memory regions updated for context APU
14:25:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:37 INFO  : 'con' command is executed.
14:25:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

14:25:37 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
15:56:38 INFO  : Disconnected from the channel tcfchan#6.
15:56:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
15:56:39 INFO  : 'fpga -state' command is executed.
15:56:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
15:56:39 INFO  : 'jtag frequency' command is executed.
15:56:39 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:56:39 INFO  : Context for 'APU' is selected.
15:56:42 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
15:56:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:42 INFO  : Context for 'APU' is selected.
15:56:42 INFO  : 'stop' command is executed.
15:56:42 INFO  : 'ps7_init' command is executed.
15:56:42 INFO  : 'ps7_post_config' command is executed.
15:56:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:56:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:42 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:42 INFO  : Memory regions updated for context APU
15:56:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:42 INFO  : 'con' command is executed.
15:56:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

15:56:42 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
15:56:59 INFO  : Disconnected from the channel tcfchan#7.
15:57:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
15:57:01 INFO  : 'fpga -state' command is executed.
15:57:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
15:57:01 INFO  : 'jtag frequency' command is executed.
15:57:01 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:01 INFO  : Context for 'APU' is selected.
15:57:03 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
15:57:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:03 INFO  : Context for 'APU' is selected.
15:57:03 INFO  : 'stop' command is executed.
15:57:04 INFO  : 'ps7_init' command is executed.
15:57:04 INFO  : 'ps7_post_config' command is executed.
15:57:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:57:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:04 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:04 INFO  : Memory regions updated for context APU
15:57:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:04 INFO  : 'con' command is executed.
15:57:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

15:57:04 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
15:57:18 INFO  : Disconnected from the channel tcfchan#8.
15:57:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
15:57:19 INFO  : 'fpga -state' command is executed.
15:57:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
15:57:19 INFO  : 'jtag frequency' command is executed.
15:57:19 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:19 INFO  : Context for 'APU' is selected.
15:57:22 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
15:57:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:22 INFO  : Context for 'APU' is selected.
15:57:22 INFO  : 'stop' command is executed.
15:57:23 INFO  : 'ps7_init' command is executed.
15:57:23 INFO  : 'ps7_post_config' command is executed.
15:57:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:57:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:25 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
15:57:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
----------------End of Script----------------

15:57:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
15:57:54 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
15:57:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
15:57:59 INFO  : 'fpga -state' command is executed.
15:57:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
15:57:59 INFO  : 'jtag frequency' command is executed.
15:57:59 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:59 INFO  : Context for 'APU' is selected.
15:57:59 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
15:57:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:59 INFO  : Context for 'APU' is selected.
15:57:59 INFO  : 'stop' command is executed.
15:57:59 INFO  : 'ps7_init' command is executed.
15:57:59 INFO  : 'ps7_post_config' command is executed.
15:57:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:57:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:00 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:00 INFO  : Memory regions updated for context APU
15:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:00 INFO  : 'con' command is executed.
15:58:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

15:58:00 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
15:58:30 INFO  : Disconnected from the channel tcfchan#9.
15:58:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
15:58:31 INFO  : 'fpga -state' command is executed.
15:58:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
15:58:31 INFO  : 'jtag frequency' command is executed.
15:58:31 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:58:31 INFO  : Context for 'APU' is selected.
15:58:34 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
15:58:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:34 INFO  : Context for 'APU' is selected.
15:58:35 INFO  : 'stop' command is executed.
15:58:36 INFO  : 'ps7_init' command is executed.
15:58:36 INFO  : 'ps7_post_config' command is executed.
15:58:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:58:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:38 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
15:58:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
----------------End of Script----------------

15:58:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
15:58:55 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
15:58:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
15:58:58 INFO  : 'fpga -state' command is executed.
15:58:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
15:58:58 INFO  : 'jtag frequency' command is executed.
15:58:58 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:58:58 INFO  : Context for 'APU' is selected.
15:58:58 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
15:58:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:58 INFO  : Context for 'APU' is selected.
15:58:58 INFO  : 'stop' command is executed.
15:58:58 INFO  : 'ps7_init' command is executed.
15:58:58 INFO  : 'ps7_post_config' command is executed.
15:58:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:58:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:59 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:59 INFO  : Memory regions updated for context APU
15:58:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:59 INFO  : 'con' command is executed.
15:58:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

15:58:59 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:00:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:00:11 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:00:15 INFO  : Disconnected from the channel tcfchan#10.
16:00:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:00:16 INFO  : 'fpga -state' command is executed.
16:00:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:00:16 INFO  : 'jtag frequency' command is executed.
16:00:16 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:00:16 INFO  : Context for 'APU' is selected.
16:00:19 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:00:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:19 INFO  : Context for 'APU' is selected.
16:00:19 INFO  : 'stop' command is executed.
16:00:19 INFO  : 'ps7_init' command is executed.
16:00:19 INFO  : 'ps7_post_config' command is executed.
16:00:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:00:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:19 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:19 INFO  : Memory regions updated for context APU
16:00:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:19 INFO  : 'con' command is executed.
16:00:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:00:19 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:00:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:00:30 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:00:32 INFO  : Disconnected from the channel tcfchan#11.
16:00:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:00:33 INFO  : 'fpga -state' command is executed.
16:00:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:00:34 INFO  : 'jtag frequency' command is executed.
16:00:34 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:00:34 INFO  : Context for 'APU' is selected.
16:00:36 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:00:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:36 INFO  : Context for 'APU' is selected.
16:00:36 INFO  : 'stop' command is executed.
16:00:37 INFO  : 'ps7_init' command is executed.
16:00:37 INFO  : 'ps7_post_config' command is executed.
16:00:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:00:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:37 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:37 INFO  : Memory regions updated for context APU
16:00:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:37 INFO  : 'con' command is executed.
16:00:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:00:37 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:04:45 INFO  : Disconnected from the channel tcfchan#12.
16:05:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:05:14 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:05:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:05:37 INFO  : 'fpga -state' command is executed.
16:05:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:05:37 INFO  : 'jtag frequency' command is executed.
16:05:37 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:05:37 INFO  : Context for 'APU' is selected.
16:05:37 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:05:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:37 INFO  : Context for 'APU' is selected.
16:05:37 INFO  : 'stop' command is executed.
16:05:37 INFO  : 'ps7_init' command is executed.
16:05:37 INFO  : 'ps7_post_config' command is executed.
16:05:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:05:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:38 ERROR : Memory write error at 0x100000. SCU M1 port not enabled at 0x00100000. Invalid address
16:05:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
----------------End of Script----------------

16:05:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:05:47 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:05:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:05:59 INFO  : 'fpga -state' command is executed.
16:05:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:05:59 INFO  : 'jtag frequency' command is executed.
16:05:59 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:05:59 INFO  : Context for 'APU' is selected.
16:05:59 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:05:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:59 INFO  : Context for 'APU' is selected.
16:05:59 INFO  : 'stop' command is executed.
16:06:00 INFO  : 'ps7_init' command is executed.
16:06:00 INFO  : 'ps7_post_config' command is executed.
16:06:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:06:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:00 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:00 INFO  : Memory regions updated for context APU
16:06:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:00 INFO  : 'con' command is executed.
16:06:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:06:00 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:06:14 INFO  : Disconnected from the channel tcfchan#13.
16:06:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:06:15 INFO  : 'fpga -state' command is executed.
16:06:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:06:15 INFO  : 'jtag frequency' command is executed.
16:06:15 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:06:15 INFO  : Context for 'APU' is selected.
16:06:18 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:06:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:18 INFO  : Context for 'APU' is selected.
16:06:18 INFO  : 'stop' command is executed.
16:06:20 INFO  : 'ps7_init' command is executed.
16:06:20 INFO  : 'ps7_post_config' command is executed.
16:06:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:06:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:22 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
16:06:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
----------------End of Script----------------

16:06:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:06:43 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:06:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:06:45 INFO  : 'fpga -state' command is executed.
16:06:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:06:45 INFO  : 'jtag frequency' command is executed.
16:06:45 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:06:45 INFO  : Context for 'APU' is selected.
16:06:45 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:06:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:45 INFO  : Context for 'APU' is selected.
16:06:45 INFO  : 'stop' command is executed.
16:06:45 INFO  : 'ps7_init' command is executed.
16:06:45 INFO  : 'ps7_post_config' command is executed.
16:06:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:06:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:46 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:46 INFO  : Memory regions updated for context APU
16:06:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:46 INFO  : 'con' command is executed.
16:06:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:06:46 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:07:21 INFO  : Disconnected from the channel tcfchan#14.
16:07:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:07:22 INFO  : 'fpga -state' command is executed.
16:07:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:07:22 INFO  : 'jtag frequency' command is executed.
16:07:22 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:07:22 INFO  : Context for 'APU' is selected.
16:07:24 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:07:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:24 INFO  : Context for 'APU' is selected.
16:07:25 INFO  : 'stop' command is executed.
16:07:26 INFO  : 'ps7_init' command is executed.
16:07:26 INFO  : 'ps7_post_config' command is executed.
16:07:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:07:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:28 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
16:07:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
----------------End of Script----------------

16:07:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:07:36 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:07:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:07:37 INFO  : 'fpga -state' command is executed.
16:07:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:07:38 INFO  : 'jtag frequency' command is executed.
16:07:38 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:07:38 INFO  : Context for 'APU' is selected.
16:07:38 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:07:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:38 INFO  : Context for 'APU' is selected.
16:07:38 INFO  : 'stop' command is executed.
16:07:38 INFO  : 'ps7_init' command is executed.
16:07:38 INFO  : 'ps7_post_config' command is executed.
16:07:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:07:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:38 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:38 INFO  : Memory regions updated for context APU
16:07:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:39 INFO  : 'con' command is executed.
16:07:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:07:39 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:10:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:10:17 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:10:24 INFO  : Disconnected from the channel tcfchan#15.
16:10:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:10:25 INFO  : 'fpga -state' command is executed.
16:10:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:10:25 INFO  : 'jtag frequency' command is executed.
16:10:25 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:10:25 INFO  : Context for 'APU' is selected.
16:10:27 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:10:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:27 INFO  : Context for 'APU' is selected.
16:10:27 INFO  : 'stop' command is executed.
16:10:27 INFO  : 'ps7_init' command is executed.
16:10:27 INFO  : 'ps7_post_config' command is executed.
16:10:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:10:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:28 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:28 INFO  : Memory regions updated for context APU
16:10:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:28 INFO  : 'con' command is executed.
16:10:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:10:28 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:14:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:14:17 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:14:19 INFO  : Disconnected from the channel tcfchan#16.
16:14:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:14:20 INFO  : 'fpga -state' command is executed.
16:14:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:14:20 INFO  : 'jtag frequency' command is executed.
16:14:20 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:14:20 INFO  : Context for 'APU' is selected.
16:14:22 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:14:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:22 INFO  : Context for 'APU' is selected.
16:14:22 INFO  : 'stop' command is executed.
16:14:23 INFO  : 'ps7_init' command is executed.
16:14:23 INFO  : 'ps7_post_config' command is executed.
16:14:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:14:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:23 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:14:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:14:23 INFO  : Memory regions updated for context APU
16:14:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:23 INFO  : 'con' command is executed.
16:14:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:14:23 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:16:09 INFO  : Disconnected from the channel tcfchan#17.
16:16:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:16:10 INFO  : 'fpga -state' command is executed.
16:16:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:16:10 INFO  : 'jtag frequency' command is executed.
16:16:10 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:16:10 INFO  : Context for 'APU' is selected.
16:16:13 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:16:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:13 INFO  : Context for 'APU' is selected.
16:16:13 INFO  : 'stop' command is executed.
16:16:14 INFO  : 'ps7_init' command is executed.
16:16:14 INFO  : 'ps7_post_config' command is executed.
16:16:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:16:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:16 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
16:16:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
----------------End of Script----------------

16:16:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:16:27 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:16:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:16:30 INFO  : 'fpga -state' command is executed.
16:16:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:16:30 INFO  : 'jtag frequency' command is executed.
16:16:30 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:16:30 INFO  : Context for 'APU' is selected.
16:16:30 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:16:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:30 INFO  : Context for 'APU' is selected.
16:16:30 INFO  : 'stop' command is executed.
16:16:31 INFO  : 'ps7_init' command is executed.
16:16:31 INFO  : 'ps7_post_config' command is executed.
16:16:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:16:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:31 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:31 INFO  : Memory regions updated for context APU
16:16:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:31 INFO  : 'con' command is executed.
16:16:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:16:31 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:16:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:16:39 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:16:42 INFO  : Disconnected from the channel tcfchan#18.
16:16:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:16:44 INFO  : 'fpga -state' command is executed.
16:16:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:16:44 INFO  : 'jtag frequency' command is executed.
16:16:44 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:16:44 INFO  : Context for 'APU' is selected.
16:16:46 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:16:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:46 INFO  : Context for 'APU' is selected.
16:16:46 INFO  : 'stop' command is executed.
16:16:46 INFO  : 'ps7_init' command is executed.
16:16:46 INFO  : 'ps7_post_config' command is executed.
16:16:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:16:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:47 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:47 INFO  : Memory regions updated for context APU
16:16:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:47 INFO  : 'con' command is executed.
16:16:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:16:47 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:19:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:19:57 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:20:17 INFO  : Disconnected from the channel tcfchan#19.
16:20:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:20:18 INFO  : 'fpga -state' command is executed.
16:20:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:20:18 INFO  : 'jtag frequency' command is executed.
16:20:18 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:20:18 INFO  : Context for 'APU' is selected.
16:20:20 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:20:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:21 INFO  : Context for 'APU' is selected.
16:20:21 INFO  : 'stop' command is executed.
16:20:21 INFO  : 'ps7_init' command is executed.
16:20:21 INFO  : 'ps7_post_config' command is executed.
16:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:21 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:21 INFO  : Memory regions updated for context APU
16:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:21 INFO  : 'con' command is executed.
16:20:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:20:21 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:21:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:21:22 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:21:26 INFO  : Disconnected from the channel tcfchan#20.
16:21:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:21:27 INFO  : 'fpga -state' command is executed.
16:21:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:21:27 INFO  : 'jtag frequency' command is executed.
16:21:27 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:21:27 INFO  : Context for 'APU' is selected.
16:21:29 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:21:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:29 INFO  : Context for 'APU' is selected.
16:21:29 INFO  : 'stop' command is executed.
16:21:30 INFO  : 'ps7_init' command is executed.
16:21:30 INFO  : 'ps7_post_config' command is executed.
16:21:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:21:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:30 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:30 INFO  : Memory regions updated for context APU
16:21:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:30 INFO  : 'con' command is executed.
16:21:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:21:30 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:21:47 INFO  : Disconnected from the channel tcfchan#21.
16:21:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:21:54 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:21:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:21:57 INFO  : 'fpga -state' command is executed.
16:21:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:21:57 INFO  : 'jtag frequency' command is executed.
16:21:57 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:21:57 INFO  : Context for 'APU' is selected.
16:21:57 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:21:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:57 INFO  : Context for 'APU' is selected.
16:21:57 INFO  : 'stop' command is executed.
16:21:57 INFO  : 'ps7_init' command is executed.
16:21:57 INFO  : 'ps7_post_config' command is executed.
16:21:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:21:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:57 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:58 INFO  : Memory regions updated for context APU
16:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:58 INFO  : 'con' command is executed.
16:21:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:21:58 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:23:10 INFO  : Disconnected from the channel tcfchan#22.
16:23:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:23:16 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:23:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:23:18 INFO  : 'fpga -state' command is executed.
16:23:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:23:18 INFO  : 'jtag frequency' command is executed.
16:23:18 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:23:18 INFO  : Context for 'APU' is selected.
16:23:18 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:23:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:19 INFO  : Context for 'APU' is selected.
16:23:19 INFO  : 'stop' command is executed.
16:23:19 INFO  : 'ps7_init' command is executed.
16:23:19 INFO  : 'ps7_post_config' command is executed.
16:23:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:23:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:19 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:19 INFO  : Memory regions updated for context APU
16:23:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:19 INFO  : 'con' command is executed.
16:23:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:23:19 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:24:38 INFO  : Disconnected from the channel tcfchan#23.
16:24:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:24:39 INFO  : 'fpga -state' command is executed.
16:24:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:24:39 INFO  : 'jtag frequency' command is executed.
16:24:39 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:24:39 INFO  : Context for 'APU' is selected.
16:24:42 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:24:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:42 INFO  : Context for 'APU' is selected.
16:24:42 INFO  : 'stop' command is executed.
16:24:42 INFO  : 'ps7_init' command is executed.
16:24:42 INFO  : 'ps7_post_config' command is executed.
16:24:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:24:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:42 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:42 INFO  : Memory regions updated for context APU
16:24:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:42 INFO  : 'con' command is executed.
16:24:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:24:42 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:24:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:24:50 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:24:52 INFO  : Disconnected from the channel tcfchan#24.
16:24:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:24:54 INFO  : 'fpga -state' command is executed.
16:24:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:24:54 INFO  : 'jtag frequency' command is executed.
16:24:54 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:24:54 INFO  : Context for 'APU' is selected.
16:24:56 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:24:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:56 INFO  : Context for 'APU' is selected.
16:24:56 INFO  : 'stop' command is executed.
16:24:57 INFO  : 'ps7_init' command is executed.
16:24:57 INFO  : 'ps7_post_config' command is executed.
16:24:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:24:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:57 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:57 INFO  : Memory regions updated for context APU
16:24:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:57 INFO  : 'con' command is executed.
16:24:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:24:57 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:25:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:25:23 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:25:25 INFO  : Disconnected from the channel tcfchan#25.
16:25:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:25:26 INFO  : 'fpga -state' command is executed.
16:25:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:25:26 INFO  : 'jtag frequency' command is executed.
16:25:26 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:25:26 INFO  : Context for 'APU' is selected.
16:25:29 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:25:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:29 INFO  : Context for 'APU' is selected.
16:25:29 INFO  : 'stop' command is executed.
16:25:29 INFO  : 'ps7_init' command is executed.
16:25:29 INFO  : 'ps7_post_config' command is executed.
16:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:29 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:29 INFO  : Memory regions updated for context APU
16:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:29 INFO  : 'con' command is executed.
16:25:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:25:29 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:25:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:25:41 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:25:43 INFO  : Disconnected from the channel tcfchan#26.
16:25:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:25:44 INFO  : 'fpga -state' command is executed.
16:25:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:25:45 INFO  : 'jtag frequency' command is executed.
16:25:45 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:25:45 INFO  : Context for 'APU' is selected.
16:25:47 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:25:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:47 INFO  : Context for 'APU' is selected.
16:25:47 INFO  : 'stop' command is executed.
16:25:47 INFO  : 'ps7_init' command is executed.
16:25:48 INFO  : 'ps7_post_config' command is executed.
16:25:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:25:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:48 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:48 INFO  : Memory regions updated for context APU
16:25:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:48 INFO  : 'con' command is executed.
16:25:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:25:48 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:26:06 INFO  : Disconnected from the channel tcfchan#27.
16:26:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:26:08 INFO  : 'fpga -state' command is executed.
16:26:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:26:08 INFO  : 'jtag frequency' command is executed.
16:26:08 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:26:08 INFO  : Context for 'APU' is selected.
16:26:10 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:26:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:10 INFO  : Context for 'APU' is selected.
16:26:10 INFO  : 'stop' command is executed.
16:26:11 INFO  : 'ps7_init' command is executed.
16:26:11 INFO  : 'ps7_post_config' command is executed.
16:26:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:26:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:11 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:11 INFO  : Memory regions updated for context APU
16:26:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:11 INFO  : 'con' command is executed.
16:26:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:26:11 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:26:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:26:19 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:26:22 INFO  : Disconnected from the channel tcfchan#28.
16:26:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:26:23 INFO  : 'fpga -state' command is executed.
16:26:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:26:23 INFO  : 'jtag frequency' command is executed.
16:26:23 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:26:23 INFO  : Context for 'APU' is selected.
16:26:26 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:26:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:26 INFO  : Context for 'APU' is selected.
16:26:26 INFO  : 'stop' command is executed.
16:26:26 INFO  : 'ps7_init' command is executed.
16:26:26 INFO  : 'ps7_post_config' command is executed.
16:26:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:26:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:26 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:26 INFO  : Memory regions updated for context APU
16:26:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:27 INFO  : 'con' command is executed.
16:26:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:26:27 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:26:52 INFO  : Disconnected from the channel tcfchan#29.
16:26:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:26:53 INFO  : 'fpga -state' command is executed.
16:26:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:26:53 INFO  : 'jtag frequency' command is executed.
16:26:53 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:26:53 INFO  : Context for 'APU' is selected.
16:26:56 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:26:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:56 INFO  : Context for 'APU' is selected.
16:26:56 INFO  : 'stop' command is executed.
16:26:56 INFO  : 'ps7_init' command is executed.
16:26:56 INFO  : 'ps7_post_config' command is executed.
16:26:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:26:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:56 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:56 INFO  : Memory regions updated for context APU
16:26:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:56 INFO  : 'con' command is executed.
16:26:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:26:56 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:26:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:27:02 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:27:07 INFO  : Disconnected from the channel tcfchan#30.
16:27:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:27:08 INFO  : 'fpga -state' command is executed.
16:27:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:27:08 INFO  : 'jtag frequency' command is executed.
16:27:08 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:27:08 INFO  : Context for 'APU' is selected.
16:27:10 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:27:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:10 INFO  : Context for 'APU' is selected.
16:27:10 INFO  : 'stop' command is executed.
16:27:11 INFO  : 'ps7_init' command is executed.
16:27:11 INFO  : 'ps7_post_config' command is executed.
16:27:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:27:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:11 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:11 INFO  : Memory regions updated for context APU
16:27:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:11 INFO  : 'con' command is executed.
16:27:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:27:11 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:27:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:27:57 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:28:00 INFO  : Disconnected from the channel tcfchan#31.
16:28:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:28:01 INFO  : 'fpga -state' command is executed.
16:28:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:28:01 INFO  : 'jtag frequency' command is executed.
16:28:01 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:28:01 INFO  : Context for 'APU' is selected.
16:28:04 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:28:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:04 INFO  : Context for 'APU' is selected.
16:28:04 INFO  : 'stop' command is executed.
16:28:04 INFO  : 'ps7_init' command is executed.
16:28:04 INFO  : 'ps7_post_config' command is executed.
16:28:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:28:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:04 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:05 INFO  : Memory regions updated for context APU
16:28:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:05 INFO  : 'con' command is executed.
16:28:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:28:05 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:28:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:28:14 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:28:19 INFO  : Disconnected from the channel tcfchan#32.
16:28:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:28:21 INFO  : 'fpga -state' command is executed.
16:28:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:28:21 INFO  : 'jtag frequency' command is executed.
16:28:21 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:28:21 INFO  : Context for 'APU' is selected.
16:28:24 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:28:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:24 INFO  : Context for 'APU' is selected.
16:28:24 INFO  : 'stop' command is executed.
16:28:24 INFO  : 'ps7_init' command is executed.
16:28:24 INFO  : 'ps7_post_config' command is executed.
16:28:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:28:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:24 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:24 INFO  : Memory regions updated for context APU
16:28:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:24 INFO  : 'con' command is executed.
16:28:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:28:24 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:29:41 INFO  : Disconnected from the channel tcfchan#33.
16:29:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:29:42 INFO  : 'fpga -state' command is executed.
16:29:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:29:42 INFO  : 'jtag frequency' command is executed.
16:29:42 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:29:42 INFO  : Context for 'APU' is selected.
16:29:45 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:29:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:45 INFO  : Context for 'APU' is selected.
16:29:45 INFO  : 'stop' command is executed.
16:29:45 INFO  : 'ps7_init' command is executed.
16:29:45 INFO  : 'ps7_post_config' command is executed.
16:29:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:29:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:46 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:29:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:46 INFO  : Memory regions updated for context APU
16:29:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:46 INFO  : 'con' command is executed.
16:29:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:29:46 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:29:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:29:55 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:30:07 INFO  : Disconnected from the channel tcfchan#34.
16:30:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:30:08 INFO  : 'fpga -state' command is executed.
16:30:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:30:08 INFO  : 'jtag frequency' command is executed.
16:30:08 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:08 INFO  : Context for 'APU' is selected.
16:30:11 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:30:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:11 INFO  : Context for 'APU' is selected.
16:30:11 INFO  : 'stop' command is executed.
16:30:11 INFO  : 'ps7_init' command is executed.
16:30:11 INFO  : 'ps7_post_config' command is executed.
16:30:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:30:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:11 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:12 INFO  : Memory regions updated for context APU
16:30:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:12 INFO  : 'con' command is executed.
16:30:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:30:12 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:30:22 INFO  : Disconnected from the channel tcfchan#35.
16:30:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:30:23 INFO  : 'fpga -state' command is executed.
16:30:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:30:23 INFO  : 'jtag frequency' command is executed.
16:30:23 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:23 INFO  : Context for 'APU' is selected.
16:30:26 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:30:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:26 INFO  : Context for 'APU' is selected.
16:30:26 INFO  : 'stop' command is executed.
16:30:26 INFO  : 'ps7_init' command is executed.
16:30:26 INFO  : 'ps7_post_config' command is executed.
16:30:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:30:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:26 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:26 INFO  : Memory regions updated for context APU
16:30:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:26 INFO  : 'con' command is executed.
16:30:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:30:26 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:30:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:30:29 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:30:31 INFO  : Disconnected from the channel tcfchan#36.
16:30:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:30:33 INFO  : 'fpga -state' command is executed.
16:30:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:30:33 INFO  : 'jtag frequency' command is executed.
16:30:33 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:33 INFO  : Context for 'APU' is selected.
16:30:35 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:30:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:35 INFO  : Context for 'APU' is selected.
16:30:36 INFO  : 'stop' command is executed.
16:30:36 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
16:30:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
----------------End of Script----------------

16:30:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:30:42 ERROR : fpga configuration failed. DONE PIN is not HIGH
16:30:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:30:50 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:30:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:30:53 INFO  : 'fpga -state' command is executed.
16:30:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:30:53 INFO  : 'jtag frequency' command is executed.
16:30:53 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:53 INFO  : Context for 'APU' is selected.
16:30:53 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:30:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:53 INFO  : Context for 'APU' is selected.
16:30:53 INFO  : 'stop' command is executed.
16:30:53 INFO  : 'ps7_init' command is executed.
16:30:53 INFO  : 'ps7_post_config' command is executed.
16:30:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:30:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:53 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:54 INFO  : Memory regions updated for context APU
16:30:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:54 INFO  : 'con' command is executed.
16:30:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:30:54 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:32:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:32:52 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:32:55 INFO  : Disconnected from the channel tcfchan#37.
16:32:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:32:56 INFO  : 'fpga -state' command is executed.
16:32:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:32:56 INFO  : 'jtag frequency' command is executed.
16:32:56 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:32:56 INFO  : Context for 'APU' is selected.
16:32:59 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:32:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:59 INFO  : Context for 'APU' is selected.
16:32:59 INFO  : 'stop' command is executed.
16:32:59 INFO  : 'ps7_init' command is executed.
16:32:59 INFO  : 'ps7_post_config' command is executed.
16:32:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:32:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:59 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:59 INFO  : Memory regions updated for context APU
16:32:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:59 INFO  : 'con' command is executed.
16:32:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:32:59 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:33:03 INFO  : Disconnected from the channel tcfchan#38.
16:33:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:33:10 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:33:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:33:13 INFO  : 'fpga -state' command is executed.
16:33:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:33:13 INFO  : 'jtag frequency' command is executed.
16:33:13 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:33:13 INFO  : Context for 'APU' is selected.
16:33:13 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:33:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:13 INFO  : Context for 'APU' is selected.
16:33:13 INFO  : 'stop' command is executed.
16:33:14 INFO  : 'ps7_init' command is executed.
16:33:14 INFO  : 'ps7_post_config' command is executed.
16:33:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:33:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:14 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:14 INFO  : Memory regions updated for context APU
16:33:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:14 INFO  : 'con' command is executed.
16:33:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:33:14 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:34:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:34:20 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:34:24 INFO  : Disconnected from the channel tcfchan#39.
16:34:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:34:25 INFO  : 'fpga -state' command is executed.
16:34:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:34:25 INFO  : 'jtag frequency' command is executed.
16:34:25 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:34:25 INFO  : Context for 'APU' is selected.
16:34:28 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:34:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:28 INFO  : Context for 'APU' is selected.
16:34:28 INFO  : 'stop' command is executed.
16:34:28 INFO  : 'ps7_init' command is executed.
16:34:28 INFO  : 'ps7_post_config' command is executed.
16:34:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:34:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:28 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:28 INFO  : Memory regions updated for context APU
16:34:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:28 INFO  : 'con' command is executed.
16:34:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:34:28 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:35:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:35:09 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:35:11 INFO  : Disconnected from the channel tcfchan#40.
16:35:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:35:12 INFO  : 'fpga -state' command is executed.
16:35:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:35:12 INFO  : 'jtag frequency' command is executed.
16:35:12 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:35:12 INFO  : Context for 'APU' is selected.
16:35:14 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:35:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:14 INFO  : Context for 'APU' is selected.
16:35:14 INFO  : 'stop' command is executed.
16:35:15 INFO  : 'ps7_init' command is executed.
16:35:15 INFO  : 'ps7_post_config' command is executed.
16:35:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:35:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:15 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:15 INFO  : Memory regions updated for context APU
16:35:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:15 INFO  : 'con' command is executed.
16:35:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:35:15 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:35:46 INFO  : Disconnected from the channel tcfchan#41.
16:35:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:35:52 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:35:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:35:59 INFO  : 'fpga -state' command is executed.
16:35:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:35:59 INFO  : 'jtag frequency' command is executed.
16:35:59 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:35:59 INFO  : Context for 'APU' is selected.
16:35:59 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:35:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:59 INFO  : Context for 'APU' is selected.
16:36:00 INFO  : 'stop' command is executed.
16:36:00 INFO  : 'ps7_init' command is executed.
16:36:00 INFO  : 'ps7_post_config' command is executed.
16:36:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:36:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:00 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:00 INFO  : Memory regions updated for context APU
16:36:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:00 INFO  : 'con' command is executed.
16:36:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:36:00 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:38:59 INFO  : Disconnected from the channel tcfchan#42.
16:41:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:41:11 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:41:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:41:14 INFO  : 'fpga -state' command is executed.
16:41:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:41:14 INFO  : 'jtag frequency' command is executed.
16:41:14 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:41:14 INFO  : Context for 'APU' is selected.
16:41:14 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:41:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:14 INFO  : Context for 'APU' is selected.
16:41:14 INFO  : 'stop' command is executed.
16:41:14 INFO  : 'ps7_init' command is executed.
16:41:14 INFO  : 'ps7_post_config' command is executed.
16:41:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:41:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:14 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:15 INFO  : Memory regions updated for context APU
16:41:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:15 INFO  : 'con' command is executed.
16:41:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:41:15 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:42:37 INFO  : Disconnected from the channel tcfchan#43.
16:42:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:42:48 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:42:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:42:51 INFO  : 'fpga -state' command is executed.
16:42:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:42:51 INFO  : 'jtag frequency' command is executed.
16:42:51 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:42:51 INFO  : Context for 'APU' is selected.
16:42:51 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:42:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:51 INFO  : Context for 'APU' is selected.
16:42:51 INFO  : 'stop' command is executed.
16:42:51 INFO  : 'ps7_init' command is executed.
16:42:51 INFO  : 'ps7_post_config' command is executed.
16:42:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:42:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:52 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:52 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:52 INFO  : Memory regions updated for context APU
16:42:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:52 INFO  : 'con' command is executed.
16:42:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:42:52 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:47:14 INFO  : Disconnected from the channel tcfchan#44.
16:47:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:47:15 INFO  : 'fpga -state' command is executed.
16:47:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:47:15 INFO  : 'jtag frequency' command is executed.
16:47:15 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:47:16 INFO  : Context for 'APU' is selected.
16:47:18 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:47:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:18 INFO  : Context for 'APU' is selected.
16:47:18 INFO  : 'stop' command is executed.
16:47:19 INFO  : 'ps7_init' command is executed.
16:47:19 INFO  : 'ps7_post_config' command is executed.
16:47:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:47:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:19 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:19 INFO  : Memory regions updated for context APU
16:47:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:19 INFO  : 'con' command is executed.
16:47:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:47:19 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:47:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:47:31 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:47:34 INFO  : Disconnected from the channel tcfchan#45.
16:47:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:47:35 INFO  : 'fpga -state' command is executed.
16:47:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:47:35 INFO  : 'jtag frequency' command is executed.
16:47:35 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:47:35 INFO  : Context for 'APU' is selected.
16:47:37 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:47:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:37 INFO  : Context for 'APU' is selected.
16:47:37 INFO  : 'stop' command is executed.
16:47:38 INFO  : 'ps7_init' command is executed.
16:47:38 INFO  : 'ps7_post_config' command is executed.
16:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:38 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:38 INFO  : Memory regions updated for context APU
16:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:38 INFO  : 'con' command is executed.
16:47:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:47:38 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:49:25 INFO  : Disconnected from the channel tcfchan#46.
16:49:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:49:26 INFO  : 'fpga -state' command is executed.
16:49:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:49:26 INFO  : 'jtag frequency' command is executed.
16:49:26 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:49:26 INFO  : Context for 'APU' is selected.
16:49:29 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:49:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:29 INFO  : Context for 'APU' is selected.
16:49:29 INFO  : 'stop' command is executed.
16:49:29 INFO  : 'ps7_init' command is executed.
16:49:29 INFO  : 'ps7_post_config' command is executed.
16:49:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:49:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:30 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:30 INFO  : Memory regions updated for context APU
16:49:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:30 INFO  : 'con' command is executed.
16:49:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:49:30 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:49:33 INFO  : Disconnected from the channel tcfchan#47.
16:49:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:49:34 INFO  : 'fpga -state' command is executed.
16:49:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:49:34 INFO  : 'jtag frequency' command is executed.
16:49:34 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:49:34 INFO  : Context for 'APU' is selected.
16:49:37 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:49:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:37 INFO  : Context for 'APU' is selected.
16:49:37 INFO  : 'stop' command is executed.
16:49:37 INFO  : 'ps7_init' command is executed.
16:49:37 INFO  : 'ps7_post_config' command is executed.
16:49:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:49:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:37 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:38 INFO  : Memory regions updated for context APU
16:49:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:38 INFO  : 'con' command is executed.
16:49:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:49:38 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:50:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:50:06 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:50:22 INFO  : Disconnected from the channel tcfchan#48.
16:50:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:50:23 INFO  : 'fpga -state' command is executed.
16:50:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:50:23 INFO  : 'jtag frequency' command is executed.
16:50:23 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:50:24 INFO  : Context for 'APU' is selected.
16:50:26 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:50:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:26 INFO  : Context for 'APU' is selected.
16:50:26 INFO  : 'stop' command is executed.
16:50:26 INFO  : 'ps7_init' command is executed.
16:50:26 INFO  : 'ps7_post_config' command is executed.
16:50:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:50:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:27 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:27 INFO  : Memory regions updated for context APU
16:50:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:27 INFO  : 'con' command is executed.
16:50:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:50:27 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:53:16 INFO  : Disconnected from the channel tcfchan#49.
16:53:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:53:23 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:53:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:53:28 INFO  : 'fpga -state' command is executed.
16:53:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:53:28 INFO  : 'jtag frequency' command is executed.
16:53:28 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:53:28 INFO  : Context for 'APU' is selected.
16:53:28 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:53:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:28 INFO  : Context for 'APU' is selected.
16:53:28 INFO  : 'stop' command is executed.
16:53:28 INFO  : 'ps7_init' command is executed.
16:53:28 INFO  : 'ps7_post_config' command is executed.
16:53:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:53:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:29 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:29 INFO  : Memory regions updated for context APU
16:53:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:29 INFO  : 'con' command is executed.
16:53:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:53:29 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:54:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:54:20 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:54:31 INFO  : Disconnected from the channel tcfchan#50.
16:54:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:54:32 INFO  : 'fpga -state' command is executed.
16:54:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:54:32 INFO  : 'jtag frequency' command is executed.
16:54:32 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:54:32 INFO  : Context for 'APU' is selected.
16:54:35 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:54:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:35 INFO  : Context for 'APU' is selected.
16:54:35 INFO  : 'stop' command is executed.
16:54:35 INFO  : 'ps7_init' command is executed.
16:54:35 INFO  : 'ps7_post_config' command is executed.
16:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:36 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:36 INFO  : Memory regions updated for context APU
16:54:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:36 INFO  : 'con' command is executed.
16:54:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:54:36 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:56:56 INFO  : Disconnected from the channel tcfchan#51.
16:57:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:57:36 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:57:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:57:38 INFO  : 'fpga -state' command is executed.
16:57:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:57:38 INFO  : 'jtag frequency' command is executed.
16:57:38 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:57:38 INFO  : Context for 'APU' is selected.
16:57:38 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:57:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:38 INFO  : Context for 'APU' is selected.
16:57:38 INFO  : 'stop' command is executed.
16:57:38 INFO  : 'ps7_init' command is executed.
16:57:38 INFO  : 'ps7_post_config' command is executed.
16:57:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:57:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:38 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:38 INFO  : Memory regions updated for context APU
16:57:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:39 INFO  : 'con' command is executed.
16:57:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:57:39 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:57:47 INFO  : Disconnected from the channel tcfchan#52.
16:57:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:57:48 INFO  : 'fpga -state' command is executed.
16:57:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:57:48 INFO  : 'jtag frequency' command is executed.
16:57:48 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:57:48 INFO  : Context for 'APU' is selected.
16:57:51 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:57:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:51 INFO  : Context for 'APU' is selected.
16:57:51 INFO  : 'stop' command is executed.
16:57:51 INFO  : 'ps7_init' command is executed.
16:57:51 INFO  : 'ps7_post_config' command is executed.
16:57:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:57:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:51 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:51 INFO  : Memory regions updated for context APU
16:57:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:52 INFO  : 'con' command is executed.
16:57:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:57:52 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:58:01 INFO  : Disconnected from the channel tcfchan#53.
16:58:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:58:03 INFO  : 'fpga -state' command is executed.
16:58:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:58:03 INFO  : 'jtag frequency' command is executed.
16:58:03 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:58:03 INFO  : Context for 'APU' is selected.
16:58:05 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:58:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:05 INFO  : Context for 'APU' is selected.
16:58:05 INFO  : 'stop' command is executed.
16:58:05 INFO  : 'ps7_init' command is executed.
16:58:05 INFO  : 'ps7_post_config' command is executed.
16:58:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:58:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:06 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:06 INFO  : Memory regions updated for context APU
16:58:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:06 INFO  : 'con' command is executed.
16:58:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:58:06 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:58:10 INFO  : Disconnected from the channel tcfchan#54.
16:58:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:58:11 INFO  : 'fpga -state' command is executed.
16:58:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:58:11 INFO  : 'jtag frequency' command is executed.
16:58:11 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:58:11 INFO  : Context for 'APU' is selected.
16:58:13 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:58:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:13 INFO  : Context for 'APU' is selected.
16:58:13 INFO  : 'stop' command is executed.
16:58:14 INFO  : 'ps7_init' command is executed.
16:58:14 INFO  : 'ps7_post_config' command is executed.
16:58:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:58:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:14 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:14 INFO  : Memory regions updated for context APU
16:58:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:14 INFO  : 'con' command is executed.
16:58:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:58:14 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
16:59:28 INFO  : Disconnected from the channel tcfchan#55.
16:59:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:59:49 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
16:59:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
16:59:50 INFO  : 'fpga -state' command is executed.
16:59:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
16:59:51 INFO  : 'jtag frequency' command is executed.
16:59:51 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:59:51 INFO  : Context for 'APU' is selected.
16:59:51 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
16:59:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:51 INFO  : Context for 'APU' is selected.
16:59:51 INFO  : 'stop' command is executed.
16:59:51 INFO  : 'ps7_init' command is executed.
16:59:51 INFO  : 'ps7_post_config' command is executed.
16:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:51 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:51 INFO  : Memory regions updated for context APU
16:59:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:52 INFO  : 'con' command is executed.
16:59:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

16:59:52 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:00:05 INFO  : Disconnected from the channel tcfchan#56.
17:00:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:00:06 INFO  : 'fpga -state' command is executed.
17:00:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:00:06 INFO  : 'jtag frequency' command is executed.
17:00:06 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:00:06 INFO  : Context for 'APU' is selected.
17:00:09 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:00:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:09 INFO  : Context for 'APU' is selected.
17:00:09 INFO  : 'stop' command is executed.
17:00:09 INFO  : 'ps7_init' command is executed.
17:00:09 INFO  : 'ps7_post_config' command is executed.
17:00:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:00:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:09 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:09 INFO  : Memory regions updated for context APU
17:00:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:09 INFO  : 'con' command is executed.
17:00:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:00:09 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:01:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:01:06 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
17:01:08 INFO  : Disconnected from the channel tcfchan#57.
17:01:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:01:09 INFO  : 'fpga -state' command is executed.
17:01:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:01:10 INFO  : 'jtag frequency' command is executed.
17:01:10 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:10 INFO  : Context for 'APU' is selected.
17:01:12 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:01:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:12 INFO  : Context for 'APU' is selected.
17:01:12 INFO  : 'stop' command is executed.
17:01:13 INFO  : 'ps7_init' command is executed.
17:01:13 INFO  : 'ps7_post_config' command is executed.
17:01:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:01:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:13 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:13 INFO  : Memory regions updated for context APU
17:01:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:13 INFO  : 'con' command is executed.
17:01:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:01:13 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:02:26 INFO  : Disconnected from the channel tcfchan#58.
17:02:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:02:34 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
17:02:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:02:45 INFO  : 'fpga -state' command is executed.
17:02:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:02:45 INFO  : 'jtag frequency' command is executed.
17:02:45 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:45 INFO  : Context for 'APU' is selected.
17:02:45 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:02:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:45 INFO  : Context for 'APU' is selected.
17:02:45 INFO  : 'stop' command is executed.
17:02:45 INFO  : 'ps7_init' command is executed.
17:02:45 INFO  : 'ps7_post_config' command is executed.
17:02:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:02:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:46 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:46 INFO  : Memory regions updated for context APU
17:02:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:46 INFO  : 'con' command is executed.
17:02:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:02:46 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:09:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:09:04 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
17:09:31 INFO  : Disconnected from the channel tcfchan#59.
17:09:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:09:33 INFO  : 'fpga -state' command is executed.
17:09:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:09:33 INFO  : 'jtag frequency' command is executed.
17:09:33 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:33 INFO  : Context for 'APU' is selected.
17:09:35 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:09:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:35 INFO  : Context for 'APU' is selected.
17:09:35 INFO  : 'stop' command is executed.
17:09:36 INFO  : 'ps7_init' command is executed.
17:09:36 INFO  : 'ps7_post_config' command is executed.
17:09:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:09:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:36 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:36 INFO  : Memory regions updated for context APU
17:09:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:36 INFO  : 'con' command is executed.
17:09:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:09:36 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:19:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:19:55 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
17:19:57 INFO  : Disconnected from the channel tcfchan#60.
17:19:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:19:58 INFO  : 'fpga -state' command is executed.
17:19:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:19:58 INFO  : 'jtag frequency' command is executed.
17:19:58 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:19:58 INFO  : Context for 'APU' is selected.
17:20:01 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:20:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:01 INFO  : Context for 'APU' is selected.
17:20:01 INFO  : 'stop' command is executed.
17:20:01 INFO  : 'ps7_init' command is executed.
17:20:01 INFO  : 'ps7_post_config' command is executed.
17:20:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:20:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:02 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:02 INFO  : Memory regions updated for context APU
17:20:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:02 INFO  : 'con' command is executed.
17:20:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:20:02 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:22:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:22:04 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
17:22:06 INFO  : Disconnected from the channel tcfchan#61.
17:22:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:22:07 INFO  : 'fpga -state' command is executed.
17:22:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:22:07 INFO  : 'jtag frequency' command is executed.
17:22:07 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:22:07 INFO  : Context for 'APU' is selected.
17:22:10 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:22:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:10 INFO  : Context for 'APU' is selected.
17:22:10 INFO  : 'stop' command is executed.
17:22:10 INFO  : 'ps7_init' command is executed.
17:22:10 INFO  : 'ps7_post_config' command is executed.
17:22:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:22:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:10 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:10 INFO  : Memory regions updated for context APU
17:22:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:10 INFO  : 'con' command is executed.
17:22:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:22:10 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:23:41 INFO  : Disconnected from the channel tcfchan#62.
17:23:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:23:49 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
17:23:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:23:55 INFO  : 'fpga -state' command is executed.
17:23:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:23:56 INFO  : 'jtag frequency' command is executed.
17:23:56 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:23:56 INFO  : Context for 'APU' is selected.
17:23:56 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:23:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:56 INFO  : Context for 'APU' is selected.
17:23:56 INFO  : 'stop' command is executed.
17:23:56 INFO  : 'ps7_init' command is executed.
17:23:56 INFO  : 'ps7_post_config' command is executed.
17:23:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:23:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:56 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:23:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:56 INFO  : Memory regions updated for context APU
17:23:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:57 INFO  : 'con' command is executed.
17:23:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:23:57 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:24:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:24:47 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
17:24:49 INFO  : Disconnected from the channel tcfchan#63.
17:24:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:24:50 INFO  : 'fpga -state' command is executed.
17:24:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:24:51 INFO  : 'jtag frequency' command is executed.
17:24:51 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:51 INFO  : Context for 'APU' is selected.
17:24:53 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:24:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:53 INFO  : Context for 'APU' is selected.
17:24:53 INFO  : 'stop' command is executed.
17:24:54 INFO  : 'ps7_init' command is executed.
17:24:54 INFO  : 'ps7_post_config' command is executed.
17:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:54 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:54 INFO  : Memory regions updated for context APU
17:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:54 INFO  : 'con' command is executed.
17:24:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:24:54 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:26:01 INFO  : Disconnected from the channel tcfchan#64.
17:26:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:26:10 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
17:26:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:26:20 INFO  : 'fpga -state' command is executed.
17:26:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:26:21 INFO  : 'jtag frequency' command is executed.
17:26:21 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:26:21 INFO  : Context for 'APU' is selected.
17:26:21 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:26:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:21 INFO  : Context for 'APU' is selected.
17:26:21 INFO  : 'stop' command is executed.
17:26:21 INFO  : 'ps7_init' command is executed.
17:26:21 INFO  : 'ps7_post_config' command is executed.
17:26:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:26:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:21 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:21 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:21 INFO  : Memory regions updated for context APU
17:26:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:21 INFO  : 'con' command is executed.
17:26:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:26:21 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:28:48 INFO  : Disconnected from the channel tcfchan#65.
17:29:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:29:05 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
17:29:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:29:24 INFO  : 'fpga -state' command is executed.
17:29:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:29:24 INFO  : 'jtag frequency' command is executed.
17:29:24 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:29:24 INFO  : Context for 'APU' is selected.
17:29:24 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:29:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:24 INFO  : Context for 'APU' is selected.
17:29:24 INFO  : 'stop' command is executed.
17:29:24 INFO  : 'ps7_init' command is executed.
17:29:24 INFO  : 'ps7_post_config' command is executed.
17:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:25 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:25 INFO  : Memory regions updated for context APU
17:29:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:25 INFO  : 'con' command is executed.
17:29:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:29:25 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:30:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:30:40 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
17:30:45 INFO  : Disconnected from the channel tcfchan#66.
17:30:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:30:46 INFO  : 'fpga -state' command is executed.
17:30:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:30:46 INFO  : 'jtag frequency' command is executed.
17:30:46 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:30:46 INFO  : Context for 'APU' is selected.
17:30:48 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:30:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:48 INFO  : Context for 'APU' is selected.
17:30:48 INFO  : 'stop' command is executed.
17:30:49 INFO  : 'ps7_init' command is executed.
17:30:49 INFO  : 'ps7_post_config' command is executed.
17:30:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:30:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:49 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:49 INFO  : Memory regions updated for context APU
17:30:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:49 INFO  : 'con' command is executed.
17:30:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:30:49 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:32:01 INFO  : Disconnected from the channel tcfchan#67.
17:32:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:32:08 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
17:32:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:32:16 INFO  : 'fpga -state' command is executed.
17:32:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:32:17 INFO  : 'jtag frequency' command is executed.
17:32:17 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:32:17 INFO  : Context for 'APU' is selected.
17:32:17 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:32:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:17 INFO  : Context for 'APU' is selected.
17:32:17 INFO  : 'stop' command is executed.
17:32:17 INFO  : 'ps7_init' command is executed.
17:32:17 INFO  : 'ps7_post_config' command is executed.
17:32:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:32:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:17 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:17 INFO  : Memory regions updated for context APU
17:32:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:17 INFO  : 'con' command is executed.
17:32:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:32:17 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:35:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:35:13 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
17:35:15 INFO  : Disconnected from the channel tcfchan#68.
17:35:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:35:16 INFO  : 'fpga -state' command is executed.
17:35:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:35:16 INFO  : 'jtag frequency' command is executed.
17:35:16 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:35:16 INFO  : Context for 'APU' is selected.
17:35:19 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:35:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:19 INFO  : Context for 'APU' is selected.
17:35:19 INFO  : 'stop' command is executed.
17:35:19 INFO  : 'ps7_init' command is executed.
17:35:19 INFO  : 'ps7_post_config' command is executed.
17:35:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:35:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:19 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:19 INFO  : Memory regions updated for context APU
17:35:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:20 INFO  : 'con' command is executed.
17:35:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:35:20 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:51:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:51:16 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
17:51:24 INFO  : Disconnected from the channel tcfchan#69.
17:51:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:51:25 INFO  : 'fpga -state' command is executed.
17:51:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:51:25 INFO  : 'jtag frequency' command is executed.
17:51:25 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:51:25 INFO  : Context for 'APU' is selected.
17:51:28 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:51:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:51:28 INFO  : Context for 'APU' is selected.
17:51:28 INFO  : 'stop' command is executed.
17:51:28 INFO  : 'ps7_init' command is executed.
17:51:28 INFO  : 'ps7_post_config' command is executed.
17:51:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:51:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:28 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:29 INFO  : Memory regions updated for context APU
17:51:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:29 INFO  : 'con' command is executed.
17:51:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:51:29 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:51:37 INFO  : Disconnected from the channel tcfchan#70.
17:51:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:51:38 INFO  : 'fpga -state' command is executed.
17:51:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:51:38 INFO  : 'jtag frequency' command is executed.
17:51:38 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:51:38 INFO  : Context for 'APU' is selected.
17:51:41 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:51:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:51:41 INFO  : Context for 'APU' is selected.
17:51:41 INFO  : 'stop' command is executed.
17:51:41 INFO  : 'ps7_init' command is executed.
17:51:41 INFO  : 'ps7_post_config' command is executed.
17:51:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:51:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:42 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:42 INFO  : Memory regions updated for context APU
17:51:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:42 INFO  : 'con' command is executed.
17:51:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:51:42 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:52:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:52:37 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
17:52:58 INFO  : Disconnected from the channel tcfchan#71.
17:53:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:53:00 INFO  : 'fpga -state' command is executed.
17:53:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:53:00 INFO  : 'jtag frequency' command is executed.
17:53:00 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:53:00 INFO  : Context for 'APU' is selected.
17:53:02 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:53:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:53:02 INFO  : Context for 'APU' is selected.
17:53:02 INFO  : 'stop' command is executed.
17:53:03 INFO  : 'ps7_init' command is executed.
17:53:03 INFO  : 'ps7_post_config' command is executed.
17:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:03 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:03 INFO  : Memory regions updated for context APU
17:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:03 INFO  : 'con' command is executed.
17:53:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:53:03 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:58:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:58:30 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
17:58:44 INFO  : Disconnected from the channel tcfchan#72.
17:58:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:58:45 INFO  : 'fpga -state' command is executed.
17:58:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:58:45 INFO  : 'jtag frequency' command is executed.
17:58:45 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:58:45 INFO  : Context for 'APU' is selected.
17:58:48 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:58:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:48 INFO  : Context for 'APU' is selected.
17:58:48 INFO  : 'stop' command is executed.
17:58:48 INFO  : 'ps7_init' command is executed.
17:58:48 INFO  : 'ps7_post_config' command is executed.
17:58:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:58:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:48 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:48 INFO  : Memory regions updated for context APU
17:58:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:49 INFO  : 'con' command is executed.
17:58:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:58:49 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
17:59:50 INFO  : Disconnected from the channel tcfchan#73.
17:59:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
17:59:51 INFO  : 'fpga -state' command is executed.
17:59:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
17:59:51 INFO  : 'jtag frequency' command is executed.
17:59:51 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:59:51 INFO  : Context for 'APU' is selected.
17:59:54 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
17:59:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:54 INFO  : Context for 'APU' is selected.
17:59:54 INFO  : 'stop' command is executed.
17:59:54 INFO  : 'ps7_init' command is executed.
17:59:54 INFO  : 'ps7_post_config' command is executed.
17:59:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:59:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:55 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:55 INFO  : Memory regions updated for context APU
17:59:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:55 INFO  : 'con' command is executed.
17:59:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

17:59:55 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:08:17 INFO  : Disconnected from the channel tcfchan#74.
18:08:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:08:18 INFO  : 'fpga -state' command is executed.
18:08:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:08:18 INFO  : 'jtag frequency' command is executed.
18:08:18 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:08:18 INFO  : Context for 'APU' is selected.
18:08:20 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:08:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:21 INFO  : Context for 'APU' is selected.
18:08:21 INFO  : 'stop' command is executed.
18:08:21 INFO  : 'ps7_init' command is executed.
18:08:21 INFO  : 'ps7_post_config' command is executed.
18:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:21 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:21 INFO  : Memory regions updated for context APU
18:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:21 INFO  : 'con' command is executed.
18:08:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:08:21 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:08:30 INFO  : Disconnected from the channel tcfchan#75.
18:08:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:08:31 INFO  : 'fpga -state' command is executed.
18:08:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:08:31 INFO  : 'jtag frequency' command is executed.
18:08:31 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:08:31 INFO  : Context for 'APU' is selected.
18:08:33 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:08:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:33 INFO  : Context for 'APU' is selected.
18:08:33 INFO  : 'stop' command is executed.
18:08:34 INFO  : 'ps7_init' command is executed.
18:08:34 INFO  : 'ps7_post_config' command is executed.
18:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:34 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:34 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:34 INFO  : Memory regions updated for context APU
18:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:34 INFO  : 'con' command is executed.
18:08:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:08:34 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:13:52 INFO  : Disconnected from the channel tcfchan#76.
18:13:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:13:53 INFO  : 'fpga -state' command is executed.
18:13:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:13:53 INFO  : 'jtag frequency' command is executed.
18:13:53 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:13:53 INFO  : Context for 'APU' is selected.
18:13:55 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:13:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:55 INFO  : Context for 'APU' is selected.
18:13:56 INFO  : 'stop' command is executed.
18:13:56 INFO  : 'ps7_init' command is executed.
18:13:56 INFO  : 'ps7_post_config' command is executed.
18:13:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:13:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:56 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:56 INFO  : Memory regions updated for context APU
18:13:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:56 INFO  : 'con' command is executed.
18:13:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:13:56 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:14:24 INFO  : Disconnected from the channel tcfchan#77.
18:14:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:14:25 INFO  : 'fpga -state' command is executed.
18:14:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:14:25 INFO  : 'jtag frequency' command is executed.
18:14:25 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:14:25 INFO  : Context for 'APU' is selected.
18:14:28 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:14:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:14:28 INFO  : Context for 'APU' is selected.
18:14:28 INFO  : 'stop' command is executed.
18:14:28 INFO  : 'ps7_init' command is executed.
18:14:28 INFO  : 'ps7_post_config' command is executed.
18:14:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:14:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:28 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:14:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:14:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:14:29 INFO  : Memory regions updated for context APU
18:14:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:29 INFO  : 'con' command is executed.
18:14:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:14:29 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:14:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:14:37 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
18:14:40 INFO  : Disconnected from the channel tcfchan#78.
18:14:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:14:41 INFO  : 'fpga -state' command is executed.
18:14:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:14:41 INFO  : 'jtag frequency' command is executed.
18:14:41 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:14:41 INFO  : Context for 'APU' is selected.
18:14:44 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:14:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:14:44 INFO  : Context for 'APU' is selected.
18:14:44 INFO  : 'stop' command is executed.
18:14:44 INFO  : 'ps7_init' command is executed.
18:14:44 INFO  : 'ps7_post_config' command is executed.
18:14:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:14:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:44 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:14:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:14:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:14:44 INFO  : Memory regions updated for context APU
18:14:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:44 INFO  : 'con' command is executed.
18:14:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:14:44 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:15:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:15:48 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
18:15:50 INFO  : Disconnected from the channel tcfchan#79.
18:15:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:15:51 INFO  : 'fpga -state' command is executed.
18:15:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:15:51 INFO  : 'jtag frequency' command is executed.
18:15:51 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:15:51 INFO  : Context for 'APU' is selected.
18:15:54 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:15:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:54 INFO  : Context for 'APU' is selected.
18:15:54 INFO  : 'stop' command is executed.
18:15:54 INFO  : 'ps7_init' command is executed.
18:15:54 INFO  : 'ps7_post_config' command is executed.
18:15:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:15:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:54 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:54 INFO  : Memory regions updated for context APU
18:15:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:55 INFO  : 'con' command is executed.
18:15:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:15:55 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:20:48 INFO  : Disconnected from the channel tcfchan#80.
18:20:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:20:49 INFO  : 'fpga -state' command is executed.
18:20:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:20:49 INFO  : 'jtag frequency' command is executed.
18:20:49 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:20:49 INFO  : Context for 'APU' is selected.
18:20:51 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:20:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:51 INFO  : Context for 'APU' is selected.
18:20:51 INFO  : 'stop' command is executed.
18:20:52 INFO  : 'ps7_init' command is executed.
18:20:52 INFO  : 'ps7_post_config' command is executed.
18:20:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:20:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:52 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:52 INFO  : Memory regions updated for context APU
18:20:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:52 INFO  : 'con' command is executed.
18:20:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:20:52 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:21:53 INFO  : Disconnected from the channel tcfchan#81.
18:21:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:21:54 INFO  : 'fpga -state' command is executed.
18:21:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:21:55 INFO  : 'jtag frequency' command is executed.
18:21:55 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:21:55 INFO  : Context for 'APU' is selected.
18:21:57 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:21:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:57 INFO  : Context for 'APU' is selected.
18:21:57 INFO  : 'stop' command is executed.
18:21:58 INFO  : 'ps7_init' command is executed.
18:21:58 INFO  : 'ps7_post_config' command is executed.
18:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:58 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:58 INFO  : Memory regions updated for context APU
18:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:58 INFO  : 'con' command is executed.
18:21:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:21:58 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:22:02 INFO  : Disconnected from the channel tcfchan#82.
18:22:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:22:03 INFO  : 'fpga -state' command is executed.
18:22:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:22:03 INFO  : 'jtag frequency' command is executed.
18:22:03 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:22:03 INFO  : Context for 'APU' is selected.
18:22:05 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:22:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:05 INFO  : Context for 'APU' is selected.
18:22:05 INFO  : 'stop' command is executed.
18:22:06 INFO  : 'ps7_init' command is executed.
18:22:06 INFO  : 'ps7_post_config' command is executed.
18:22:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:22:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:06 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:06 INFO  : Memory regions updated for context APU
18:22:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:06 INFO  : 'con' command is executed.
18:22:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:22:06 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:32:41 INFO  : Disconnected from the channel tcfchan#83.
18:32:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:32:42 INFO  : 'fpga -state' command is executed.
18:32:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:32:42 INFO  : 'jtag frequency' command is executed.
18:32:42 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:32:42 INFO  : Context for 'APU' is selected.
18:32:44 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:32:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:44 INFO  : Context for 'APU' is selected.
18:32:44 INFO  : 'stop' command is executed.
18:32:45 INFO  : 'ps7_init' command is executed.
18:32:45 INFO  : 'ps7_post_config' command is executed.
18:32:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:32:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:45 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:45 INFO  : Memory regions updated for context APU
18:32:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:45 INFO  : 'con' command is executed.
18:32:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:32:45 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:36:53 INFO  : Disconnected from the channel tcfchan#84.
18:36:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:36:54 INFO  : 'fpga -state' command is executed.
18:36:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:36:54 INFO  : 'jtag frequency' command is executed.
18:36:54 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:36:54 INFO  : Context for 'APU' is selected.
18:36:57 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:36:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:57 INFO  : Context for 'APU' is selected.
18:36:57 INFO  : 'stop' command is executed.
18:36:57 INFO  : 'ps7_init' command is executed.
18:36:57 INFO  : 'ps7_post_config' command is executed.
18:36:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:36:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:57 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:57 INFO  : Memory regions updated for context APU
18:36:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:57 INFO  : 'con' command is executed.
18:36:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:36:57 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:37:20 INFO  : Disconnected from the channel tcfchan#85.
18:37:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:37:21 INFO  : 'fpga -state' command is executed.
18:37:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:37:21 INFO  : 'jtag frequency' command is executed.
18:37:21 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:37:21 INFO  : Context for 'APU' is selected.
18:37:23 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:37:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:23 INFO  : Context for 'APU' is selected.
18:37:23 INFO  : 'stop' command is executed.
18:37:24 INFO  : 'ps7_init' command is executed.
18:37:24 INFO  : 'ps7_post_config' command is executed.
18:37:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:37:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:24 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:37:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:37:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:37:24 INFO  : Memory regions updated for context APU
18:37:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:24 INFO  : 'con' command is executed.
18:37:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:37:24 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:37:43 INFO  : Disconnected from the channel tcfchan#86.
18:37:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:37:44 INFO  : 'fpga -state' command is executed.
18:37:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:37:44 INFO  : 'jtag frequency' command is executed.
18:37:44 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:37:44 INFO  : Context for 'APU' is selected.
18:37:46 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:37:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:46 INFO  : Context for 'APU' is selected.
18:37:46 INFO  : 'stop' command is executed.
18:37:47 INFO  : 'ps7_init' command is executed.
18:37:47 INFO  : 'ps7_post_config' command is executed.
18:37:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:37:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:47 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:37:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:37:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:37:47 INFO  : Memory regions updated for context APU
18:37:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:47 INFO  : 'con' command is executed.
18:37:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:37:47 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:39:37 INFO  : Disconnected from the channel tcfchan#87.
18:39:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:39:47 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
18:40:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:40:25 INFO  : 'fpga -state' command is executed.
18:40:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:40:25 INFO  : 'jtag frequency' command is executed.
18:40:25 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:40:25 INFO  : Context for 'APU' is selected.
18:40:25 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:40:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:40:25 INFO  : Context for 'APU' is selected.
18:40:25 INFO  : 'stop' command is executed.
18:40:26 INFO  : 'ps7_init' command is executed.
18:40:26 INFO  : 'ps7_post_config' command is executed.
18:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:26 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:40:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:40:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:40:26 INFO  : Memory regions updated for context APU
18:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:26 INFO  : 'con' command is executed.
18:40:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:40:26 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:41:36 INFO  : Disconnected from the channel tcfchan#88.
18:41:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:41:37 INFO  : 'fpga -state' command is executed.
18:41:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:41:37 INFO  : 'jtag frequency' command is executed.
18:41:37 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:41:37 INFO  : Context for 'APU' is selected.
18:41:40 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:41:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:40 INFO  : Context for 'APU' is selected.
18:41:40 INFO  : 'stop' command is executed.
18:41:40 INFO  : 'ps7_init' command is executed.
18:41:40 INFO  : 'ps7_post_config' command is executed.
18:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:41 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:41 INFO  : Memory regions updated for context APU
18:41:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:41 INFO  : 'con' command is executed.
18:41:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:41:41 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:43:42 INFO  : Disconnected from the channel tcfchan#89.
18:43:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:43:43 INFO  : 'fpga -state' command is executed.
18:43:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:43:43 INFO  : 'jtag frequency' command is executed.
18:43:43 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:43:43 INFO  : Context for 'APU' is selected.
18:43:46 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:43:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:46 INFO  : Context for 'APU' is selected.
18:43:46 INFO  : 'stop' command is executed.
18:43:46 INFO  : 'ps7_init' command is executed.
18:43:46 INFO  : 'ps7_post_config' command is executed.
18:43:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:43:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:46 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:43:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:46 INFO  : Memory regions updated for context APU
18:43:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:46 INFO  : 'con' command is executed.
18:43:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:43:46 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:44:11 INFO  : Disconnected from the channel tcfchan#90.
18:44:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:44:12 INFO  : 'fpga -state' command is executed.
18:44:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:44:13 INFO  : 'jtag frequency' command is executed.
18:44:13 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:44:13 INFO  : Context for 'APU' is selected.
18:44:15 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:44:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:15 INFO  : Context for 'APU' is selected.
18:44:15 INFO  : 'stop' command is executed.
18:44:15 INFO  : 'ps7_init' command is executed.
18:44:15 INFO  : 'ps7_post_config' command is executed.
18:44:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:44:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:16 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:44:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:16 INFO  : Memory regions updated for context APU
18:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:16 INFO  : 'con' command is executed.
18:44:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:44:16 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:44:20 INFO  : Disconnected from the channel tcfchan#91.
18:44:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:44:21 INFO  : 'fpga -state' command is executed.
18:44:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:44:21 INFO  : 'jtag frequency' command is executed.
18:44:21 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:44:21 INFO  : Context for 'APU' is selected.
18:44:24 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:44:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:24 INFO  : Context for 'APU' is selected.
18:44:24 INFO  : 'stop' command is executed.
18:44:24 INFO  : 'ps7_init' command is executed.
18:44:24 INFO  : 'ps7_post_config' command is executed.
18:44:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:44:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:24 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:44:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:24 INFO  : Memory regions updated for context APU
18:44:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:25 INFO  : 'con' command is executed.
18:44:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:44:25 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:45:07 INFO  : Disconnected from the channel tcfchan#92.
18:45:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:45:08 INFO  : 'fpga -state' command is executed.
18:45:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:45:08 INFO  : 'jtag frequency' command is executed.
18:45:08 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:45:08 INFO  : Context for 'APU' is selected.
18:45:10 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:45:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:10 INFO  : Context for 'APU' is selected.
18:45:10 INFO  : 'stop' command is executed.
18:45:11 INFO  : 'ps7_init' command is executed.
18:45:11 INFO  : 'ps7_post_config' command is executed.
18:45:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:45:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:11 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:45:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:45:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:45:11 INFO  : Memory regions updated for context APU
18:45:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:11 INFO  : 'con' command is executed.
18:45:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:45:11 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:46:12 INFO  : Disconnected from the channel tcfchan#93.
18:46:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:46:13 INFO  : 'fpga -state' command is executed.
18:46:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:46:13 INFO  : 'jtag frequency' command is executed.
18:46:13 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:46:13 INFO  : Context for 'APU' is selected.
18:46:16 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:46:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:16 INFO  : Context for 'APU' is selected.
18:46:16 INFO  : 'stop' command is executed.
18:46:16 INFO  : 'ps7_init' command is executed.
18:46:16 INFO  : 'ps7_post_config' command is executed.
18:46:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:46:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:16 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:17 INFO  : Memory regions updated for context APU
18:46:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:17 INFO  : 'con' command is executed.
18:46:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:46:17 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:46:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:46:37 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
18:46:39 INFO  : Disconnected from the channel tcfchan#94.
18:46:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:46:40 INFO  : 'fpga -state' command is executed.
18:46:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:46:40 INFO  : 'jtag frequency' command is executed.
18:46:40 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:46:40 INFO  : Context for 'APU' is selected.
18:46:43 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:46:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:43 INFO  : Context for 'APU' is selected.
18:46:43 INFO  : 'stop' command is executed.
18:46:43 INFO  : 'ps7_init' command is executed.
18:46:43 INFO  : 'ps7_post_config' command is executed.
18:46:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:46:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:44 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:44 INFO  : Memory regions updated for context APU
18:46:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:44 INFO  : 'con' command is executed.
18:46:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:46:44 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:47:08 INFO  : Disconnected from the channel tcfchan#95.
18:47:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:47:09 INFO  : 'fpga -state' command is executed.
18:47:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:47:09 INFO  : 'jtag frequency' command is executed.
18:47:09 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:47:09 INFO  : Context for 'APU' is selected.
18:47:12 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:47:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:12 INFO  : Context for 'APU' is selected.
18:47:12 INFO  : 'stop' command is executed.
18:47:12 INFO  : 'ps7_init' command is executed.
18:47:12 INFO  : 'ps7_post_config' command is executed.
18:47:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:47:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:13 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:13 INFO  : Memory regions updated for context APU
18:47:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:13 INFO  : 'con' command is executed.
18:47:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:47:13 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:48:12 INFO  : Disconnected from the channel tcfchan#96.
18:48:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:48:13 INFO  : 'fpga -state' command is executed.
18:48:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:48:13 INFO  : 'jtag frequency' command is executed.
18:48:13 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:48:13 INFO  : Context for 'APU' is selected.
18:48:16 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:48:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:16 INFO  : Context for 'APU' is selected.
18:48:16 INFO  : 'stop' command is executed.
18:48:16 INFO  : 'ps7_init' command is executed.
18:48:16 INFO  : 'ps7_post_config' command is executed.
18:48:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:48:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:17 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:17 INFO  : Memory regions updated for context APU
18:48:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:17 INFO  : 'con' command is executed.
18:48:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:48:17 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:48:23 INFO  : Disconnected from the channel tcfchan#97.
18:48:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:48:24 INFO  : 'fpga -state' command is executed.
18:48:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:48:25 INFO  : 'jtag frequency' command is executed.
18:48:25 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:48:25 INFO  : Context for 'APU' is selected.
18:48:28 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:48:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:28 INFO  : Context for 'APU' is selected.
18:48:28 INFO  : 'stop' command is executed.
18:48:28 INFO  : 'ps7_init' command is executed.
18:48:28 INFO  : 'ps7_post_config' command is executed.
18:48:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:48:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:29 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:29 INFO  : Memory regions updated for context APU
18:48:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:29 INFO  : 'con' command is executed.
18:48:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:48:29 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:48:40 INFO  : Disconnected from the channel tcfchan#98.
18:48:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:48:41 INFO  : 'fpga -state' command is executed.
18:48:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:48:42 INFO  : 'jtag frequency' command is executed.
18:48:42 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:48:42 INFO  : Context for 'APU' is selected.
18:48:44 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:48:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:44 INFO  : Context for 'APU' is selected.
18:48:45 INFO  : 'stop' command is executed.
18:48:46 INFO  : 'ps7_init' command is executed.
18:48:46 INFO  : 'ps7_post_config' command is executed.
18:48:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:48:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:48 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
18:48:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
----------------End of Script----------------

18:48:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:48:54 ERROR : fpga configuration failed. DONE PIN is not HIGH
18:49:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:49:44 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
18:49:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:49:47 INFO  : 'fpga -state' command is executed.
18:49:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:49:47 INFO  : 'jtag frequency' command is executed.
18:49:47 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:49:47 INFO  : Context for 'APU' is selected.
18:49:47 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:49:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:47 INFO  : Context for 'APU' is selected.
18:49:47 INFO  : 'stop' command is executed.
18:49:48 INFO  : 'ps7_init' command is executed.
18:49:48 INFO  : 'ps7_post_config' command is executed.
18:49:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:49:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:48 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:48 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:48 INFO  : Memory regions updated for context APU
18:49:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:48 INFO  : 'con' command is executed.
18:49:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:49:48 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:53:45 INFO  : Disconnected from the channel tcfchan#99.
18:53:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:53:46 INFO  : 'fpga -state' command is executed.
18:53:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:53:47 INFO  : 'jtag frequency' command is executed.
18:53:47 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:53:47 INFO  : Context for 'APU' is selected.
18:53:49 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:53:49 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:49 INFO  : Context for 'APU' is selected.
18:53:49 INFO  : 'stop' command is executed.
18:53:49 INFO  : 'ps7_init' command is executed.
18:53:49 INFO  : 'ps7_post_config' command is executed.
18:53:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:53:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:50 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:50 INFO  : Memory regions updated for context APU
18:53:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:50 INFO  : 'con' command is executed.
18:53:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:53:50 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:53:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:53:56 INFO  : FPGA configured successfully with bitstream "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/Zynq_Design_wrapper.bit"
18:53:58 INFO  : Disconnected from the channel tcfchan#100.
18:53:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:53:59 INFO  : 'fpga -state' command is executed.
18:53:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:54:00 INFO  : 'jtag frequency' command is executed.
18:54:00 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:54:00 INFO  : Context for 'APU' is selected.
18:54:02 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:54:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:02 INFO  : Context for 'APU' is selected.
18:54:02 INFO  : 'stop' command is executed.
18:54:03 INFO  : 'ps7_init' command is executed.
18:54:03 INFO  : 'ps7_post_config' command is executed.
18:54:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:54:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:03 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:03 INFO  : Memory regions updated for context APU
18:54:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:03 INFO  : 'con' command is executed.
18:54:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:54:03 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:57:36 INFO  : Disconnected from the channel tcfchan#101.
18:57:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:57:37 INFO  : 'fpga -state' command is executed.
18:57:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:57:37 INFO  : 'jtag frequency' command is executed.
18:57:37 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:57:37 INFO  : Context for 'APU' is selected.
18:57:40 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:57:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:40 INFO  : Context for 'APU' is selected.
18:57:40 INFO  : 'stop' command is executed.
18:57:40 INFO  : 'ps7_init' command is executed.
18:57:40 INFO  : 'ps7_post_config' command is executed.
18:57:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:57:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:41 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:41 INFO  : Memory regions updated for context APU
18:57:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:41 INFO  : 'con' command is executed.
18:57:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:57:41 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:57:54 INFO  : Disconnected from the channel tcfchan#102.
18:57:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:57:55 INFO  : 'fpga -state' command is executed.
18:57:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:57:55 INFO  : 'jtag frequency' command is executed.
18:57:55 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:57:55 INFO  : Context for 'APU' is selected.
18:57:58 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:57:58 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:58 INFO  : Context for 'APU' is selected.
18:57:58 INFO  : 'stop' command is executed.
18:57:58 INFO  : 'ps7_init' command is executed.
18:57:58 INFO  : 'ps7_post_config' command is executed.
18:57:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:57:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:59 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:59 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:59 INFO  : Memory regions updated for context APU
18:57:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:59 INFO  : 'con' command is executed.
18:57:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:57:59 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:58:19 INFO  : Disconnected from the channel tcfchan#103.
18:58:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:58:20 INFO  : 'fpga -state' command is executed.
18:58:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:58:20 INFO  : 'jtag frequency' command is executed.
18:58:20 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:58:20 INFO  : Context for 'APU' is selected.
18:58:23 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:58:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:23 INFO  : Context for 'APU' is selected.
18:58:23 INFO  : 'stop' command is executed.
18:58:24 INFO  : 'ps7_init' command is executed.
18:58:24 INFO  : 'ps7_post_config' command is executed.
18:58:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:58:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:24 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:24 INFO  : Memory regions updated for context APU
18:58:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:24 INFO  : 'con' command is executed.
18:58:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:58:24 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:58:26 INFO  : Disconnected from the channel tcfchan#104.
18:58:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:58:27 INFO  : 'fpga -state' command is executed.
18:58:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:58:28 INFO  : 'jtag frequency' command is executed.
18:58:28 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:58:28 INFO  : Context for 'APU' is selected.
18:58:30 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:58:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:30 INFO  : Context for 'APU' is selected.
18:58:30 INFO  : 'stop' command is executed.
18:58:31 INFO  : 'ps7_init' command is executed.
18:58:31 INFO  : 'ps7_post_config' command is executed.
18:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:31 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:31 INFO  : Memory regions updated for context APU
18:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:31 INFO  : 'con' command is executed.
18:58:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:58:31 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
18:59:52 INFO  : Disconnected from the channel tcfchan#105.
18:59:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
18:59:53 INFO  : 'fpga -state' command is executed.
18:59:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
18:59:53 INFO  : 'jtag frequency' command is executed.
18:59:53 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:59:53 INFO  : Context for 'APU' is selected.
18:59:56 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
18:59:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:56 INFO  : Context for 'APU' is selected.
18:59:56 INFO  : 'stop' command is executed.
18:59:56 INFO  : 'ps7_init' command is executed.
18:59:56 INFO  : 'ps7_post_config' command is executed.
18:59:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:59:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:57 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:57 INFO  : Memory regions updated for context APU
18:59:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:57 INFO  : 'con' command is executed.
18:59:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

18:59:57 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
19:00:09 INFO  : Disconnected from the channel tcfchan#106.
19:00:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
19:00:10 INFO  : 'fpga -state' command is executed.
19:00:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
19:00:10 INFO  : 'jtag frequency' command is executed.
19:00:10 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:00:10 INFO  : Context for 'APU' is selected.
19:00:13 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
19:00:13 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:13 INFO  : Context for 'APU' is selected.
19:00:13 INFO  : 'stop' command is executed.
19:00:14 INFO  : 'ps7_init' command is executed.
19:00:14 INFO  : 'ps7_post_config' command is executed.
19:00:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:00:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:14 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:14 INFO  : Memory regions updated for context APU
19:00:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:14 INFO  : 'con' command is executed.
19:00:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

19:00:14 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
19:00:24 INFO  : Disconnected from the channel tcfchan#107.
19:00:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
19:00:25 INFO  : 'fpga -state' command is executed.
19:00:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
19:00:25 INFO  : 'jtag frequency' command is executed.
19:00:25 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:00:26 INFO  : Context for 'APU' is selected.
19:00:28 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
19:00:28 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:28 INFO  : Context for 'APU' is selected.
19:00:28 INFO  : 'stop' command is executed.
19:00:28 INFO  : 'ps7_init' command is executed.
19:00:28 INFO  : 'ps7_post_config' command is executed.
19:00:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:00:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:29 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:29 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:29 INFO  : Memory regions updated for context APU
19:00:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:29 INFO  : 'con' command is executed.
19:00:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

19:00:29 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
19:04:47 INFO  : Disconnected from the channel tcfchan#108.
19:04:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
19:04:48 INFO  : 'fpga -state' command is executed.
19:04:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
19:04:49 INFO  : 'jtag frequency' command is executed.
19:04:49 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:04:49 INFO  : Context for 'APU' is selected.
19:04:51 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
19:04:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:04:51 INFO  : Context for 'APU' is selected.
19:04:51 INFO  : 'stop' command is executed.
19:04:51 INFO  : 'ps7_init' command is executed.
19:04:52 INFO  : 'ps7_post_config' command is executed.
19:04:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:04:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:52 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:04:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:04:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:04:52 INFO  : Memory regions updated for context APU
19:04:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:52 INFO  : 'con' command is executed.
19:04:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

19:04:52 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
19:04:56 INFO  : Disconnected from the channel tcfchan#109.
19:04:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
19:04:57 INFO  : 'fpga -state' command is executed.
19:04:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
19:04:57 INFO  : 'jtag frequency' command is executed.
19:04:57 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:04:57 INFO  : Context for 'APU' is selected.
19:05:00 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
19:05:00 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:00 INFO  : Context for 'APU' is selected.
19:05:00 INFO  : 'stop' command is executed.
19:05:00 INFO  : 'ps7_init' command is executed.
19:05:00 INFO  : 'ps7_post_config' command is executed.
19:05:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:05:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:01 INFO  : The application 'G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:01 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:01 INFO  : Memory regions updated for context APU
19:05:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:01 INFO  : 'con' command is executed.
19:05:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

19:05:01 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
00:39:58 INFO  : Disconnected from the channel tcfchan#110.
11:12:47 INFO  : Registering command handlers for SDK TCF services
11:12:47 INFO  : Launching XSCT server: xsct.bat -interactive G:\Xilinx\Projects\Desktop\AXI_4_Lite_Slave\AXI_4_Lite_Slave.sdk\temp_xsdb_launch_script.tcl
11:12:51 INFO  : XSCT server has started successfully.
11:12:51 INFO  : Successfully done setting XSCT server connection channel  
11:12:58 INFO  : Successfully done setting SDK workspace  
11:12:58 INFO  : Processing command line option -hwspec G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.sdk/Zynq_Design_wrapper.hdf.
11:12:58 INFO  : Checking for hwspec changes in the project Zynq_Design_wrapper_hw_platform_0.
22:24:36 INFO  : Registering command handlers for SDK TCF services
22:24:36 INFO  : Launching XSCT server: xsct.bat -interactive G:\Xilinx\Projects\Desktop\ZyboBaseProject\ZyboBaseProject.sdk\temp_xsdb_launch_script.tcl
22:24:44 INFO  : XSCT server has started successfully.
22:24:46 INFO  : Successfully done setting XSCT server connection channel  
22:24:46 INFO  : Successfully done setting SDK workspace  
22:24:46 INFO  : Processing command line option -hwspec G:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.sdk/Zynq_Design_wrapper.hdf.
22:28:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A" && level==0} -index 1' command is executed.
22:28:26 INFO  : 'fpga -state' command is executed.
22:28:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82662A' is selected.
22:28:27 INFO  : 'jtag frequency' command is executed.
22:28:27 INFO  : Sourcing of 'G:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:28:27 INFO  : Context for 'APU' is selected.
22:28:27 INFO  : Hardware design information is loaded from 'G:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf'.
22:28:27 INFO  : 'configparams force-mem-access 1' command is executed.
22:28:27 INFO  : Context for 'APU' is selected.
22:28:27 INFO  : 'stop' command is executed.
22:28:27 INFO  : 'ps7_init' command is executed.
22:28:27 INFO  : 'ps7_post_config' command is executed.
22:28:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:28:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:27 INFO  : The application 'G:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:28:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:28:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.sdk/Zynq_Design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
loadhw -hw G:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.sdk/Zynq_Design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
dow G:/Xilinx/Projects/Desktop/ZyboBaseProject/ZyboBaseProject.sdk/AXI_Lite_Slave_Test_Bench_5/Debug/AXI_Lite_Slave_Test_Bench_5.elf
configparams force-mem-access 0
----------------End of Script----------------

22:28:27 INFO  : Memory regions updated for context APU
22:28:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:28 INFO  : 'con' command is executed.
22:28:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A82662A"} -index 0
con
----------------End of Script----------------

22:28:28 INFO  : Launch script is exported to file 'G:\Xilinx\Projects\Desktop\ZyboBaseProject\ZyboBaseProject.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_slave_test_bench_5.elf_on_local.tcl'
22:29:07 INFO  : Disconnected from the channel tcfchan#1.
