
FL_MED_PT_MON_HMX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ba0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000023f8  08009d70  08009d70  0000ad70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c168  0800c168  0001048c  2**0
                  CONTENTS
  4 .ARM          00000008  0800c168  0800c168  0000d168  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c170  0800c170  0001048c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c170  0800c170  0000d170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c174  0800c174  0000d174  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000248c  20000000  0800c178  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002328  2000248c  0800e604  0001048c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200047b4  0800e604  000107b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001048c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001342e  00000000  00000000  000104bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003670  00000000  00000000  000238ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011f8  00000000  00000000  00026f60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000db9  00000000  00000000  00028158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018257  00000000  00000000  00028f11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018c40  00000000  00000000  00041168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000851e0  00000000  00000000  00059da8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000def88  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000058d8  00000000  00000000  000defcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000e48a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000248c 	.word	0x2000248c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009d58 	.word	0x08009d58

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20002490 	.word	0x20002490
 800020c:	08009d58 	.word	0x08009d58

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_uldivmod>:
 8000c08:	b953      	cbnz	r3, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0a:	b94a      	cbnz	r2, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0c:	2900      	cmp	r1, #0
 8000c0e:	bf08      	it	eq
 8000c10:	2800      	cmpeq	r0, #0
 8000c12:	bf1c      	itt	ne
 8000c14:	f04f 31ff 	movne.w	r1, #4294967295
 8000c18:	f04f 30ff 	movne.w	r0, #4294967295
 8000c1c:	f000 b96a 	b.w	8000ef4 <__aeabi_idiv0>
 8000c20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c28:	f000 f806 	bl	8000c38 <__udivmoddi4>
 8000c2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c34:	b004      	add	sp, #16
 8000c36:	4770      	bx	lr

08000c38 <__udivmoddi4>:
 8000c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c3c:	9d08      	ldr	r5, [sp, #32]
 8000c3e:	460c      	mov	r4, r1
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d14e      	bne.n	8000ce2 <__udivmoddi4+0xaa>
 8000c44:	4694      	mov	ip, r2
 8000c46:	458c      	cmp	ip, r1
 8000c48:	4686      	mov	lr, r0
 8000c4a:	fab2 f282 	clz	r2, r2
 8000c4e:	d962      	bls.n	8000d16 <__udivmoddi4+0xde>
 8000c50:	b14a      	cbz	r2, 8000c66 <__udivmoddi4+0x2e>
 8000c52:	f1c2 0320 	rsb	r3, r2, #32
 8000c56:	4091      	lsls	r1, r2
 8000c58:	fa20 f303 	lsr.w	r3, r0, r3
 8000c5c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c60:	4319      	orrs	r1, r3
 8000c62:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c66:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c6a:	fa1f f68c 	uxth.w	r6, ip
 8000c6e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c72:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c76:	fb07 1114 	mls	r1, r7, r4, r1
 8000c7a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c7e:	fb04 f106 	mul.w	r1, r4, r6
 8000c82:	4299      	cmp	r1, r3
 8000c84:	d90a      	bls.n	8000c9c <__udivmoddi4+0x64>
 8000c86:	eb1c 0303 	adds.w	r3, ip, r3
 8000c8a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c8e:	f080 8112 	bcs.w	8000eb6 <__udivmoddi4+0x27e>
 8000c92:	4299      	cmp	r1, r3
 8000c94:	f240 810f 	bls.w	8000eb6 <__udivmoddi4+0x27e>
 8000c98:	3c02      	subs	r4, #2
 8000c9a:	4463      	add	r3, ip
 8000c9c:	1a59      	subs	r1, r3, r1
 8000c9e:	fa1f f38e 	uxth.w	r3, lr
 8000ca2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ca6:	fb07 1110 	mls	r1, r7, r0, r1
 8000caa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cae:	fb00 f606 	mul.w	r6, r0, r6
 8000cb2:	429e      	cmp	r6, r3
 8000cb4:	d90a      	bls.n	8000ccc <__udivmoddi4+0x94>
 8000cb6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cba:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cbe:	f080 80fc 	bcs.w	8000eba <__udivmoddi4+0x282>
 8000cc2:	429e      	cmp	r6, r3
 8000cc4:	f240 80f9 	bls.w	8000eba <__udivmoddi4+0x282>
 8000cc8:	4463      	add	r3, ip
 8000cca:	3802      	subs	r0, #2
 8000ccc:	1b9b      	subs	r3, r3, r6
 8000cce:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	b11d      	cbz	r5, 8000cde <__udivmoddi4+0xa6>
 8000cd6:	40d3      	lsrs	r3, r2
 8000cd8:	2200      	movs	r2, #0
 8000cda:	e9c5 3200 	strd	r3, r2, [r5]
 8000cde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce2:	428b      	cmp	r3, r1
 8000ce4:	d905      	bls.n	8000cf2 <__udivmoddi4+0xba>
 8000ce6:	b10d      	cbz	r5, 8000cec <__udivmoddi4+0xb4>
 8000ce8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cec:	2100      	movs	r1, #0
 8000cee:	4608      	mov	r0, r1
 8000cf0:	e7f5      	b.n	8000cde <__udivmoddi4+0xa6>
 8000cf2:	fab3 f183 	clz	r1, r3
 8000cf6:	2900      	cmp	r1, #0
 8000cf8:	d146      	bne.n	8000d88 <__udivmoddi4+0x150>
 8000cfa:	42a3      	cmp	r3, r4
 8000cfc:	d302      	bcc.n	8000d04 <__udivmoddi4+0xcc>
 8000cfe:	4290      	cmp	r0, r2
 8000d00:	f0c0 80f0 	bcc.w	8000ee4 <__udivmoddi4+0x2ac>
 8000d04:	1a86      	subs	r6, r0, r2
 8000d06:	eb64 0303 	sbc.w	r3, r4, r3
 8000d0a:	2001      	movs	r0, #1
 8000d0c:	2d00      	cmp	r5, #0
 8000d0e:	d0e6      	beq.n	8000cde <__udivmoddi4+0xa6>
 8000d10:	e9c5 6300 	strd	r6, r3, [r5]
 8000d14:	e7e3      	b.n	8000cde <__udivmoddi4+0xa6>
 8000d16:	2a00      	cmp	r2, #0
 8000d18:	f040 8090 	bne.w	8000e3c <__udivmoddi4+0x204>
 8000d1c:	eba1 040c 	sub.w	r4, r1, ip
 8000d20:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d24:	fa1f f78c 	uxth.w	r7, ip
 8000d28:	2101      	movs	r1, #1
 8000d2a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d2e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d32:	fb08 4416 	mls	r4, r8, r6, r4
 8000d36:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d3a:	fb07 f006 	mul.w	r0, r7, r6
 8000d3e:	4298      	cmp	r0, r3
 8000d40:	d908      	bls.n	8000d54 <__udivmoddi4+0x11c>
 8000d42:	eb1c 0303 	adds.w	r3, ip, r3
 8000d46:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d4a:	d202      	bcs.n	8000d52 <__udivmoddi4+0x11a>
 8000d4c:	4298      	cmp	r0, r3
 8000d4e:	f200 80cd 	bhi.w	8000eec <__udivmoddi4+0x2b4>
 8000d52:	4626      	mov	r6, r4
 8000d54:	1a1c      	subs	r4, r3, r0
 8000d56:	fa1f f38e 	uxth.w	r3, lr
 8000d5a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d5e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d62:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d66:	fb00 f707 	mul.w	r7, r0, r7
 8000d6a:	429f      	cmp	r7, r3
 8000d6c:	d908      	bls.n	8000d80 <__udivmoddi4+0x148>
 8000d6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d72:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d76:	d202      	bcs.n	8000d7e <__udivmoddi4+0x146>
 8000d78:	429f      	cmp	r7, r3
 8000d7a:	f200 80b0 	bhi.w	8000ede <__udivmoddi4+0x2a6>
 8000d7e:	4620      	mov	r0, r4
 8000d80:	1bdb      	subs	r3, r3, r7
 8000d82:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d86:	e7a5      	b.n	8000cd4 <__udivmoddi4+0x9c>
 8000d88:	f1c1 0620 	rsb	r6, r1, #32
 8000d8c:	408b      	lsls	r3, r1
 8000d8e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d92:	431f      	orrs	r7, r3
 8000d94:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d98:	fa04 f301 	lsl.w	r3, r4, r1
 8000d9c:	ea43 030c 	orr.w	r3, r3, ip
 8000da0:	40f4      	lsrs	r4, r6
 8000da2:	fa00 f801 	lsl.w	r8, r0, r1
 8000da6:	0c38      	lsrs	r0, r7, #16
 8000da8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dac:	fbb4 fef0 	udiv	lr, r4, r0
 8000db0:	fa1f fc87 	uxth.w	ip, r7
 8000db4:	fb00 441e 	mls	r4, r0, lr, r4
 8000db8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dbc:	fb0e f90c 	mul.w	r9, lr, ip
 8000dc0:	45a1      	cmp	r9, r4
 8000dc2:	fa02 f201 	lsl.w	r2, r2, r1
 8000dc6:	d90a      	bls.n	8000dde <__udivmoddi4+0x1a6>
 8000dc8:	193c      	adds	r4, r7, r4
 8000dca:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dce:	f080 8084 	bcs.w	8000eda <__udivmoddi4+0x2a2>
 8000dd2:	45a1      	cmp	r9, r4
 8000dd4:	f240 8081 	bls.w	8000eda <__udivmoddi4+0x2a2>
 8000dd8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ddc:	443c      	add	r4, r7
 8000dde:	eba4 0409 	sub.w	r4, r4, r9
 8000de2:	fa1f f983 	uxth.w	r9, r3
 8000de6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dea:	fb00 4413 	mls	r4, r0, r3, r4
 8000dee:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000df2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000df6:	45a4      	cmp	ip, r4
 8000df8:	d907      	bls.n	8000e0a <__udivmoddi4+0x1d2>
 8000dfa:	193c      	adds	r4, r7, r4
 8000dfc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e00:	d267      	bcs.n	8000ed2 <__udivmoddi4+0x29a>
 8000e02:	45a4      	cmp	ip, r4
 8000e04:	d965      	bls.n	8000ed2 <__udivmoddi4+0x29a>
 8000e06:	3b02      	subs	r3, #2
 8000e08:	443c      	add	r4, r7
 8000e0a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e0e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e12:	eba4 040c 	sub.w	r4, r4, ip
 8000e16:	429c      	cmp	r4, r3
 8000e18:	46ce      	mov	lr, r9
 8000e1a:	469c      	mov	ip, r3
 8000e1c:	d351      	bcc.n	8000ec2 <__udivmoddi4+0x28a>
 8000e1e:	d04e      	beq.n	8000ebe <__udivmoddi4+0x286>
 8000e20:	b155      	cbz	r5, 8000e38 <__udivmoddi4+0x200>
 8000e22:	ebb8 030e 	subs.w	r3, r8, lr
 8000e26:	eb64 040c 	sbc.w	r4, r4, ip
 8000e2a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e2e:	40cb      	lsrs	r3, r1
 8000e30:	431e      	orrs	r6, r3
 8000e32:	40cc      	lsrs	r4, r1
 8000e34:	e9c5 6400 	strd	r6, r4, [r5]
 8000e38:	2100      	movs	r1, #0
 8000e3a:	e750      	b.n	8000cde <__udivmoddi4+0xa6>
 8000e3c:	f1c2 0320 	rsb	r3, r2, #32
 8000e40:	fa20 f103 	lsr.w	r1, r0, r3
 8000e44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e48:	fa24 f303 	lsr.w	r3, r4, r3
 8000e4c:	4094      	lsls	r4, r2
 8000e4e:	430c      	orrs	r4, r1
 8000e50:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e54:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e58:	fa1f f78c 	uxth.w	r7, ip
 8000e5c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e60:	fb08 3110 	mls	r1, r8, r0, r3
 8000e64:	0c23      	lsrs	r3, r4, #16
 8000e66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e6a:	fb00 f107 	mul.w	r1, r0, r7
 8000e6e:	4299      	cmp	r1, r3
 8000e70:	d908      	bls.n	8000e84 <__udivmoddi4+0x24c>
 8000e72:	eb1c 0303 	adds.w	r3, ip, r3
 8000e76:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e7a:	d22c      	bcs.n	8000ed6 <__udivmoddi4+0x29e>
 8000e7c:	4299      	cmp	r1, r3
 8000e7e:	d92a      	bls.n	8000ed6 <__udivmoddi4+0x29e>
 8000e80:	3802      	subs	r0, #2
 8000e82:	4463      	add	r3, ip
 8000e84:	1a5b      	subs	r3, r3, r1
 8000e86:	b2a4      	uxth	r4, r4
 8000e88:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e8c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e94:	fb01 f307 	mul.w	r3, r1, r7
 8000e98:	42a3      	cmp	r3, r4
 8000e9a:	d908      	bls.n	8000eae <__udivmoddi4+0x276>
 8000e9c:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ea4:	d213      	bcs.n	8000ece <__udivmoddi4+0x296>
 8000ea6:	42a3      	cmp	r3, r4
 8000ea8:	d911      	bls.n	8000ece <__udivmoddi4+0x296>
 8000eaa:	3902      	subs	r1, #2
 8000eac:	4464      	add	r4, ip
 8000eae:	1ae4      	subs	r4, r4, r3
 8000eb0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000eb4:	e739      	b.n	8000d2a <__udivmoddi4+0xf2>
 8000eb6:	4604      	mov	r4, r0
 8000eb8:	e6f0      	b.n	8000c9c <__udivmoddi4+0x64>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e706      	b.n	8000ccc <__udivmoddi4+0x94>
 8000ebe:	45c8      	cmp	r8, r9
 8000ec0:	d2ae      	bcs.n	8000e20 <__udivmoddi4+0x1e8>
 8000ec2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ec6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eca:	3801      	subs	r0, #1
 8000ecc:	e7a8      	b.n	8000e20 <__udivmoddi4+0x1e8>
 8000ece:	4631      	mov	r1, r6
 8000ed0:	e7ed      	b.n	8000eae <__udivmoddi4+0x276>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	e799      	b.n	8000e0a <__udivmoddi4+0x1d2>
 8000ed6:	4630      	mov	r0, r6
 8000ed8:	e7d4      	b.n	8000e84 <__udivmoddi4+0x24c>
 8000eda:	46d6      	mov	lr, sl
 8000edc:	e77f      	b.n	8000dde <__udivmoddi4+0x1a6>
 8000ede:	4463      	add	r3, ip
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	e74d      	b.n	8000d80 <__udivmoddi4+0x148>
 8000ee4:	4606      	mov	r6, r0
 8000ee6:	4623      	mov	r3, r4
 8000ee8:	4608      	mov	r0, r1
 8000eea:	e70f      	b.n	8000d0c <__udivmoddi4+0xd4>
 8000eec:	3e02      	subs	r6, #2
 8000eee:	4463      	add	r3, ip
 8000ef0:	e730      	b.n	8000d54 <__udivmoddi4+0x11c>
 8000ef2:	bf00      	nop

08000ef4 <__aeabi_idiv0>:
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop

08000ef8 <Display_app_init>:
char data[10];

uint8_t tx_buf[256 * 64 / 2];

void Display_app_init(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
	 Display_init();
 8000efc:	f004 ff47 	bl	8005d8e <Display_init>
}
 8000f00:	bf00      	nop
 8000f02:	bd80      	pop	{r7, pc}

08000f04 <Set_Display_buffsize>:

void Set_Display_buffsize(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
	 set_buffer_size(256, 64);
 8000f08:	2140      	movs	r1, #64	@ 0x40
 8000f0a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000f0e:	f005 f80d 	bl	8005f2c <set_buffer_size>
}
 8000f12:	bf00      	nop
 8000f14:	bd80      	pop	{r7, pc}
	...

08000f18 <Display_refresh>:

void Display_refresh(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
	 Set_Display_buffsize();
 8000f1c:	f7ff fff2 	bl	8000f04 <Set_Display_buffsize>
	 fill_buffer(tx_buf, 0);
 8000f20:	2100      	movs	r1, #0
 8000f22:	4808      	ldr	r0, [pc, #32]	@ (8000f44 <Display_refresh+0x2c>)
 8000f24:	f005 f816 	bl	8005f54 <fill_buffer>
	 send_buffer_to_OLED(tx_buf, 0, 0);
 8000f28:	2200      	movs	r2, #0
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	4805      	ldr	r0, [pc, #20]	@ (8000f44 <Display_refresh+0x2c>)
 8000f2e:	f005 f9ed 	bl	800630c <send_buffer_to_OLED>
     HAL_Delay(10);
 8000f32:	200a      	movs	r0, #10
 8000f34:	f000 fee8 	bl	8001d08 <HAL_Delay>
     fill_buffer(tx_buf, 0);
 8000f38:	2100      	movs	r1, #0
 8000f3a:	4802      	ldr	r0, [pc, #8]	@ (8000f44 <Display_refresh+0x2c>)
 8000f3c:	f005 f80a 	bl	8005f54 <fill_buffer>
}
 8000f40:	bf00      	nop
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	20002510 	.word	0x20002510

08000f48 <Display_company_name>:
	send_buffer_to_OLED(tx_buf, 0, 0);
	HAL_Delay(5000);

}
void Display_company_name(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af02      	add	r7, sp, #8
	select_font(&FreeMonoBold12pt7b);
 8000f4e:	4814      	ldr	r0, [pc, #80]	@ (8000fa0 <Display_company_name+0x58>)
 8000f50:	f005 f8ac 	bl	80060ac <select_font>
	draw_bitmap_4bpp(tx_buf, matrix, 0, 0, 32, 43);
 8000f54:	232b      	movs	r3, #43	@ 0x2b
 8000f56:	9301      	str	r3, [sp, #4]
 8000f58:	2320      	movs	r3, #32
 8000f5a:	9300      	str	r3, [sp, #0]
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	2200      	movs	r2, #0
 8000f60:	4910      	ldr	r1, [pc, #64]	@ (8000fa4 <Display_company_name+0x5c>)
 8000f62:	4811      	ldr	r0, [pc, #68]	@ (8000fa8 <Display_company_name+0x60>)
 8000f64:	f005 f97e 	bl	8006264 <draw_bitmap_4bpp>
    draw_text(tx_buf, "HEALOMEX BIO", 32, 20, 15);
 8000f68:	230f      	movs	r3, #15
 8000f6a:	9300      	str	r3, [sp, #0]
 8000f6c:	2314      	movs	r3, #20
 8000f6e:	2220      	movs	r2, #32
 8000f70:	490e      	ldr	r1, [pc, #56]	@ (8000fac <Display_company_name+0x64>)
 8000f72:	480d      	ldr	r0, [pc, #52]	@ (8000fa8 <Display_company_name+0x60>)
 8000f74:	f005 f942 	bl	80061fc <draw_text>
    draw_text(tx_buf, "SCIENCES PVT LTD", 32, 45, 15);
 8000f78:	230f      	movs	r3, #15
 8000f7a:	9300      	str	r3, [sp, #0]
 8000f7c:	232d      	movs	r3, #45	@ 0x2d
 8000f7e:	2220      	movs	r2, #32
 8000f80:	490b      	ldr	r1, [pc, #44]	@ (8000fb0 <Display_company_name+0x68>)
 8000f82:	4809      	ldr	r0, [pc, #36]	@ (8000fa8 <Display_company_name+0x60>)
 8000f84:	f005 f93a 	bl	80061fc <draw_text>
    send_buffer_to_OLED(tx_buf, 0, 0);
 8000f88:	2200      	movs	r2, #0
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	4806      	ldr	r0, [pc, #24]	@ (8000fa8 <Display_company_name+0x60>)
 8000f8e:	f005 f9bd 	bl	800630c <send_buffer_to_OLED>
	HAL_Delay(5000);
 8000f92:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000f96:	f000 feb7 	bl	8001d08 <HAL_Delay>

}
 8000f9a:	bf00      	nop
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	0800a828 	.word	0x0800a828
 8000fa4:	20000000 	.word	0x20000000
 8000fa8:	20002510 	.word	0x20002510
 8000fac:	08009d70 	.word	0x08009d70
 8000fb0:	08009d80 	.word	0x08009d80

08000fb4 <Display_contct_num>:
void Display_contct_num(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af02      	add	r7, sp, #8
	select_font(&FreeMonoBold12pt7b);
 8000fba:	480f      	ldr	r0, [pc, #60]	@ (8000ff8 <Display_contct_num+0x44>)
 8000fbc:	f005 f876 	bl	80060ac <select_font>
    draw_text(tx_buf, "CONTACT :", 10, 20, 15);
 8000fc0:	230f      	movs	r3, #15
 8000fc2:	9300      	str	r3, [sp, #0]
 8000fc4:	2314      	movs	r3, #20
 8000fc6:	220a      	movs	r2, #10
 8000fc8:	490c      	ldr	r1, [pc, #48]	@ (8000ffc <Display_contct_num+0x48>)
 8000fca:	480d      	ldr	r0, [pc, #52]	@ (8001000 <Display_contct_num+0x4c>)
 8000fcc:	f005 f916 	bl	80061fc <draw_text>
	draw_text(tx_buf, "+91 9603966993", 10, 45, 15);
 8000fd0:	230f      	movs	r3, #15
 8000fd2:	9300      	str	r3, [sp, #0]
 8000fd4:	232d      	movs	r3, #45	@ 0x2d
 8000fd6:	220a      	movs	r2, #10
 8000fd8:	490a      	ldr	r1, [pc, #40]	@ (8001004 <Display_contct_num+0x50>)
 8000fda:	4809      	ldr	r0, [pc, #36]	@ (8001000 <Display_contct_num+0x4c>)
 8000fdc:	f005 f90e 	bl	80061fc <draw_text>
	send_buffer_to_OLED(tx_buf, 0, 0);
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	2100      	movs	r1, #0
 8000fe4:	4806      	ldr	r0, [pc, #24]	@ (8001000 <Display_contct_num+0x4c>)
 8000fe6:	f005 f991 	bl	800630c <send_buffer_to_OLED>
    HAL_Delay(2000);
 8000fea:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000fee:	f000 fe8b 	bl	8001d08 <HAL_Delay>
}
 8000ff2:	bf00      	nop
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	0800a828 	.word	0x0800a828
 8000ffc:	08009d94 	.word	0x08009d94
 8001000:	20002510 	.word	0x20002510
 8001004:	08009da0 	.word	0x08009da0

08001008 <Display_Managmnt_sys>:
void Display_Managmnt_sys(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af02      	add	r7, sp, #8
	select_font(&FreeMono9pt7b);
 800100e:	481b      	ldr	r0, [pc, #108]	@ (800107c <Display_Managmnt_sys+0x74>)
 8001010:	f005 f84c 	bl	80060ac <select_font>
	draw_text(tx_buf, "Temperature", 10, 20, 15);
 8001014:	230f      	movs	r3, #15
 8001016:	9300      	str	r3, [sp, #0]
 8001018:	2314      	movs	r3, #20
 800101a:	220a      	movs	r2, #10
 800101c:	4918      	ldr	r1, [pc, #96]	@ (8001080 <Display_Managmnt_sys+0x78>)
 800101e:	4819      	ldr	r0, [pc, #100]	@ (8001084 <Display_Managmnt_sys+0x7c>)
 8001020:	f005 f8ec 	bl	80061fc <draw_text>
	draw_bitmap_4bpp(tx_buf, temp, 200, 0, 64, 64);
 8001024:	2340      	movs	r3, #64	@ 0x40
 8001026:	9301      	str	r3, [sp, #4]
 8001028:	2340      	movs	r3, #64	@ 0x40
 800102a:	9300      	str	r3, [sp, #0]
 800102c:	2300      	movs	r3, #0
 800102e:	22c8      	movs	r2, #200	@ 0xc8
 8001030:	4915      	ldr	r1, [pc, #84]	@ (8001088 <Display_Managmnt_sys+0x80>)
 8001032:	4814      	ldr	r0, [pc, #80]	@ (8001084 <Display_Managmnt_sys+0x7c>)
 8001034:	f005 f916 	bl	8006264 <draw_bitmap_4bpp>
	select_font(&Font5x7FixedMono);
 8001038:	4814      	ldr	r0, [pc, #80]	@ (800108c <Display_Managmnt_sys+0x84>)
 800103a:	f005 f837 	bl	80060ac <select_font>
	draw_text(tx_buf, "HMX-V01", 170, 20, 15);
 800103e:	230f      	movs	r3, #15
 8001040:	9300      	str	r3, [sp, #0]
 8001042:	2314      	movs	r3, #20
 8001044:	22aa      	movs	r2, #170	@ 0xaa
 8001046:	4912      	ldr	r1, [pc, #72]	@ (8001090 <Display_Managmnt_sys+0x88>)
 8001048:	480e      	ldr	r0, [pc, #56]	@ (8001084 <Display_Managmnt_sys+0x7c>)
 800104a:	f005 f8d7 	bl	80061fc <draw_text>
	select_font(&FreeMono9pt7b);
 800104e:	480b      	ldr	r0, [pc, #44]	@ (800107c <Display_Managmnt_sys+0x74>)
 8001050:	f005 f82c 	bl	80060ac <select_font>
	draw_text(tx_buf, "Management System", 10, 45, 15);
 8001054:	230f      	movs	r3, #15
 8001056:	9300      	str	r3, [sp, #0]
 8001058:	232d      	movs	r3, #45	@ 0x2d
 800105a:	220a      	movs	r2, #10
 800105c:	490d      	ldr	r1, [pc, #52]	@ (8001094 <Display_Managmnt_sys+0x8c>)
 800105e:	4809      	ldr	r0, [pc, #36]	@ (8001084 <Display_Managmnt_sys+0x7c>)
 8001060:	f005 f8cc 	bl	80061fc <draw_text>
	send_buffer_to_OLED(tx_buf, 0, 0);
 8001064:	2200      	movs	r2, #0
 8001066:	2100      	movs	r1, #0
 8001068:	4806      	ldr	r0, [pc, #24]	@ (8001084 <Display_Managmnt_sys+0x7c>)
 800106a:	f005 f94f 	bl	800630c <send_buffer_to_OLED>
	HAL_Delay(5000);
 800106e:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001072:	f000 fe49 	bl	8001d08 <HAL_Delay>
}
 8001076:	bf00      	nop
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	0800bdcc 	.word	0x0800bdcc
 8001080:	08009db0 	.word	0x08009db0
 8001084:	20002510 	.word	0x20002510
 8001088:	200006b0 	.word	0x200006b0
 800108c:	0800b778 	.word	0x0800b778
 8001090:	08009dbc 	.word	0x08009dbc
 8001094:	08009dc4 	.word	0x08009dc4

08001098 <Display_curr_temp>:

void Display_curr_temp(void)
{
 8001098:	b5b0      	push	{r4, r5, r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af02      	add	r7, sp, #8
	select_font(&FreeSerifItalic12pt7b);
 800109e:	4832      	ldr	r0, [pc, #200]	@ (8001168 <Display_curr_temp+0xd0>)
 80010a0:	f005 f804 	bl	80060ac <select_font>
	draw_text(tx_buf, "TEMP:", 10, 20, 15);
 80010a4:	230f      	movs	r3, #15
 80010a6:	9300      	str	r3, [sp, #0]
 80010a8:	2314      	movs	r3, #20
 80010aa:	220a      	movs	r2, #10
 80010ac:	492f      	ldr	r1, [pc, #188]	@ (800116c <Display_curr_temp+0xd4>)
 80010ae:	4830      	ldr	r0, [pc, #192]	@ (8001170 <Display_curr_temp+0xd8>)
 80010b0:	f005 f8a4 	bl	80061fc <draw_text>
    sprintf(data,"%.2f%.f C",Temp[0],Temp[1]);
 80010b4:	4b2f      	ldr	r3, [pc, #188]	@ (8001174 <Display_curr_temp+0xdc>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4618      	mov	r0, r3
 80010ba:	f7ff fa75 	bl	80005a8 <__aeabi_f2d>
 80010be:	4604      	mov	r4, r0
 80010c0:	460d      	mov	r5, r1
 80010c2:	4b2c      	ldr	r3, [pc, #176]	@ (8001174 <Display_curr_temp+0xdc>)
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	4618      	mov	r0, r3
 80010c8:	f7ff fa6e 	bl	80005a8 <__aeabi_f2d>
 80010cc:	4602      	mov	r2, r0
 80010ce:	460b      	mov	r3, r1
 80010d0:	e9cd 2300 	strd	r2, r3, [sp]
 80010d4:	4622      	mov	r2, r4
 80010d6:	462b      	mov	r3, r5
 80010d8:	4927      	ldr	r1, [pc, #156]	@ (8001178 <Display_curr_temp+0xe0>)
 80010da:	4828      	ldr	r0, [pc, #160]	@ (800117c <Display_curr_temp+0xe4>)
 80010dc:	f006 fd0e 	bl	8007afc <siprintf>
    draw_text(tx_buf, data, 80, 20, 15);
 80010e0:	230f      	movs	r3, #15
 80010e2:	9300      	str	r3, [sp, #0]
 80010e4:	2314      	movs	r3, #20
 80010e6:	2250      	movs	r2, #80	@ 0x50
 80010e8:	4924      	ldr	r1, [pc, #144]	@ (800117c <Display_curr_temp+0xe4>)
 80010ea:	4821      	ldr	r0, [pc, #132]	@ (8001170 <Display_curr_temp+0xd8>)
 80010ec:	f005 f886 	bl	80061fc <draw_text>
	draw_bitmap_4bpp(tx_buf, fan_off, 180, 0, 32, 32);
 80010f0:	2320      	movs	r3, #32
 80010f2:	9301      	str	r3, [sp, #4]
 80010f4:	2320      	movs	r3, #32
 80010f6:	9300      	str	r3, [sp, #0]
 80010f8:	2300      	movs	r3, #0
 80010fa:	22b4      	movs	r2, #180	@ 0xb4
 80010fc:	4920      	ldr	r1, [pc, #128]	@ (8001180 <Display_curr_temp+0xe8>)
 80010fe:	481c      	ldr	r0, [pc, #112]	@ (8001170 <Display_curr_temp+0xd8>)
 8001100:	f005 f8b0 	bl	8006264 <draw_bitmap_4bpp>
	send_buffer_to_OLED(tx_buf, 0, 0);
 8001104:	2200      	movs	r2, #0
 8001106:	2100      	movs	r1, #0
 8001108:	4819      	ldr	r0, [pc, #100]	@ (8001170 <Display_curr_temp+0xd8>)
 800110a:	f005 f8ff 	bl	800630c <send_buffer_to_OLED>
	HAL_Delay(1000);
 800110e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001112:	f000 fdf9 	bl	8001d08 <HAL_Delay>
	Display_refresh();
 8001116:	f7ff feff 	bl	8000f18 <Display_refresh>
	draw_text(tx_buf, "TEMP:", 10, 20, 15);
 800111a:	230f      	movs	r3, #15
 800111c:	9300      	str	r3, [sp, #0]
 800111e:	2314      	movs	r3, #20
 8001120:	220a      	movs	r2, #10
 8001122:	4912      	ldr	r1, [pc, #72]	@ (800116c <Display_curr_temp+0xd4>)
 8001124:	4812      	ldr	r0, [pc, #72]	@ (8001170 <Display_curr_temp+0xd8>)
 8001126:	f005 f869 	bl	80061fc <draw_text>
	draw_text(tx_buf, data, 80, 20, 15);
 800112a:	230f      	movs	r3, #15
 800112c:	9300      	str	r3, [sp, #0]
 800112e:	2314      	movs	r3, #20
 8001130:	2250      	movs	r2, #80	@ 0x50
 8001132:	4912      	ldr	r1, [pc, #72]	@ (800117c <Display_curr_temp+0xe4>)
 8001134:	480e      	ldr	r0, [pc, #56]	@ (8001170 <Display_curr_temp+0xd8>)
 8001136:	f005 f861 	bl	80061fc <draw_text>
	draw_bitmap_4bpp(tx_buf, fan_on, 180, 0, 32, 32);
 800113a:	2320      	movs	r3, #32
 800113c:	9301      	str	r3, [sp, #4]
 800113e:	2320      	movs	r3, #32
 8001140:	9300      	str	r3, [sp, #0]
 8001142:	2300      	movs	r3, #0
 8001144:	22b4      	movs	r2, #180	@ 0xb4
 8001146:	490f      	ldr	r1, [pc, #60]	@ (8001184 <Display_curr_temp+0xec>)
 8001148:	4809      	ldr	r0, [pc, #36]	@ (8001170 <Display_curr_temp+0xd8>)
 800114a:	f005 f88b 	bl	8006264 <draw_bitmap_4bpp>
	send_buffer_to_OLED(tx_buf, 0, 0);
 800114e:	2200      	movs	r2, #0
 8001150:	2100      	movs	r1, #0
 8001152:	4807      	ldr	r0, [pc, #28]	@ (8001170 <Display_curr_temp+0xd8>)
 8001154:	f005 f8da 	bl	800630c <send_buffer_to_OLED>
	HAL_Delay(1000);
 8001158:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800115c:	f000 fdd4 	bl	8001d08 <HAL_Delay>
}
 8001160:	bf00      	nop
 8001162:	46bd      	mov	sp, r7
 8001164:	bdb0      	pop	{r4, r5, r7, pc}
 8001166:	bf00      	nop
 8001168:	0800b2f0 	.word	0x0800b2f0
 800116c:	08009dd8 	.word	0x08009dd8
 8001170:	20002510 	.word	0x20002510
 8001174:	2000461c 	.word	0x2000461c
 8001178:	08009de0 	.word	0x08009de0
 800117c:	20002504 	.word	0x20002504
 8001180:	200002b0 	.word	0x200002b0
 8001184:	200004b0 	.word	0x200004b0

08001188 <Gpio_Ex_init>:

void Gpio_Ex_init()
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
	Ex_gpio_init();
 800118c:	f005 fa62 	bl	8006654 <Ex_gpio_init>
}
 8001190:	bf00      	nop
 8001192:	bd80      	pop	{r7, pc}

08001194 <Tempset_35>:
	HAL_Delay(5000);

}

void Tempset_35()
{
 8001194:	b580      	push	{r7, lr}
 8001196:	af00      	add	r7, sp, #0
	Set_35T_Button();
 8001198:	f004 fd4c 	bl	8005c34 <Set_35T_Button>
}
 800119c:	bf00      	nop
 800119e:	bd80      	pop	{r7, pc}

080011a0 <RTC_init>:

void RTC_init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0

MX_RTC_Init();
 80011a4:	f004 fcec 	bl	8005b80 <MX_RTC_Init>
}
 80011a8:	bf00      	nop
 80011aa:	bd80      	pop	{r7, pc}

080011ac <Display_RTC_clock>:

void Display_RTC_clock()
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af02      	add	r7, sp, #8
	RTC_interface();
 80011b2:	f004 fcc3 	bl	8005b3c <RTC_interface>
	select_font(&FreeMono9pt7b);
 80011b6:	4816      	ldr	r0, [pc, #88]	@ (8001210 <Display_RTC_clock+0x64>)
 80011b8:	f004 ff78 	bl	80060ac <select_font>
	draw_text(tx_buf, "Device Run Time", 10, 20, 15);
 80011bc:	230f      	movs	r3, #15
 80011be:	9300      	str	r3, [sp, #0]
 80011c0:	2314      	movs	r3, #20
 80011c2:	220a      	movs	r2, #10
 80011c4:	4913      	ldr	r1, [pc, #76]	@ (8001214 <Display_RTC_clock+0x68>)
 80011c6:	4814      	ldr	r0, [pc, #80]	@ (8001218 <Display_RTC_clock+0x6c>)
 80011c8:	f005 f818 	bl	80061fc <draw_text>
	select_font(&Font5x7FixedMono);
 80011cc:	4813      	ldr	r0, [pc, #76]	@ (800121c <Display_RTC_clock+0x70>)
 80011ce:	f004 ff6d 	bl	80060ac <select_font>
    draw_text(tx_buf, "hh : mm", 190, 20, 15);
 80011d2:	230f      	movs	r3, #15
 80011d4:	9300      	str	r3, [sp, #0]
 80011d6:	2314      	movs	r3, #20
 80011d8:	22be      	movs	r2, #190	@ 0xbe
 80011da:	4911      	ldr	r1, [pc, #68]	@ (8001220 <Display_RTC_clock+0x74>)
 80011dc:	480e      	ldr	r0, [pc, #56]	@ (8001218 <Display_RTC_clock+0x6c>)
 80011de:	f005 f80d 	bl	80061fc <draw_text>
    select_font(&FreeSerifItalic12pt7b);
 80011e2:	4810      	ldr	r0, [pc, #64]	@ (8001224 <Display_RTC_clock+0x78>)
 80011e4:	f004 ff62 	bl	80060ac <select_font>
	draw_text(tx_buf, time, 180, 45, 15);
 80011e8:	230f      	movs	r3, #15
 80011ea:	9300      	str	r3, [sp, #0]
 80011ec:	232d      	movs	r3, #45	@ 0x2d
 80011ee:	22b4      	movs	r2, #180	@ 0xb4
 80011f0:	490d      	ldr	r1, [pc, #52]	@ (8001228 <Display_RTC_clock+0x7c>)
 80011f2:	4809      	ldr	r0, [pc, #36]	@ (8001218 <Display_RTC_clock+0x6c>)
 80011f4:	f005 f802 	bl	80061fc <draw_text>
	send_buffer_to_OLED(tx_buf, 0, 0);
 80011f8:	2200      	movs	r2, #0
 80011fa:	2100      	movs	r1, #0
 80011fc:	4806      	ldr	r0, [pc, #24]	@ (8001218 <Display_RTC_clock+0x6c>)
 80011fe:	f005 f885 	bl	800630c <send_buffer_to_OLED>
	HAL_Delay(5000);
 8001202:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001206:	f000 fd7f 	bl	8001d08 <HAL_Delay>


}
 800120a:	bf00      	nop
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}
 8001210:	0800bdcc 	.word	0x0800bdcc
 8001214:	08009dec 	.word	0x08009dec
 8001218:	20002510 	.word	0x20002510
 800121c:	0800b778 	.word	0x0800b778
 8001220:	08009dfc 	.word	0x08009dfc
 8001224:	0800b2f0 	.word	0x0800b2f0
 8001228:	200024f0 	.word	0x200024f0

0800122c <display_clock_gif>:

void display_clock_gif()
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af02      	add	r7, sp, #8
	Display_refresh();
 8001232:	f7ff fe71 	bl	8000f18 <Display_refresh>
	draw_bitmap_4bpp(tx_buf, clock1, 180, 0, 50, 50);
 8001236:	2332      	movs	r3, #50	@ 0x32
 8001238:	9301      	str	r3, [sp, #4]
 800123a:	2332      	movs	r3, #50	@ 0x32
 800123c:	9300      	str	r3, [sp, #0]
 800123e:	2300      	movs	r3, #0
 8001240:	22b4      	movs	r2, #180	@ 0xb4
 8001242:	4949      	ldr	r1, [pc, #292]	@ (8001368 <display_clock_gif+0x13c>)
 8001244:	4849      	ldr	r0, [pc, #292]	@ (800136c <display_clock_gif+0x140>)
 8001246:	f005 f80d 	bl	8006264 <draw_bitmap_4bpp>
	send_buffer_to_OLED(tx_buf, 0, 0);
 800124a:	2200      	movs	r2, #0
 800124c:	2100      	movs	r1, #0
 800124e:	4847      	ldr	r0, [pc, #284]	@ (800136c <display_clock_gif+0x140>)
 8001250:	f005 f85c 	bl	800630c <send_buffer_to_OLED>
	//Display_refresh();
	draw_bitmap_4bpp(tx_buf, clock2, 180, 0, 50, 50);
 8001254:	2332      	movs	r3, #50	@ 0x32
 8001256:	9301      	str	r3, [sp, #4]
 8001258:	2332      	movs	r3, #50	@ 0x32
 800125a:	9300      	str	r3, [sp, #0]
 800125c:	2300      	movs	r3, #0
 800125e:	22b4      	movs	r2, #180	@ 0xb4
 8001260:	4943      	ldr	r1, [pc, #268]	@ (8001370 <display_clock_gif+0x144>)
 8001262:	4842      	ldr	r0, [pc, #264]	@ (800136c <display_clock_gif+0x140>)
 8001264:	f004 fffe 	bl	8006264 <draw_bitmap_4bpp>
	send_buffer_to_OLED(tx_buf, 0, 0);
 8001268:	2200      	movs	r2, #0
 800126a:	2100      	movs	r1, #0
 800126c:	483f      	ldr	r0, [pc, #252]	@ (800136c <display_clock_gif+0x140>)
 800126e:	f005 f84d 	bl	800630c <send_buffer_to_OLED>
	//Display_refresh();
	draw_bitmap_4bpp(tx_buf, clock3, 180, 0, 50, 50);
 8001272:	2332      	movs	r3, #50	@ 0x32
 8001274:	9301      	str	r3, [sp, #4]
 8001276:	2332      	movs	r3, #50	@ 0x32
 8001278:	9300      	str	r3, [sp, #0]
 800127a:	2300      	movs	r3, #0
 800127c:	22b4      	movs	r2, #180	@ 0xb4
 800127e:	493d      	ldr	r1, [pc, #244]	@ (8001374 <display_clock_gif+0x148>)
 8001280:	483a      	ldr	r0, [pc, #232]	@ (800136c <display_clock_gif+0x140>)
 8001282:	f004 ffef 	bl	8006264 <draw_bitmap_4bpp>
	send_buffer_to_OLED(tx_buf, 0, 0);
 8001286:	2200      	movs	r2, #0
 8001288:	2100      	movs	r1, #0
 800128a:	4838      	ldr	r0, [pc, #224]	@ (800136c <display_clock_gif+0x140>)
 800128c:	f005 f83e 	bl	800630c <send_buffer_to_OLED>
	//Display_refresh();
	draw_bitmap_4bpp(tx_buf, clock4, 180, 0, 50, 50);
 8001290:	2332      	movs	r3, #50	@ 0x32
 8001292:	9301      	str	r3, [sp, #4]
 8001294:	2332      	movs	r3, #50	@ 0x32
 8001296:	9300      	str	r3, [sp, #0]
 8001298:	2300      	movs	r3, #0
 800129a:	22b4      	movs	r2, #180	@ 0xb4
 800129c:	4936      	ldr	r1, [pc, #216]	@ (8001378 <display_clock_gif+0x14c>)
 800129e:	4833      	ldr	r0, [pc, #204]	@ (800136c <display_clock_gif+0x140>)
 80012a0:	f004 ffe0 	bl	8006264 <draw_bitmap_4bpp>
	send_buffer_to_OLED(tx_buf, 0, 0);
 80012a4:	2200      	movs	r2, #0
 80012a6:	2100      	movs	r1, #0
 80012a8:	4830      	ldr	r0, [pc, #192]	@ (800136c <display_clock_gif+0x140>)
 80012aa:	f005 f82f 	bl	800630c <send_buffer_to_OLED>
	//Display_refresh();
	draw_bitmap_4bpp(tx_buf, clock5, 180, 0, 50, 50);
 80012ae:	2332      	movs	r3, #50	@ 0x32
 80012b0:	9301      	str	r3, [sp, #4]
 80012b2:	2332      	movs	r3, #50	@ 0x32
 80012b4:	9300      	str	r3, [sp, #0]
 80012b6:	2300      	movs	r3, #0
 80012b8:	22b4      	movs	r2, #180	@ 0xb4
 80012ba:	4930      	ldr	r1, [pc, #192]	@ (800137c <display_clock_gif+0x150>)
 80012bc:	482b      	ldr	r0, [pc, #172]	@ (800136c <display_clock_gif+0x140>)
 80012be:	f004 ffd1 	bl	8006264 <draw_bitmap_4bpp>
	send_buffer_to_OLED(tx_buf, 0, 0);
 80012c2:	2200      	movs	r2, #0
 80012c4:	2100      	movs	r1, #0
 80012c6:	4829      	ldr	r0, [pc, #164]	@ (800136c <display_clock_gif+0x140>)
 80012c8:	f005 f820 	bl	800630c <send_buffer_to_OLED>
	//Display_refresh();
	draw_bitmap_4bpp(tx_buf, clock6, 180, 0, 50, 50);
 80012cc:	2332      	movs	r3, #50	@ 0x32
 80012ce:	9301      	str	r3, [sp, #4]
 80012d0:	2332      	movs	r3, #50	@ 0x32
 80012d2:	9300      	str	r3, [sp, #0]
 80012d4:	2300      	movs	r3, #0
 80012d6:	22b4      	movs	r2, #180	@ 0xb4
 80012d8:	4929      	ldr	r1, [pc, #164]	@ (8001380 <display_clock_gif+0x154>)
 80012da:	4824      	ldr	r0, [pc, #144]	@ (800136c <display_clock_gif+0x140>)
 80012dc:	f004 ffc2 	bl	8006264 <draw_bitmap_4bpp>
	send_buffer_to_OLED(tx_buf, 0, 0);
 80012e0:	2200      	movs	r2, #0
 80012e2:	2100      	movs	r1, #0
 80012e4:	4821      	ldr	r0, [pc, #132]	@ (800136c <display_clock_gif+0x140>)
 80012e6:	f005 f811 	bl	800630c <send_buffer_to_OLED>
	//Display_refresh();
	draw_bitmap_4bpp(tx_buf, clock7, 180, 0, 50, 50);
 80012ea:	2332      	movs	r3, #50	@ 0x32
 80012ec:	9301      	str	r3, [sp, #4]
 80012ee:	2332      	movs	r3, #50	@ 0x32
 80012f0:	9300      	str	r3, [sp, #0]
 80012f2:	2300      	movs	r3, #0
 80012f4:	22b4      	movs	r2, #180	@ 0xb4
 80012f6:	4923      	ldr	r1, [pc, #140]	@ (8001384 <display_clock_gif+0x158>)
 80012f8:	481c      	ldr	r0, [pc, #112]	@ (800136c <display_clock_gif+0x140>)
 80012fa:	f004 ffb3 	bl	8006264 <draw_bitmap_4bpp>
	send_buffer_to_OLED(tx_buf, 0, 0);
 80012fe:	2200      	movs	r2, #0
 8001300:	2100      	movs	r1, #0
 8001302:	481a      	ldr	r0, [pc, #104]	@ (800136c <display_clock_gif+0x140>)
 8001304:	f005 f802 	bl	800630c <send_buffer_to_OLED>
	//Display_refresh();
	draw_bitmap_4bpp(tx_buf, clock8, 180, 0, 50, 50);
 8001308:	2332      	movs	r3, #50	@ 0x32
 800130a:	9301      	str	r3, [sp, #4]
 800130c:	2332      	movs	r3, #50	@ 0x32
 800130e:	9300      	str	r3, [sp, #0]
 8001310:	2300      	movs	r3, #0
 8001312:	22b4      	movs	r2, #180	@ 0xb4
 8001314:	491c      	ldr	r1, [pc, #112]	@ (8001388 <display_clock_gif+0x15c>)
 8001316:	4815      	ldr	r0, [pc, #84]	@ (800136c <display_clock_gif+0x140>)
 8001318:	f004 ffa4 	bl	8006264 <draw_bitmap_4bpp>
	send_buffer_to_OLED(tx_buf, 0, 0);
 800131c:	2200      	movs	r2, #0
 800131e:	2100      	movs	r1, #0
 8001320:	4812      	ldr	r0, [pc, #72]	@ (800136c <display_clock_gif+0x140>)
 8001322:	f004 fff3 	bl	800630c <send_buffer_to_OLED>
	//Display_refresh();
	draw_bitmap_4bpp(tx_buf, clock9, 180, 0, 50, 50);
 8001326:	2332      	movs	r3, #50	@ 0x32
 8001328:	9301      	str	r3, [sp, #4]
 800132a:	2332      	movs	r3, #50	@ 0x32
 800132c:	9300      	str	r3, [sp, #0]
 800132e:	2300      	movs	r3, #0
 8001330:	22b4      	movs	r2, #180	@ 0xb4
 8001332:	4916      	ldr	r1, [pc, #88]	@ (800138c <display_clock_gif+0x160>)
 8001334:	480d      	ldr	r0, [pc, #52]	@ (800136c <display_clock_gif+0x140>)
 8001336:	f004 ff95 	bl	8006264 <draw_bitmap_4bpp>
	send_buffer_to_OLED(tx_buf, 0, 0);
 800133a:	2200      	movs	r2, #0
 800133c:	2100      	movs	r1, #0
 800133e:	480b      	ldr	r0, [pc, #44]	@ (800136c <display_clock_gif+0x140>)
 8001340:	f004 ffe4 	bl	800630c <send_buffer_to_OLED>
	//Display_refresh();
	draw_bitmap_4bpp(tx_buf, clock10, 180, 0, 50, 50);
 8001344:	2332      	movs	r3, #50	@ 0x32
 8001346:	9301      	str	r3, [sp, #4]
 8001348:	2332      	movs	r3, #50	@ 0x32
 800134a:	9300      	str	r3, [sp, #0]
 800134c:	2300      	movs	r3, #0
 800134e:	22b4      	movs	r2, #180	@ 0xb4
 8001350:	490f      	ldr	r1, [pc, #60]	@ (8001390 <display_clock_gif+0x164>)
 8001352:	4806      	ldr	r0, [pc, #24]	@ (800136c <display_clock_gif+0x140>)
 8001354:	f004 ff86 	bl	8006264 <draw_bitmap_4bpp>
	send_buffer_to_OLED(tx_buf, 0, 0);
 8001358:	2200      	movs	r2, #0
 800135a:	2100      	movs	r1, #0
 800135c:	4803      	ldr	r0, [pc, #12]	@ (800136c <display_clock_gif+0x140>)
 800135e:	f004 ffd5 	bl	800630c <send_buffer_to_OLED>
	//Display_refresh();
}
 8001362:	bf00      	nop
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	20000eb0 	.word	0x20000eb0
 800136c:	20002510 	.word	0x20002510
 8001370:	200010b0 	.word	0x200010b0
 8001374:	200012b0 	.word	0x200012b0
 8001378:	200014b0 	.word	0x200014b0
 800137c:	200016b0 	.word	0x200016b0
 8001380:	200018b0 	.word	0x200018b0
 8001384:	20001ab0 	.word	0x20001ab0
 8001388:	20001cb0 	.word	0x20001cb0
 800138c:	20001eb0 	.word	0x20001eb0
 8001390:	200020b0 	.word	0x200020b0

08001394 <MX_USART1_UART_Init>:
/* USER CODE END EV */



void MX_USART1_UART_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001398:	4b11      	ldr	r3, [pc, #68]	@ (80013e0 <MX_USART1_UART_Init+0x4c>)
 800139a:	4a12      	ldr	r2, [pc, #72]	@ (80013e4 <MX_USART1_UART_Init+0x50>)
 800139c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800139e:	4b10      	ldr	r3, [pc, #64]	@ (80013e0 <MX_USART1_UART_Init+0x4c>)
 80013a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80013a6:	4b0e      	ldr	r3, [pc, #56]	@ (80013e0 <MX_USART1_UART_Init+0x4c>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80013ac:	4b0c      	ldr	r3, [pc, #48]	@ (80013e0 <MX_USART1_UART_Init+0x4c>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80013b2:	4b0b      	ldr	r3, [pc, #44]	@ (80013e0 <MX_USART1_UART_Init+0x4c>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80013b8:	4b09      	ldr	r3, [pc, #36]	@ (80013e0 <MX_USART1_UART_Init+0x4c>)
 80013ba:	220c      	movs	r2, #12
 80013bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013be:	4b08      	ldr	r3, [pc, #32]	@ (80013e0 <MX_USART1_UART_Init+0x4c>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80013c4:	4b06      	ldr	r3, [pc, #24]	@ (80013e0 <MX_USART1_UART_Init+0x4c>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 80013ca:	4805      	ldr	r0, [pc, #20]	@ (80013e0 <MX_USART1_UART_Init+0x4c>)
 80013cc:	f003 fc90 	bl	8004cf0 <HAL_HalfDuplex_Init>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80013d6:	f000 f9cb 	bl	8001770 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80013da:	bf00      	nop
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	200024a8 	.word	0x200024a8
 80013e4:	40011000 	.word	0x40011000

080013e8 <USART1_IRQHandler>:
/**
  * @brief This function handles Non maskable interrupt.
  */

void USART1_IRQHandler(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

	 owReadHandler();
 80013ec:	f005 f9fa 	bl	80067e4 <owReadHandler>

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80013f0:	4802      	ldr	r0, [pc, #8]	@ (80013fc <USART1_IRQHandler+0x14>)
 80013f2:	f003 fcd5 	bl	8004da0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80013f6:	bf00      	nop
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	200024a8 	.word	0x200024a8

08001400 <MX_GPIO_Init>:
 */

#include "gpio.h"

void MX_GPIO_Init(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b08a      	sub	sp, #40	@ 0x28
 8001404:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001406:	f107 0314 	add.w	r3, r7, #20
 800140a:	2200      	movs	r2, #0
 800140c:	601a      	str	r2, [r3, #0]
 800140e:	605a      	str	r2, [r3, #4]
 8001410:	609a      	str	r2, [r3, #8]
 8001412:	60da      	str	r2, [r3, #12]
 8001414:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001416:	2300      	movs	r3, #0
 8001418:	613b      	str	r3, [r7, #16]
 800141a:	4b43      	ldr	r3, [pc, #268]	@ (8001528 <MX_GPIO_Init+0x128>)
 800141c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141e:	4a42      	ldr	r2, [pc, #264]	@ (8001528 <MX_GPIO_Init+0x128>)
 8001420:	f043 0304 	orr.w	r3, r3, #4
 8001424:	6313      	str	r3, [r2, #48]	@ 0x30
 8001426:	4b40      	ldr	r3, [pc, #256]	@ (8001528 <MX_GPIO_Init+0x128>)
 8001428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800142a:	f003 0304 	and.w	r3, r3, #4
 800142e:	613b      	str	r3, [r7, #16]
 8001430:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001432:	2300      	movs	r3, #0
 8001434:	60fb      	str	r3, [r7, #12]
 8001436:	4b3c      	ldr	r3, [pc, #240]	@ (8001528 <MX_GPIO_Init+0x128>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143a:	4a3b      	ldr	r2, [pc, #236]	@ (8001528 <MX_GPIO_Init+0x128>)
 800143c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001440:	6313      	str	r3, [r2, #48]	@ 0x30
 8001442:	4b39      	ldr	r3, [pc, #228]	@ (8001528 <MX_GPIO_Init+0x128>)
 8001444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001446:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800144a:	60fb      	str	r3, [r7, #12]
 800144c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800144e:	2300      	movs	r3, #0
 8001450:	60bb      	str	r3, [r7, #8]
 8001452:	4b35      	ldr	r3, [pc, #212]	@ (8001528 <MX_GPIO_Init+0x128>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001456:	4a34      	ldr	r2, [pc, #208]	@ (8001528 <MX_GPIO_Init+0x128>)
 8001458:	f043 0301 	orr.w	r3, r3, #1
 800145c:	6313      	str	r3, [r2, #48]	@ 0x30
 800145e:	4b32      	ldr	r3, [pc, #200]	@ (8001528 <MX_GPIO_Init+0x128>)
 8001460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001462:	f003 0301 	and.w	r3, r3, #1
 8001466:	60bb      	str	r3, [r7, #8]
 8001468:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800146a:	2300      	movs	r3, #0
 800146c:	607b      	str	r3, [r7, #4]
 800146e:	4b2e      	ldr	r3, [pc, #184]	@ (8001528 <MX_GPIO_Init+0x128>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001472:	4a2d      	ldr	r2, [pc, #180]	@ (8001528 <MX_GPIO_Init+0x128>)
 8001474:	f043 0302 	orr.w	r3, r3, #2
 8001478:	6313      	str	r3, [r2, #48]	@ 0x30
 800147a:	4b2b      	ldr	r3, [pc, #172]	@ (8001528 <MX_GPIO_Init+0x128>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800147e:	f003 0302 	and.w	r3, r3, #2
 8001482:	607b      	str	r3, [r7, #4]
 8001484:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8001486:	2200      	movs	r2, #0
 8001488:	2130      	movs	r1, #48	@ 0x30
 800148a:	4828      	ldr	r0, [pc, #160]	@ (800152c <MX_GPIO_Init+0x12c>)
 800148c:	f000 ff90 	bl	80023b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001490:	2200      	movs	r2, #0
 8001492:	2110      	movs	r1, #16
 8001494:	4826      	ldr	r0, [pc, #152]	@ (8001530 <MX_GPIO_Init+0x130>)
 8001496:	f000 ff8b 	bl	80023b0 <HAL_GPIO_WritePin>
//  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
//


  /*Configure GPIO pins : PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800149a:	2330      	movs	r3, #48	@ 0x30
 800149c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800149e:	2301      	movs	r3, #1
 80014a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a2:	2300      	movs	r3, #0
 80014a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a6:	2300      	movs	r3, #0
 80014a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014aa:	f107 0314 	add.w	r3, r7, #20
 80014ae:	4619      	mov	r1, r3
 80014b0:	481e      	ldr	r0, [pc, #120]	@ (800152c <MX_GPIO_Init+0x12c>)
 80014b2:	f000 fdf1 	bl	8002098 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 80014b6:	f24f 0302 	movw	r3, #61442	@ 0xf002
 80014ba:	617b      	str	r3, [r7, #20]
                            |GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014bc:	2300      	movs	r3, #0
 80014be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014c0:	2301      	movs	r3, #1
 80014c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014c4:	f107 0314 	add.w	r3, r7, #20
 80014c8:	4619      	mov	r1, r3
 80014ca:	481a      	ldr	r0, [pc, #104]	@ (8001534 <MX_GPIO_Init+0x134>)
 80014cc:	f000 fde4 	bl	8002098 <HAL_GPIO_Init>

    /*Configure GPIO pin : PA11 */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80014d0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80014d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014d6:	2300      	movs	r3, #0
 80014d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014da:	2301      	movs	r3, #1
 80014dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014de:	f107 0314 	add.w	r3, r7, #20
 80014e2:	4619      	mov	r1, r3
 80014e4:	4812      	ldr	r0, [pc, #72]	@ (8001530 <MX_GPIO_Init+0x130>)
 80014e6:	f000 fdd7 	bl	8002098 <HAL_GPIO_Init>

    /*Configure GPIO pin : PC10 */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80014ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014f0:	2300      	movs	r3, #0
 80014f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014f4:	2301      	movs	r3, #1
 80014f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014f8:	f107 0314 	add.w	r3, r7, #20
 80014fc:	4619      	mov	r1, r3
 80014fe:	480b      	ldr	r0, [pc, #44]	@ (800152c <MX_GPIO_Init+0x12c>)
 8001500:	f000 fdca 	bl	8002098 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001504:	2310      	movs	r3, #16
 8001506:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001508:	2301      	movs	r3, #1
 800150a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800150c:	2301      	movs	r3, #1
 800150e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001510:	2300      	movs	r3, #0
 8001512:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001514:	f107 0314 	add.w	r3, r7, #20
 8001518:	4619      	mov	r1, r3
 800151a:	4805      	ldr	r0, [pc, #20]	@ (8001530 <MX_GPIO_Init+0x130>)
 800151c:	f000 fdbc 	bl	8002098 <HAL_GPIO_Init>

}
 8001520:	bf00      	nop
 8001522:	3728      	adds	r7, #40	@ 0x28
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	40023800 	.word	0x40023800
 800152c:	40020800 	.word	0x40020800
 8001530:	40020000 	.word	0x40020000
 8001534:	40020400 	.word	0x40020400

08001538 <MX_I2C1_Init>:
  * @param None
  * @retval None
  *
  */
void MX_I2C1_Init(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800153c:	4b12      	ldr	r3, [pc, #72]	@ (8001588 <MX_I2C1_Init+0x50>)
 800153e:	4a13      	ldr	r2, [pc, #76]	@ (800158c <MX_I2C1_Init+0x54>)
 8001540:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001542:	4b11      	ldr	r3, [pc, #68]	@ (8001588 <MX_I2C1_Init+0x50>)
 8001544:	4a12      	ldr	r2, [pc, #72]	@ (8001590 <MX_I2C1_Init+0x58>)
 8001546:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001548:	4b0f      	ldr	r3, [pc, #60]	@ (8001588 <MX_I2C1_Init+0x50>)
 800154a:	2200      	movs	r2, #0
 800154c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800154e:	4b0e      	ldr	r3, [pc, #56]	@ (8001588 <MX_I2C1_Init+0x50>)
 8001550:	2200      	movs	r2, #0
 8001552:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001554:	4b0c      	ldr	r3, [pc, #48]	@ (8001588 <MX_I2C1_Init+0x50>)
 8001556:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800155a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800155c:	4b0a      	ldr	r3, [pc, #40]	@ (8001588 <MX_I2C1_Init+0x50>)
 800155e:	2200      	movs	r2, #0
 8001560:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001562:	4b09      	ldr	r3, [pc, #36]	@ (8001588 <MX_I2C1_Init+0x50>)
 8001564:	2200      	movs	r2, #0
 8001566:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001568:	4b07      	ldr	r3, [pc, #28]	@ (8001588 <MX_I2C1_Init+0x50>)
 800156a:	2200      	movs	r2, #0
 800156c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800156e:	4b06      	ldr	r3, [pc, #24]	@ (8001588 <MX_I2C1_Init+0x50>)
 8001570:	2200      	movs	r2, #0
 8001572:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001574:	4804      	ldr	r0, [pc, #16]	@ (8001588 <MX_I2C1_Init+0x50>)
 8001576:	f000 ff35 	bl	80023e4 <HAL_I2C_Init>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001580:	f000 f8f6 	bl	8001770 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001584:	bf00      	nop
 8001586:	bd80      	pop	{r7, pc}
 8001588:	200045b0 	.word	0x200045b0
 800158c:	40005400 	.word	0x40005400
 8001590:	000186a0 	.word	0x000186a0

08001594 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b08a      	sub	sp, #40	@ 0x28
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800159c:	f107 0314 	add.w	r3, r7, #20
 80015a0:	2200      	movs	r2, #0
 80015a2:	601a      	str	r2, [r3, #0]
 80015a4:	605a      	str	r2, [r3, #4]
 80015a6:	609a      	str	r2, [r3, #8]
 80015a8:	60da      	str	r2, [r3, #12]
 80015aa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a19      	ldr	r2, [pc, #100]	@ (8001618 <HAL_I2C_MspInit+0x84>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d12b      	bne.n	800160e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015b6:	2300      	movs	r3, #0
 80015b8:	613b      	str	r3, [r7, #16]
 80015ba:	4b18      	ldr	r3, [pc, #96]	@ (800161c <HAL_I2C_MspInit+0x88>)
 80015bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015be:	4a17      	ldr	r2, [pc, #92]	@ (800161c <HAL_I2C_MspInit+0x88>)
 80015c0:	f043 0302 	orr.w	r3, r3, #2
 80015c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015c6:	4b15      	ldr	r3, [pc, #84]	@ (800161c <HAL_I2C_MspInit+0x88>)
 80015c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ca:	f003 0302 	and.w	r3, r3, #2
 80015ce:	613b      	str	r3, [r7, #16]
 80015d0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80015d2:	23c0      	movs	r3, #192	@ 0xc0
 80015d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015d6:	2312      	movs	r3, #18
 80015d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015da:	2300      	movs	r3, #0
 80015dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015de:	2303      	movs	r3, #3
 80015e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80015e2:	2304      	movs	r3, #4
 80015e4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015e6:	f107 0314 	add.w	r3, r7, #20
 80015ea:	4619      	mov	r1, r3
 80015ec:	480c      	ldr	r0, [pc, #48]	@ (8001620 <HAL_I2C_MspInit+0x8c>)
 80015ee:	f000 fd53 	bl	8002098 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015f2:	2300      	movs	r3, #0
 80015f4:	60fb      	str	r3, [r7, #12]
 80015f6:	4b09      	ldr	r3, [pc, #36]	@ (800161c <HAL_I2C_MspInit+0x88>)
 80015f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015fa:	4a08      	ldr	r2, [pc, #32]	@ (800161c <HAL_I2C_MspInit+0x88>)
 80015fc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001600:	6413      	str	r3, [r2, #64]	@ 0x40
 8001602:	4b06      	ldr	r3, [pc, #24]	@ (800161c <HAL_I2C_MspInit+0x88>)
 8001604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001606:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800160a:	60fb      	str	r3, [r7, #12]
 800160c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800160e:	bf00      	nop
 8001610:	3728      	adds	r7, #40	@ 0x28
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	40005400 	.word	0x40005400
 800161c:	40023800 	.word	0x40023800
 8001620:	40020400 	.word	0x40020400

08001624 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001628:	f000 fafc 	bl	8001c24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800162c:	f000 f834 	bl	8001698 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001630:	f7ff fee6 	bl	8001400 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001634:	f000 f8a2 	bl	800177c <MX_SPI1_Init>
  Display_app_init();
 8001638:	f7ff fc5e 	bl	8000ef8 <Display_app_init>
  MX_USART1_UART_Init();
 800163c:	f7ff feaa 	bl	8001394 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8001640:	f7ff ff7a 	bl	8001538 <MX_I2C1_Init>
  Gpio_Ex_init();
 8001644:	f7ff fda0 	bl	8001188 <Gpio_Ex_init>
  RTC_init();
 8001648:	f7ff fdaa 	bl	80011a0 <RTC_init>


  /* USER CODE BEGIN 2 */
//  Display_refresh();
//  company_logo();
  Display_refresh();
 800164c:	f7ff fc64 	bl	8000f18 <Display_refresh>
  Display_company_name();
 8001650:	f7ff fc7a 	bl	8000f48 <Display_company_name>
  Display_refresh();
 8001654:	f7ff fc60 	bl	8000f18 <Display_refresh>
  Display_Managmnt_sys();
 8001658:	f7ff fcd6 	bl	8001008 <Display_Managmnt_sys>
  Display_refresh();
 800165c:	f7ff fc5c 	bl	8000f18 <Display_refresh>
  Display_contct_num();
 8001660:	f7ff fca8 	bl	8000fb4 <Display_contct_num>
  Display_refresh();
 8001664:	f7ff fc58 	bl	8000f18 <Display_refresh>
  get_ROMid();
 8001668:	f005 fbee 	bl	8006e48 <get_ROMid>



  while (1)
  {
	  Tempset_35();
 800166c:	f7ff fd92 	bl	8001194 <Tempset_35>

	get_Temperature();
 8001670:	f005 fca8 	bl	8006fc4 <get_Temperature>
    HAL_Delay(1000);
 8001674:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001678:	f000 fb46 	bl	8001d08 <HAL_Delay>
    Display_refresh();
 800167c:	f7ff fc4c 	bl	8000f18 <Display_refresh>
    Display_curr_temp();
 8001680:	f7ff fd0a 	bl	8001098 <Display_curr_temp>
    Display_refresh();
 8001684:	f7ff fc48 	bl	8000f18 <Display_refresh>
    Display_RTC_clock();
 8001688:	f7ff fd90 	bl	80011ac <Display_RTC_clock>
    Display_refresh();
 800168c:	f7ff fc44 	bl	8000f18 <Display_refresh>
    display_clock_gif();
 8001690:	f7ff fdcc 	bl	800122c <display_clock_gif>
	  Tempset_35();
 8001694:	bf00      	nop
 8001696:	e7e9      	b.n	800166c <main+0x48>

08001698 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b094      	sub	sp, #80	@ 0x50
 800169c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800169e:	f107 031c 	add.w	r3, r7, #28
 80016a2:	2234      	movs	r2, #52	@ 0x34
 80016a4:	2100      	movs	r1, #0
 80016a6:	4618      	mov	r0, r3
 80016a8:	f006 fa8b 	bl	8007bc2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016ac:	f107 0308 	add.w	r3, r7, #8
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]
 80016b4:	605a      	str	r2, [r3, #4]
 80016b6:	609a      	str	r2, [r3, #8]
 80016b8:	60da      	str	r2, [r3, #12]
 80016ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016bc:	2300      	movs	r3, #0
 80016be:	607b      	str	r3, [r7, #4]
 80016c0:	4b29      	ldr	r3, [pc, #164]	@ (8001768 <SystemClock_Config+0xd0>)
 80016c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016c4:	4a28      	ldr	r2, [pc, #160]	@ (8001768 <SystemClock_Config+0xd0>)
 80016c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80016cc:	4b26      	ldr	r3, [pc, #152]	@ (8001768 <SystemClock_Config+0xd0>)
 80016ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016d4:	607b      	str	r3, [r7, #4]
 80016d6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016d8:	2300      	movs	r3, #0
 80016da:	603b      	str	r3, [r7, #0]
 80016dc:	4b23      	ldr	r3, [pc, #140]	@ (800176c <SystemClock_Config+0xd4>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4a22      	ldr	r2, [pc, #136]	@ (800176c <SystemClock_Config+0xd4>)
 80016e2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80016e6:	6013      	str	r3, [r2, #0]
 80016e8:	4b20      	ldr	r3, [pc, #128]	@ (800176c <SystemClock_Config+0xd4>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80016f0:	603b      	str	r3, [r7, #0]
 80016f2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80016f4:	2309      	movs	r3, #9
 80016f6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016f8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016fc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80016fe:	2301      	movs	r3, #1
 8001700:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001702:	2302      	movs	r3, #2
 8001704:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001706:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800170a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 800170c:	2304      	movs	r3, #4
 800170e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 50;
 8001710:	2332      	movs	r3, #50	@ 0x32
 8001712:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001714:	2302      	movs	r3, #2
 8001716:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001718:	2304      	movs	r3, #4
 800171a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800171c:	2302      	movs	r3, #2
 800171e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001720:	f107 031c 	add.w	r3, r7, #28
 8001724:	4618      	mov	r0, r3
 8001726:	f002 faab 	bl	8003c80 <HAL_RCC_OscConfig>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d001      	beq.n	8001734 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001730:	f000 f81e 	bl	8001770 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001734:	230f      	movs	r3, #15
 8001736:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001738:	2302      	movs	r3, #2
 800173a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800173c:	2300      	movs	r3, #0
 800173e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001740:	2300      	movs	r3, #0
 8001742:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001744:	2300      	movs	r3, #0
 8001746:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001748:	f107 0308 	add.w	r3, r7, #8
 800174c:	2101      	movs	r1, #1
 800174e:	4618      	mov	r0, r3
 8001750:	f001 ff9a 	bl	8003688 <HAL_RCC_ClockConfig>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800175a:	f000 f809 	bl	8001770 <Error_Handler>
  }
}
 800175e:	bf00      	nop
 8001760:	3750      	adds	r7, #80	@ 0x50
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	40023800 	.word	0x40023800
 800176c:	40007000 	.word	0x40007000

08001770 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001774:	b672      	cpsid	i
}
 8001776:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001778:	bf00      	nop
 800177a:	e7fd      	b.n	8001778 <Error_Handler+0x8>

0800177c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
void MX_SPI1_Init(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001780:	4b17      	ldr	r3, [pc, #92]	@ (80017e0 <MX_SPI1_Init+0x64>)
 8001782:	4a18      	ldr	r2, [pc, #96]	@ (80017e4 <MX_SPI1_Init+0x68>)
 8001784:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001786:	4b16      	ldr	r3, [pc, #88]	@ (80017e0 <MX_SPI1_Init+0x64>)
 8001788:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800178c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800178e:	4b14      	ldr	r3, [pc, #80]	@ (80017e0 <MX_SPI1_Init+0x64>)
 8001790:	2200      	movs	r2, #0
 8001792:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001794:	4b12      	ldr	r3, [pc, #72]	@ (80017e0 <MX_SPI1_Init+0x64>)
 8001796:	2200      	movs	r2, #0
 8001798:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800179a:	4b11      	ldr	r3, [pc, #68]	@ (80017e0 <MX_SPI1_Init+0x64>)
 800179c:	2202      	movs	r2, #2
 800179e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80017a0:	4b0f      	ldr	r3, [pc, #60]	@ (80017e0 <MX_SPI1_Init+0x64>)
 80017a2:	2201      	movs	r2, #1
 80017a4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80017a6:	4b0e      	ldr	r3, [pc, #56]	@ (80017e0 <MX_SPI1_Init+0x64>)
 80017a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017ac:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80017ae:	4b0c      	ldr	r3, [pc, #48]	@ (80017e0 <MX_SPI1_Init+0x64>)
 80017b0:	2210      	movs	r2, #16
 80017b2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017b4:	4b0a      	ldr	r3, [pc, #40]	@ (80017e0 <MX_SPI1_Init+0x64>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80017ba:	4b09      	ldr	r3, [pc, #36]	@ (80017e0 <MX_SPI1_Init+0x64>)
 80017bc:	2200      	movs	r2, #0
 80017be:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017c0:	4b07      	ldr	r3, [pc, #28]	@ (80017e0 <MX_SPI1_Init+0x64>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 15;
 80017c6:	4b06      	ldr	r3, [pc, #24]	@ (80017e0 <MX_SPI1_Init+0x64>)
 80017c8:	220f      	movs	r2, #15
 80017ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80017cc:	4804      	ldr	r0, [pc, #16]	@ (80017e0 <MX_SPI1_Init+0x64>)
 80017ce:	f002 ffe7 	bl	80047a0 <HAL_SPI_Init>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80017d8:	f7ff ffca 	bl	8001770 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80017dc:	bf00      	nop
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	20004510 	.word	0x20004510
 80017e4:	40013000 	.word	0x40013000

080017e8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b08a      	sub	sp, #40	@ 0x28
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f0:	f107 0314 	add.w	r3, r7, #20
 80017f4:	2200      	movs	r2, #0
 80017f6:	601a      	str	r2, [r3, #0]
 80017f8:	605a      	str	r2, [r3, #4]
 80017fa:	609a      	str	r2, [r3, #8]
 80017fc:	60da      	str	r2, [r3, #12]
 80017fe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a19      	ldr	r2, [pc, #100]	@ (800186c <HAL_SPI_MspInit+0x84>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d12b      	bne.n	8001862 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800180a:	2300      	movs	r3, #0
 800180c:	613b      	str	r3, [r7, #16]
 800180e:	4b18      	ldr	r3, [pc, #96]	@ (8001870 <HAL_SPI_MspInit+0x88>)
 8001810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001812:	4a17      	ldr	r2, [pc, #92]	@ (8001870 <HAL_SPI_MspInit+0x88>)
 8001814:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001818:	6453      	str	r3, [r2, #68]	@ 0x44
 800181a:	4b15      	ldr	r3, [pc, #84]	@ (8001870 <HAL_SPI_MspInit+0x88>)
 800181c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800181e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001822:	613b      	str	r3, [r7, #16]
 8001824:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001826:	2300      	movs	r3, #0
 8001828:	60fb      	str	r3, [r7, #12]
 800182a:	4b11      	ldr	r3, [pc, #68]	@ (8001870 <HAL_SPI_MspInit+0x88>)
 800182c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800182e:	4a10      	ldr	r2, [pc, #64]	@ (8001870 <HAL_SPI_MspInit+0x88>)
 8001830:	f043 0301 	orr.w	r3, r3, #1
 8001834:	6313      	str	r3, [r2, #48]	@ 0x30
 8001836:	4b0e      	ldr	r3, [pc, #56]	@ (8001870 <HAL_SPI_MspInit+0x88>)
 8001838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183a:	f003 0301 	and.w	r3, r3, #1
 800183e:	60fb      	str	r3, [r7, #12]
 8001840:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001842:	23a0      	movs	r3, #160	@ 0xa0
 8001844:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001846:	2302      	movs	r3, #2
 8001848:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184a:	2300      	movs	r3, #0
 800184c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800184e:	2303      	movs	r3, #3
 8001850:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001852:	2305      	movs	r3, #5
 8001854:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001856:	f107 0314 	add.w	r3, r7, #20
 800185a:	4619      	mov	r1, r3
 800185c:	4805      	ldr	r0, [pc, #20]	@ (8001874 <HAL_SPI_MspInit+0x8c>)
 800185e:	f000 fc1b 	bl	8002098 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001862:	bf00      	nop
 8001864:	3728      	adds	r7, #40	@ 0x28
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	40013000 	.word	0x40013000
 8001870:	40023800 	.word	0x40023800
 8001874:	40020000 	.word	0x40020000

08001878 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800187e:	2300      	movs	r3, #0
 8001880:	607b      	str	r3, [r7, #4]
 8001882:	4b10      	ldr	r3, [pc, #64]	@ (80018c4 <HAL_MspInit+0x4c>)
 8001884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001886:	4a0f      	ldr	r2, [pc, #60]	@ (80018c4 <HAL_MspInit+0x4c>)
 8001888:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800188c:	6453      	str	r3, [r2, #68]	@ 0x44
 800188e:	4b0d      	ldr	r3, [pc, #52]	@ (80018c4 <HAL_MspInit+0x4c>)
 8001890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001892:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001896:	607b      	str	r3, [r7, #4]
 8001898:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800189a:	2300      	movs	r3, #0
 800189c:	603b      	str	r3, [r7, #0]
 800189e:	4b09      	ldr	r3, [pc, #36]	@ (80018c4 <HAL_MspInit+0x4c>)
 80018a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a2:	4a08      	ldr	r2, [pc, #32]	@ (80018c4 <HAL_MspInit+0x4c>)
 80018a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80018aa:	4b06      	ldr	r3, [pc, #24]	@ (80018c4 <HAL_MspInit+0x4c>)
 80018ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018b2:	603b      	str	r3, [r7, #0]
 80018b4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80018b6:	2007      	movs	r0, #7
 80018b8:	f000 fb1a 	bl	8001ef0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018bc:	bf00      	nop
 80018be:	3708      	adds	r7, #8
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	40023800 	.word	0x40023800

080018c8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b088      	sub	sp, #32
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018d0:	f107 0308 	add.w	r3, r7, #8
 80018d4:	2200      	movs	r2, #0
 80018d6:	601a      	str	r2, [r3, #0]
 80018d8:	605a      	str	r2, [r3, #4]
 80018da:	609a      	str	r2, [r3, #8]
 80018dc:	60da      	str	r2, [r3, #12]
 80018de:	611a      	str	r2, [r3, #16]
 80018e0:	615a      	str	r2, [r3, #20]
  if(hrtc->Instance==RTC)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a0c      	ldr	r2, [pc, #48]	@ (8001918 <HAL_RTC_MspInit+0x50>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d111      	bne.n	8001910 <HAL_RTC_MspInit+0x48>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80018ec:	2304      	movs	r3, #4
 80018ee:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80018f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80018f4:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018f6:	f107 0308 	add.w	r3, r7, #8
 80018fa:	4618      	mov	r0, r3
 80018fc:	f002 f8e4 	bl	8003ac8 <HAL_RCCEx_PeriphCLKConfig>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d001      	beq.n	800190a <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001906:	f7ff ff33 	bl	8001770 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800190a:	4b04      	ldr	r3, [pc, #16]	@ (800191c <HAL_RTC_MspInit+0x54>)
 800190c:	2201      	movs	r2, #1
 800190e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001910:	bf00      	nop
 8001912:	3720      	adds	r7, #32
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	40002800 	.word	0x40002800
 800191c:	42470e3c 	.word	0x42470e3c

08001920 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b08a      	sub	sp, #40	@ 0x28
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001928:	f107 0314 	add.w	r3, r7, #20
 800192c:	2200      	movs	r2, #0
 800192e:	601a      	str	r2, [r3, #0]
 8001930:	605a      	str	r2, [r3, #4]
 8001932:	609a      	str	r2, [r3, #8]
 8001934:	60da      	str	r2, [r3, #12]
 8001936:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a1d      	ldr	r2, [pc, #116]	@ (80019b4 <HAL_UART_MspInit+0x94>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d134      	bne.n	80019ac <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001942:	2300      	movs	r3, #0
 8001944:	613b      	str	r3, [r7, #16]
 8001946:	4b1c      	ldr	r3, [pc, #112]	@ (80019b8 <HAL_UART_MspInit+0x98>)
 8001948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800194a:	4a1b      	ldr	r2, [pc, #108]	@ (80019b8 <HAL_UART_MspInit+0x98>)
 800194c:	f043 0310 	orr.w	r3, r3, #16
 8001950:	6453      	str	r3, [r2, #68]	@ 0x44
 8001952:	4b19      	ldr	r3, [pc, #100]	@ (80019b8 <HAL_UART_MspInit+0x98>)
 8001954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001956:	f003 0310 	and.w	r3, r3, #16
 800195a:	613b      	str	r3, [r7, #16]
 800195c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800195e:	2300      	movs	r3, #0
 8001960:	60fb      	str	r3, [r7, #12]
 8001962:	4b15      	ldr	r3, [pc, #84]	@ (80019b8 <HAL_UART_MspInit+0x98>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001966:	4a14      	ldr	r2, [pc, #80]	@ (80019b8 <HAL_UART_MspInit+0x98>)
 8001968:	f043 0301 	orr.w	r3, r3, #1
 800196c:	6313      	str	r3, [r2, #48]	@ 0x30
 800196e:	4b12      	ldr	r3, [pc, #72]	@ (80019b8 <HAL_UART_MspInit+0x98>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001972:	f003 0301 	and.w	r3, r3, #1
 8001976:	60fb      	str	r3, [r7, #12]
 8001978:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800197a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800197e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001980:	2312      	movs	r3, #18
 8001982:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001984:	2300      	movs	r3, #0
 8001986:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001988:	2303      	movs	r3, #3
 800198a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800198c:	2307      	movs	r3, #7
 800198e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001990:	f107 0314 	add.w	r3, r7, #20
 8001994:	4619      	mov	r1, r3
 8001996:	4809      	ldr	r0, [pc, #36]	@ (80019bc <HAL_UART_MspInit+0x9c>)
 8001998:	f000 fb7e 	bl	8002098 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800199c:	2200      	movs	r2, #0
 800199e:	2100      	movs	r1, #0
 80019a0:	2025      	movs	r0, #37	@ 0x25
 80019a2:	f000 fab0 	bl	8001f06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80019a6:	2025      	movs	r0, #37	@ 0x25
 80019a8:	f000 fac9 	bl	8001f3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80019ac:	bf00      	nop
 80019ae:	3728      	adds	r7, #40	@ 0x28
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	40011000 	.word	0x40011000
 80019b8:	40023800 	.word	0x40023800
 80019bc:	40020000 	.word	0x40020000

080019c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019c4:	bf00      	nop
 80019c6:	e7fd      	b.n	80019c4 <NMI_Handler+0x4>

080019c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019cc:	bf00      	nop
 80019ce:	e7fd      	b.n	80019cc <HardFault_Handler+0x4>

080019d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019d4:	bf00      	nop
 80019d6:	e7fd      	b.n	80019d4 <MemManage_Handler+0x4>

080019d8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019dc:	bf00      	nop
 80019de:	e7fd      	b.n	80019dc <BusFault_Handler+0x4>

080019e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019e4:	bf00      	nop
 80019e6:	e7fd      	b.n	80019e4 <UsageFault_Handler+0x4>

080019e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019ec:	bf00      	nop
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr

080019f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019f6:	b480      	push	{r7}
 80019f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019fa:	bf00      	nop
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr

08001a04 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a08:	bf00      	nop
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr

08001a12 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a12:	b580      	push	{r7, lr}
 8001a14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a16:	f000 f957 	bl	8001cc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a1a:	bf00      	nop
 8001a1c:	bd80      	pop	{r7, pc}

08001a1e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a1e:	b480      	push	{r7}
 8001a20:	af00      	add	r7, sp, #0
  return 1;
 8001a22:	2301      	movs	r3, #1
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr

08001a2e <_kill>:

int _kill(int pid, int sig)
{
 8001a2e:	b580      	push	{r7, lr}
 8001a30:	b082      	sub	sp, #8
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	6078      	str	r0, [r7, #4]
 8001a36:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a38:	f006 f916 	bl	8007c68 <__errno>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2216      	movs	r2, #22
 8001a40:	601a      	str	r2, [r3, #0]
  return -1;
 8001a42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	3708      	adds	r7, #8
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}

08001a4e <_exit>:

void _exit (int status)
{
 8001a4e:	b580      	push	{r7, lr}
 8001a50:	b082      	sub	sp, #8
 8001a52:	af00      	add	r7, sp, #0
 8001a54:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a56:	f04f 31ff 	mov.w	r1, #4294967295
 8001a5a:	6878      	ldr	r0, [r7, #4]
 8001a5c:	f7ff ffe7 	bl	8001a2e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a60:	bf00      	nop
 8001a62:	e7fd      	b.n	8001a60 <_exit+0x12>

08001a64 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b086      	sub	sp, #24
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	60f8      	str	r0, [r7, #12]
 8001a6c:	60b9      	str	r1, [r7, #8]
 8001a6e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a70:	2300      	movs	r3, #0
 8001a72:	617b      	str	r3, [r7, #20]
 8001a74:	e00a      	b.n	8001a8c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a76:	f3af 8000 	nop.w
 8001a7a:	4601      	mov	r1, r0
 8001a7c:	68bb      	ldr	r3, [r7, #8]
 8001a7e:	1c5a      	adds	r2, r3, #1
 8001a80:	60ba      	str	r2, [r7, #8]
 8001a82:	b2ca      	uxtb	r2, r1
 8001a84:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	3301      	adds	r3, #1
 8001a8a:	617b      	str	r3, [r7, #20]
 8001a8c:	697a      	ldr	r2, [r7, #20]
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	429a      	cmp	r2, r3
 8001a92:	dbf0      	blt.n	8001a76 <_read+0x12>
  }

  return len;
 8001a94:	687b      	ldr	r3, [r7, #4]
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3718      	adds	r7, #24
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}

08001a9e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a9e:	b580      	push	{r7, lr}
 8001aa0:	b086      	sub	sp, #24
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	60f8      	str	r0, [r7, #12]
 8001aa6:	60b9      	str	r1, [r7, #8]
 8001aa8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aaa:	2300      	movs	r3, #0
 8001aac:	617b      	str	r3, [r7, #20]
 8001aae:	e009      	b.n	8001ac4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ab0:	68bb      	ldr	r3, [r7, #8]
 8001ab2:	1c5a      	adds	r2, r3, #1
 8001ab4:	60ba      	str	r2, [r7, #8]
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001abe:	697b      	ldr	r3, [r7, #20]
 8001ac0:	3301      	adds	r3, #1
 8001ac2:	617b      	str	r3, [r7, #20]
 8001ac4:	697a      	ldr	r2, [r7, #20]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	dbf1      	blt.n	8001ab0 <_write+0x12>
  }
  return len;
 8001acc:	687b      	ldr	r3, [r7, #4]
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	3718      	adds	r7, #24
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}

08001ad6 <_close>:

int _close(int file)
{
 8001ad6:	b480      	push	{r7}
 8001ad8:	b083      	sub	sp, #12
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ade:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	370c      	adds	r7, #12
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr

08001aee <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001aee:	b480      	push	{r7}
 8001af0:	b083      	sub	sp, #12
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	6078      	str	r0, [r7, #4]
 8001af6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001afe:	605a      	str	r2, [r3, #4]
  return 0;
 8001b00:	2300      	movs	r3, #0
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	370c      	adds	r7, #12
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr

08001b0e <_isatty>:

int _isatty(int file)
{
 8001b0e:	b480      	push	{r7}
 8001b10:	b083      	sub	sp, #12
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b16:	2301      	movs	r3, #1
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	370c      	adds	r7, #12
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr

08001b24 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b085      	sub	sp, #20
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	60f8      	str	r0, [r7, #12]
 8001b2c:	60b9      	str	r1, [r7, #8]
 8001b2e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b30:	2300      	movs	r3, #0
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	3714      	adds	r7, #20
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr
	...

08001b40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b086      	sub	sp, #24
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b48:	4a14      	ldr	r2, [pc, #80]	@ (8001b9c <_sbrk+0x5c>)
 8001b4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ba0 <_sbrk+0x60>)
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b54:	4b13      	ldr	r3, [pc, #76]	@ (8001ba4 <_sbrk+0x64>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d102      	bne.n	8001b62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b5c:	4b11      	ldr	r3, [pc, #68]	@ (8001ba4 <_sbrk+0x64>)
 8001b5e:	4a12      	ldr	r2, [pc, #72]	@ (8001ba8 <_sbrk+0x68>)
 8001b60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b62:	4b10      	ldr	r3, [pc, #64]	@ (8001ba4 <_sbrk+0x64>)
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	4413      	add	r3, r2
 8001b6a:	693a      	ldr	r2, [r7, #16]
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d207      	bcs.n	8001b80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b70:	f006 f87a 	bl	8007c68 <__errno>
 8001b74:	4603      	mov	r3, r0
 8001b76:	220c      	movs	r2, #12
 8001b78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b7e:	e009      	b.n	8001b94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b80:	4b08      	ldr	r3, [pc, #32]	@ (8001ba4 <_sbrk+0x64>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b86:	4b07      	ldr	r3, [pc, #28]	@ (8001ba4 <_sbrk+0x64>)
 8001b88:	681a      	ldr	r2, [r3, #0]
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	4413      	add	r3, r2
 8001b8e:	4a05      	ldr	r2, [pc, #20]	@ (8001ba4 <_sbrk+0x64>)
 8001b90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b92:	68fb      	ldr	r3, [r7, #12]
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	3718      	adds	r7, #24
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	20008000 	.word	0x20008000
 8001ba0:	00000400 	.word	0x00000400
 8001ba4:	20004568 	.word	0x20004568
 8001ba8:	200047b8 	.word	0x200047b8

08001bac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bb0:	4b06      	ldr	r3, [pc, #24]	@ (8001bcc <SystemInit+0x20>)
 8001bb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bb6:	4a05      	ldr	r2, [pc, #20]	@ (8001bcc <SystemInit+0x20>)
 8001bb8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bbc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bc0:	bf00      	nop
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr
 8001bca:	bf00      	nop
 8001bcc:	e000ed00 	.word	0xe000ed00

08001bd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8001bd0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c08 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001bd4:	f7ff ffea 	bl	8001bac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bd8:	480c      	ldr	r0, [pc, #48]	@ (8001c0c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001bda:	490d      	ldr	r1, [pc, #52]	@ (8001c10 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001bdc:	4a0d      	ldr	r2, [pc, #52]	@ (8001c14 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001bde:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001be0:	e002      	b.n	8001be8 <LoopCopyDataInit>

08001be2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001be2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001be4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001be6:	3304      	adds	r3, #4

08001be8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001be8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bec:	d3f9      	bcc.n	8001be2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bee:	4a0a      	ldr	r2, [pc, #40]	@ (8001c18 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001bf0:	4c0a      	ldr	r4, [pc, #40]	@ (8001c1c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001bf2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bf4:	e001      	b.n	8001bfa <LoopFillZerobss>

08001bf6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bf6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bf8:	3204      	adds	r2, #4

08001bfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bfc:	d3fb      	bcc.n	8001bf6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bfe:	f006 f839 	bl	8007c74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c02:	f7ff fd0f 	bl	8001624 <main>
  bx  lr    
 8001c06:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001c08:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001c0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c10:	2000248c 	.word	0x2000248c
  ldr r2, =_sidata
 8001c14:	0800c178 	.word	0x0800c178
  ldr r2, =_sbss
 8001c18:	2000248c 	.word	0x2000248c
  ldr r4, =_ebss
 8001c1c:	200047b4 	.word	0x200047b4

08001c20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c20:	e7fe      	b.n	8001c20 <ADC_IRQHandler>
	...

08001c24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c28:	4b0e      	ldr	r3, [pc, #56]	@ (8001c64 <HAL_Init+0x40>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a0d      	ldr	r2, [pc, #52]	@ (8001c64 <HAL_Init+0x40>)
 8001c2e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c32:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c34:	4b0b      	ldr	r3, [pc, #44]	@ (8001c64 <HAL_Init+0x40>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a0a      	ldr	r2, [pc, #40]	@ (8001c64 <HAL_Init+0x40>)
 8001c3a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c3e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c40:	4b08      	ldr	r3, [pc, #32]	@ (8001c64 <HAL_Init+0x40>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a07      	ldr	r2, [pc, #28]	@ (8001c64 <HAL_Init+0x40>)
 8001c46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c4a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c4c:	2003      	movs	r0, #3
 8001c4e:	f000 f94f 	bl	8001ef0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c52:	2000      	movs	r0, #0
 8001c54:	f000 f808 	bl	8001c68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c58:	f7ff fe0e 	bl	8001878 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c5c:	2300      	movs	r3, #0
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	40023c00 	.word	0x40023c00

08001c68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c70:	4b12      	ldr	r3, [pc, #72]	@ (8001cbc <HAL_InitTick+0x54>)
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	4b12      	ldr	r3, [pc, #72]	@ (8001cc0 <HAL_InitTick+0x58>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	4619      	mov	r1, r3
 8001c7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c82:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c86:	4618      	mov	r0, r3
 8001c88:	f000 f967 	bl	8001f5a <HAL_SYSTICK_Config>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d001      	beq.n	8001c96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
 8001c94:	e00e      	b.n	8001cb4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2b0f      	cmp	r3, #15
 8001c9a:	d80a      	bhi.n	8001cb2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	6879      	ldr	r1, [r7, #4]
 8001ca0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ca4:	f000 f92f 	bl	8001f06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ca8:	4a06      	ldr	r2, [pc, #24]	@ (8001cc4 <HAL_InitTick+0x5c>)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	e000      	b.n	8001cb4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	3708      	adds	r7, #8
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	200022b0 	.word	0x200022b0
 8001cc0:	200022b8 	.word	0x200022b8
 8001cc4:	200022b4 	.word	0x200022b4

08001cc8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ccc:	4b06      	ldr	r3, [pc, #24]	@ (8001ce8 <HAL_IncTick+0x20>)
 8001cce:	781b      	ldrb	r3, [r3, #0]
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	4b06      	ldr	r3, [pc, #24]	@ (8001cec <HAL_IncTick+0x24>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4413      	add	r3, r2
 8001cd8:	4a04      	ldr	r2, [pc, #16]	@ (8001cec <HAL_IncTick+0x24>)
 8001cda:	6013      	str	r3, [r2, #0]
}
 8001cdc:	bf00      	nop
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	200022b8 	.word	0x200022b8
 8001cec:	2000456c 	.word	0x2000456c

08001cf0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
  return uwTick;
 8001cf4:	4b03      	ldr	r3, [pc, #12]	@ (8001d04 <HAL_GetTick+0x14>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	2000456c 	.word	0x2000456c

08001d08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b084      	sub	sp, #16
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d10:	f7ff ffee 	bl	8001cf0 <HAL_GetTick>
 8001d14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d20:	d005      	beq.n	8001d2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d22:	4b0a      	ldr	r3, [pc, #40]	@ (8001d4c <HAL_Delay+0x44>)
 8001d24:	781b      	ldrb	r3, [r3, #0]
 8001d26:	461a      	mov	r2, r3
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	4413      	add	r3, r2
 8001d2c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d2e:	bf00      	nop
 8001d30:	f7ff ffde 	bl	8001cf0 <HAL_GetTick>
 8001d34:	4602      	mov	r2, r0
 8001d36:	68bb      	ldr	r3, [r7, #8]
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	68fa      	ldr	r2, [r7, #12]
 8001d3c:	429a      	cmp	r2, r3
 8001d3e:	d8f7      	bhi.n	8001d30 <HAL_Delay+0x28>
  {
  }
}
 8001d40:	bf00      	nop
 8001d42:	bf00      	nop
 8001d44:	3710      	adds	r7, #16
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	200022b8 	.word	0x200022b8

08001d50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b085      	sub	sp, #20
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	f003 0307 	and.w	r3, r3, #7
 8001d5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d60:	4b0c      	ldr	r3, [pc, #48]	@ (8001d94 <__NVIC_SetPriorityGrouping+0x44>)
 8001d62:	68db      	ldr	r3, [r3, #12]
 8001d64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d66:	68ba      	ldr	r2, [r7, #8]
 8001d68:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d78:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d82:	4a04      	ldr	r2, [pc, #16]	@ (8001d94 <__NVIC_SetPriorityGrouping+0x44>)
 8001d84:	68bb      	ldr	r3, [r7, #8]
 8001d86:	60d3      	str	r3, [r2, #12]
}
 8001d88:	bf00      	nop
 8001d8a:	3714      	adds	r7, #20
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr
 8001d94:	e000ed00 	.word	0xe000ed00

08001d98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d9c:	4b04      	ldr	r3, [pc, #16]	@ (8001db0 <__NVIC_GetPriorityGrouping+0x18>)
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	0a1b      	lsrs	r3, r3, #8
 8001da2:	f003 0307 	and.w	r3, r3, #7
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr
 8001db0:	e000ed00 	.word	0xe000ed00

08001db4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	4603      	mov	r3, r0
 8001dbc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	db0b      	blt.n	8001dde <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dc6:	79fb      	ldrb	r3, [r7, #7]
 8001dc8:	f003 021f 	and.w	r2, r3, #31
 8001dcc:	4907      	ldr	r1, [pc, #28]	@ (8001dec <__NVIC_EnableIRQ+0x38>)
 8001dce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dd2:	095b      	lsrs	r3, r3, #5
 8001dd4:	2001      	movs	r0, #1
 8001dd6:	fa00 f202 	lsl.w	r2, r0, r2
 8001dda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001dde:	bf00      	nop
 8001de0:	370c      	adds	r7, #12
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	e000e100 	.word	0xe000e100

08001df0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	4603      	mov	r3, r0
 8001df8:	6039      	str	r1, [r7, #0]
 8001dfa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	db0a      	blt.n	8001e1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	b2da      	uxtb	r2, r3
 8001e08:	490c      	ldr	r1, [pc, #48]	@ (8001e3c <__NVIC_SetPriority+0x4c>)
 8001e0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e0e:	0112      	lsls	r2, r2, #4
 8001e10:	b2d2      	uxtb	r2, r2
 8001e12:	440b      	add	r3, r1
 8001e14:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e18:	e00a      	b.n	8001e30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	b2da      	uxtb	r2, r3
 8001e1e:	4908      	ldr	r1, [pc, #32]	@ (8001e40 <__NVIC_SetPriority+0x50>)
 8001e20:	79fb      	ldrb	r3, [r7, #7]
 8001e22:	f003 030f 	and.w	r3, r3, #15
 8001e26:	3b04      	subs	r3, #4
 8001e28:	0112      	lsls	r2, r2, #4
 8001e2a:	b2d2      	uxtb	r2, r2
 8001e2c:	440b      	add	r3, r1
 8001e2e:	761a      	strb	r2, [r3, #24]
}
 8001e30:	bf00      	nop
 8001e32:	370c      	adds	r7, #12
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr
 8001e3c:	e000e100 	.word	0xe000e100
 8001e40:	e000ed00 	.word	0xe000ed00

08001e44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b089      	sub	sp, #36	@ 0x24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	60b9      	str	r1, [r7, #8]
 8001e4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	f003 0307 	and.w	r3, r3, #7
 8001e56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e58:	69fb      	ldr	r3, [r7, #28]
 8001e5a:	f1c3 0307 	rsb	r3, r3, #7
 8001e5e:	2b04      	cmp	r3, #4
 8001e60:	bf28      	it	cs
 8001e62:	2304      	movcs	r3, #4
 8001e64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	3304      	adds	r3, #4
 8001e6a:	2b06      	cmp	r3, #6
 8001e6c:	d902      	bls.n	8001e74 <NVIC_EncodePriority+0x30>
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	3b03      	subs	r3, #3
 8001e72:	e000      	b.n	8001e76 <NVIC_EncodePriority+0x32>
 8001e74:	2300      	movs	r3, #0
 8001e76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e78:	f04f 32ff 	mov.w	r2, #4294967295
 8001e7c:	69bb      	ldr	r3, [r7, #24]
 8001e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e82:	43da      	mvns	r2, r3
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	401a      	ands	r2, r3
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e8c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	fa01 f303 	lsl.w	r3, r1, r3
 8001e96:	43d9      	mvns	r1, r3
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e9c:	4313      	orrs	r3, r2
         );
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3724      	adds	r7, #36	@ 0x24
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr
	...

08001eac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	3b01      	subs	r3, #1
 8001eb8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ebc:	d301      	bcc.n	8001ec2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e00f      	b.n	8001ee2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ec2:	4a0a      	ldr	r2, [pc, #40]	@ (8001eec <SysTick_Config+0x40>)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	3b01      	subs	r3, #1
 8001ec8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001eca:	210f      	movs	r1, #15
 8001ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ed0:	f7ff ff8e 	bl	8001df0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ed4:	4b05      	ldr	r3, [pc, #20]	@ (8001eec <SysTick_Config+0x40>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eda:	4b04      	ldr	r3, [pc, #16]	@ (8001eec <SysTick_Config+0x40>)
 8001edc:	2207      	movs	r2, #7
 8001ede:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ee0:	2300      	movs	r3, #0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3708      	adds	r7, #8
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	e000e010 	.word	0xe000e010

08001ef0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f7ff ff29 	bl	8001d50 <__NVIC_SetPriorityGrouping>
}
 8001efe:	bf00      	nop
 8001f00:	3708      	adds	r7, #8
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}

08001f06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f06:	b580      	push	{r7, lr}
 8001f08:	b086      	sub	sp, #24
 8001f0a:	af00      	add	r7, sp, #0
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	60b9      	str	r1, [r7, #8]
 8001f10:	607a      	str	r2, [r7, #4]
 8001f12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f14:	2300      	movs	r3, #0
 8001f16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f18:	f7ff ff3e 	bl	8001d98 <__NVIC_GetPriorityGrouping>
 8001f1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f1e:	687a      	ldr	r2, [r7, #4]
 8001f20:	68b9      	ldr	r1, [r7, #8]
 8001f22:	6978      	ldr	r0, [r7, #20]
 8001f24:	f7ff ff8e 	bl	8001e44 <NVIC_EncodePriority>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f2e:	4611      	mov	r1, r2
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7ff ff5d 	bl	8001df0 <__NVIC_SetPriority>
}
 8001f36:	bf00      	nop
 8001f38:	3718      	adds	r7, #24
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}

08001f3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	b082      	sub	sp, #8
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	4603      	mov	r3, r0
 8001f46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f7ff ff31 	bl	8001db4 <__NVIC_EnableIRQ>
}
 8001f52:	bf00      	nop
 8001f54:	3708      	adds	r7, #8
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}

08001f5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f5a:	b580      	push	{r7, lr}
 8001f5c:	b082      	sub	sp, #8
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f62:	6878      	ldr	r0, [r7, #4]
 8001f64:	f7ff ffa2 	bl	8001eac <SysTick_Config>
 8001f68:	4603      	mov	r3, r0
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	3708      	adds	r7, #8
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}

08001f72 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f72:	b580      	push	{r7, lr}
 8001f74:	b084      	sub	sp, #16
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f7e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001f80:	f7ff feb6 	bl	8001cf0 <HAL_GetTick>
 8001f84:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f8c:	b2db      	uxtb	r3, r3
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	d008      	beq.n	8001fa4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2280      	movs	r2, #128	@ 0x80
 8001f96:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	e052      	b.n	800204a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	681a      	ldr	r2, [r3, #0]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f022 0216 	bic.w	r2, r2, #22
 8001fb2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	695a      	ldr	r2, [r3, #20]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001fc2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d103      	bne.n	8001fd4 <HAL_DMA_Abort+0x62>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d007      	beq.n	8001fe4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f022 0208 	bic.w	r2, r2, #8
 8001fe2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f022 0201 	bic.w	r2, r2, #1
 8001ff2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ff4:	e013      	b.n	800201e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001ff6:	f7ff fe7b 	bl	8001cf0 <HAL_GetTick>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	68bb      	ldr	r3, [r7, #8]
 8001ffe:	1ad3      	subs	r3, r2, r3
 8002000:	2b05      	cmp	r3, #5
 8002002:	d90c      	bls.n	800201e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2220      	movs	r2, #32
 8002008:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2203      	movs	r2, #3
 800200e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2200      	movs	r2, #0
 8002016:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800201a:	2303      	movs	r3, #3
 800201c:	e015      	b.n	800204a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f003 0301 	and.w	r3, r3, #1
 8002028:	2b00      	cmp	r3, #0
 800202a:	d1e4      	bne.n	8001ff6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002030:	223f      	movs	r2, #63	@ 0x3f
 8002032:	409a      	lsls	r2, r3
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2201      	movs	r2, #1
 800203c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2200      	movs	r2, #0
 8002044:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002048:	2300      	movs	r3, #0
}
 800204a:	4618      	mov	r0, r3
 800204c:	3710      	adds	r7, #16
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}

08002052 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002052:	b480      	push	{r7}
 8002054:	b083      	sub	sp, #12
 8002056:	af00      	add	r7, sp, #0
 8002058:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002060:	b2db      	uxtb	r3, r3
 8002062:	2b02      	cmp	r3, #2
 8002064:	d004      	beq.n	8002070 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2280      	movs	r2, #128	@ 0x80
 800206a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800206c:	2301      	movs	r3, #1
 800206e:	e00c      	b.n	800208a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2205      	movs	r2, #5
 8002074:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f022 0201 	bic.w	r2, r2, #1
 8002086:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002088:	2300      	movs	r3, #0
}
 800208a:	4618      	mov	r0, r3
 800208c:	370c      	adds	r7, #12
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
	...

08002098 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002098:	b480      	push	{r7}
 800209a:	b089      	sub	sp, #36	@ 0x24
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
 80020a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80020a2:	2300      	movs	r3, #0
 80020a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80020a6:	2300      	movs	r3, #0
 80020a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80020aa:	2300      	movs	r3, #0
 80020ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020ae:	2300      	movs	r3, #0
 80020b0:	61fb      	str	r3, [r7, #28]
 80020b2:	e14d      	b.n	8002350 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80020b4:	2201      	movs	r2, #1
 80020b6:	69fb      	ldr	r3, [r7, #28]
 80020b8:	fa02 f303 	lsl.w	r3, r2, r3
 80020bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	697a      	ldr	r2, [r7, #20]
 80020c4:	4013      	ands	r3, r2
 80020c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80020c8:	693a      	ldr	r2, [r7, #16]
 80020ca:	697b      	ldr	r3, [r7, #20]
 80020cc:	429a      	cmp	r2, r3
 80020ce:	f040 813c 	bne.w	800234a <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	f003 0303 	and.w	r3, r3, #3
 80020da:	2b01      	cmp	r3, #1
 80020dc:	d005      	beq.n	80020ea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020e6:	2b02      	cmp	r3, #2
 80020e8:	d130      	bne.n	800214c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	689b      	ldr	r3, [r3, #8]
 80020ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020f0:	69fb      	ldr	r3, [r7, #28]
 80020f2:	005b      	lsls	r3, r3, #1
 80020f4:	2203      	movs	r2, #3
 80020f6:	fa02 f303 	lsl.w	r3, r2, r3
 80020fa:	43db      	mvns	r3, r3
 80020fc:	69ba      	ldr	r2, [r7, #24]
 80020fe:	4013      	ands	r3, r2
 8002100:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	68da      	ldr	r2, [r3, #12]
 8002106:	69fb      	ldr	r3, [r7, #28]
 8002108:	005b      	lsls	r3, r3, #1
 800210a:	fa02 f303 	lsl.w	r3, r2, r3
 800210e:	69ba      	ldr	r2, [r7, #24]
 8002110:	4313      	orrs	r3, r2
 8002112:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	69ba      	ldr	r2, [r7, #24]
 8002118:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002120:	2201      	movs	r2, #1
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	fa02 f303 	lsl.w	r3, r2, r3
 8002128:	43db      	mvns	r3, r3
 800212a:	69ba      	ldr	r2, [r7, #24]
 800212c:	4013      	ands	r3, r2
 800212e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	091b      	lsrs	r3, r3, #4
 8002136:	f003 0201 	and.w	r2, r3, #1
 800213a:	69fb      	ldr	r3, [r7, #28]
 800213c:	fa02 f303 	lsl.w	r3, r2, r3
 8002140:	69ba      	ldr	r2, [r7, #24]
 8002142:	4313      	orrs	r3, r2
 8002144:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	69ba      	ldr	r2, [r7, #24]
 800214a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	f003 0303 	and.w	r3, r3, #3
 8002154:	2b03      	cmp	r3, #3
 8002156:	d017      	beq.n	8002188 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	68db      	ldr	r3, [r3, #12]
 800215c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	005b      	lsls	r3, r3, #1
 8002162:	2203      	movs	r2, #3
 8002164:	fa02 f303 	lsl.w	r3, r2, r3
 8002168:	43db      	mvns	r3, r3
 800216a:	69ba      	ldr	r2, [r7, #24]
 800216c:	4013      	ands	r3, r2
 800216e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	689a      	ldr	r2, [r3, #8]
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	005b      	lsls	r3, r3, #1
 8002178:	fa02 f303 	lsl.w	r3, r2, r3
 800217c:	69ba      	ldr	r2, [r7, #24]
 800217e:	4313      	orrs	r3, r2
 8002180:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	69ba      	ldr	r2, [r7, #24]
 8002186:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	f003 0303 	and.w	r3, r3, #3
 8002190:	2b02      	cmp	r3, #2
 8002192:	d123      	bne.n	80021dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002194:	69fb      	ldr	r3, [r7, #28]
 8002196:	08da      	lsrs	r2, r3, #3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	3208      	adds	r2, #8
 800219c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80021a2:	69fb      	ldr	r3, [r7, #28]
 80021a4:	f003 0307 	and.w	r3, r3, #7
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	220f      	movs	r2, #15
 80021ac:	fa02 f303 	lsl.w	r3, r2, r3
 80021b0:	43db      	mvns	r3, r3
 80021b2:	69ba      	ldr	r2, [r7, #24]
 80021b4:	4013      	ands	r3, r2
 80021b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	691a      	ldr	r2, [r3, #16]
 80021bc:	69fb      	ldr	r3, [r7, #28]
 80021be:	f003 0307 	and.w	r3, r3, #7
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	fa02 f303 	lsl.w	r3, r2, r3
 80021c8:	69ba      	ldr	r2, [r7, #24]
 80021ca:	4313      	orrs	r3, r2
 80021cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80021ce:	69fb      	ldr	r3, [r7, #28]
 80021d0:	08da      	lsrs	r2, r3, #3
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	3208      	adds	r2, #8
 80021d6:	69b9      	ldr	r1, [r7, #24]
 80021d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80021e2:	69fb      	ldr	r3, [r7, #28]
 80021e4:	005b      	lsls	r3, r3, #1
 80021e6:	2203      	movs	r2, #3
 80021e8:	fa02 f303 	lsl.w	r3, r2, r3
 80021ec:	43db      	mvns	r3, r3
 80021ee:	69ba      	ldr	r2, [r7, #24]
 80021f0:	4013      	ands	r3, r2
 80021f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	f003 0203 	and.w	r2, r3, #3
 80021fc:	69fb      	ldr	r3, [r7, #28]
 80021fe:	005b      	lsls	r3, r3, #1
 8002200:	fa02 f303 	lsl.w	r3, r2, r3
 8002204:	69ba      	ldr	r2, [r7, #24]
 8002206:	4313      	orrs	r3, r2
 8002208:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	69ba      	ldr	r2, [r7, #24]
 800220e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002218:	2b00      	cmp	r3, #0
 800221a:	f000 8096 	beq.w	800234a <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800221e:	2300      	movs	r3, #0
 8002220:	60fb      	str	r3, [r7, #12]
 8002222:	4b51      	ldr	r3, [pc, #324]	@ (8002368 <HAL_GPIO_Init+0x2d0>)
 8002224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002226:	4a50      	ldr	r2, [pc, #320]	@ (8002368 <HAL_GPIO_Init+0x2d0>)
 8002228:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800222c:	6453      	str	r3, [r2, #68]	@ 0x44
 800222e:	4b4e      	ldr	r3, [pc, #312]	@ (8002368 <HAL_GPIO_Init+0x2d0>)
 8002230:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002232:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002236:	60fb      	str	r3, [r7, #12]
 8002238:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800223a:	4a4c      	ldr	r2, [pc, #304]	@ (800236c <HAL_GPIO_Init+0x2d4>)
 800223c:	69fb      	ldr	r3, [r7, #28]
 800223e:	089b      	lsrs	r3, r3, #2
 8002240:	3302      	adds	r3, #2
 8002242:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002246:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002248:	69fb      	ldr	r3, [r7, #28]
 800224a:	f003 0303 	and.w	r3, r3, #3
 800224e:	009b      	lsls	r3, r3, #2
 8002250:	220f      	movs	r2, #15
 8002252:	fa02 f303 	lsl.w	r3, r2, r3
 8002256:	43db      	mvns	r3, r3
 8002258:	69ba      	ldr	r2, [r7, #24]
 800225a:	4013      	ands	r3, r2
 800225c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	4a43      	ldr	r2, [pc, #268]	@ (8002370 <HAL_GPIO_Init+0x2d8>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d00d      	beq.n	8002282 <HAL_GPIO_Init+0x1ea>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4a42      	ldr	r2, [pc, #264]	@ (8002374 <HAL_GPIO_Init+0x2dc>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d007      	beq.n	800227e <HAL_GPIO_Init+0x1e6>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	4a41      	ldr	r2, [pc, #260]	@ (8002378 <HAL_GPIO_Init+0x2e0>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d101      	bne.n	800227a <HAL_GPIO_Init+0x1e2>
 8002276:	2302      	movs	r3, #2
 8002278:	e004      	b.n	8002284 <HAL_GPIO_Init+0x1ec>
 800227a:	2307      	movs	r3, #7
 800227c:	e002      	b.n	8002284 <HAL_GPIO_Init+0x1ec>
 800227e:	2301      	movs	r3, #1
 8002280:	e000      	b.n	8002284 <HAL_GPIO_Init+0x1ec>
 8002282:	2300      	movs	r3, #0
 8002284:	69fa      	ldr	r2, [r7, #28]
 8002286:	f002 0203 	and.w	r2, r2, #3
 800228a:	0092      	lsls	r2, r2, #2
 800228c:	4093      	lsls	r3, r2
 800228e:	69ba      	ldr	r2, [r7, #24]
 8002290:	4313      	orrs	r3, r2
 8002292:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002294:	4935      	ldr	r1, [pc, #212]	@ (800236c <HAL_GPIO_Init+0x2d4>)
 8002296:	69fb      	ldr	r3, [r7, #28]
 8002298:	089b      	lsrs	r3, r3, #2
 800229a:	3302      	adds	r3, #2
 800229c:	69ba      	ldr	r2, [r7, #24]
 800229e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022a2:	4b36      	ldr	r3, [pc, #216]	@ (800237c <HAL_GPIO_Init+0x2e4>)
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	43db      	mvns	r3, r3
 80022ac:	69ba      	ldr	r2, [r7, #24]
 80022ae:	4013      	ands	r3, r2
 80022b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d003      	beq.n	80022c6 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 80022be:	69ba      	ldr	r2, [r7, #24]
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022c6:	4a2d      	ldr	r2, [pc, #180]	@ (800237c <HAL_GPIO_Init+0x2e4>)
 80022c8:	69bb      	ldr	r3, [r7, #24]
 80022ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022cc:	4b2b      	ldr	r3, [pc, #172]	@ (800237c <HAL_GPIO_Init+0x2e4>)
 80022ce:	68db      	ldr	r3, [r3, #12]
 80022d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	43db      	mvns	r3, r3
 80022d6:	69ba      	ldr	r2, [r7, #24]
 80022d8:	4013      	ands	r3, r2
 80022da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d003      	beq.n	80022f0 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 80022e8:	69ba      	ldr	r2, [r7, #24]
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022f0:	4a22      	ldr	r2, [pc, #136]	@ (800237c <HAL_GPIO_Init+0x2e4>)
 80022f2:	69bb      	ldr	r3, [r7, #24]
 80022f4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80022f6:	4b21      	ldr	r3, [pc, #132]	@ (800237c <HAL_GPIO_Init+0x2e4>)
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022fc:	693b      	ldr	r3, [r7, #16]
 80022fe:	43db      	mvns	r3, r3
 8002300:	69ba      	ldr	r2, [r7, #24]
 8002302:	4013      	ands	r3, r2
 8002304:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800230e:	2b00      	cmp	r3, #0
 8002310:	d003      	beq.n	800231a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002312:	69ba      	ldr	r2, [r7, #24]
 8002314:	693b      	ldr	r3, [r7, #16]
 8002316:	4313      	orrs	r3, r2
 8002318:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800231a:	4a18      	ldr	r2, [pc, #96]	@ (800237c <HAL_GPIO_Init+0x2e4>)
 800231c:	69bb      	ldr	r3, [r7, #24]
 800231e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002320:	4b16      	ldr	r3, [pc, #88]	@ (800237c <HAL_GPIO_Init+0x2e4>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002326:	693b      	ldr	r3, [r7, #16]
 8002328:	43db      	mvns	r3, r3
 800232a:	69ba      	ldr	r2, [r7, #24]
 800232c:	4013      	ands	r3, r2
 800232e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002338:	2b00      	cmp	r3, #0
 800233a:	d003      	beq.n	8002344 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800233c:	69ba      	ldr	r2, [r7, #24]
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	4313      	orrs	r3, r2
 8002342:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002344:	4a0d      	ldr	r2, [pc, #52]	@ (800237c <HAL_GPIO_Init+0x2e4>)
 8002346:	69bb      	ldr	r3, [r7, #24]
 8002348:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800234a:	69fb      	ldr	r3, [r7, #28]
 800234c:	3301      	adds	r3, #1
 800234e:	61fb      	str	r3, [r7, #28]
 8002350:	69fb      	ldr	r3, [r7, #28]
 8002352:	2b0f      	cmp	r3, #15
 8002354:	f67f aeae 	bls.w	80020b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002358:	bf00      	nop
 800235a:	bf00      	nop
 800235c:	3724      	adds	r7, #36	@ 0x24
 800235e:	46bd      	mov	sp, r7
 8002360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002364:	4770      	bx	lr
 8002366:	bf00      	nop
 8002368:	40023800 	.word	0x40023800
 800236c:	40013800 	.word	0x40013800
 8002370:	40020000 	.word	0x40020000
 8002374:	40020400 	.word	0x40020400
 8002378:	40020800 	.word	0x40020800
 800237c:	40013c00 	.word	0x40013c00

08002380 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002380:	b480      	push	{r7}
 8002382:	b085      	sub	sp, #20
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
 8002388:	460b      	mov	r3, r1
 800238a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	691a      	ldr	r2, [r3, #16]
 8002390:	887b      	ldrh	r3, [r7, #2]
 8002392:	4013      	ands	r3, r2
 8002394:	2b00      	cmp	r3, #0
 8002396:	d002      	beq.n	800239e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002398:	2301      	movs	r3, #1
 800239a:	73fb      	strb	r3, [r7, #15]
 800239c:	e001      	b.n	80023a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800239e:	2300      	movs	r3, #0
 80023a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80023a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	3714      	adds	r7, #20
 80023a8:	46bd      	mov	sp, r7
 80023aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ae:	4770      	bx	lr

080023b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
 80023b8:	460b      	mov	r3, r1
 80023ba:	807b      	strh	r3, [r7, #2]
 80023bc:	4613      	mov	r3, r2
 80023be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80023c0:	787b      	ldrb	r3, [r7, #1]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d003      	beq.n	80023ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023c6:	887a      	ldrh	r2, [r7, #2]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80023cc:	e003      	b.n	80023d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80023ce:	887b      	ldrh	r3, [r7, #2]
 80023d0:	041a      	lsls	r2, r3, #16
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	619a      	str	r2, [r3, #24]
}
 80023d6:	bf00      	nop
 80023d8:	370c      	adds	r7, #12
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr
	...

080023e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b084      	sub	sp, #16
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d101      	bne.n	80023f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e12b      	b.n	800264e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d106      	bne.n	8002410 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2200      	movs	r2, #0
 8002406:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	f7ff f8c2 	bl	8001594 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2224      	movs	r2, #36	@ 0x24
 8002414:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f022 0201 	bic.w	r2, r2, #1
 8002426:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002436:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002446:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002448:	f001 fb16 	bl	8003a78 <HAL_RCC_GetPCLK1Freq>
 800244c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	4a81      	ldr	r2, [pc, #516]	@ (8002658 <HAL_I2C_Init+0x274>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d807      	bhi.n	8002468 <HAL_I2C_Init+0x84>
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	4a80      	ldr	r2, [pc, #512]	@ (800265c <HAL_I2C_Init+0x278>)
 800245c:	4293      	cmp	r3, r2
 800245e:	bf94      	ite	ls
 8002460:	2301      	movls	r3, #1
 8002462:	2300      	movhi	r3, #0
 8002464:	b2db      	uxtb	r3, r3
 8002466:	e006      	b.n	8002476 <HAL_I2C_Init+0x92>
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	4a7d      	ldr	r2, [pc, #500]	@ (8002660 <HAL_I2C_Init+0x27c>)
 800246c:	4293      	cmp	r3, r2
 800246e:	bf94      	ite	ls
 8002470:	2301      	movls	r3, #1
 8002472:	2300      	movhi	r3, #0
 8002474:	b2db      	uxtb	r3, r3
 8002476:	2b00      	cmp	r3, #0
 8002478:	d001      	beq.n	800247e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	e0e7      	b.n	800264e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	4a78      	ldr	r2, [pc, #480]	@ (8002664 <HAL_I2C_Init+0x280>)
 8002482:	fba2 2303 	umull	r2, r3, r2, r3
 8002486:	0c9b      	lsrs	r3, r3, #18
 8002488:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	68ba      	ldr	r2, [r7, #8]
 800249a:	430a      	orrs	r2, r1
 800249c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	6a1b      	ldr	r3, [r3, #32]
 80024a4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	4a6a      	ldr	r2, [pc, #424]	@ (8002658 <HAL_I2C_Init+0x274>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d802      	bhi.n	80024b8 <HAL_I2C_Init+0xd4>
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	3301      	adds	r3, #1
 80024b6:	e009      	b.n	80024cc <HAL_I2C_Init+0xe8>
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80024be:	fb02 f303 	mul.w	r3, r2, r3
 80024c2:	4a69      	ldr	r2, [pc, #420]	@ (8002668 <HAL_I2C_Init+0x284>)
 80024c4:	fba2 2303 	umull	r2, r3, r2, r3
 80024c8:	099b      	lsrs	r3, r3, #6
 80024ca:	3301      	adds	r3, #1
 80024cc:	687a      	ldr	r2, [r7, #4]
 80024ce:	6812      	ldr	r2, [r2, #0]
 80024d0:	430b      	orrs	r3, r1
 80024d2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	69db      	ldr	r3, [r3, #28]
 80024da:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80024de:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	495c      	ldr	r1, [pc, #368]	@ (8002658 <HAL_I2C_Init+0x274>)
 80024e8:	428b      	cmp	r3, r1
 80024ea:	d819      	bhi.n	8002520 <HAL_I2C_Init+0x13c>
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	1e59      	subs	r1, r3, #1
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	005b      	lsls	r3, r3, #1
 80024f6:	fbb1 f3f3 	udiv	r3, r1, r3
 80024fa:	1c59      	adds	r1, r3, #1
 80024fc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002500:	400b      	ands	r3, r1
 8002502:	2b00      	cmp	r3, #0
 8002504:	d00a      	beq.n	800251c <HAL_I2C_Init+0x138>
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	1e59      	subs	r1, r3, #1
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	005b      	lsls	r3, r3, #1
 8002510:	fbb1 f3f3 	udiv	r3, r1, r3
 8002514:	3301      	adds	r3, #1
 8002516:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800251a:	e051      	b.n	80025c0 <HAL_I2C_Init+0x1dc>
 800251c:	2304      	movs	r3, #4
 800251e:	e04f      	b.n	80025c0 <HAL_I2C_Init+0x1dc>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d111      	bne.n	800254c <HAL_I2C_Init+0x168>
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	1e58      	subs	r0, r3, #1
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6859      	ldr	r1, [r3, #4]
 8002530:	460b      	mov	r3, r1
 8002532:	005b      	lsls	r3, r3, #1
 8002534:	440b      	add	r3, r1
 8002536:	fbb0 f3f3 	udiv	r3, r0, r3
 800253a:	3301      	adds	r3, #1
 800253c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002540:	2b00      	cmp	r3, #0
 8002542:	bf0c      	ite	eq
 8002544:	2301      	moveq	r3, #1
 8002546:	2300      	movne	r3, #0
 8002548:	b2db      	uxtb	r3, r3
 800254a:	e012      	b.n	8002572 <HAL_I2C_Init+0x18e>
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	1e58      	subs	r0, r3, #1
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6859      	ldr	r1, [r3, #4]
 8002554:	460b      	mov	r3, r1
 8002556:	009b      	lsls	r3, r3, #2
 8002558:	440b      	add	r3, r1
 800255a:	0099      	lsls	r1, r3, #2
 800255c:	440b      	add	r3, r1
 800255e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002562:	3301      	adds	r3, #1
 8002564:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002568:	2b00      	cmp	r3, #0
 800256a:	bf0c      	ite	eq
 800256c:	2301      	moveq	r3, #1
 800256e:	2300      	movne	r3, #0
 8002570:	b2db      	uxtb	r3, r3
 8002572:	2b00      	cmp	r3, #0
 8002574:	d001      	beq.n	800257a <HAL_I2C_Init+0x196>
 8002576:	2301      	movs	r3, #1
 8002578:	e022      	b.n	80025c0 <HAL_I2C_Init+0x1dc>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	689b      	ldr	r3, [r3, #8]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d10e      	bne.n	80025a0 <HAL_I2C_Init+0x1bc>
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	1e58      	subs	r0, r3, #1
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6859      	ldr	r1, [r3, #4]
 800258a:	460b      	mov	r3, r1
 800258c:	005b      	lsls	r3, r3, #1
 800258e:	440b      	add	r3, r1
 8002590:	fbb0 f3f3 	udiv	r3, r0, r3
 8002594:	3301      	adds	r3, #1
 8002596:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800259a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800259e:	e00f      	b.n	80025c0 <HAL_I2C_Init+0x1dc>
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	1e58      	subs	r0, r3, #1
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6859      	ldr	r1, [r3, #4]
 80025a8:	460b      	mov	r3, r1
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	440b      	add	r3, r1
 80025ae:	0099      	lsls	r1, r3, #2
 80025b0:	440b      	add	r3, r1
 80025b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80025b6:	3301      	adds	r3, #1
 80025b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025bc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80025c0:	6879      	ldr	r1, [r7, #4]
 80025c2:	6809      	ldr	r1, [r1, #0]
 80025c4:	4313      	orrs	r3, r2
 80025c6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	69da      	ldr	r2, [r3, #28]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6a1b      	ldr	r3, [r3, #32]
 80025da:	431a      	orrs	r2, r3
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	430a      	orrs	r2, r1
 80025e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80025ee:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80025f2:	687a      	ldr	r2, [r7, #4]
 80025f4:	6911      	ldr	r1, [r2, #16]
 80025f6:	687a      	ldr	r2, [r7, #4]
 80025f8:	68d2      	ldr	r2, [r2, #12]
 80025fa:	4311      	orrs	r1, r2
 80025fc:	687a      	ldr	r2, [r7, #4]
 80025fe:	6812      	ldr	r2, [r2, #0]
 8002600:	430b      	orrs	r3, r1
 8002602:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	68db      	ldr	r3, [r3, #12]
 800260a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	695a      	ldr	r2, [r3, #20]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	699b      	ldr	r3, [r3, #24]
 8002616:	431a      	orrs	r2, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	430a      	orrs	r2, r1
 800261e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	681a      	ldr	r2, [r3, #0]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f042 0201 	orr.w	r2, r2, #1
 800262e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2200      	movs	r2, #0
 8002634:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2220      	movs	r2, #32
 800263a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2200      	movs	r2, #0
 8002642:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2200      	movs	r2, #0
 8002648:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800264c:	2300      	movs	r3, #0
}
 800264e:	4618      	mov	r0, r3
 8002650:	3710      	adds	r7, #16
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	000186a0 	.word	0x000186a0
 800265c:	001e847f 	.word	0x001e847f
 8002660:	003d08ff 	.word	0x003d08ff
 8002664:	431bde83 	.word	0x431bde83
 8002668:	10624dd3 	.word	0x10624dd3

0800266c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b088      	sub	sp, #32
 8002670:	af02      	add	r7, sp, #8
 8002672:	60f8      	str	r0, [r7, #12]
 8002674:	4608      	mov	r0, r1
 8002676:	4611      	mov	r1, r2
 8002678:	461a      	mov	r2, r3
 800267a:	4603      	mov	r3, r0
 800267c:	817b      	strh	r3, [r7, #10]
 800267e:	460b      	mov	r3, r1
 8002680:	813b      	strh	r3, [r7, #8]
 8002682:	4613      	mov	r3, r2
 8002684:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002686:	f7ff fb33 	bl	8001cf0 <HAL_GetTick>
 800268a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002692:	b2db      	uxtb	r3, r3
 8002694:	2b20      	cmp	r3, #32
 8002696:	f040 80d9 	bne.w	800284c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	9300      	str	r3, [sp, #0]
 800269e:	2319      	movs	r3, #25
 80026a0:	2201      	movs	r2, #1
 80026a2:	496d      	ldr	r1, [pc, #436]	@ (8002858 <HAL_I2C_Mem_Write+0x1ec>)
 80026a4:	68f8      	ldr	r0, [r7, #12]
 80026a6:	f000 fdb9 	bl	800321c <I2C_WaitOnFlagUntilTimeout>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d001      	beq.n	80026b4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80026b0:	2302      	movs	r3, #2
 80026b2:	e0cc      	b.n	800284e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d101      	bne.n	80026c2 <HAL_I2C_Mem_Write+0x56>
 80026be:	2302      	movs	r3, #2
 80026c0:	e0c5      	b.n	800284e <HAL_I2C_Mem_Write+0x1e2>
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2201      	movs	r2, #1
 80026c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f003 0301 	and.w	r3, r3, #1
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	d007      	beq.n	80026e8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f042 0201 	orr.w	r2, r2, #1
 80026e6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80026f6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	2221      	movs	r2, #33	@ 0x21
 80026fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	2240      	movs	r2, #64	@ 0x40
 8002704:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2200      	movs	r2, #0
 800270c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	6a3a      	ldr	r2, [r7, #32]
 8002712:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002718:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800271e:	b29a      	uxth	r2, r3
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	4a4d      	ldr	r2, [pc, #308]	@ (800285c <HAL_I2C_Mem_Write+0x1f0>)
 8002728:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800272a:	88f8      	ldrh	r0, [r7, #6]
 800272c:	893a      	ldrh	r2, [r7, #8]
 800272e:	8979      	ldrh	r1, [r7, #10]
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	9301      	str	r3, [sp, #4]
 8002734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002736:	9300      	str	r3, [sp, #0]
 8002738:	4603      	mov	r3, r0
 800273a:	68f8      	ldr	r0, [r7, #12]
 800273c:	f000 fbf0 	bl	8002f20 <I2C_RequestMemoryWrite>
 8002740:	4603      	mov	r3, r0
 8002742:	2b00      	cmp	r3, #0
 8002744:	d052      	beq.n	80027ec <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	e081      	b.n	800284e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800274a:	697a      	ldr	r2, [r7, #20]
 800274c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800274e:	68f8      	ldr	r0, [r7, #12]
 8002750:	f000 fe7e 	bl	8003450 <I2C_WaitOnTXEFlagUntilTimeout>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d00d      	beq.n	8002776 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800275e:	2b04      	cmp	r3, #4
 8002760:	d107      	bne.n	8002772 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002770:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	e06b      	b.n	800284e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800277a:	781a      	ldrb	r2, [r3, #0]
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002786:	1c5a      	adds	r2, r3, #1
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002790:	3b01      	subs	r3, #1
 8002792:	b29a      	uxth	r2, r3
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800279c:	b29b      	uxth	r3, r3
 800279e:	3b01      	subs	r3, #1
 80027a0:	b29a      	uxth	r2, r3
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	695b      	ldr	r3, [r3, #20]
 80027ac:	f003 0304 	and.w	r3, r3, #4
 80027b0:	2b04      	cmp	r3, #4
 80027b2:	d11b      	bne.n	80027ec <HAL_I2C_Mem_Write+0x180>
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d017      	beq.n	80027ec <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027c0:	781a      	ldrb	r2, [r3, #0]
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027cc:	1c5a      	adds	r2, r3, #1
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027d6:	3b01      	subs	r3, #1
 80027d8:	b29a      	uxth	r2, r3
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027e2:	b29b      	uxth	r3, r3
 80027e4:	3b01      	subs	r3, #1
 80027e6:	b29a      	uxth	r2, r3
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d1aa      	bne.n	800274a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027f4:	697a      	ldr	r2, [r7, #20]
 80027f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80027f8:	68f8      	ldr	r0, [r7, #12]
 80027fa:	f000 fe71 	bl	80034e0 <I2C_WaitOnBTFFlagUntilTimeout>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d00d      	beq.n	8002820 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002808:	2b04      	cmp	r3, #4
 800280a:	d107      	bne.n	800281c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800281a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	e016      	b.n	800284e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800282e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	2220      	movs	r2, #32
 8002834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	2200      	movs	r2, #0
 800283c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2200      	movs	r2, #0
 8002844:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002848:	2300      	movs	r3, #0
 800284a:	e000      	b.n	800284e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800284c:	2302      	movs	r3, #2
  }
}
 800284e:	4618      	mov	r0, r3
 8002850:	3718      	adds	r7, #24
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	00100002 	.word	0x00100002
 800285c:	ffff0000 	.word	0xffff0000

08002860 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b08c      	sub	sp, #48	@ 0x30
 8002864:	af02      	add	r7, sp, #8
 8002866:	60f8      	str	r0, [r7, #12]
 8002868:	4608      	mov	r0, r1
 800286a:	4611      	mov	r1, r2
 800286c:	461a      	mov	r2, r3
 800286e:	4603      	mov	r3, r0
 8002870:	817b      	strh	r3, [r7, #10]
 8002872:	460b      	mov	r3, r1
 8002874:	813b      	strh	r3, [r7, #8]
 8002876:	4613      	mov	r3, r2
 8002878:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800287a:	f7ff fa39 	bl	8001cf0 <HAL_GetTick>
 800287e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002886:	b2db      	uxtb	r3, r3
 8002888:	2b20      	cmp	r3, #32
 800288a:	f040 8214 	bne.w	8002cb6 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800288e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002890:	9300      	str	r3, [sp, #0]
 8002892:	2319      	movs	r3, #25
 8002894:	2201      	movs	r2, #1
 8002896:	497b      	ldr	r1, [pc, #492]	@ (8002a84 <HAL_I2C_Mem_Read+0x224>)
 8002898:	68f8      	ldr	r0, [r7, #12]
 800289a:	f000 fcbf 	bl	800321c <I2C_WaitOnFlagUntilTimeout>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d001      	beq.n	80028a8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80028a4:	2302      	movs	r3, #2
 80028a6:	e207      	b.n	8002cb8 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80028ae:	2b01      	cmp	r3, #1
 80028b0:	d101      	bne.n	80028b6 <HAL_I2C_Mem_Read+0x56>
 80028b2:	2302      	movs	r3, #2
 80028b4:	e200      	b.n	8002cb8 <HAL_I2C_Mem_Read+0x458>
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	2201      	movs	r2, #1
 80028ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 0301 	and.w	r3, r3, #1
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d007      	beq.n	80028dc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f042 0201 	orr.w	r2, r2, #1
 80028da:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80028ea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2222      	movs	r2, #34	@ 0x22
 80028f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2240      	movs	r2, #64	@ 0x40
 80028f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2200      	movs	r2, #0
 8002900:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002906:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800290c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002912:	b29a      	uxth	r2, r3
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	4a5b      	ldr	r2, [pc, #364]	@ (8002a88 <HAL_I2C_Mem_Read+0x228>)
 800291c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800291e:	88f8      	ldrh	r0, [r7, #6]
 8002920:	893a      	ldrh	r2, [r7, #8]
 8002922:	8979      	ldrh	r1, [r7, #10]
 8002924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002926:	9301      	str	r3, [sp, #4]
 8002928:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800292a:	9300      	str	r3, [sp, #0]
 800292c:	4603      	mov	r3, r0
 800292e:	68f8      	ldr	r0, [r7, #12]
 8002930:	f000 fb8c 	bl	800304c <I2C_RequestMemoryRead>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d001      	beq.n	800293e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e1bc      	b.n	8002cb8 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002942:	2b00      	cmp	r3, #0
 8002944:	d113      	bne.n	800296e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002946:	2300      	movs	r3, #0
 8002948:	623b      	str	r3, [r7, #32]
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	695b      	ldr	r3, [r3, #20]
 8002950:	623b      	str	r3, [r7, #32]
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	699b      	ldr	r3, [r3, #24]
 8002958:	623b      	str	r3, [r7, #32]
 800295a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800296a:	601a      	str	r2, [r3, #0]
 800296c:	e190      	b.n	8002c90 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002972:	2b01      	cmp	r3, #1
 8002974:	d11b      	bne.n	80029ae <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002984:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002986:	2300      	movs	r3, #0
 8002988:	61fb      	str	r3, [r7, #28]
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	695b      	ldr	r3, [r3, #20]
 8002990:	61fb      	str	r3, [r7, #28]
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	699b      	ldr	r3, [r3, #24]
 8002998:	61fb      	str	r3, [r7, #28]
 800299a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029aa:	601a      	str	r2, [r3, #0]
 80029ac:	e170      	b.n	8002c90 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029b2:	2b02      	cmp	r3, #2
 80029b4:	d11b      	bne.n	80029ee <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80029c4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	681a      	ldr	r2, [r3, #0]
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80029d4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029d6:	2300      	movs	r3, #0
 80029d8:	61bb      	str	r3, [r7, #24]
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	695b      	ldr	r3, [r3, #20]
 80029e0:	61bb      	str	r3, [r7, #24]
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	699b      	ldr	r3, [r3, #24]
 80029e8:	61bb      	str	r3, [r7, #24]
 80029ea:	69bb      	ldr	r3, [r7, #24]
 80029ec:	e150      	b.n	8002c90 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029ee:	2300      	movs	r3, #0
 80029f0:	617b      	str	r3, [r7, #20]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	695b      	ldr	r3, [r3, #20]
 80029f8:	617b      	str	r3, [r7, #20]
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	699b      	ldr	r3, [r3, #24]
 8002a00:	617b      	str	r3, [r7, #20]
 8002a02:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002a04:	e144      	b.n	8002c90 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a0a:	2b03      	cmp	r3, #3
 8002a0c:	f200 80f1 	bhi.w	8002bf2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d123      	bne.n	8002a60 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a1a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002a1c:	68f8      	ldr	r0, [r7, #12]
 8002a1e:	f000 fda7 	bl	8003570 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002a22:	4603      	mov	r3, r0
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d001      	beq.n	8002a2c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	e145      	b.n	8002cb8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	691a      	ldr	r2, [r3, #16]
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a36:	b2d2      	uxtb	r2, r2
 8002a38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a3e:	1c5a      	adds	r2, r3, #1
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a48:	3b01      	subs	r3, #1
 8002a4a:	b29a      	uxth	r2, r3
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a54:	b29b      	uxth	r3, r3
 8002a56:	3b01      	subs	r3, #1
 8002a58:	b29a      	uxth	r2, r3
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002a5e:	e117      	b.n	8002c90 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a64:	2b02      	cmp	r3, #2
 8002a66:	d14e      	bne.n	8002b06 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a6a:	9300      	str	r3, [sp, #0]
 8002a6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a6e:	2200      	movs	r2, #0
 8002a70:	4906      	ldr	r1, [pc, #24]	@ (8002a8c <HAL_I2C_Mem_Read+0x22c>)
 8002a72:	68f8      	ldr	r0, [r7, #12]
 8002a74:	f000 fbd2 	bl	800321c <I2C_WaitOnFlagUntilTimeout>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d008      	beq.n	8002a90 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e11a      	b.n	8002cb8 <HAL_I2C_Mem_Read+0x458>
 8002a82:	bf00      	nop
 8002a84:	00100002 	.word	0x00100002
 8002a88:	ffff0000 	.word	0xffff0000
 8002a8c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a9e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	691a      	ldr	r2, [r3, #16]
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aaa:	b2d2      	uxtb	r2, r2
 8002aac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab2:	1c5a      	adds	r2, r3, #1
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002abc:	3b01      	subs	r3, #1
 8002abe:	b29a      	uxth	r2, r3
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ac8:	b29b      	uxth	r3, r3
 8002aca:	3b01      	subs	r3, #1
 8002acc:	b29a      	uxth	r2, r3
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	691a      	ldr	r2, [r3, #16]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002adc:	b2d2      	uxtb	r2, r2
 8002ade:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ae4:	1c5a      	adds	r2, r3, #1
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002aee:	3b01      	subs	r3, #1
 8002af0:	b29a      	uxth	r2, r3
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002afa:	b29b      	uxth	r3, r3
 8002afc:	3b01      	subs	r3, #1
 8002afe:	b29a      	uxth	r2, r3
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002b04:	e0c4      	b.n	8002c90 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b08:	9300      	str	r3, [sp, #0]
 8002b0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	496c      	ldr	r1, [pc, #432]	@ (8002cc0 <HAL_I2C_Mem_Read+0x460>)
 8002b10:	68f8      	ldr	r0, [r7, #12]
 8002b12:	f000 fb83 	bl	800321c <I2C_WaitOnFlagUntilTimeout>
 8002b16:	4603      	mov	r3, r0
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d001      	beq.n	8002b20 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e0cb      	b.n	8002cb8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b2e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	691a      	ldr	r2, [r3, #16]
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b3a:	b2d2      	uxtb	r2, r2
 8002b3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b42:	1c5a      	adds	r2, r3, #1
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b4c:	3b01      	subs	r3, #1
 8002b4e:	b29a      	uxth	r2, r3
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b58:	b29b      	uxth	r3, r3
 8002b5a:	3b01      	subs	r3, #1
 8002b5c:	b29a      	uxth	r2, r3
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b64:	9300      	str	r3, [sp, #0]
 8002b66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b68:	2200      	movs	r2, #0
 8002b6a:	4955      	ldr	r1, [pc, #340]	@ (8002cc0 <HAL_I2C_Mem_Read+0x460>)
 8002b6c:	68f8      	ldr	r0, [r7, #12]
 8002b6e:	f000 fb55 	bl	800321c <I2C_WaitOnFlagUntilTimeout>
 8002b72:	4603      	mov	r3, r0
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d001      	beq.n	8002b7c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e09d      	b.n	8002cb8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b8a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	691a      	ldr	r2, [r3, #16]
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b96:	b2d2      	uxtb	r2, r2
 8002b98:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b9e:	1c5a      	adds	r2, r3, #1
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ba8:	3b01      	subs	r3, #1
 8002baa:	b29a      	uxth	r2, r3
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bb4:	b29b      	uxth	r3, r3
 8002bb6:	3b01      	subs	r3, #1
 8002bb8:	b29a      	uxth	r2, r3
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	691a      	ldr	r2, [r3, #16]
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bc8:	b2d2      	uxtb	r2, r2
 8002bca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bd0:	1c5a      	adds	r2, r3, #1
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bda:	3b01      	subs	r3, #1
 8002bdc:	b29a      	uxth	r2, r3
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002be6:	b29b      	uxth	r3, r3
 8002be8:	3b01      	subs	r3, #1
 8002bea:	b29a      	uxth	r2, r3
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002bf0:	e04e      	b.n	8002c90 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bf2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bf4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002bf6:	68f8      	ldr	r0, [r7, #12]
 8002bf8:	f000 fcba 	bl	8003570 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d001      	beq.n	8002c06 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e058      	b.n	8002cb8 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	691a      	ldr	r2, [r3, #16]
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c10:	b2d2      	uxtb	r2, r2
 8002c12:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c18:	1c5a      	adds	r2, r3, #1
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c22:	3b01      	subs	r3, #1
 8002c24:	b29a      	uxth	r2, r3
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c2e:	b29b      	uxth	r3, r3
 8002c30:	3b01      	subs	r3, #1
 8002c32:	b29a      	uxth	r2, r3
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	695b      	ldr	r3, [r3, #20]
 8002c3e:	f003 0304 	and.w	r3, r3, #4
 8002c42:	2b04      	cmp	r3, #4
 8002c44:	d124      	bne.n	8002c90 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c4a:	2b03      	cmp	r3, #3
 8002c4c:	d107      	bne.n	8002c5e <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c5c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	691a      	ldr	r2, [r3, #16]
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c68:	b2d2      	uxtb	r2, r2
 8002c6a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c70:	1c5a      	adds	r2, r3, #1
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c7a:	3b01      	subs	r3, #1
 8002c7c:	b29a      	uxth	r2, r3
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c86:	b29b      	uxth	r3, r3
 8002c88:	3b01      	subs	r3, #1
 8002c8a:	b29a      	uxth	r2, r3
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	f47f aeb6 	bne.w	8002a06 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2220      	movs	r2, #32
 8002c9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	2200      	movs	r2, #0
 8002cae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	e000      	b.n	8002cb8 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002cb6:	2302      	movs	r3, #2
  }
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3728      	adds	r7, #40	@ 0x28
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	00010004 	.word	0x00010004

08002cc4 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b08a      	sub	sp, #40	@ 0x28
 8002cc8:	af02      	add	r7, sp, #8
 8002cca:	60f8      	str	r0, [r7, #12]
 8002ccc:	607a      	str	r2, [r7, #4]
 8002cce:	603b      	str	r3, [r7, #0]
 8002cd0:	460b      	mov	r3, r1
 8002cd2:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002cd4:	f7ff f80c 	bl	8001cf0 <HAL_GetTick>
 8002cd8:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	2b20      	cmp	r3, #32
 8002ce8:	f040 8111 	bne.w	8002f0e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	9300      	str	r3, [sp, #0]
 8002cf0:	2319      	movs	r3, #25
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	4988      	ldr	r1, [pc, #544]	@ (8002f18 <HAL_I2C_IsDeviceReady+0x254>)
 8002cf6:	68f8      	ldr	r0, [r7, #12]
 8002cf8:	f000 fa90 	bl	800321c <I2C_WaitOnFlagUntilTimeout>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d001      	beq.n	8002d06 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002d02:	2302      	movs	r3, #2
 8002d04:	e104      	b.n	8002f10 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d101      	bne.n	8002d14 <HAL_I2C_IsDeviceReady+0x50>
 8002d10:	2302      	movs	r3, #2
 8002d12:	e0fd      	b.n	8002f10 <HAL_I2C_IsDeviceReady+0x24c>
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2201      	movs	r2, #1
 8002d18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f003 0301 	and.w	r3, r3, #1
 8002d26:	2b01      	cmp	r3, #1
 8002d28:	d007      	beq.n	8002d3a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f042 0201 	orr.w	r2, r2, #1
 8002d38:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d48:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2224      	movs	r2, #36	@ 0x24
 8002d4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2200      	movs	r2, #0
 8002d56:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	4a70      	ldr	r2, [pc, #448]	@ (8002f1c <HAL_I2C_IsDeviceReady+0x258>)
 8002d5c:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	681a      	ldr	r2, [r3, #0]
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d6c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	9300      	str	r3, [sp, #0]
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	2200      	movs	r2, #0
 8002d76:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002d7a:	68f8      	ldr	r0, [r7, #12]
 8002d7c:	f000 fa4e 	bl	800321c <I2C_WaitOnFlagUntilTimeout>
 8002d80:	4603      	mov	r3, r0
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d00d      	beq.n	8002da2 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002d94:	d103      	bne.n	8002d9e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d9c:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8002d9e:	2303      	movs	r3, #3
 8002da0:	e0b6      	b.n	8002f10 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002da2:	897b      	ldrh	r3, [r7, #10]
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	461a      	mov	r2, r3
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002db0:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002db2:	f7fe ff9d 	bl	8001cf0 <HAL_GetTick>
 8002db6:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	695b      	ldr	r3, [r3, #20]
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	2b02      	cmp	r3, #2
 8002dc4:	bf0c      	ite	eq
 8002dc6:	2301      	moveq	r3, #1
 8002dc8:	2300      	movne	r3, #0
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	695b      	ldr	r3, [r3, #20]
 8002dd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ddc:	bf0c      	ite	eq
 8002dde:	2301      	moveq	r3, #1
 8002de0:	2300      	movne	r3, #0
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002de6:	e025      	b.n	8002e34 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002de8:	f7fe ff82 	bl	8001cf0 <HAL_GetTick>
 8002dec:	4602      	mov	r2, r0
 8002dee:	69fb      	ldr	r3, [r7, #28]
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	683a      	ldr	r2, [r7, #0]
 8002df4:	429a      	cmp	r2, r3
 8002df6:	d302      	bcc.n	8002dfe <HAL_I2C_IsDeviceReady+0x13a>
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d103      	bne.n	8002e06 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	22a0      	movs	r2, #160	@ 0xa0
 8002e02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	695b      	ldr	r3, [r3, #20]
 8002e0c:	f003 0302 	and.w	r3, r3, #2
 8002e10:	2b02      	cmp	r3, #2
 8002e12:	bf0c      	ite	eq
 8002e14:	2301      	moveq	r3, #1
 8002e16:	2300      	movne	r3, #0
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	695b      	ldr	r3, [r3, #20]
 8002e22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e2a:	bf0c      	ite	eq
 8002e2c:	2301      	moveq	r3, #1
 8002e2e:	2300      	movne	r3, #0
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	2ba0      	cmp	r3, #160	@ 0xa0
 8002e3e:	d005      	beq.n	8002e4c <HAL_I2C_IsDeviceReady+0x188>
 8002e40:	7dfb      	ldrb	r3, [r7, #23]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d102      	bne.n	8002e4c <HAL_I2C_IsDeviceReady+0x188>
 8002e46:	7dbb      	ldrb	r3, [r7, #22]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d0cd      	beq.n	8002de8 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	2220      	movs	r2, #32
 8002e50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	695b      	ldr	r3, [r3, #20]
 8002e5a:	f003 0302 	and.w	r3, r3, #2
 8002e5e:	2b02      	cmp	r3, #2
 8002e60:	d129      	bne.n	8002eb6 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e70:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e72:	2300      	movs	r3, #0
 8002e74:	613b      	str	r3, [r7, #16]
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	695b      	ldr	r3, [r3, #20]
 8002e7c:	613b      	str	r3, [r7, #16]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	699b      	ldr	r3, [r3, #24]
 8002e84:	613b      	str	r3, [r7, #16]
 8002e86:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e88:	69fb      	ldr	r3, [r7, #28]
 8002e8a:	9300      	str	r3, [sp, #0]
 8002e8c:	2319      	movs	r3, #25
 8002e8e:	2201      	movs	r2, #1
 8002e90:	4921      	ldr	r1, [pc, #132]	@ (8002f18 <HAL_I2C_IsDeviceReady+0x254>)
 8002e92:	68f8      	ldr	r0, [r7, #12]
 8002e94:	f000 f9c2 	bl	800321c <I2C_WaitOnFlagUntilTimeout>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d001      	beq.n	8002ea2 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e036      	b.n	8002f10 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2220      	movs	r2, #32
 8002ea6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2200      	movs	r2, #0
 8002eae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	e02c      	b.n	8002f10 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ec4:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002ece:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ed0:	69fb      	ldr	r3, [r7, #28]
 8002ed2:	9300      	str	r3, [sp, #0]
 8002ed4:	2319      	movs	r3, #25
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	490f      	ldr	r1, [pc, #60]	@ (8002f18 <HAL_I2C_IsDeviceReady+0x254>)
 8002eda:	68f8      	ldr	r0, [r7, #12]
 8002edc:	f000 f99e 	bl	800321c <I2C_WaitOnFlagUntilTimeout>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d001      	beq.n	8002eea <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e012      	b.n	8002f10 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002eea:	69bb      	ldr	r3, [r7, #24]
 8002eec:	3301      	adds	r3, #1
 8002eee:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002ef0:	69ba      	ldr	r2, [r7, #24]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	f4ff af32 	bcc.w	8002d5e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2220      	movs	r2, #32
 8002efe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2200      	movs	r2, #0
 8002f06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e000      	b.n	8002f10 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002f0e:	2302      	movs	r3, #2
  }
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3720      	adds	r7, #32
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	00100002 	.word	0x00100002
 8002f1c:	ffff0000 	.word	0xffff0000

08002f20 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b088      	sub	sp, #32
 8002f24:	af02      	add	r7, sp, #8
 8002f26:	60f8      	str	r0, [r7, #12]
 8002f28:	4608      	mov	r0, r1
 8002f2a:	4611      	mov	r1, r2
 8002f2c:	461a      	mov	r2, r3
 8002f2e:	4603      	mov	r3, r0
 8002f30:	817b      	strh	r3, [r7, #10]
 8002f32:	460b      	mov	r3, r1
 8002f34:	813b      	strh	r3, [r7, #8]
 8002f36:	4613      	mov	r3, r2
 8002f38:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f48:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f4c:	9300      	str	r3, [sp, #0]
 8002f4e:	6a3b      	ldr	r3, [r7, #32]
 8002f50:	2200      	movs	r2, #0
 8002f52:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002f56:	68f8      	ldr	r0, [r7, #12]
 8002f58:	f000 f960 	bl	800321c <I2C_WaitOnFlagUntilTimeout>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d00d      	beq.n	8002f7e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f6c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f70:	d103      	bne.n	8002f7a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f78:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002f7a:	2303      	movs	r3, #3
 8002f7c:	e05f      	b.n	800303e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002f7e:	897b      	ldrh	r3, [r7, #10]
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	461a      	mov	r2, r3
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002f8c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f90:	6a3a      	ldr	r2, [r7, #32]
 8002f92:	492d      	ldr	r1, [pc, #180]	@ (8003048 <I2C_RequestMemoryWrite+0x128>)
 8002f94:	68f8      	ldr	r0, [r7, #12]
 8002f96:	f000 f9bb 	bl	8003310 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d001      	beq.n	8002fa4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e04c      	b.n	800303e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	617b      	str	r3, [r7, #20]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	695b      	ldr	r3, [r3, #20]
 8002fae:	617b      	str	r3, [r7, #20]
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	699b      	ldr	r3, [r3, #24]
 8002fb6:	617b      	str	r3, [r7, #20]
 8002fb8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fbc:	6a39      	ldr	r1, [r7, #32]
 8002fbe:	68f8      	ldr	r0, [r7, #12]
 8002fc0:	f000 fa46 	bl	8003450 <I2C_WaitOnTXEFlagUntilTimeout>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d00d      	beq.n	8002fe6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fce:	2b04      	cmp	r3, #4
 8002fd0:	d107      	bne.n	8002fe2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fe0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e02b      	b.n	800303e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002fe6:	88fb      	ldrh	r3, [r7, #6]
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	d105      	bne.n	8002ff8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002fec:	893b      	ldrh	r3, [r7, #8]
 8002fee:	b2da      	uxtb	r2, r3
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	611a      	str	r2, [r3, #16]
 8002ff6:	e021      	b.n	800303c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002ff8:	893b      	ldrh	r3, [r7, #8]
 8002ffa:	0a1b      	lsrs	r3, r3, #8
 8002ffc:	b29b      	uxth	r3, r3
 8002ffe:	b2da      	uxtb	r2, r3
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003006:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003008:	6a39      	ldr	r1, [r7, #32]
 800300a:	68f8      	ldr	r0, [r7, #12]
 800300c:	f000 fa20 	bl	8003450 <I2C_WaitOnTXEFlagUntilTimeout>
 8003010:	4603      	mov	r3, r0
 8003012:	2b00      	cmp	r3, #0
 8003014:	d00d      	beq.n	8003032 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800301a:	2b04      	cmp	r3, #4
 800301c:	d107      	bne.n	800302e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800302c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	e005      	b.n	800303e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003032:	893b      	ldrh	r3, [r7, #8]
 8003034:	b2da      	uxtb	r2, r3
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800303c:	2300      	movs	r3, #0
}
 800303e:	4618      	mov	r0, r3
 8003040:	3718      	adds	r7, #24
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}
 8003046:	bf00      	nop
 8003048:	00010002 	.word	0x00010002

0800304c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b088      	sub	sp, #32
 8003050:	af02      	add	r7, sp, #8
 8003052:	60f8      	str	r0, [r7, #12]
 8003054:	4608      	mov	r0, r1
 8003056:	4611      	mov	r1, r2
 8003058:	461a      	mov	r2, r3
 800305a:	4603      	mov	r3, r0
 800305c:	817b      	strh	r3, [r7, #10]
 800305e:	460b      	mov	r3, r1
 8003060:	813b      	strh	r3, [r7, #8]
 8003062:	4613      	mov	r3, r2
 8003064:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	681a      	ldr	r2, [r3, #0]
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003074:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003084:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003088:	9300      	str	r3, [sp, #0]
 800308a:	6a3b      	ldr	r3, [r7, #32]
 800308c:	2200      	movs	r2, #0
 800308e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003092:	68f8      	ldr	r0, [r7, #12]
 8003094:	f000 f8c2 	bl	800321c <I2C_WaitOnFlagUntilTimeout>
 8003098:	4603      	mov	r3, r0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d00d      	beq.n	80030ba <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030ac:	d103      	bne.n	80030b6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030b4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80030b6:	2303      	movs	r3, #3
 80030b8:	e0aa      	b.n	8003210 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80030ba:	897b      	ldrh	r3, [r7, #10]
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	461a      	mov	r2, r3
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80030c8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80030ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030cc:	6a3a      	ldr	r2, [r7, #32]
 80030ce:	4952      	ldr	r1, [pc, #328]	@ (8003218 <I2C_RequestMemoryRead+0x1cc>)
 80030d0:	68f8      	ldr	r0, [r7, #12]
 80030d2:	f000 f91d 	bl	8003310 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80030d6:	4603      	mov	r3, r0
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d001      	beq.n	80030e0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80030dc:	2301      	movs	r3, #1
 80030de:	e097      	b.n	8003210 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030e0:	2300      	movs	r3, #0
 80030e2:	617b      	str	r3, [r7, #20]
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	695b      	ldr	r3, [r3, #20]
 80030ea:	617b      	str	r3, [r7, #20]
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	699b      	ldr	r3, [r3, #24]
 80030f2:	617b      	str	r3, [r7, #20]
 80030f4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80030f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030f8:	6a39      	ldr	r1, [r7, #32]
 80030fa:	68f8      	ldr	r0, [r7, #12]
 80030fc:	f000 f9a8 	bl	8003450 <I2C_WaitOnTXEFlagUntilTimeout>
 8003100:	4603      	mov	r3, r0
 8003102:	2b00      	cmp	r3, #0
 8003104:	d00d      	beq.n	8003122 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800310a:	2b04      	cmp	r3, #4
 800310c:	d107      	bne.n	800311e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	681a      	ldr	r2, [r3, #0]
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800311c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	e076      	b.n	8003210 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003122:	88fb      	ldrh	r3, [r7, #6]
 8003124:	2b01      	cmp	r3, #1
 8003126:	d105      	bne.n	8003134 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003128:	893b      	ldrh	r3, [r7, #8]
 800312a:	b2da      	uxtb	r2, r3
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	611a      	str	r2, [r3, #16]
 8003132:	e021      	b.n	8003178 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003134:	893b      	ldrh	r3, [r7, #8]
 8003136:	0a1b      	lsrs	r3, r3, #8
 8003138:	b29b      	uxth	r3, r3
 800313a:	b2da      	uxtb	r2, r3
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003142:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003144:	6a39      	ldr	r1, [r7, #32]
 8003146:	68f8      	ldr	r0, [r7, #12]
 8003148:	f000 f982 	bl	8003450 <I2C_WaitOnTXEFlagUntilTimeout>
 800314c:	4603      	mov	r3, r0
 800314e:	2b00      	cmp	r3, #0
 8003150:	d00d      	beq.n	800316e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003156:	2b04      	cmp	r3, #4
 8003158:	d107      	bne.n	800316a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003168:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	e050      	b.n	8003210 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800316e:	893b      	ldrh	r3, [r7, #8]
 8003170:	b2da      	uxtb	r2, r3
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003178:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800317a:	6a39      	ldr	r1, [r7, #32]
 800317c:	68f8      	ldr	r0, [r7, #12]
 800317e:	f000 f967 	bl	8003450 <I2C_WaitOnTXEFlagUntilTimeout>
 8003182:	4603      	mov	r3, r0
 8003184:	2b00      	cmp	r3, #0
 8003186:	d00d      	beq.n	80031a4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800318c:	2b04      	cmp	r3, #4
 800318e:	d107      	bne.n	80031a0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800319e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	e035      	b.n	8003210 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031b2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80031b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031b6:	9300      	str	r3, [sp, #0]
 80031b8:	6a3b      	ldr	r3, [r7, #32]
 80031ba:	2200      	movs	r2, #0
 80031bc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80031c0:	68f8      	ldr	r0, [r7, #12]
 80031c2:	f000 f82b 	bl	800321c <I2C_WaitOnFlagUntilTimeout>
 80031c6:	4603      	mov	r3, r0
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d00d      	beq.n	80031e8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80031da:	d103      	bne.n	80031e4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80031e2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80031e4:	2303      	movs	r3, #3
 80031e6:	e013      	b.n	8003210 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80031e8:	897b      	ldrh	r3, [r7, #10]
 80031ea:	b2db      	uxtb	r3, r3
 80031ec:	f043 0301 	orr.w	r3, r3, #1
 80031f0:	b2da      	uxtb	r2, r3
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80031f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031fa:	6a3a      	ldr	r2, [r7, #32]
 80031fc:	4906      	ldr	r1, [pc, #24]	@ (8003218 <I2C_RequestMemoryRead+0x1cc>)
 80031fe:	68f8      	ldr	r0, [r7, #12]
 8003200:	f000 f886 	bl	8003310 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003204:	4603      	mov	r3, r0
 8003206:	2b00      	cmp	r3, #0
 8003208:	d001      	beq.n	800320e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e000      	b.n	8003210 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800320e:	2300      	movs	r3, #0
}
 8003210:	4618      	mov	r0, r3
 8003212:	3718      	adds	r7, #24
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}
 8003218:	00010002 	.word	0x00010002

0800321c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b084      	sub	sp, #16
 8003220:	af00      	add	r7, sp, #0
 8003222:	60f8      	str	r0, [r7, #12]
 8003224:	60b9      	str	r1, [r7, #8]
 8003226:	603b      	str	r3, [r7, #0]
 8003228:	4613      	mov	r3, r2
 800322a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800322c:	e048      	b.n	80032c0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003234:	d044      	beq.n	80032c0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003236:	f7fe fd5b 	bl	8001cf0 <HAL_GetTick>
 800323a:	4602      	mov	r2, r0
 800323c:	69bb      	ldr	r3, [r7, #24]
 800323e:	1ad3      	subs	r3, r2, r3
 8003240:	683a      	ldr	r2, [r7, #0]
 8003242:	429a      	cmp	r2, r3
 8003244:	d302      	bcc.n	800324c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d139      	bne.n	80032c0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	0c1b      	lsrs	r3, r3, #16
 8003250:	b2db      	uxtb	r3, r3
 8003252:	2b01      	cmp	r3, #1
 8003254:	d10d      	bne.n	8003272 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	695b      	ldr	r3, [r3, #20]
 800325c:	43da      	mvns	r2, r3
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	4013      	ands	r3, r2
 8003262:	b29b      	uxth	r3, r3
 8003264:	2b00      	cmp	r3, #0
 8003266:	bf0c      	ite	eq
 8003268:	2301      	moveq	r3, #1
 800326a:	2300      	movne	r3, #0
 800326c:	b2db      	uxtb	r3, r3
 800326e:	461a      	mov	r2, r3
 8003270:	e00c      	b.n	800328c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	699b      	ldr	r3, [r3, #24]
 8003278:	43da      	mvns	r2, r3
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	4013      	ands	r3, r2
 800327e:	b29b      	uxth	r3, r3
 8003280:	2b00      	cmp	r3, #0
 8003282:	bf0c      	ite	eq
 8003284:	2301      	moveq	r3, #1
 8003286:	2300      	movne	r3, #0
 8003288:	b2db      	uxtb	r3, r3
 800328a:	461a      	mov	r2, r3
 800328c:	79fb      	ldrb	r3, [r7, #7]
 800328e:	429a      	cmp	r2, r3
 8003290:	d116      	bne.n	80032c0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2200      	movs	r2, #0
 8003296:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2220      	movs	r2, #32
 800329c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	2200      	movs	r2, #0
 80032a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ac:	f043 0220 	orr.w	r2, r3, #32
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2200      	movs	r2, #0
 80032b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	e023      	b.n	8003308 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	0c1b      	lsrs	r3, r3, #16
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d10d      	bne.n	80032e6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	695b      	ldr	r3, [r3, #20]
 80032d0:	43da      	mvns	r2, r3
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	4013      	ands	r3, r2
 80032d6:	b29b      	uxth	r3, r3
 80032d8:	2b00      	cmp	r3, #0
 80032da:	bf0c      	ite	eq
 80032dc:	2301      	moveq	r3, #1
 80032de:	2300      	movne	r3, #0
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	461a      	mov	r2, r3
 80032e4:	e00c      	b.n	8003300 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	699b      	ldr	r3, [r3, #24]
 80032ec:	43da      	mvns	r2, r3
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	4013      	ands	r3, r2
 80032f2:	b29b      	uxth	r3, r3
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	bf0c      	ite	eq
 80032f8:	2301      	moveq	r3, #1
 80032fa:	2300      	movne	r3, #0
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	461a      	mov	r2, r3
 8003300:	79fb      	ldrb	r3, [r7, #7]
 8003302:	429a      	cmp	r2, r3
 8003304:	d093      	beq.n	800322e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003306:	2300      	movs	r3, #0
}
 8003308:	4618      	mov	r0, r3
 800330a:	3710      	adds	r7, #16
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}

08003310 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b084      	sub	sp, #16
 8003314:	af00      	add	r7, sp, #0
 8003316:	60f8      	str	r0, [r7, #12]
 8003318:	60b9      	str	r1, [r7, #8]
 800331a:	607a      	str	r2, [r7, #4]
 800331c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800331e:	e071      	b.n	8003404 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	695b      	ldr	r3, [r3, #20]
 8003326:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800332a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800332e:	d123      	bne.n	8003378 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681a      	ldr	r2, [r3, #0]
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800333e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003348:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2200      	movs	r2, #0
 800334e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2220      	movs	r2, #32
 8003354:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2200      	movs	r2, #0
 800335c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003364:	f043 0204 	orr.w	r2, r3, #4
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	2200      	movs	r2, #0
 8003370:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	e067      	b.n	8003448 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800337e:	d041      	beq.n	8003404 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003380:	f7fe fcb6 	bl	8001cf0 <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	687a      	ldr	r2, [r7, #4]
 800338c:	429a      	cmp	r2, r3
 800338e:	d302      	bcc.n	8003396 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d136      	bne.n	8003404 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	0c1b      	lsrs	r3, r3, #16
 800339a:	b2db      	uxtb	r3, r3
 800339c:	2b01      	cmp	r3, #1
 800339e:	d10c      	bne.n	80033ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	695b      	ldr	r3, [r3, #20]
 80033a6:	43da      	mvns	r2, r3
 80033a8:	68bb      	ldr	r3, [r7, #8]
 80033aa:	4013      	ands	r3, r2
 80033ac:	b29b      	uxth	r3, r3
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	bf14      	ite	ne
 80033b2:	2301      	movne	r3, #1
 80033b4:	2300      	moveq	r3, #0
 80033b6:	b2db      	uxtb	r3, r3
 80033b8:	e00b      	b.n	80033d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	699b      	ldr	r3, [r3, #24]
 80033c0:	43da      	mvns	r2, r3
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	4013      	ands	r3, r2
 80033c6:	b29b      	uxth	r3, r3
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	bf14      	ite	ne
 80033cc:	2301      	movne	r3, #1
 80033ce:	2300      	moveq	r3, #0
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d016      	beq.n	8003404 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	2200      	movs	r2, #0
 80033da:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2220      	movs	r2, #32
 80033e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2200      	movs	r2, #0
 80033e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f0:	f043 0220 	orr.w	r2, r3, #32
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2200      	movs	r2, #0
 80033fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	e021      	b.n	8003448 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	0c1b      	lsrs	r3, r3, #16
 8003408:	b2db      	uxtb	r3, r3
 800340a:	2b01      	cmp	r3, #1
 800340c:	d10c      	bne.n	8003428 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	695b      	ldr	r3, [r3, #20]
 8003414:	43da      	mvns	r2, r3
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	4013      	ands	r3, r2
 800341a:	b29b      	uxth	r3, r3
 800341c:	2b00      	cmp	r3, #0
 800341e:	bf14      	ite	ne
 8003420:	2301      	movne	r3, #1
 8003422:	2300      	moveq	r3, #0
 8003424:	b2db      	uxtb	r3, r3
 8003426:	e00b      	b.n	8003440 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	699b      	ldr	r3, [r3, #24]
 800342e:	43da      	mvns	r2, r3
 8003430:	68bb      	ldr	r3, [r7, #8]
 8003432:	4013      	ands	r3, r2
 8003434:	b29b      	uxth	r3, r3
 8003436:	2b00      	cmp	r3, #0
 8003438:	bf14      	ite	ne
 800343a:	2301      	movne	r3, #1
 800343c:	2300      	moveq	r3, #0
 800343e:	b2db      	uxtb	r3, r3
 8003440:	2b00      	cmp	r3, #0
 8003442:	f47f af6d 	bne.w	8003320 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003446:	2300      	movs	r3, #0
}
 8003448:	4618      	mov	r0, r3
 800344a:	3710      	adds	r7, #16
 800344c:	46bd      	mov	sp, r7
 800344e:	bd80      	pop	{r7, pc}

08003450 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b084      	sub	sp, #16
 8003454:	af00      	add	r7, sp, #0
 8003456:	60f8      	str	r0, [r7, #12]
 8003458:	60b9      	str	r1, [r7, #8]
 800345a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800345c:	e034      	b.n	80034c8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800345e:	68f8      	ldr	r0, [r7, #12]
 8003460:	f000 f8e3 	bl	800362a <I2C_IsAcknowledgeFailed>
 8003464:	4603      	mov	r3, r0
 8003466:	2b00      	cmp	r3, #0
 8003468:	d001      	beq.n	800346e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	e034      	b.n	80034d8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003474:	d028      	beq.n	80034c8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003476:	f7fe fc3b 	bl	8001cf0 <HAL_GetTick>
 800347a:	4602      	mov	r2, r0
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	1ad3      	subs	r3, r2, r3
 8003480:	68ba      	ldr	r2, [r7, #8]
 8003482:	429a      	cmp	r2, r3
 8003484:	d302      	bcc.n	800348c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d11d      	bne.n	80034c8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	695b      	ldr	r3, [r3, #20]
 8003492:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003496:	2b80      	cmp	r3, #128	@ 0x80
 8003498:	d016      	beq.n	80034c8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	2200      	movs	r2, #0
 800349e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2220      	movs	r2, #32
 80034a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2200      	movs	r2, #0
 80034ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034b4:	f043 0220 	orr.w	r2, r3, #32
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2200      	movs	r2, #0
 80034c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	e007      	b.n	80034d8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	695b      	ldr	r3, [r3, #20]
 80034ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034d2:	2b80      	cmp	r3, #128	@ 0x80
 80034d4:	d1c3      	bne.n	800345e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80034d6:	2300      	movs	r3, #0
}
 80034d8:	4618      	mov	r0, r3
 80034da:	3710      	adds	r7, #16
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}

080034e0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b084      	sub	sp, #16
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	60f8      	str	r0, [r7, #12]
 80034e8:	60b9      	str	r1, [r7, #8]
 80034ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80034ec:	e034      	b.n	8003558 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80034ee:	68f8      	ldr	r0, [r7, #12]
 80034f0:	f000 f89b 	bl	800362a <I2C_IsAcknowledgeFailed>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d001      	beq.n	80034fe <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e034      	b.n	8003568 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003504:	d028      	beq.n	8003558 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003506:	f7fe fbf3 	bl	8001cf0 <HAL_GetTick>
 800350a:	4602      	mov	r2, r0
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	1ad3      	subs	r3, r2, r3
 8003510:	68ba      	ldr	r2, [r7, #8]
 8003512:	429a      	cmp	r2, r3
 8003514:	d302      	bcc.n	800351c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d11d      	bne.n	8003558 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	695b      	ldr	r3, [r3, #20]
 8003522:	f003 0304 	and.w	r3, r3, #4
 8003526:	2b04      	cmp	r3, #4
 8003528:	d016      	beq.n	8003558 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2200      	movs	r2, #0
 800352e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2220      	movs	r2, #32
 8003534:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2200      	movs	r2, #0
 800353c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003544:	f043 0220 	orr.w	r2, r3, #32
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2200      	movs	r2, #0
 8003550:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e007      	b.n	8003568 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	695b      	ldr	r3, [r3, #20]
 800355e:	f003 0304 	and.w	r3, r3, #4
 8003562:	2b04      	cmp	r3, #4
 8003564:	d1c3      	bne.n	80034ee <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003566:	2300      	movs	r3, #0
}
 8003568:	4618      	mov	r0, r3
 800356a:	3710      	adds	r7, #16
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}

08003570 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b084      	sub	sp, #16
 8003574:	af00      	add	r7, sp, #0
 8003576:	60f8      	str	r0, [r7, #12]
 8003578:	60b9      	str	r1, [r7, #8]
 800357a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800357c:	e049      	b.n	8003612 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	695b      	ldr	r3, [r3, #20]
 8003584:	f003 0310 	and.w	r3, r3, #16
 8003588:	2b10      	cmp	r3, #16
 800358a:	d119      	bne.n	80035c0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f06f 0210 	mvn.w	r2, #16
 8003594:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	2200      	movs	r2, #0
 800359a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	2220      	movs	r2, #32
 80035a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2200      	movs	r2, #0
 80035a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	2200      	movs	r2, #0
 80035b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	e030      	b.n	8003622 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035c0:	f7fe fb96 	bl	8001cf0 <HAL_GetTick>
 80035c4:	4602      	mov	r2, r0
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	1ad3      	subs	r3, r2, r3
 80035ca:	68ba      	ldr	r2, [r7, #8]
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d302      	bcc.n	80035d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d11d      	bne.n	8003612 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	695b      	ldr	r3, [r3, #20]
 80035dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035e0:	2b40      	cmp	r3, #64	@ 0x40
 80035e2:	d016      	beq.n	8003612 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2200      	movs	r2, #0
 80035e8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2220      	movs	r2, #32
 80035ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	2200      	movs	r2, #0
 80035f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035fe:	f043 0220 	orr.w	r2, r3, #32
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	2200      	movs	r2, #0
 800360a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e007      	b.n	8003622 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	695b      	ldr	r3, [r3, #20]
 8003618:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800361c:	2b40      	cmp	r3, #64	@ 0x40
 800361e:	d1ae      	bne.n	800357e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003620:	2300      	movs	r3, #0
}
 8003622:	4618      	mov	r0, r3
 8003624:	3710      	adds	r7, #16
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}

0800362a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800362a:	b480      	push	{r7}
 800362c:	b083      	sub	sp, #12
 800362e:	af00      	add	r7, sp, #0
 8003630:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	695b      	ldr	r3, [r3, #20]
 8003638:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800363c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003640:	d11b      	bne.n	800367a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800364a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2200      	movs	r2, #0
 8003650:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2220      	movs	r2, #32
 8003656:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2200      	movs	r2, #0
 800365e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003666:	f043 0204 	orr.w	r2, r3, #4
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2200      	movs	r2, #0
 8003672:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e000      	b.n	800367c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800367a:	2300      	movs	r3, #0
}
 800367c:	4618      	mov	r0, r3
 800367e:	370c      	adds	r7, #12
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr

08003688 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b084      	sub	sp, #16
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d101      	bne.n	800369c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003698:	2301      	movs	r3, #1
 800369a:	e0cc      	b.n	8003836 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800369c:	4b68      	ldr	r3, [pc, #416]	@ (8003840 <HAL_RCC_ClockConfig+0x1b8>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f003 0307 	and.w	r3, r3, #7
 80036a4:	683a      	ldr	r2, [r7, #0]
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d90c      	bls.n	80036c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036aa:	4b65      	ldr	r3, [pc, #404]	@ (8003840 <HAL_RCC_ClockConfig+0x1b8>)
 80036ac:	683a      	ldr	r2, [r7, #0]
 80036ae:	b2d2      	uxtb	r2, r2
 80036b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036b2:	4b63      	ldr	r3, [pc, #396]	@ (8003840 <HAL_RCC_ClockConfig+0x1b8>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f003 0307 	and.w	r3, r3, #7
 80036ba:	683a      	ldr	r2, [r7, #0]
 80036bc:	429a      	cmp	r2, r3
 80036be:	d001      	beq.n	80036c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80036c0:	2301      	movs	r3, #1
 80036c2:	e0b8      	b.n	8003836 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f003 0302 	and.w	r3, r3, #2
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d020      	beq.n	8003712 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 0304 	and.w	r3, r3, #4
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d005      	beq.n	80036e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036dc:	4b59      	ldr	r3, [pc, #356]	@ (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	4a58      	ldr	r2, [pc, #352]	@ (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 80036e2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80036e6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0308 	and.w	r3, r3, #8
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d005      	beq.n	8003700 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80036f4:	4b53      	ldr	r3, [pc, #332]	@ (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	4a52      	ldr	r2, [pc, #328]	@ (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 80036fa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80036fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003700:	4b50      	ldr	r3, [pc, #320]	@ (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	494d      	ldr	r1, [pc, #308]	@ (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 800370e:	4313      	orrs	r3, r2
 8003710:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f003 0301 	and.w	r3, r3, #1
 800371a:	2b00      	cmp	r3, #0
 800371c:	d044      	beq.n	80037a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	2b01      	cmp	r3, #1
 8003724:	d107      	bne.n	8003736 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003726:	4b47      	ldr	r3, [pc, #284]	@ (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800372e:	2b00      	cmp	r3, #0
 8003730:	d119      	bne.n	8003766 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e07f      	b.n	8003836 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	2b02      	cmp	r3, #2
 800373c:	d003      	beq.n	8003746 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003742:	2b03      	cmp	r3, #3
 8003744:	d107      	bne.n	8003756 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003746:	4b3f      	ldr	r3, [pc, #252]	@ (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800374e:	2b00      	cmp	r3, #0
 8003750:	d109      	bne.n	8003766 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	e06f      	b.n	8003836 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003756:	4b3b      	ldr	r3, [pc, #236]	@ (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 0302 	and.w	r3, r3, #2
 800375e:	2b00      	cmp	r3, #0
 8003760:	d101      	bne.n	8003766 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	e067      	b.n	8003836 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003766:	4b37      	ldr	r3, [pc, #220]	@ (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	f023 0203 	bic.w	r2, r3, #3
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	4934      	ldr	r1, [pc, #208]	@ (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 8003774:	4313      	orrs	r3, r2
 8003776:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003778:	f7fe faba 	bl	8001cf0 <HAL_GetTick>
 800377c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800377e:	e00a      	b.n	8003796 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003780:	f7fe fab6 	bl	8001cf0 <HAL_GetTick>
 8003784:	4602      	mov	r2, r0
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	1ad3      	subs	r3, r2, r3
 800378a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800378e:	4293      	cmp	r3, r2
 8003790:	d901      	bls.n	8003796 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003792:	2303      	movs	r3, #3
 8003794:	e04f      	b.n	8003836 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003796:	4b2b      	ldr	r3, [pc, #172]	@ (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	f003 020c 	and.w	r2, r3, #12
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	429a      	cmp	r2, r3
 80037a6:	d1eb      	bne.n	8003780 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80037a8:	4b25      	ldr	r3, [pc, #148]	@ (8003840 <HAL_RCC_ClockConfig+0x1b8>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f003 0307 	and.w	r3, r3, #7
 80037b0:	683a      	ldr	r2, [r7, #0]
 80037b2:	429a      	cmp	r2, r3
 80037b4:	d20c      	bcs.n	80037d0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037b6:	4b22      	ldr	r3, [pc, #136]	@ (8003840 <HAL_RCC_ClockConfig+0x1b8>)
 80037b8:	683a      	ldr	r2, [r7, #0]
 80037ba:	b2d2      	uxtb	r2, r2
 80037bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037be:	4b20      	ldr	r3, [pc, #128]	@ (8003840 <HAL_RCC_ClockConfig+0x1b8>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0307 	and.w	r3, r3, #7
 80037c6:	683a      	ldr	r2, [r7, #0]
 80037c8:	429a      	cmp	r2, r3
 80037ca:	d001      	beq.n	80037d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80037cc:	2301      	movs	r3, #1
 80037ce:	e032      	b.n	8003836 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 0304 	and.w	r3, r3, #4
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d008      	beq.n	80037ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037dc:	4b19      	ldr	r3, [pc, #100]	@ (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	68db      	ldr	r3, [r3, #12]
 80037e8:	4916      	ldr	r1, [pc, #88]	@ (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 80037ea:	4313      	orrs	r3, r2
 80037ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 0308 	and.w	r3, r3, #8
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d009      	beq.n	800380e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80037fa:	4b12      	ldr	r3, [pc, #72]	@ (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	691b      	ldr	r3, [r3, #16]
 8003806:	00db      	lsls	r3, r3, #3
 8003808:	490e      	ldr	r1, [pc, #56]	@ (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 800380a:	4313      	orrs	r3, r2
 800380c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800380e:	f000 f821 	bl	8003854 <HAL_RCC_GetSysClockFreq>
 8003812:	4602      	mov	r2, r0
 8003814:	4b0b      	ldr	r3, [pc, #44]	@ (8003844 <HAL_RCC_ClockConfig+0x1bc>)
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	091b      	lsrs	r3, r3, #4
 800381a:	f003 030f 	and.w	r3, r3, #15
 800381e:	490a      	ldr	r1, [pc, #40]	@ (8003848 <HAL_RCC_ClockConfig+0x1c0>)
 8003820:	5ccb      	ldrb	r3, [r1, r3]
 8003822:	fa22 f303 	lsr.w	r3, r2, r3
 8003826:	4a09      	ldr	r2, [pc, #36]	@ (800384c <HAL_RCC_ClockConfig+0x1c4>)
 8003828:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800382a:	4b09      	ldr	r3, [pc, #36]	@ (8003850 <HAL_RCC_ClockConfig+0x1c8>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4618      	mov	r0, r3
 8003830:	f7fe fa1a 	bl	8001c68 <HAL_InitTick>

  return HAL_OK;
 8003834:	2300      	movs	r3, #0
}
 8003836:	4618      	mov	r0, r3
 8003838:	3710      	adds	r7, #16
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}
 800383e:	bf00      	nop
 8003840:	40023c00 	.word	0x40023c00
 8003844:	40023800 	.word	0x40023800
 8003848:	0800bddc 	.word	0x0800bddc
 800384c:	200022b0 	.word	0x200022b0
 8003850:	200022b4 	.word	0x200022b4

08003854 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003854:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003858:	b094      	sub	sp, #80	@ 0x50
 800385a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800385c:	2300      	movs	r3, #0
 800385e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003860:	2300      	movs	r3, #0
 8003862:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003864:	2300      	movs	r3, #0
 8003866:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003868:	2300      	movs	r3, #0
 800386a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800386c:	4b79      	ldr	r3, [pc, #484]	@ (8003a54 <HAL_RCC_GetSysClockFreq+0x200>)
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	f003 030c 	and.w	r3, r3, #12
 8003874:	2b08      	cmp	r3, #8
 8003876:	d00d      	beq.n	8003894 <HAL_RCC_GetSysClockFreq+0x40>
 8003878:	2b08      	cmp	r3, #8
 800387a:	f200 80e1 	bhi.w	8003a40 <HAL_RCC_GetSysClockFreq+0x1ec>
 800387e:	2b00      	cmp	r3, #0
 8003880:	d002      	beq.n	8003888 <HAL_RCC_GetSysClockFreq+0x34>
 8003882:	2b04      	cmp	r3, #4
 8003884:	d003      	beq.n	800388e <HAL_RCC_GetSysClockFreq+0x3a>
 8003886:	e0db      	b.n	8003a40 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003888:	4b73      	ldr	r3, [pc, #460]	@ (8003a58 <HAL_RCC_GetSysClockFreq+0x204>)
 800388a:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 800388c:	e0db      	b.n	8003a46 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800388e:	4b73      	ldr	r3, [pc, #460]	@ (8003a5c <HAL_RCC_GetSysClockFreq+0x208>)
 8003890:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003892:	e0d8      	b.n	8003a46 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003894:	4b6f      	ldr	r3, [pc, #444]	@ (8003a54 <HAL_RCC_GetSysClockFreq+0x200>)
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800389c:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800389e:	4b6d      	ldr	r3, [pc, #436]	@ (8003a54 <HAL_RCC_GetSysClockFreq+0x200>)
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d063      	beq.n	8003972 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038aa:	4b6a      	ldr	r3, [pc, #424]	@ (8003a54 <HAL_RCC_GetSysClockFreq+0x200>)
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	099b      	lsrs	r3, r3, #6
 80038b0:	2200      	movs	r2, #0
 80038b2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80038b4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80038b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80038be:	2300      	movs	r3, #0
 80038c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80038c2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80038c6:	4622      	mov	r2, r4
 80038c8:	462b      	mov	r3, r5
 80038ca:	f04f 0000 	mov.w	r0, #0
 80038ce:	f04f 0100 	mov.w	r1, #0
 80038d2:	0159      	lsls	r1, r3, #5
 80038d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038d8:	0150      	lsls	r0, r2, #5
 80038da:	4602      	mov	r2, r0
 80038dc:	460b      	mov	r3, r1
 80038de:	4621      	mov	r1, r4
 80038e0:	1a51      	subs	r1, r2, r1
 80038e2:	6139      	str	r1, [r7, #16]
 80038e4:	4629      	mov	r1, r5
 80038e6:	eb63 0301 	sbc.w	r3, r3, r1
 80038ea:	617b      	str	r3, [r7, #20]
 80038ec:	f04f 0200 	mov.w	r2, #0
 80038f0:	f04f 0300 	mov.w	r3, #0
 80038f4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80038f8:	4659      	mov	r1, fp
 80038fa:	018b      	lsls	r3, r1, #6
 80038fc:	4651      	mov	r1, sl
 80038fe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003902:	4651      	mov	r1, sl
 8003904:	018a      	lsls	r2, r1, #6
 8003906:	4651      	mov	r1, sl
 8003908:	ebb2 0801 	subs.w	r8, r2, r1
 800390c:	4659      	mov	r1, fp
 800390e:	eb63 0901 	sbc.w	r9, r3, r1
 8003912:	f04f 0200 	mov.w	r2, #0
 8003916:	f04f 0300 	mov.w	r3, #0
 800391a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800391e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003922:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003926:	4690      	mov	r8, r2
 8003928:	4699      	mov	r9, r3
 800392a:	4623      	mov	r3, r4
 800392c:	eb18 0303 	adds.w	r3, r8, r3
 8003930:	60bb      	str	r3, [r7, #8]
 8003932:	462b      	mov	r3, r5
 8003934:	eb49 0303 	adc.w	r3, r9, r3
 8003938:	60fb      	str	r3, [r7, #12]
 800393a:	f04f 0200 	mov.w	r2, #0
 800393e:	f04f 0300 	mov.w	r3, #0
 8003942:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003946:	4629      	mov	r1, r5
 8003948:	024b      	lsls	r3, r1, #9
 800394a:	4621      	mov	r1, r4
 800394c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003950:	4621      	mov	r1, r4
 8003952:	024a      	lsls	r2, r1, #9
 8003954:	4610      	mov	r0, r2
 8003956:	4619      	mov	r1, r3
 8003958:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800395a:	2200      	movs	r2, #0
 800395c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800395e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003960:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003964:	f7fd f950 	bl	8000c08 <__aeabi_uldivmod>
 8003968:	4602      	mov	r2, r0
 800396a:	460b      	mov	r3, r1
 800396c:	4613      	mov	r3, r2
 800396e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003970:	e058      	b.n	8003a24 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003972:	4b38      	ldr	r3, [pc, #224]	@ (8003a54 <HAL_RCC_GetSysClockFreq+0x200>)
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	099b      	lsrs	r3, r3, #6
 8003978:	2200      	movs	r2, #0
 800397a:	4618      	mov	r0, r3
 800397c:	4611      	mov	r1, r2
 800397e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003982:	623b      	str	r3, [r7, #32]
 8003984:	2300      	movs	r3, #0
 8003986:	627b      	str	r3, [r7, #36]	@ 0x24
 8003988:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800398c:	4642      	mov	r2, r8
 800398e:	464b      	mov	r3, r9
 8003990:	f04f 0000 	mov.w	r0, #0
 8003994:	f04f 0100 	mov.w	r1, #0
 8003998:	0159      	lsls	r1, r3, #5
 800399a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800399e:	0150      	lsls	r0, r2, #5
 80039a0:	4602      	mov	r2, r0
 80039a2:	460b      	mov	r3, r1
 80039a4:	4641      	mov	r1, r8
 80039a6:	ebb2 0a01 	subs.w	sl, r2, r1
 80039aa:	4649      	mov	r1, r9
 80039ac:	eb63 0b01 	sbc.w	fp, r3, r1
 80039b0:	f04f 0200 	mov.w	r2, #0
 80039b4:	f04f 0300 	mov.w	r3, #0
 80039b8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80039bc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80039c0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80039c4:	ebb2 040a 	subs.w	r4, r2, sl
 80039c8:	eb63 050b 	sbc.w	r5, r3, fp
 80039cc:	f04f 0200 	mov.w	r2, #0
 80039d0:	f04f 0300 	mov.w	r3, #0
 80039d4:	00eb      	lsls	r3, r5, #3
 80039d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80039da:	00e2      	lsls	r2, r4, #3
 80039dc:	4614      	mov	r4, r2
 80039de:	461d      	mov	r5, r3
 80039e0:	4643      	mov	r3, r8
 80039e2:	18e3      	adds	r3, r4, r3
 80039e4:	603b      	str	r3, [r7, #0]
 80039e6:	464b      	mov	r3, r9
 80039e8:	eb45 0303 	adc.w	r3, r5, r3
 80039ec:	607b      	str	r3, [r7, #4]
 80039ee:	f04f 0200 	mov.w	r2, #0
 80039f2:	f04f 0300 	mov.w	r3, #0
 80039f6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80039fa:	4629      	mov	r1, r5
 80039fc:	028b      	lsls	r3, r1, #10
 80039fe:	4621      	mov	r1, r4
 8003a00:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a04:	4621      	mov	r1, r4
 8003a06:	028a      	lsls	r2, r1, #10
 8003a08:	4610      	mov	r0, r2
 8003a0a:	4619      	mov	r1, r3
 8003a0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a0e:	2200      	movs	r2, #0
 8003a10:	61bb      	str	r3, [r7, #24]
 8003a12:	61fa      	str	r2, [r7, #28]
 8003a14:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a18:	f7fd f8f6 	bl	8000c08 <__aeabi_uldivmod>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	460b      	mov	r3, r1
 8003a20:	4613      	mov	r3, r2
 8003a22:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003a24:	4b0b      	ldr	r3, [pc, #44]	@ (8003a54 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	0c1b      	lsrs	r3, r3, #16
 8003a2a:	f003 0303 	and.w	r3, r3, #3
 8003a2e:	3301      	adds	r3, #1
 8003a30:	005b      	lsls	r3, r3, #1
 8003a32:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8003a34:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003a36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a38:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a3c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003a3e:	e002      	b.n	8003a46 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a40:	4b05      	ldr	r3, [pc, #20]	@ (8003a58 <HAL_RCC_GetSysClockFreq+0x204>)
 8003a42:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003a44:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	3750      	adds	r7, #80	@ 0x50
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a52:	bf00      	nop
 8003a54:	40023800 	.word	0x40023800
 8003a58:	00f42400 	.word	0x00f42400
 8003a5c:	007a1200 	.word	0x007a1200

08003a60 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a60:	b480      	push	{r7}
 8003a62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a64:	4b03      	ldr	r3, [pc, #12]	@ (8003a74 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a66:	681b      	ldr	r3, [r3, #0]
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a70:	4770      	bx	lr
 8003a72:	bf00      	nop
 8003a74:	200022b0 	.word	0x200022b0

08003a78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003a7c:	f7ff fff0 	bl	8003a60 <HAL_RCC_GetHCLKFreq>
 8003a80:	4602      	mov	r2, r0
 8003a82:	4b05      	ldr	r3, [pc, #20]	@ (8003a98 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a84:	689b      	ldr	r3, [r3, #8]
 8003a86:	0a9b      	lsrs	r3, r3, #10
 8003a88:	f003 0307 	and.w	r3, r3, #7
 8003a8c:	4903      	ldr	r1, [pc, #12]	@ (8003a9c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a8e:	5ccb      	ldrb	r3, [r1, r3]
 8003a90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	bd80      	pop	{r7, pc}
 8003a98:	40023800 	.word	0x40023800
 8003a9c:	0800bdec 	.word	0x0800bdec

08003aa0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003aa4:	f7ff ffdc 	bl	8003a60 <HAL_RCC_GetHCLKFreq>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	4b05      	ldr	r3, [pc, #20]	@ (8003ac0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003aac:	689b      	ldr	r3, [r3, #8]
 8003aae:	0b5b      	lsrs	r3, r3, #13
 8003ab0:	f003 0307 	and.w	r3, r3, #7
 8003ab4:	4903      	ldr	r1, [pc, #12]	@ (8003ac4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ab6:	5ccb      	ldrb	r3, [r1, r3]
 8003ab8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	bd80      	pop	{r7, pc}
 8003ac0:	40023800 	.word	0x40023800
 8003ac4:	0800bdec 	.word	0x0800bdec

08003ac8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b086      	sub	sp, #24
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0304 	and.w	r3, r3, #4
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	f000 8083 	beq.w	8003bec <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	60fb      	str	r3, [r7, #12]
 8003aea:	4b61      	ldr	r3, [pc, #388]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aee:	4a60      	ldr	r2, [pc, #384]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003af0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003af4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003af6:	4b5e      	ldr	r3, [pc, #376]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003afa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003afe:	60fb      	str	r3, [r7, #12]
 8003b00:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003b02:	4b5c      	ldr	r3, [pc, #368]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a5b      	ldr	r2, [pc, #364]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003b08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b0c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003b0e:	f7fe f8ef 	bl	8001cf0 <HAL_GetTick>
 8003b12:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003b14:	e008      	b.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x60>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003b16:	f7fe f8eb 	bl	8001cf0 <HAL_GetTick>
 8003b1a:	4602      	mov	r2, r0
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	1ad3      	subs	r3, r2, r3
 8003b20:	2b02      	cmp	r3, #2
 8003b22:	d901      	bls.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x60>
      {
        return HAL_TIMEOUT;
 8003b24:	2303      	movs	r3, #3
 8003b26:	e09f      	b.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003b28:	4b52      	ldr	r3, [pc, #328]	@ (8003c74 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d0f0      	beq.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x4e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003b34:	4b4e      	ldr	r3, [pc, #312]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003b36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b38:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b3c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d02f      	beq.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b4c:	693a      	ldr	r2, [r7, #16]
 8003b4e:	429a      	cmp	r2, r3
 8003b50:	d028      	beq.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0xdc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b52:	4b47      	ldr	r3, [pc, #284]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003b54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b5a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003b5c:	4b46      	ldr	r3, [pc, #280]	@ (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003b5e:	2201      	movs	r2, #1
 8003b60:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b62:	4b45      	ldr	r3, [pc, #276]	@ (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003b64:	2200      	movs	r2, #0
 8003b66:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003b68:	4a41      	ldr	r2, [pc, #260]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003b6e:	4b40      	ldr	r3, [pc, #256]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003b70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b72:	f003 0301 	and.w	r3, r3, #1
 8003b76:	2b01      	cmp	r3, #1
 8003b78:	d114      	bne.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0xdc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003b7a:	f7fe f8b9 	bl	8001cf0 <HAL_GetTick>
 8003b7e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b80:	e00a      	b.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0xd0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b82:	f7fe f8b5 	bl	8001cf0 <HAL_GetTick>
 8003b86:	4602      	mov	r2, r0
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	1ad3      	subs	r3, r2, r3
 8003b8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d901      	bls.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0xd0>
          {
            return HAL_TIMEOUT;
 8003b94:	2303      	movs	r3, #3
 8003b96:	e067      	b.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b98:	4b35      	ldr	r3, [pc, #212]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003b9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b9c:	f003 0302 	and.w	r3, r3, #2
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d0ee      	beq.n	8003b82 <HAL_RCCEx_PeriphCLKConfig+0xba>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	689b      	ldr	r3, [r3, #8]
 8003ba8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003bb0:	d10d      	bne.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003bb2:	4b2f      	ldr	r3, [pc, #188]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003bc2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bc6:	492a      	ldr	r1, [pc, #168]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	608b      	str	r3, [r1, #8]
 8003bcc:	e005      	b.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x112>
 8003bce:	4b28      	ldr	r3, [pc, #160]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	4a27      	ldr	r2, [pc, #156]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003bd4:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003bd8:	6093      	str	r3, [r2, #8]
 8003bda:	4b25      	ldr	r3, [pc, #148]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003bdc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	689b      	ldr	r3, [r3, #8]
 8003be2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003be6:	4922      	ldr	r1, [pc, #136]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003be8:	4313      	orrs	r3, r2
 8003bea:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0302 	and.w	r3, r3, #2
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d003      	beq.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x138>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	7d1a      	ldrb	r2, [r3, #20]
 8003bfc:	4b1f      	ldr	r3, [pc, #124]	@ (8003c7c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003bfe:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 0308 	and.w	r3, r3, #8
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d00a      	beq.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8003c0c:	4b18      	ldr	r3, [pc, #96]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003c0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c12:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	691b      	ldr	r3, [r3, #16]
 8003c1a:	4915      	ldr	r1, [pc, #84]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- LPTIM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 0310 	and.w	r3, r3, #16
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d00a      	beq.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003c2e:	4b10      	ldr	r3, [pc, #64]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003c30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c34:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	490c      	ldr	r1, [pc, #48]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }

  /*---------------------------- I2S Configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 0301 	and.w	r3, r3, #1
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d00a      	beq.n	8003c66 <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPBCLKSOURCE(PeriphClkInit->I2SClockSelection));

    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2SClockSelection);
 8003c50:	4b07      	ldr	r3, [pc, #28]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003c52:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003c56:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	4904      	ldr	r1, [pc, #16]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003c60:	4313      	orrs	r3, r2
 8003c62:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  return HAL_OK;
 8003c66:	2300      	movs	r3, #0
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	3718      	adds	r7, #24
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	40023800 	.word	0x40023800
 8003c74:	40007000 	.word	0x40007000
 8003c78:	42470e40 	.word	0x42470e40
 8003c7c:	424711e0 	.word	0x424711e0

08003c80 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b086      	sub	sp, #24
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d101      	bne.n	8003c92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e273      	b.n	800417a <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 0301 	and.w	r3, r3, #1
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d075      	beq.n	8003d8a <HAL_RCC_OscConfig+0x10a>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003c9e:	4b88      	ldr	r3, [pc, #544]	@ (8003ec0 <HAL_RCC_OscConfig+0x240>)
 8003ca0:	689b      	ldr	r3, [r3, #8]
 8003ca2:	f003 030c 	and.w	r3, r3, #12
 8003ca6:	2b04      	cmp	r3, #4
 8003ca8:	d00c      	beq.n	8003cc4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003caa:	4b85      	ldr	r3, [pc, #532]	@ (8003ec0 <HAL_RCC_OscConfig+0x240>)
 8003cac:	689b      	ldr	r3, [r3, #8]
 8003cae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003cb2:	2b08      	cmp	r3, #8
 8003cb4:	d112      	bne.n	8003cdc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003cb6:	4b82      	ldr	r3, [pc, #520]	@ (8003ec0 <HAL_RCC_OscConfig+0x240>)
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cbe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003cc2:	d10b      	bne.n	8003cdc <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cc4:	4b7e      	ldr	r3, [pc, #504]	@ (8003ec0 <HAL_RCC_OscConfig+0x240>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d05b      	beq.n	8003d88 <HAL_RCC_OscConfig+0x108>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d157      	bne.n	8003d88 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e24e      	b.n	800417a <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ce4:	d106      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x74>
 8003ce6:	4b76      	ldr	r3, [pc, #472]	@ (8003ec0 <HAL_RCC_OscConfig+0x240>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a75      	ldr	r2, [pc, #468]	@ (8003ec0 <HAL_RCC_OscConfig+0x240>)
 8003cec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cf0:	6013      	str	r3, [r2, #0]
 8003cf2:	e01d      	b.n	8003d30 <HAL_RCC_OscConfig+0xb0>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003cfc:	d10c      	bne.n	8003d18 <HAL_RCC_OscConfig+0x98>
 8003cfe:	4b70      	ldr	r3, [pc, #448]	@ (8003ec0 <HAL_RCC_OscConfig+0x240>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4a6f      	ldr	r2, [pc, #444]	@ (8003ec0 <HAL_RCC_OscConfig+0x240>)
 8003d04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d08:	6013      	str	r3, [r2, #0]
 8003d0a:	4b6d      	ldr	r3, [pc, #436]	@ (8003ec0 <HAL_RCC_OscConfig+0x240>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a6c      	ldr	r2, [pc, #432]	@ (8003ec0 <HAL_RCC_OscConfig+0x240>)
 8003d10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d14:	6013      	str	r3, [r2, #0]
 8003d16:	e00b      	b.n	8003d30 <HAL_RCC_OscConfig+0xb0>
 8003d18:	4b69      	ldr	r3, [pc, #420]	@ (8003ec0 <HAL_RCC_OscConfig+0x240>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a68      	ldr	r2, [pc, #416]	@ (8003ec0 <HAL_RCC_OscConfig+0x240>)
 8003d1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d22:	6013      	str	r3, [r2, #0]
 8003d24:	4b66      	ldr	r3, [pc, #408]	@ (8003ec0 <HAL_RCC_OscConfig+0x240>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a65      	ldr	r2, [pc, #404]	@ (8003ec0 <HAL_RCC_OscConfig+0x240>)
 8003d2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d013      	beq.n	8003d60 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d38:	f7fd ffda 	bl	8001cf0 <HAL_GetTick>
 8003d3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d3e:	e008      	b.n	8003d52 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d40:	f7fd ffd6 	bl	8001cf0 <HAL_GetTick>
 8003d44:	4602      	mov	r2, r0
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	2b64      	cmp	r3, #100	@ 0x64
 8003d4c:	d901      	bls.n	8003d52 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e213      	b.n	800417a <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d52:	4b5b      	ldr	r3, [pc, #364]	@ (8003ec0 <HAL_RCC_OscConfig+0x240>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d0f0      	beq.n	8003d40 <HAL_RCC_OscConfig+0xc0>
 8003d5e:	e014      	b.n	8003d8a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d60:	f7fd ffc6 	bl	8001cf0 <HAL_GetTick>
 8003d64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d66:	e008      	b.n	8003d7a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d68:	f7fd ffc2 	bl	8001cf0 <HAL_GetTick>
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	1ad3      	subs	r3, r2, r3
 8003d72:	2b64      	cmp	r3, #100	@ 0x64
 8003d74:	d901      	bls.n	8003d7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003d76:	2303      	movs	r3, #3
 8003d78:	e1ff      	b.n	800417a <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d7a:	4b51      	ldr	r3, [pc, #324]	@ (8003ec0 <HAL_RCC_OscConfig+0x240>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d1f0      	bne.n	8003d68 <HAL_RCC_OscConfig+0xe8>
 8003d86:	e000      	b.n	8003d8a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 0302 	and.w	r3, r3, #2
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d063      	beq.n	8003e5e <HAL_RCC_OscConfig+0x1de>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003d96:	4b4a      	ldr	r3, [pc, #296]	@ (8003ec0 <HAL_RCC_OscConfig+0x240>)
 8003d98:	689b      	ldr	r3, [r3, #8]
 8003d9a:	f003 030c 	and.w	r3, r3, #12
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d00b      	beq.n	8003dba <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003da2:	4b47      	ldr	r3, [pc, #284]	@ (8003ec0 <HAL_RCC_OscConfig+0x240>)
 8003da4:	689b      	ldr	r3, [r3, #8]
 8003da6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003daa:	2b08      	cmp	r3, #8
 8003dac:	d11c      	bne.n	8003de8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003dae:	4b44      	ldr	r3, [pc, #272]	@ (8003ec0 <HAL_RCC_OscConfig+0x240>)
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d116      	bne.n	8003de8 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dba:	4b41      	ldr	r3, [pc, #260]	@ (8003ec0 <HAL_RCC_OscConfig+0x240>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0302 	and.w	r3, r3, #2
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d005      	beq.n	8003dd2 <HAL_RCC_OscConfig+0x152>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	68db      	ldr	r3, [r3, #12]
 8003dca:	2b01      	cmp	r3, #1
 8003dcc:	d001      	beq.n	8003dd2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e1d3      	b.n	800417a <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dd2:	4b3b      	ldr	r3, [pc, #236]	@ (8003ec0 <HAL_RCC_OscConfig+0x240>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	691b      	ldr	r3, [r3, #16]
 8003dde:	00db      	lsls	r3, r3, #3
 8003de0:	4937      	ldr	r1, [pc, #220]	@ (8003ec0 <HAL_RCC_OscConfig+0x240>)
 8003de2:	4313      	orrs	r3, r2
 8003de4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003de6:	e03a      	b.n	8003e5e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	68db      	ldr	r3, [r3, #12]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d020      	beq.n	8003e32 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003df0:	4b34      	ldr	r3, [pc, #208]	@ (8003ec4 <HAL_RCC_OscConfig+0x244>)
 8003df2:	2201      	movs	r2, #1
 8003df4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003df6:	f7fd ff7b 	bl	8001cf0 <HAL_GetTick>
 8003dfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dfc:	e008      	b.n	8003e10 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003dfe:	f7fd ff77 	bl	8001cf0 <HAL_GetTick>
 8003e02:	4602      	mov	r2, r0
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	1ad3      	subs	r3, r2, r3
 8003e08:	2b02      	cmp	r3, #2
 8003e0a:	d901      	bls.n	8003e10 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003e0c:	2303      	movs	r3, #3
 8003e0e:	e1b4      	b.n	800417a <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e10:	4b2b      	ldr	r3, [pc, #172]	@ (8003ec0 <HAL_RCC_OscConfig+0x240>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f003 0302 	and.w	r3, r3, #2
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d0f0      	beq.n	8003dfe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e1c:	4b28      	ldr	r3, [pc, #160]	@ (8003ec0 <HAL_RCC_OscConfig+0x240>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	691b      	ldr	r3, [r3, #16]
 8003e28:	00db      	lsls	r3, r3, #3
 8003e2a:	4925      	ldr	r1, [pc, #148]	@ (8003ec0 <HAL_RCC_OscConfig+0x240>)
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	600b      	str	r3, [r1, #0]
 8003e30:	e015      	b.n	8003e5e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e32:	4b24      	ldr	r3, [pc, #144]	@ (8003ec4 <HAL_RCC_OscConfig+0x244>)
 8003e34:	2200      	movs	r2, #0
 8003e36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e38:	f7fd ff5a 	bl	8001cf0 <HAL_GetTick>
 8003e3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e3e:	e008      	b.n	8003e52 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e40:	f7fd ff56 	bl	8001cf0 <HAL_GetTick>
 8003e44:	4602      	mov	r2, r0
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	2b02      	cmp	r3, #2
 8003e4c:	d901      	bls.n	8003e52 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003e4e:	2303      	movs	r3, #3
 8003e50:	e193      	b.n	800417a <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e52:	4b1b      	ldr	r3, [pc, #108]	@ (8003ec0 <HAL_RCC_OscConfig+0x240>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 0302 	and.w	r3, r3, #2
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d1f0      	bne.n	8003e40 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f003 0308 	and.w	r3, r3, #8
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d036      	beq.n	8003ed8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	695b      	ldr	r3, [r3, #20]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d016      	beq.n	8003ea0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e72:	4b15      	ldr	r3, [pc, #84]	@ (8003ec8 <HAL_RCC_OscConfig+0x248>)
 8003e74:	2201      	movs	r2, #1
 8003e76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e78:	f7fd ff3a 	bl	8001cf0 <HAL_GetTick>
 8003e7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e7e:	e008      	b.n	8003e92 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e80:	f7fd ff36 	bl	8001cf0 <HAL_GetTick>
 8003e84:	4602      	mov	r2, r0
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	1ad3      	subs	r3, r2, r3
 8003e8a:	2b02      	cmp	r3, #2
 8003e8c:	d901      	bls.n	8003e92 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003e8e:	2303      	movs	r3, #3
 8003e90:	e173      	b.n	800417a <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e92:	4b0b      	ldr	r3, [pc, #44]	@ (8003ec0 <HAL_RCC_OscConfig+0x240>)
 8003e94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e96:	f003 0302 	and.w	r3, r3, #2
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d0f0      	beq.n	8003e80 <HAL_RCC_OscConfig+0x200>
 8003e9e:	e01b      	b.n	8003ed8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ea0:	4b09      	ldr	r3, [pc, #36]	@ (8003ec8 <HAL_RCC_OscConfig+0x248>)
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ea6:	f7fd ff23 	bl	8001cf0 <HAL_GetTick>
 8003eaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003eac:	e00e      	b.n	8003ecc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003eae:	f7fd ff1f 	bl	8001cf0 <HAL_GetTick>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	693b      	ldr	r3, [r7, #16]
 8003eb6:	1ad3      	subs	r3, r2, r3
 8003eb8:	2b02      	cmp	r3, #2
 8003eba:	d907      	bls.n	8003ecc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003ebc:	2303      	movs	r3, #3
 8003ebe:	e15c      	b.n	800417a <HAL_RCC_OscConfig+0x4fa>
 8003ec0:	40023800 	.word	0x40023800
 8003ec4:	42470000 	.word	0x42470000
 8003ec8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ecc:	4b8a      	ldr	r3, [pc, #552]	@ (80040f8 <HAL_RCC_OscConfig+0x478>)
 8003ece:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ed0:	f003 0302 	and.w	r3, r3, #2
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d1ea      	bne.n	8003eae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f003 0304 	and.w	r3, r3, #4
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	f000 8097 	beq.w	8004014 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003eea:	4b83      	ldr	r3, [pc, #524]	@ (80040f8 <HAL_RCC_OscConfig+0x478>)
 8003eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d10f      	bne.n	8003f16 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	60bb      	str	r3, [r7, #8]
 8003efa:	4b7f      	ldr	r3, [pc, #508]	@ (80040f8 <HAL_RCC_OscConfig+0x478>)
 8003efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003efe:	4a7e      	ldr	r2, [pc, #504]	@ (80040f8 <HAL_RCC_OscConfig+0x478>)
 8003f00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f04:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f06:	4b7c      	ldr	r3, [pc, #496]	@ (80040f8 <HAL_RCC_OscConfig+0x478>)
 8003f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f0e:	60bb      	str	r3, [r7, #8]
 8003f10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f12:	2301      	movs	r3, #1
 8003f14:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f16:	4b79      	ldr	r3, [pc, #484]	@ (80040fc <HAL_RCC_OscConfig+0x47c>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d118      	bne.n	8003f54 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f22:	4b76      	ldr	r3, [pc, #472]	@ (80040fc <HAL_RCC_OscConfig+0x47c>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a75      	ldr	r2, [pc, #468]	@ (80040fc <HAL_RCC_OscConfig+0x47c>)
 8003f28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f2e:	f7fd fedf 	bl	8001cf0 <HAL_GetTick>
 8003f32:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f34:	e008      	b.n	8003f48 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f36:	f7fd fedb 	bl	8001cf0 <HAL_GetTick>
 8003f3a:	4602      	mov	r2, r0
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	1ad3      	subs	r3, r2, r3
 8003f40:	2b02      	cmp	r3, #2
 8003f42:	d901      	bls.n	8003f48 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003f44:	2303      	movs	r3, #3
 8003f46:	e118      	b.n	800417a <HAL_RCC_OscConfig+0x4fa>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f48:	4b6c      	ldr	r3, [pc, #432]	@ (80040fc <HAL_RCC_OscConfig+0x47c>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d0f0      	beq.n	8003f36 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	2b01      	cmp	r3, #1
 8003f5a:	d106      	bne.n	8003f6a <HAL_RCC_OscConfig+0x2ea>
 8003f5c:	4b66      	ldr	r3, [pc, #408]	@ (80040f8 <HAL_RCC_OscConfig+0x478>)
 8003f5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f60:	4a65      	ldr	r2, [pc, #404]	@ (80040f8 <HAL_RCC_OscConfig+0x478>)
 8003f62:	f043 0301 	orr.w	r3, r3, #1
 8003f66:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f68:	e01c      	b.n	8003fa4 <HAL_RCC_OscConfig+0x324>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	2b05      	cmp	r3, #5
 8003f70:	d10c      	bne.n	8003f8c <HAL_RCC_OscConfig+0x30c>
 8003f72:	4b61      	ldr	r3, [pc, #388]	@ (80040f8 <HAL_RCC_OscConfig+0x478>)
 8003f74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f76:	4a60      	ldr	r2, [pc, #384]	@ (80040f8 <HAL_RCC_OscConfig+0x478>)
 8003f78:	f043 0304 	orr.w	r3, r3, #4
 8003f7c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f7e:	4b5e      	ldr	r3, [pc, #376]	@ (80040f8 <HAL_RCC_OscConfig+0x478>)
 8003f80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f82:	4a5d      	ldr	r2, [pc, #372]	@ (80040f8 <HAL_RCC_OscConfig+0x478>)
 8003f84:	f043 0301 	orr.w	r3, r3, #1
 8003f88:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f8a:	e00b      	b.n	8003fa4 <HAL_RCC_OscConfig+0x324>
 8003f8c:	4b5a      	ldr	r3, [pc, #360]	@ (80040f8 <HAL_RCC_OscConfig+0x478>)
 8003f8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f90:	4a59      	ldr	r2, [pc, #356]	@ (80040f8 <HAL_RCC_OscConfig+0x478>)
 8003f92:	f023 0301 	bic.w	r3, r3, #1
 8003f96:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f98:	4b57      	ldr	r3, [pc, #348]	@ (80040f8 <HAL_RCC_OscConfig+0x478>)
 8003f9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f9c:	4a56      	ldr	r2, [pc, #344]	@ (80040f8 <HAL_RCC_OscConfig+0x478>)
 8003f9e:	f023 0304 	bic.w	r3, r3, #4
 8003fa2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d015      	beq.n	8003fd8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fac:	f7fd fea0 	bl	8001cf0 <HAL_GetTick>
 8003fb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fb2:	e00a      	b.n	8003fca <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fb4:	f7fd fe9c 	bl	8001cf0 <HAL_GetTick>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	1ad3      	subs	r3, r2, r3
 8003fbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d901      	bls.n	8003fca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003fc6:	2303      	movs	r3, #3
 8003fc8:	e0d7      	b.n	800417a <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fca:	4b4b      	ldr	r3, [pc, #300]	@ (80040f8 <HAL_RCC_OscConfig+0x478>)
 8003fcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fce:	f003 0302 	and.w	r3, r3, #2
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d0ee      	beq.n	8003fb4 <HAL_RCC_OscConfig+0x334>
 8003fd6:	e014      	b.n	8004002 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fd8:	f7fd fe8a 	bl	8001cf0 <HAL_GetTick>
 8003fdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fde:	e00a      	b.n	8003ff6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fe0:	f7fd fe86 	bl	8001cf0 <HAL_GetTick>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	1ad3      	subs	r3, r2, r3
 8003fea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d901      	bls.n	8003ff6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003ff2:	2303      	movs	r3, #3
 8003ff4:	e0c1      	b.n	800417a <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ff6:	4b40      	ldr	r3, [pc, #256]	@ (80040f8 <HAL_RCC_OscConfig+0x478>)
 8003ff8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ffa:	f003 0302 	and.w	r3, r3, #2
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d1ee      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004002:	7dfb      	ldrb	r3, [r7, #23]
 8004004:	2b01      	cmp	r3, #1
 8004006:	d105      	bne.n	8004014 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004008:	4b3b      	ldr	r3, [pc, #236]	@ (80040f8 <HAL_RCC_OscConfig+0x478>)
 800400a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800400c:	4a3a      	ldr	r2, [pc, #232]	@ (80040f8 <HAL_RCC_OscConfig+0x478>)
 800400e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004012:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	699b      	ldr	r3, [r3, #24]
 8004018:	2b00      	cmp	r3, #0
 800401a:	f000 80ad 	beq.w	8004178 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800401e:	4b36      	ldr	r3, [pc, #216]	@ (80040f8 <HAL_RCC_OscConfig+0x478>)
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	f003 030c 	and.w	r3, r3, #12
 8004026:	2b08      	cmp	r3, #8
 8004028:	d060      	beq.n	80040ec <HAL_RCC_OscConfig+0x46c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	699b      	ldr	r3, [r3, #24]
 800402e:	2b02      	cmp	r3, #2
 8004030:	d145      	bne.n	80040be <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004032:	4b33      	ldr	r3, [pc, #204]	@ (8004100 <HAL_RCC_OscConfig+0x480>)
 8004034:	2200      	movs	r2, #0
 8004036:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004038:	f7fd fe5a 	bl	8001cf0 <HAL_GetTick>
 800403c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800403e:	e008      	b.n	8004052 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004040:	f7fd fe56 	bl	8001cf0 <HAL_GetTick>
 8004044:	4602      	mov	r2, r0
 8004046:	693b      	ldr	r3, [r7, #16]
 8004048:	1ad3      	subs	r3, r2, r3
 800404a:	2b02      	cmp	r3, #2
 800404c:	d901      	bls.n	8004052 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800404e:	2303      	movs	r3, #3
 8004050:	e093      	b.n	800417a <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004052:	4b29      	ldr	r3, [pc, #164]	@ (80040f8 <HAL_RCC_OscConfig+0x478>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800405a:	2b00      	cmp	r3, #0
 800405c:	d1f0      	bne.n	8004040 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	69da      	ldr	r2, [r3, #28]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6a1b      	ldr	r3, [r3, #32]
 8004066:	431a      	orrs	r2, r3
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800406c:	019b      	lsls	r3, r3, #6
 800406e:	431a      	orrs	r2, r3
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004074:	085b      	lsrs	r3, r3, #1
 8004076:	3b01      	subs	r3, #1
 8004078:	041b      	lsls	r3, r3, #16
 800407a:	431a      	orrs	r2, r3
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004080:	061b      	lsls	r3, r3, #24
 8004082:	431a      	orrs	r2, r3
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004088:	071b      	lsls	r3, r3, #28
 800408a:	491b      	ldr	r1, [pc, #108]	@ (80040f8 <HAL_RCC_OscConfig+0x478>)
 800408c:	4313      	orrs	r3, r2
 800408e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004090:	4b1b      	ldr	r3, [pc, #108]	@ (8004100 <HAL_RCC_OscConfig+0x480>)
 8004092:	2201      	movs	r2, #1
 8004094:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004096:	f7fd fe2b 	bl	8001cf0 <HAL_GetTick>
 800409a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800409c:	e008      	b.n	80040b0 <HAL_RCC_OscConfig+0x430>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800409e:	f7fd fe27 	bl	8001cf0 <HAL_GetTick>
 80040a2:	4602      	mov	r2, r0
 80040a4:	693b      	ldr	r3, [r7, #16]
 80040a6:	1ad3      	subs	r3, r2, r3
 80040a8:	2b02      	cmp	r3, #2
 80040aa:	d901      	bls.n	80040b0 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 80040ac:	2303      	movs	r3, #3
 80040ae:	e064      	b.n	800417a <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040b0:	4b11      	ldr	r3, [pc, #68]	@ (80040f8 <HAL_RCC_OscConfig+0x478>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d0f0      	beq.n	800409e <HAL_RCC_OscConfig+0x41e>
 80040bc:	e05c      	b.n	8004178 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040be:	4b10      	ldr	r3, [pc, #64]	@ (8004100 <HAL_RCC_OscConfig+0x480>)
 80040c0:	2200      	movs	r2, #0
 80040c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040c4:	f7fd fe14 	bl	8001cf0 <HAL_GetTick>
 80040c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040ca:	e008      	b.n	80040de <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040cc:	f7fd fe10 	bl	8001cf0 <HAL_GetTick>
 80040d0:	4602      	mov	r2, r0
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	2b02      	cmp	r3, #2
 80040d8:	d901      	bls.n	80040de <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 80040da:	2303      	movs	r3, #3
 80040dc:	e04d      	b.n	800417a <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040de:	4b06      	ldr	r3, [pc, #24]	@ (80040f8 <HAL_RCC_OscConfig+0x478>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d1f0      	bne.n	80040cc <HAL_RCC_OscConfig+0x44c>
 80040ea:	e045      	b.n	8004178 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	699b      	ldr	r3, [r3, #24]
 80040f0:	2b01      	cmp	r3, #1
 80040f2:	d107      	bne.n	8004104 <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	e040      	b.n	800417a <HAL_RCC_OscConfig+0x4fa>
 80040f8:	40023800 	.word	0x40023800
 80040fc:	40007000 	.word	0x40007000
 8004100:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004104:	4b1f      	ldr	r3, [pc, #124]	@ (8004184 <HAL_RCC_OscConfig+0x504>)
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	699b      	ldr	r3, [r3, #24]
 800410e:	2b01      	cmp	r3, #1
 8004110:	d030      	beq.n	8004174 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800411c:	429a      	cmp	r2, r3
 800411e:	d129      	bne.n	8004174 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800412a:	429a      	cmp	r2, r3
 800412c:	d122      	bne.n	8004174 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800412e:	68fa      	ldr	r2, [r7, #12]
 8004130:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004134:	4013      	ands	r3, r2
 8004136:	687a      	ldr	r2, [r7, #4]
 8004138:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800413a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800413c:	4293      	cmp	r3, r2
 800413e:	d119      	bne.n	8004174 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800414a:	085b      	lsrs	r3, r3, #1
 800414c:	3b01      	subs	r3, #1
 800414e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004150:	429a      	cmp	r2, r3
 8004152:	d10f      	bne.n	8004174 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800415e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004160:	429a      	cmp	r2, r3
 8004162:	d107      	bne.n	8004174 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800416e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004170:	429a      	cmp	r2, r3
 8004172:	d001      	beq.n	8004178 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	e000      	b.n	800417a <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 8004178:	2300      	movs	r3, #0
}
 800417a:	4618      	mov	r0, r3
 800417c:	3718      	adds	r7, #24
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}
 8004182:	bf00      	nop
 8004184:	40023800 	.word	0x40023800

08004188 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b084      	sub	sp, #16
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d101      	bne.n	800419e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	e073      	b.n	8004286 <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	7f5b      	ldrb	r3, [r3, #29]
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d105      	bne.n	80041b4 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2200      	movs	r2, #0
 80041ac:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f7fd fb8a 	bl	80018c8 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2202      	movs	r2, #2
 80041b8:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	f003 0310 	and.w	r3, r3, #16
 80041c4:	2b10      	cmp	r3, #16
 80041c6:	d055      	beq.n	8004274 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	22ca      	movs	r2, #202	@ 0xca
 80041ce:	625a      	str	r2, [r3, #36]	@ 0x24
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	2253      	movs	r2, #83	@ 0x53
 80041d6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80041d8:	6878      	ldr	r0, [r7, #4]
 80041da:	f000 fa49 	bl	8004670 <RTC_EnterInitMode>
 80041de:	4603      	mov	r3, r0
 80041e0:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80041e2:	7bfb      	ldrb	r3, [r7, #15]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d12c      	bne.n	8004242 <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	689b      	ldr	r3, [r3, #8]
 80041ee:	687a      	ldr	r2, [r7, #4]
 80041f0:	6812      	ldr	r2, [r2, #0]
 80041f2:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80041f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80041fa:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	6899      	ldr	r1, [r3, #8]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	685a      	ldr	r2, [r3, #4]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	691b      	ldr	r3, [r3, #16]
 800420a:	431a      	orrs	r2, r3
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	695b      	ldr	r3, [r3, #20]
 8004210:	431a      	orrs	r2, r3
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	430a      	orrs	r2, r1
 8004218:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	68d2      	ldr	r2, [r2, #12]
 8004222:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	6919      	ldr	r1, [r3, #16]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	041a      	lsls	r2, r3, #16
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	430a      	orrs	r2, r1
 8004236:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004238:	6878      	ldr	r0, [r7, #4]
 800423a:	f000 fa50 	bl	80046de <RTC_ExitInitMode>
 800423e:	4603      	mov	r3, r0
 8004240:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8004242:	7bfb      	ldrb	r3, [r7, #15]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d110      	bne.n	800426a <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004256:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	699a      	ldr	r2, [r3, #24]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	430a      	orrs	r2, r1
 8004268:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	22ff      	movs	r2, #255	@ 0xff
 8004270:	625a      	str	r2, [r3, #36]	@ 0x24
 8004272:	e001      	b.n	8004278 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8004274:	2300      	movs	r3, #0
 8004276:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8004278:	7bfb      	ldrb	r3, [r7, #15]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d102      	bne.n	8004284 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2201      	movs	r2, #1
 8004282:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8004284:	7bfb      	ldrb	r3, [r7, #15]
}
 8004286:	4618      	mov	r0, r3
 8004288:	3710      	adds	r7, #16
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}

0800428e <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800428e:	b590      	push	{r4, r7, lr}
 8004290:	b087      	sub	sp, #28
 8004292:	af00      	add	r7, sp, #0
 8004294:	60f8      	str	r0, [r7, #12]
 8004296:	60b9      	str	r1, [r7, #8]
 8004298:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800429a:	2300      	movs	r3, #0
 800429c:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	7f1b      	ldrb	r3, [r3, #28]
 80042a2:	2b01      	cmp	r3, #1
 80042a4:	d101      	bne.n	80042aa <HAL_RTC_SetTime+0x1c>
 80042a6:	2302      	movs	r3, #2
 80042a8:	e087      	b.n	80043ba <HAL_RTC_SetTime+0x12c>
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	2201      	movs	r2, #1
 80042ae:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2202      	movs	r2, #2
 80042b4:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d126      	bne.n	800430a <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d102      	bne.n	80042d0 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	2200      	movs	r2, #0
 80042ce:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	781b      	ldrb	r3, [r3, #0]
 80042d4:	4618      	mov	r0, r3
 80042d6:	f000 fa27 	bl	8004728 <RTC_ByteToBcd2>
 80042da:	4603      	mov	r3, r0
 80042dc:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	785b      	ldrb	r3, [r3, #1]
 80042e2:	4618      	mov	r0, r3
 80042e4:	f000 fa20 	bl	8004728 <RTC_ByteToBcd2>
 80042e8:	4603      	mov	r3, r0
 80042ea:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80042ec:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	789b      	ldrb	r3, [r3, #2]
 80042f2:	4618      	mov	r0, r3
 80042f4:	f000 fa18 	bl	8004728 <RTC_ByteToBcd2>
 80042f8:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80042fa:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	78db      	ldrb	r3, [r3, #3]
 8004302:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004304:	4313      	orrs	r3, r2
 8004306:	617b      	str	r3, [r7, #20]
 8004308:	e018      	b.n	800433c <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	689b      	ldr	r3, [r3, #8]
 8004310:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004314:	2b00      	cmp	r3, #0
 8004316:	d102      	bne.n	800431e <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	2200      	movs	r2, #0
 800431c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	781b      	ldrb	r3, [r3, #0]
 8004322:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	785b      	ldrb	r3, [r3, #1]
 8004328:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800432a:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800432c:	68ba      	ldr	r2, [r7, #8]
 800432e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004330:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	78db      	ldrb	r3, [r3, #3]
 8004336:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004338:	4313      	orrs	r3, r2
 800433a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	22ca      	movs	r2, #202	@ 0xca
 8004342:	625a      	str	r2, [r3, #36]	@ 0x24
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	2253      	movs	r2, #83	@ 0x53
 800434a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800434c:	68f8      	ldr	r0, [r7, #12]
 800434e:	f000 f98f 	bl	8004670 <RTC_EnterInitMode>
 8004352:	4603      	mov	r3, r0
 8004354:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004356:	7cfb      	ldrb	r3, [r7, #19]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d120      	bne.n	800439e <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	697b      	ldr	r3, [r7, #20]
 8004362:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8004366:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800436a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	689a      	ldr	r2, [r3, #8]
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800437a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	6899      	ldr	r1, [r3, #8]
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	68da      	ldr	r2, [r3, #12]
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	691b      	ldr	r3, [r3, #16]
 800438a:	431a      	orrs	r2, r3
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	430a      	orrs	r2, r1
 8004392:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004394:	68f8      	ldr	r0, [r7, #12]
 8004396:	f000 f9a2 	bl	80046de <RTC_ExitInitMode>
 800439a:	4603      	mov	r3, r0
 800439c:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800439e:	7cfb      	ldrb	r3, [r7, #19]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d102      	bne.n	80043aa <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2201      	movs	r2, #1
 80043a8:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	22ff      	movs	r2, #255	@ 0xff
 80043b0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2200      	movs	r2, #0
 80043b6:	771a      	strb	r2, [r3, #28]

  return status;
 80043b8:	7cfb      	ldrb	r3, [r7, #19]
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	371c      	adds	r7, #28
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd90      	pop	{r4, r7, pc}

080043c2 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80043c2:	b580      	push	{r7, lr}
 80043c4:	b086      	sub	sp, #24
 80043c6:	af00      	add	r7, sp, #0
 80043c8:	60f8      	str	r0, [r7, #12]
 80043ca:	60b9      	str	r1, [r7, #8]
 80043cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80043ce:	2300      	movs	r3, #0
 80043d0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	691b      	ldr	r3, [r3, #16]
 80043e2:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80043f4:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80043f8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	0c1b      	lsrs	r3, r3, #16
 80043fe:	b2db      	uxtb	r3, r3
 8004400:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004404:	b2da      	uxtb	r2, r3
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	0a1b      	lsrs	r3, r3, #8
 800440e:	b2db      	uxtb	r3, r3
 8004410:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004414:	b2da      	uxtb	r2, r3
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	b2db      	uxtb	r3, r3
 800441e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004422:	b2da      	uxtb	r2, r3
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	0d9b      	lsrs	r3, r3, #22
 800442c:	b2db      	uxtb	r3, r3
 800442e:	f003 0301 	and.w	r3, r3, #1
 8004432:	b2da      	uxtb	r2, r3
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d11a      	bne.n	8004474 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	781b      	ldrb	r3, [r3, #0]
 8004442:	4618      	mov	r0, r3
 8004444:	f000 f98e 	bl	8004764 <RTC_Bcd2ToByte>
 8004448:	4603      	mov	r3, r0
 800444a:	461a      	mov	r2, r3
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	785b      	ldrb	r3, [r3, #1]
 8004454:	4618      	mov	r0, r3
 8004456:	f000 f985 	bl	8004764 <RTC_Bcd2ToByte>
 800445a:	4603      	mov	r3, r0
 800445c:	461a      	mov	r2, r3
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	789b      	ldrb	r3, [r3, #2]
 8004466:	4618      	mov	r0, r3
 8004468:	f000 f97c 	bl	8004764 <RTC_Bcd2ToByte>
 800446c:	4603      	mov	r3, r0
 800446e:	461a      	mov	r2, r3
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004474:	2300      	movs	r3, #0
}
 8004476:	4618      	mov	r0, r3
 8004478:	3718      	adds	r7, #24
 800447a:	46bd      	mov	sp, r7
 800447c:	bd80      	pop	{r7, pc}

0800447e <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800447e:	b590      	push	{r4, r7, lr}
 8004480:	b087      	sub	sp, #28
 8004482:	af00      	add	r7, sp, #0
 8004484:	60f8      	str	r0, [r7, #12]
 8004486:	60b9      	str	r1, [r7, #8]
 8004488:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800448a:	2300      	movs	r3, #0
 800448c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	7f1b      	ldrb	r3, [r3, #28]
 8004492:	2b01      	cmp	r3, #1
 8004494:	d101      	bne.n	800449a <HAL_RTC_SetDate+0x1c>
 8004496:	2302      	movs	r3, #2
 8004498:	e071      	b.n	800457e <HAL_RTC_SetDate+0x100>
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2201      	movs	r2, #1
 800449e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2202      	movs	r2, #2
 80044a4:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d10e      	bne.n	80044ca <HAL_RTC_SetDate+0x4c>
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	785b      	ldrb	r3, [r3, #1]
 80044b0:	f003 0310 	and.w	r3, r3, #16
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d008      	beq.n	80044ca <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	785b      	ldrb	r3, [r3, #1]
 80044bc:	f023 0310 	bic.w	r3, r3, #16
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	330a      	adds	r3, #10
 80044c4:	b2da      	uxtb	r2, r3
 80044c6:	68bb      	ldr	r3, [r7, #8]
 80044c8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d11c      	bne.n	800450a <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	78db      	ldrb	r3, [r3, #3]
 80044d4:	4618      	mov	r0, r3
 80044d6:	f000 f927 	bl	8004728 <RTC_ByteToBcd2>
 80044da:	4603      	mov	r3, r0
 80044dc:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	785b      	ldrb	r3, [r3, #1]
 80044e2:	4618      	mov	r0, r3
 80044e4:	f000 f920 	bl	8004728 <RTC_ByteToBcd2>
 80044e8:	4603      	mov	r3, r0
 80044ea:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80044ec:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	789b      	ldrb	r3, [r3, #2]
 80044f2:	4618      	mov	r0, r3
 80044f4:	f000 f918 	bl	8004728 <RTC_ByteToBcd2>
 80044f8:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80044fa:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	781b      	ldrb	r3, [r3, #0]
 8004502:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004504:	4313      	orrs	r3, r2
 8004506:	617b      	str	r3, [r7, #20]
 8004508:	e00e      	b.n	8004528 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	78db      	ldrb	r3, [r3, #3]
 800450e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	785b      	ldrb	r3, [r3, #1]
 8004514:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004516:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8004518:	68ba      	ldr	r2, [r7, #8]
 800451a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800451c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	781b      	ldrb	r3, [r3, #0]
 8004522:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004524:	4313      	orrs	r3, r2
 8004526:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	22ca      	movs	r2, #202	@ 0xca
 800452e:	625a      	str	r2, [r3, #36]	@ 0x24
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	2253      	movs	r2, #83	@ 0x53
 8004536:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004538:	68f8      	ldr	r0, [r7, #12]
 800453a:	f000 f899 	bl	8004670 <RTC_EnterInitMode>
 800453e:	4603      	mov	r3, r0
 8004540:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004542:	7cfb      	ldrb	r3, [r7, #19]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d10c      	bne.n	8004562 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004552:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004556:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004558:	68f8      	ldr	r0, [r7, #12]
 800455a:	f000 f8c0 	bl	80046de <RTC_ExitInitMode>
 800455e:	4603      	mov	r3, r0
 8004560:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8004562:	7cfb      	ldrb	r3, [r7, #19]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d102      	bne.n	800456e <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	2201      	movs	r2, #1
 800456c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	22ff      	movs	r2, #255	@ 0xff
 8004574:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2200      	movs	r2, #0
 800457a:	771a      	strb	r2, [r3, #28]

  return status;
 800457c:	7cfb      	ldrb	r3, [r7, #19]
}
 800457e:	4618      	mov	r0, r3
 8004580:	371c      	adds	r7, #28
 8004582:	46bd      	mov	sp, r7
 8004584:	bd90      	pop	{r4, r7, pc}

08004586 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004586:	b580      	push	{r7, lr}
 8004588:	b086      	sub	sp, #24
 800458a:	af00      	add	r7, sp, #0
 800458c:	60f8      	str	r0, [r7, #12]
 800458e:	60b9      	str	r1, [r7, #8]
 8004590:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004592:	2300      	movs	r3, #0
 8004594:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80045a0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80045a4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	0c1b      	lsrs	r3, r3, #16
 80045aa:	b2da      	uxtb	r2, r3
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	0a1b      	lsrs	r3, r3, #8
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	f003 031f 	and.w	r3, r3, #31
 80045ba:	b2da      	uxtb	r2, r3
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80045c0:	697b      	ldr	r3, [r7, #20]
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80045c8:	b2da      	uxtb	r2, r3
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	0b5b      	lsrs	r3, r3, #13
 80045d2:	b2db      	uxtb	r3, r3
 80045d4:	f003 0307 	and.w	r3, r3, #7
 80045d8:	b2da      	uxtb	r2, r3
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d11a      	bne.n	800461a <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	78db      	ldrb	r3, [r3, #3]
 80045e8:	4618      	mov	r0, r3
 80045ea:	f000 f8bb 	bl	8004764 <RTC_Bcd2ToByte>
 80045ee:	4603      	mov	r3, r0
 80045f0:	461a      	mov	r2, r3
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	785b      	ldrb	r3, [r3, #1]
 80045fa:	4618      	mov	r0, r3
 80045fc:	f000 f8b2 	bl	8004764 <RTC_Bcd2ToByte>
 8004600:	4603      	mov	r3, r0
 8004602:	461a      	mov	r2, r3
 8004604:	68bb      	ldr	r3, [r7, #8]
 8004606:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	789b      	ldrb	r3, [r3, #2]
 800460c:	4618      	mov	r0, r3
 800460e:	f000 f8a9 	bl	8004764 <RTC_Bcd2ToByte>
 8004612:	4603      	mov	r3, r0
 8004614:	461a      	mov	r2, r3
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800461a:	2300      	movs	r3, #0
}
 800461c:	4618      	mov	r0, r3
 800461e:	3718      	adds	r7, #24
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}

08004624 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b084      	sub	sp, #16
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800462c:	2300      	movs	r3, #0
 800462e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a0d      	ldr	r2, [pc, #52]	@ (800466c <HAL_RTC_WaitForSynchro+0x48>)
 8004636:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004638:	f7fd fb5a 	bl	8001cf0 <HAL_GetTick>
 800463c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800463e:	e009      	b.n	8004654 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004640:	f7fd fb56 	bl	8001cf0 <HAL_GetTick>
 8004644:	4602      	mov	r2, r0
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	1ad3      	subs	r3, r2, r3
 800464a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800464e:	d901      	bls.n	8004654 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8004650:	2303      	movs	r3, #3
 8004652:	e007      	b.n	8004664 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	68db      	ldr	r3, [r3, #12]
 800465a:	f003 0320 	and.w	r3, r3, #32
 800465e:	2b00      	cmp	r3, #0
 8004660:	d0ee      	beq.n	8004640 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8004662:	2300      	movs	r3, #0
}
 8004664:	4618      	mov	r0, r3
 8004666:	3710      	adds	r7, #16
 8004668:	46bd      	mov	sp, r7
 800466a:	bd80      	pop	{r7, pc}
 800466c:	00017f5f 	.word	0x00017f5f

08004670 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b084      	sub	sp, #16
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004678:	2300      	movs	r3, #0
 800467a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800467c:	2300      	movs	r3, #0
 800467e:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	68db      	ldr	r3, [r3, #12]
 8004686:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800468a:	2b00      	cmp	r3, #0
 800468c:	d122      	bne.n	80046d4 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	68da      	ldr	r2, [r3, #12]
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800469c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800469e:	f7fd fb27 	bl	8001cf0 <HAL_GetTick>
 80046a2:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80046a4:	e00c      	b.n	80046c0 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80046a6:	f7fd fb23 	bl	8001cf0 <HAL_GetTick>
 80046aa:	4602      	mov	r2, r0
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	1ad3      	subs	r3, r2, r3
 80046b0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80046b4:	d904      	bls.n	80046c0 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2204      	movs	r2, #4
 80046ba:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80046bc:	2301      	movs	r3, #1
 80046be:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	68db      	ldr	r3, [r3, #12]
 80046c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d102      	bne.n	80046d4 <RTC_EnterInitMode+0x64>
 80046ce:	7bfb      	ldrb	r3, [r7, #15]
 80046d0:	2b01      	cmp	r3, #1
 80046d2:	d1e8      	bne.n	80046a6 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80046d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	3710      	adds	r7, #16
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}

080046de <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80046de:	b580      	push	{r7, lr}
 80046e0:	b084      	sub	sp, #16
 80046e2:	af00      	add	r7, sp, #0
 80046e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046e6:	2300      	movs	r3, #0
 80046e8:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	68da      	ldr	r2, [r3, #12]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80046f8:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	f003 0320 	and.w	r3, r3, #32
 8004704:	2b00      	cmp	r3, #0
 8004706:	d10a      	bne.n	800471e <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004708:	6878      	ldr	r0, [r7, #4]
 800470a:	f7ff ff8b 	bl	8004624 <HAL_RTC_WaitForSynchro>
 800470e:	4603      	mov	r3, r0
 8004710:	2b00      	cmp	r3, #0
 8004712:	d004      	beq.n	800471e <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2204      	movs	r2, #4
 8004718:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800471e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004720:	4618      	mov	r0, r3
 8004722:	3710      	adds	r7, #16
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}

08004728 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8004728:	b480      	push	{r7}
 800472a:	b085      	sub	sp, #20
 800472c:	af00      	add	r7, sp, #0
 800472e:	4603      	mov	r3, r0
 8004730:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8004732:	2300      	movs	r3, #0
 8004734:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8004736:	e005      	b.n	8004744 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	3301      	adds	r3, #1
 800473c:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800473e:	79fb      	ldrb	r3, [r7, #7]
 8004740:	3b0a      	subs	r3, #10
 8004742:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8004744:	79fb      	ldrb	r3, [r7, #7]
 8004746:	2b09      	cmp	r3, #9
 8004748:	d8f6      	bhi.n	8004738 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	b2db      	uxtb	r3, r3
 800474e:	011b      	lsls	r3, r3, #4
 8004750:	b2da      	uxtb	r2, r3
 8004752:	79fb      	ldrb	r3, [r7, #7]
 8004754:	4313      	orrs	r3, r2
 8004756:	b2db      	uxtb	r3, r3
}
 8004758:	4618      	mov	r0, r3
 800475a:	3714      	adds	r7, #20
 800475c:	46bd      	mov	sp, r7
 800475e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004762:	4770      	bx	lr

08004764 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8004764:	b480      	push	{r7}
 8004766:	b085      	sub	sp, #20
 8004768:	af00      	add	r7, sp, #0
 800476a:	4603      	mov	r3, r0
 800476c:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 800476e:	2300      	movs	r3, #0
 8004770:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8004772:	79fb      	ldrb	r3, [r7, #7]
 8004774:	091b      	lsrs	r3, r3, #4
 8004776:	b2db      	uxtb	r3, r3
 8004778:	461a      	mov	r2, r3
 800477a:	4613      	mov	r3, r2
 800477c:	009b      	lsls	r3, r3, #2
 800477e:	4413      	add	r3, r2
 8004780:	005b      	lsls	r3, r3, #1
 8004782:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	b2da      	uxtb	r2, r3
 8004788:	79fb      	ldrb	r3, [r7, #7]
 800478a:	f003 030f 	and.w	r3, r3, #15
 800478e:	b2db      	uxtb	r3, r3
 8004790:	4413      	add	r3, r2
 8004792:	b2db      	uxtb	r3, r3
}
 8004794:	4618      	mov	r0, r3
 8004796:	3714      	adds	r7, #20
 8004798:	46bd      	mov	sp, r7
 800479a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479e:	4770      	bx	lr

080047a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b082      	sub	sp, #8
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d101      	bne.n	80047b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	e07b      	b.n	80048aa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d108      	bne.n	80047cc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80047c2:	d009      	beq.n	80047d8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2200      	movs	r2, #0
 80047c8:	61da      	str	r2, [r3, #28]
 80047ca:	e005      	b.n	80047d8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2200      	movs	r2, #0
 80047d0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2200      	movs	r2, #0
 80047d6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2200      	movs	r2, #0
 80047dc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d106      	bne.n	80047f8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2200      	movs	r2, #0
 80047ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80047f2:	6878      	ldr	r0, [r7, #4]
 80047f4:	f7fc fff8 	bl	80017e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2202      	movs	r2, #2
 80047fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800480e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004820:	431a      	orrs	r2, r3
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	68db      	ldr	r3, [r3, #12]
 8004826:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800482a:	431a      	orrs	r2, r3
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	691b      	ldr	r3, [r3, #16]
 8004830:	f003 0302 	and.w	r3, r3, #2
 8004834:	431a      	orrs	r2, r3
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	695b      	ldr	r3, [r3, #20]
 800483a:	f003 0301 	and.w	r3, r3, #1
 800483e:	431a      	orrs	r2, r3
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	699b      	ldr	r3, [r3, #24]
 8004844:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004848:	431a      	orrs	r2, r3
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	69db      	ldr	r3, [r3, #28]
 800484e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004852:	431a      	orrs	r2, r3
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6a1b      	ldr	r3, [r3, #32]
 8004858:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800485c:	ea42 0103 	orr.w	r1, r2, r3
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004864:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	430a      	orrs	r2, r1
 800486e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	699b      	ldr	r3, [r3, #24]
 8004874:	0c1b      	lsrs	r3, r3, #16
 8004876:	f003 0104 	and.w	r1, r3, #4
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800487e:	f003 0210 	and.w	r2, r3, #16
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	430a      	orrs	r2, r1
 8004888:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	69da      	ldr	r2, [r3, #28]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004898:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2200      	movs	r2, #0
 800489e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2201      	movs	r2, #1
 80048a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80048a8:	2300      	movs	r3, #0
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3708      	adds	r7, #8
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}

080048b2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048b2:	b580      	push	{r7, lr}
 80048b4:	b088      	sub	sp, #32
 80048b6:	af00      	add	r7, sp, #0
 80048b8:	60f8      	str	r0, [r7, #12]
 80048ba:	60b9      	str	r1, [r7, #8]
 80048bc:	603b      	str	r3, [r7, #0]
 80048be:	4613      	mov	r3, r2
 80048c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80048c2:	2300      	movs	r3, #0
 80048c4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d101      	bne.n	80048d4 <HAL_SPI_Transmit+0x22>
 80048d0:	2302      	movs	r3, #2
 80048d2:	e12d      	b.n	8004b30 <HAL_SPI_Transmit+0x27e>
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2201      	movs	r2, #1
 80048d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80048dc:	f7fd fa08 	bl	8001cf0 <HAL_GetTick>
 80048e0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80048e2:	88fb      	ldrh	r3, [r7, #6]
 80048e4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80048ec:	b2db      	uxtb	r3, r3
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d002      	beq.n	80048f8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80048f2:	2302      	movs	r3, #2
 80048f4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80048f6:	e116      	b.n	8004b26 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d002      	beq.n	8004904 <HAL_SPI_Transmit+0x52>
 80048fe:	88fb      	ldrh	r3, [r7, #6]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d102      	bne.n	800490a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004904:	2301      	movs	r3, #1
 8004906:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004908:	e10d      	b.n	8004b26 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2203      	movs	r2, #3
 800490e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	2200      	movs	r2, #0
 8004916:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	68ba      	ldr	r2, [r7, #8]
 800491c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	88fa      	ldrh	r2, [r7, #6]
 8004922:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	88fa      	ldrh	r2, [r7, #6]
 8004928:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2200      	movs	r2, #0
 800492e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2200      	movs	r2, #0
 8004934:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	2200      	movs	r2, #0
 800493a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2200      	movs	r2, #0
 8004940:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2200      	movs	r2, #0
 8004946:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004950:	d10f      	bne.n	8004972 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	681a      	ldr	r2, [r3, #0]
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004960:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004970:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800497c:	2b40      	cmp	r3, #64	@ 0x40
 800497e:	d007      	beq.n	8004990 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800498e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	68db      	ldr	r3, [r3, #12]
 8004994:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004998:	d14f      	bne.n	8004a3a <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d002      	beq.n	80049a8 <HAL_SPI_Transmit+0xf6>
 80049a2:	8afb      	ldrh	r3, [r7, #22]
 80049a4:	2b01      	cmp	r3, #1
 80049a6:	d142      	bne.n	8004a2e <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049ac:	881a      	ldrh	r2, [r3, #0]
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049b8:	1c9a      	adds	r2, r3, #2
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049c2:	b29b      	uxth	r3, r3
 80049c4:	3b01      	subs	r3, #1
 80049c6:	b29a      	uxth	r2, r3
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80049cc:	e02f      	b.n	8004a2e <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	689b      	ldr	r3, [r3, #8]
 80049d4:	f003 0302 	and.w	r3, r3, #2
 80049d8:	2b02      	cmp	r3, #2
 80049da:	d112      	bne.n	8004a02 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049e0:	881a      	ldrh	r2, [r3, #0]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049ec:	1c9a      	adds	r2, r3, #2
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049f6:	b29b      	uxth	r3, r3
 80049f8:	3b01      	subs	r3, #1
 80049fa:	b29a      	uxth	r2, r3
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004a00:	e015      	b.n	8004a2e <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a02:	f7fd f975 	bl	8001cf0 <HAL_GetTick>
 8004a06:	4602      	mov	r2, r0
 8004a08:	69bb      	ldr	r3, [r7, #24]
 8004a0a:	1ad3      	subs	r3, r2, r3
 8004a0c:	683a      	ldr	r2, [r7, #0]
 8004a0e:	429a      	cmp	r2, r3
 8004a10:	d803      	bhi.n	8004a1a <HAL_SPI_Transmit+0x168>
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a18:	d102      	bne.n	8004a20 <HAL_SPI_Transmit+0x16e>
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d106      	bne.n	8004a2e <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8004a20:	2303      	movs	r3, #3
 8004a22:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2201      	movs	r2, #1
 8004a28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8004a2c:	e07b      	b.n	8004b26 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a32:	b29b      	uxth	r3, r3
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d1ca      	bne.n	80049ce <HAL_SPI_Transmit+0x11c>
 8004a38:	e050      	b.n	8004adc <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d002      	beq.n	8004a48 <HAL_SPI_Transmit+0x196>
 8004a42:	8afb      	ldrh	r3, [r7, #22]
 8004a44:	2b01      	cmp	r3, #1
 8004a46:	d144      	bne.n	8004ad2 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	330c      	adds	r3, #12
 8004a52:	7812      	ldrb	r2, [r2, #0]
 8004a54:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a5a:	1c5a      	adds	r2, r3, #1
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a64:	b29b      	uxth	r3, r3
 8004a66:	3b01      	subs	r3, #1
 8004a68:	b29a      	uxth	r2, r3
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004a6e:	e030      	b.n	8004ad2 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	f003 0302 	and.w	r3, r3, #2
 8004a7a:	2b02      	cmp	r3, #2
 8004a7c:	d113      	bne.n	8004aa6 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	330c      	adds	r3, #12
 8004a88:	7812      	ldrb	r2, [r2, #0]
 8004a8a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a90:	1c5a      	adds	r2, r3, #1
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a9a:	b29b      	uxth	r3, r3
 8004a9c:	3b01      	subs	r3, #1
 8004a9e:	b29a      	uxth	r2, r3
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004aa4:	e015      	b.n	8004ad2 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004aa6:	f7fd f923 	bl	8001cf0 <HAL_GetTick>
 8004aaa:	4602      	mov	r2, r0
 8004aac:	69bb      	ldr	r3, [r7, #24]
 8004aae:	1ad3      	subs	r3, r2, r3
 8004ab0:	683a      	ldr	r2, [r7, #0]
 8004ab2:	429a      	cmp	r2, r3
 8004ab4:	d803      	bhi.n	8004abe <HAL_SPI_Transmit+0x20c>
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004abc:	d102      	bne.n	8004ac4 <HAL_SPI_Transmit+0x212>
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d106      	bne.n	8004ad2 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8004ac4:	2303      	movs	r3, #3
 8004ac6:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2201      	movs	r2, #1
 8004acc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8004ad0:	e029      	b.n	8004b26 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ad6:	b29b      	uxth	r3, r3
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d1c9      	bne.n	8004a70 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004adc:	69ba      	ldr	r2, [r7, #24]
 8004ade:	6839      	ldr	r1, [r7, #0]
 8004ae0:	68f8      	ldr	r0, [r7, #12]
 8004ae2:	f000 f8b1 	bl	8004c48 <SPI_EndRxTxTransaction>
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d002      	beq.n	8004af2 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2220      	movs	r2, #32
 8004af0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d10a      	bne.n	8004b10 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004afa:	2300      	movs	r3, #0
 8004afc:	613b      	str	r3, [r7, #16]
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	68db      	ldr	r3, [r3, #12]
 8004b04:	613b      	str	r3, [r7, #16]
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	613b      	str	r3, [r7, #16]
 8004b0e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d002      	beq.n	8004b1e <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	77fb      	strb	r3, [r7, #31]
 8004b1c:	e003      	b.n	8004b26 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2201      	movs	r2, #1
 8004b22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8004b2e:	7ffb      	ldrb	r3, [r7, #31]
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	3720      	adds	r7, #32
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}

08004b38 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b088      	sub	sp, #32
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	60f8      	str	r0, [r7, #12]
 8004b40:	60b9      	str	r1, [r7, #8]
 8004b42:	603b      	str	r3, [r7, #0]
 8004b44:	4613      	mov	r3, r2
 8004b46:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004b48:	f7fd f8d2 	bl	8001cf0 <HAL_GetTick>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b50:	1a9b      	subs	r3, r3, r2
 8004b52:	683a      	ldr	r2, [r7, #0]
 8004b54:	4413      	add	r3, r2
 8004b56:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004b58:	f7fd f8ca 	bl	8001cf0 <HAL_GetTick>
 8004b5c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004b5e:	4b39      	ldr	r3, [pc, #228]	@ (8004c44 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	015b      	lsls	r3, r3, #5
 8004b64:	0d1b      	lsrs	r3, r3, #20
 8004b66:	69fa      	ldr	r2, [r7, #28]
 8004b68:	fb02 f303 	mul.w	r3, r2, r3
 8004b6c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b6e:	e054      	b.n	8004c1a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b76:	d050      	beq.n	8004c1a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004b78:	f7fd f8ba 	bl	8001cf0 <HAL_GetTick>
 8004b7c:	4602      	mov	r2, r0
 8004b7e:	69bb      	ldr	r3, [r7, #24]
 8004b80:	1ad3      	subs	r3, r2, r3
 8004b82:	69fa      	ldr	r2, [r7, #28]
 8004b84:	429a      	cmp	r2, r3
 8004b86:	d902      	bls.n	8004b8e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004b88:	69fb      	ldr	r3, [r7, #28]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d13d      	bne.n	8004c0a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	685a      	ldr	r2, [r3, #4]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004b9c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ba6:	d111      	bne.n	8004bcc <SPI_WaitFlagStateUntilTimeout+0x94>
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bb0:	d004      	beq.n	8004bbc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bba:	d107      	bne.n	8004bcc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	681a      	ldr	r2, [r3, #0]
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bd0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bd4:	d10f      	bne.n	8004bf6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004be4:	601a      	str	r2, [r3, #0]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	681a      	ldr	r2, [r3, #0]
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004bf4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2200      	movs	r2, #0
 8004c02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004c06:	2303      	movs	r3, #3
 8004c08:	e017      	b.n	8004c3a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d101      	bne.n	8004c14 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004c10:	2300      	movs	r3, #0
 8004c12:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	3b01      	subs	r3, #1
 8004c18:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	689a      	ldr	r2, [r3, #8]
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	4013      	ands	r3, r2
 8004c24:	68ba      	ldr	r2, [r7, #8]
 8004c26:	429a      	cmp	r2, r3
 8004c28:	bf0c      	ite	eq
 8004c2a:	2301      	moveq	r3, #1
 8004c2c:	2300      	movne	r3, #0
 8004c2e:	b2db      	uxtb	r3, r3
 8004c30:	461a      	mov	r2, r3
 8004c32:	79fb      	ldrb	r3, [r7, #7]
 8004c34:	429a      	cmp	r2, r3
 8004c36:	d19b      	bne.n	8004b70 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004c38:	2300      	movs	r3, #0
}
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	3720      	adds	r7, #32
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bd80      	pop	{r7, pc}
 8004c42:	bf00      	nop
 8004c44:	200022b0 	.word	0x200022b0

08004c48 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b088      	sub	sp, #32
 8004c4c:	af02      	add	r7, sp, #8
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	60b9      	str	r1, [r7, #8]
 8004c52:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	9300      	str	r3, [sp, #0]
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	2102      	movs	r1, #2
 8004c5e:	68f8      	ldr	r0, [r7, #12]
 8004c60:	f7ff ff6a 	bl	8004b38 <SPI_WaitFlagStateUntilTimeout>
 8004c64:	4603      	mov	r3, r0
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d007      	beq.n	8004c7a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c6e:	f043 0220 	orr.w	r2, r3, #32
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004c76:	2303      	movs	r3, #3
 8004c78:	e032      	b.n	8004ce0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004c7a:	4b1b      	ldr	r3, [pc, #108]	@ (8004ce8 <SPI_EndRxTxTransaction+0xa0>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a1b      	ldr	r2, [pc, #108]	@ (8004cec <SPI_EndRxTxTransaction+0xa4>)
 8004c80:	fba2 2303 	umull	r2, r3, r2, r3
 8004c84:	0d5b      	lsrs	r3, r3, #21
 8004c86:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004c8a:	fb02 f303 	mul.w	r3, r2, r3
 8004c8e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c98:	d112      	bne.n	8004cc0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	9300      	str	r3, [sp, #0]
 8004c9e:	68bb      	ldr	r3, [r7, #8]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	2180      	movs	r1, #128	@ 0x80
 8004ca4:	68f8      	ldr	r0, [r7, #12]
 8004ca6:	f7ff ff47 	bl	8004b38 <SPI_WaitFlagStateUntilTimeout>
 8004caa:	4603      	mov	r3, r0
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d016      	beq.n	8004cde <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cb4:	f043 0220 	orr.w	r2, r3, #32
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004cbc:	2303      	movs	r3, #3
 8004cbe:	e00f      	b.n	8004ce0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d00a      	beq.n	8004cdc <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	3b01      	subs	r3, #1
 8004cca:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cd6:	2b80      	cmp	r3, #128	@ 0x80
 8004cd8:	d0f2      	beq.n	8004cc0 <SPI_EndRxTxTransaction+0x78>
 8004cda:	e000      	b.n	8004cde <SPI_EndRxTxTransaction+0x96>
        break;
 8004cdc:	bf00      	nop
  }

  return HAL_OK;
 8004cde:	2300      	movs	r3, #0
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	3718      	adds	r7, #24
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}
 8004ce8:	200022b0 	.word	0x200022b0
 8004cec:	165e9f81 	.word	0x165e9f81

08004cf0 <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b082      	sub	sp, #8
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d101      	bne.n	8004d02 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8004cfe:	2301      	movs	r3, #1
 8004d00:	e04a      	b.n	8004d98 <HAL_HalfDuplex_Init+0xa8>
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d08:	b2db      	uxtb	r3, r3
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d106      	bne.n	8004d1c <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2200      	movs	r2, #0
 8004d12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	f7fc fe02 	bl	8001920 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2224      	movs	r2, #36	@ 0x24
 8004d20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	68da      	ldr	r2, [r3, #12]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d32:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d34:	6878      	ldr	r0, [r7, #4]
 8004d36:	f000 fc8d 	bl	8005654 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	691a      	ldr	r2, [r3, #16]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004d48:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	695a      	ldr	r2, [r3, #20]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 8004d58:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	695a      	ldr	r2, [r3, #20]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f042 0208 	orr.w	r2, r2, #8
 8004d68:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	68da      	ldr	r2, [r3, #12]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004d78:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2220      	movs	r2, #32
 8004d84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2220      	movs	r2, #32
 8004d8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2200      	movs	r2, #0
 8004d94:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004d96:	2300      	movs	r3, #0
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	3708      	adds	r7, #8
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}

08004da0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b0ba      	sub	sp, #232	@ 0xe8
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	68db      	ldr	r3, [r3, #12]
 8004db8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	695b      	ldr	r3, [r3, #20]
 8004dc2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004dd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dd6:	f003 030f 	and.w	r3, r3, #15
 8004dda:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004dde:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d10f      	bne.n	8004e06 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004de6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dea:	f003 0320 	and.w	r3, r3, #32
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d009      	beq.n	8004e06 <HAL_UART_IRQHandler+0x66>
 8004df2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004df6:	f003 0320 	and.w	r3, r3, #32
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d003      	beq.n	8004e06 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004dfe:	6878      	ldr	r0, [r7, #4]
 8004e00:	f000 fb69 	bl	80054d6 <UART_Receive_IT>
      return;
 8004e04:	e25b      	b.n	80052be <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004e06:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	f000 80de 	beq.w	8004fcc <HAL_UART_IRQHandler+0x22c>
 8004e10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e14:	f003 0301 	and.w	r3, r3, #1
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d106      	bne.n	8004e2a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004e1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e20:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	f000 80d1 	beq.w	8004fcc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004e2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e2e:	f003 0301 	and.w	r3, r3, #1
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d00b      	beq.n	8004e4e <HAL_UART_IRQHandler+0xae>
 8004e36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d005      	beq.n	8004e4e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e46:	f043 0201 	orr.w	r2, r3, #1
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004e4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e52:	f003 0304 	and.w	r3, r3, #4
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d00b      	beq.n	8004e72 <HAL_UART_IRQHandler+0xd2>
 8004e5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e5e:	f003 0301 	and.w	r3, r3, #1
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d005      	beq.n	8004e72 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e6a:	f043 0202 	orr.w	r2, r3, #2
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004e72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e76:	f003 0302 	and.w	r3, r3, #2
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d00b      	beq.n	8004e96 <HAL_UART_IRQHandler+0xf6>
 8004e7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e82:	f003 0301 	and.w	r3, r3, #1
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d005      	beq.n	8004e96 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e8e:	f043 0204 	orr.w	r2, r3, #4
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004e96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e9a:	f003 0308 	and.w	r3, r3, #8
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d011      	beq.n	8004ec6 <HAL_UART_IRQHandler+0x126>
 8004ea2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ea6:	f003 0320 	and.w	r3, r3, #32
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d105      	bne.n	8004eba <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004eae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004eb2:	f003 0301 	and.w	r3, r3, #1
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d005      	beq.n	8004ec6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ebe:	f043 0208 	orr.w	r2, r3, #8
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	f000 81f2 	beq.w	80052b4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004ed0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ed4:	f003 0320 	and.w	r3, r3, #32
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d008      	beq.n	8004eee <HAL_UART_IRQHandler+0x14e>
 8004edc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ee0:	f003 0320 	and.w	r3, r3, #32
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d002      	beq.n	8004eee <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004ee8:	6878      	ldr	r0, [r7, #4]
 8004eea:	f000 faf4 	bl	80054d6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	695b      	ldr	r3, [r3, #20]
 8004ef4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ef8:	2b40      	cmp	r3, #64	@ 0x40
 8004efa:	bf0c      	ite	eq
 8004efc:	2301      	moveq	r3, #1
 8004efe:	2300      	movne	r3, #0
 8004f00:	b2db      	uxtb	r3, r3
 8004f02:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f0a:	f003 0308 	and.w	r3, r3, #8
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d103      	bne.n	8004f1a <HAL_UART_IRQHandler+0x17a>
 8004f12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d04f      	beq.n	8004fba <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004f1a:	6878      	ldr	r0, [r7, #4]
 8004f1c:	f000 f9fc 	bl	8005318 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	695b      	ldr	r3, [r3, #20]
 8004f26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f2a:	2b40      	cmp	r3, #64	@ 0x40
 8004f2c:	d141      	bne.n	8004fb2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	3314      	adds	r3, #20
 8004f34:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f38:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004f3c:	e853 3f00 	ldrex	r3, [r3]
 8004f40:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004f44:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004f48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f4c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	3314      	adds	r3, #20
 8004f56:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004f5a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004f5e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f62:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004f66:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004f6a:	e841 2300 	strex	r3, r2, [r1]
 8004f6e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004f72:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d1d9      	bne.n	8004f2e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d013      	beq.n	8004faa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f86:	4a7e      	ldr	r2, [pc, #504]	@ (8005180 <HAL_UART_IRQHandler+0x3e0>)
 8004f88:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f8e:	4618      	mov	r0, r3
 8004f90:	f7fd f85f 	bl	8002052 <HAL_DMA_Abort_IT>
 8004f94:	4603      	mov	r3, r0
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d016      	beq.n	8004fc8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fa0:	687a      	ldr	r2, [r7, #4]
 8004fa2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004fa4:	4610      	mov	r0, r2
 8004fa6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fa8:	e00e      	b.n	8004fc8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004faa:	6878      	ldr	r0, [r7, #4]
 8004fac:	f000 f99e 	bl	80052ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fb0:	e00a      	b.n	8004fc8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004fb2:	6878      	ldr	r0, [r7, #4]
 8004fb4:	f000 f99a 	bl	80052ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fb8:	e006      	b.n	8004fc8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004fba:	6878      	ldr	r0, [r7, #4]
 8004fbc:	f000 f996 	bl	80052ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004fc6:	e175      	b.n	80052b4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fc8:	bf00      	nop
    return;
 8004fca:	e173      	b.n	80052b4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fd0:	2b01      	cmp	r3, #1
 8004fd2:	f040 814f 	bne.w	8005274 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004fd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fda:	f003 0310 	and.w	r3, r3, #16
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	f000 8148 	beq.w	8005274 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004fe4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fe8:	f003 0310 	and.w	r3, r3, #16
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	f000 8141 	beq.w	8005274 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	60bb      	str	r3, [r7, #8]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	60bb      	str	r3, [r7, #8]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	60bb      	str	r3, [r7, #8]
 8005006:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	695b      	ldr	r3, [r3, #20]
 800500e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005012:	2b40      	cmp	r3, #64	@ 0x40
 8005014:	f040 80b6 	bne.w	8005184 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005024:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005028:	2b00      	cmp	r3, #0
 800502a:	f000 8145 	beq.w	80052b8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005032:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005036:	429a      	cmp	r2, r3
 8005038:	f080 813e 	bcs.w	80052b8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005042:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005048:	69db      	ldr	r3, [r3, #28]
 800504a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800504e:	f000 8088 	beq.w	8005162 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	330c      	adds	r3, #12
 8005058:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800505c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005060:	e853 3f00 	ldrex	r3, [r3]
 8005064:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005068:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800506c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005070:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	330c      	adds	r3, #12
 800507a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800507e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005082:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005086:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800508a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800508e:	e841 2300 	strex	r3, r2, [r1]
 8005092:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005096:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800509a:	2b00      	cmp	r3, #0
 800509c:	d1d9      	bne.n	8005052 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	3314      	adds	r3, #20
 80050a4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80050a8:	e853 3f00 	ldrex	r3, [r3]
 80050ac:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80050ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80050b0:	f023 0301 	bic.w	r3, r3, #1
 80050b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	3314      	adds	r3, #20
 80050be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80050c2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80050c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050c8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80050ca:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80050ce:	e841 2300 	strex	r3, r2, [r1]
 80050d2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80050d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d1e1      	bne.n	800509e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	3314      	adds	r3, #20
 80050e0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80050e4:	e853 3f00 	ldrex	r3, [r3]
 80050e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80050ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80050ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80050f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	3314      	adds	r3, #20
 80050fa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80050fe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005100:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005102:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005104:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005106:	e841 2300 	strex	r3, r2, [r1]
 800510a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800510c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800510e:	2b00      	cmp	r3, #0
 8005110:	d1e3      	bne.n	80050da <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2220      	movs	r2, #32
 8005116:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2200      	movs	r2, #0
 800511e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	330c      	adds	r3, #12
 8005126:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005128:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800512a:	e853 3f00 	ldrex	r3, [r3]
 800512e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005130:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005132:	f023 0310 	bic.w	r3, r3, #16
 8005136:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	330c      	adds	r3, #12
 8005140:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005144:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005146:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005148:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800514a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800514c:	e841 2300 	strex	r3, r2, [r1]
 8005150:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005152:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005154:	2b00      	cmp	r3, #0
 8005156:	d1e3      	bne.n	8005120 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800515c:	4618      	mov	r0, r3
 800515e:	f7fc ff08 	bl	8001f72 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2202      	movs	r2, #2
 8005166:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005170:	b29b      	uxth	r3, r3
 8005172:	1ad3      	subs	r3, r2, r3
 8005174:	b29b      	uxth	r3, r3
 8005176:	4619      	mov	r1, r3
 8005178:	6878      	ldr	r0, [r7, #4]
 800517a:	f000 f8c1 	bl	8005300 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800517e:	e09b      	b.n	80052b8 <HAL_UART_IRQHandler+0x518>
 8005180:	080053df 	.word	0x080053df
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800518c:	b29b      	uxth	r3, r3
 800518e:	1ad3      	subs	r3, r2, r3
 8005190:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005198:	b29b      	uxth	r3, r3
 800519a:	2b00      	cmp	r3, #0
 800519c:	f000 808e 	beq.w	80052bc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80051a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	f000 8089 	beq.w	80052bc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	330c      	adds	r3, #12
 80051b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051b4:	e853 3f00 	ldrex	r3, [r3]
 80051b8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80051ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80051c0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	330c      	adds	r3, #12
 80051ca:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80051ce:	647a      	str	r2, [r7, #68]	@ 0x44
 80051d0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051d2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80051d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80051d6:	e841 2300 	strex	r3, r2, [r1]
 80051da:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80051dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d1e3      	bne.n	80051aa <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	3314      	adds	r3, #20
 80051e8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ec:	e853 3f00 	ldrex	r3, [r3]
 80051f0:	623b      	str	r3, [r7, #32]
   return(result);
 80051f2:	6a3b      	ldr	r3, [r7, #32]
 80051f4:	f023 0301 	bic.w	r3, r3, #1
 80051f8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	3314      	adds	r3, #20
 8005202:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005206:	633a      	str	r2, [r7, #48]	@ 0x30
 8005208:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800520a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800520c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800520e:	e841 2300 	strex	r3, r2, [r1]
 8005212:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005214:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005216:	2b00      	cmp	r3, #0
 8005218:	d1e3      	bne.n	80051e2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2220      	movs	r2, #32
 800521e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2200      	movs	r2, #0
 8005226:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	330c      	adds	r3, #12
 800522e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005230:	693b      	ldr	r3, [r7, #16]
 8005232:	e853 3f00 	ldrex	r3, [r3]
 8005236:	60fb      	str	r3, [r7, #12]
   return(result);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	f023 0310 	bic.w	r3, r3, #16
 800523e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	330c      	adds	r3, #12
 8005248:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800524c:	61fa      	str	r2, [r7, #28]
 800524e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005250:	69b9      	ldr	r1, [r7, #24]
 8005252:	69fa      	ldr	r2, [r7, #28]
 8005254:	e841 2300 	strex	r3, r2, [r1]
 8005258:	617b      	str	r3, [r7, #20]
   return(result);
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d1e3      	bne.n	8005228 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2202      	movs	r2, #2
 8005264:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005266:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800526a:	4619      	mov	r1, r3
 800526c:	6878      	ldr	r0, [r7, #4]
 800526e:	f000 f847 	bl	8005300 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005272:	e023      	b.n	80052bc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005274:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005278:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800527c:	2b00      	cmp	r3, #0
 800527e:	d009      	beq.n	8005294 <HAL_UART_IRQHandler+0x4f4>
 8005280:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005284:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005288:	2b00      	cmp	r3, #0
 800528a:	d003      	beq.n	8005294 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800528c:	6878      	ldr	r0, [r7, #4]
 800528e:	f000 f8ba 	bl	8005406 <UART_Transmit_IT>
    return;
 8005292:	e014      	b.n	80052be <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005294:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005298:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800529c:	2b00      	cmp	r3, #0
 800529e:	d00e      	beq.n	80052be <HAL_UART_IRQHandler+0x51e>
 80052a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d008      	beq.n	80052be <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80052ac:	6878      	ldr	r0, [r7, #4]
 80052ae:	f000 f8fa 	bl	80054a6 <UART_EndTransmit_IT>
    return;
 80052b2:	e004      	b.n	80052be <HAL_UART_IRQHandler+0x51e>
    return;
 80052b4:	bf00      	nop
 80052b6:	e002      	b.n	80052be <HAL_UART_IRQHandler+0x51e>
      return;
 80052b8:	bf00      	nop
 80052ba:	e000      	b.n	80052be <HAL_UART_IRQHandler+0x51e>
      return;
 80052bc:	bf00      	nop
  }
}
 80052be:	37e8      	adds	r7, #232	@ 0xe8
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bd80      	pop	{r7, pc}

080052c4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80052c4:	b480      	push	{r7}
 80052c6:	b083      	sub	sp, #12
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80052cc:	bf00      	nop
 80052ce:	370c      	adds	r7, #12
 80052d0:	46bd      	mov	sp, r7
 80052d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d6:	4770      	bx	lr

080052d8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80052d8:	b480      	push	{r7}
 80052da:	b083      	sub	sp, #12
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80052e0:	bf00      	nop
 80052e2:	370c      	adds	r7, #12
 80052e4:	46bd      	mov	sp, r7
 80052e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ea:	4770      	bx	lr

080052ec <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80052ec:	b480      	push	{r7}
 80052ee:	b083      	sub	sp, #12
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80052f4:	bf00      	nop
 80052f6:	370c      	adds	r7, #12
 80052f8:	46bd      	mov	sp, r7
 80052fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fe:	4770      	bx	lr

08005300 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005300:	b480      	push	{r7}
 8005302:	b083      	sub	sp, #12
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
 8005308:	460b      	mov	r3, r1
 800530a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800530c:	bf00      	nop
 800530e:	370c      	adds	r7, #12
 8005310:	46bd      	mov	sp, r7
 8005312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005316:	4770      	bx	lr

08005318 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005318:	b480      	push	{r7}
 800531a:	b095      	sub	sp, #84	@ 0x54
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	330c      	adds	r3, #12
 8005326:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005328:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800532a:	e853 3f00 	ldrex	r3, [r3]
 800532e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005332:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005336:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	330c      	adds	r3, #12
 800533e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005340:	643a      	str	r2, [r7, #64]	@ 0x40
 8005342:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005344:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005346:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005348:	e841 2300 	strex	r3, r2, [r1]
 800534c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800534e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005350:	2b00      	cmp	r3, #0
 8005352:	d1e5      	bne.n	8005320 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	3314      	adds	r3, #20
 800535a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800535c:	6a3b      	ldr	r3, [r7, #32]
 800535e:	e853 3f00 	ldrex	r3, [r3]
 8005362:	61fb      	str	r3, [r7, #28]
   return(result);
 8005364:	69fb      	ldr	r3, [r7, #28]
 8005366:	f023 0301 	bic.w	r3, r3, #1
 800536a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	3314      	adds	r3, #20
 8005372:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005374:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005376:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005378:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800537a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800537c:	e841 2300 	strex	r3, r2, [r1]
 8005380:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005384:	2b00      	cmp	r3, #0
 8005386:	d1e5      	bne.n	8005354 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800538c:	2b01      	cmp	r3, #1
 800538e:	d119      	bne.n	80053c4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	330c      	adds	r3, #12
 8005396:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	e853 3f00 	ldrex	r3, [r3]
 800539e:	60bb      	str	r3, [r7, #8]
   return(result);
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	f023 0310 	bic.w	r3, r3, #16
 80053a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	330c      	adds	r3, #12
 80053ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80053b0:	61ba      	str	r2, [r7, #24]
 80053b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053b4:	6979      	ldr	r1, [r7, #20]
 80053b6:	69ba      	ldr	r2, [r7, #24]
 80053b8:	e841 2300 	strex	r3, r2, [r1]
 80053bc:	613b      	str	r3, [r7, #16]
   return(result);
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d1e5      	bne.n	8005390 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2220      	movs	r2, #32
 80053c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2200      	movs	r2, #0
 80053d0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80053d2:	bf00      	nop
 80053d4:	3754      	adds	r7, #84	@ 0x54
 80053d6:	46bd      	mov	sp, r7
 80053d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053dc:	4770      	bx	lr

080053de <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80053de:	b580      	push	{r7, lr}
 80053e0:	b084      	sub	sp, #16
 80053e2:	af00      	add	r7, sp, #0
 80053e4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053ea:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2200      	movs	r2, #0
 80053f0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	2200      	movs	r2, #0
 80053f6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80053f8:	68f8      	ldr	r0, [r7, #12]
 80053fa:	f7ff ff77 	bl	80052ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80053fe:	bf00      	nop
 8005400:	3710      	adds	r7, #16
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}

08005406 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005406:	b480      	push	{r7}
 8005408:	b085      	sub	sp, #20
 800540a:	af00      	add	r7, sp, #0
 800540c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005414:	b2db      	uxtb	r3, r3
 8005416:	2b21      	cmp	r3, #33	@ 0x21
 8005418:	d13e      	bne.n	8005498 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	689b      	ldr	r3, [r3, #8]
 800541e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005422:	d114      	bne.n	800544e <UART_Transmit_IT+0x48>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	691b      	ldr	r3, [r3, #16]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d110      	bne.n	800544e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6a1b      	ldr	r3, [r3, #32]
 8005430:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	881b      	ldrh	r3, [r3, #0]
 8005436:	461a      	mov	r2, r3
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005440:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6a1b      	ldr	r3, [r3, #32]
 8005446:	1c9a      	adds	r2, r3, #2
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	621a      	str	r2, [r3, #32]
 800544c:	e008      	b.n	8005460 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6a1b      	ldr	r3, [r3, #32]
 8005452:	1c59      	adds	r1, r3, #1
 8005454:	687a      	ldr	r2, [r7, #4]
 8005456:	6211      	str	r1, [r2, #32]
 8005458:	781a      	ldrb	r2, [r3, #0]
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005464:	b29b      	uxth	r3, r3
 8005466:	3b01      	subs	r3, #1
 8005468:	b29b      	uxth	r3, r3
 800546a:	687a      	ldr	r2, [r7, #4]
 800546c:	4619      	mov	r1, r3
 800546e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005470:	2b00      	cmp	r3, #0
 8005472:	d10f      	bne.n	8005494 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	68da      	ldr	r2, [r3, #12]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005482:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	68da      	ldr	r2, [r3, #12]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005492:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005494:	2300      	movs	r3, #0
 8005496:	e000      	b.n	800549a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005498:	2302      	movs	r3, #2
  }
}
 800549a:	4618      	mov	r0, r3
 800549c:	3714      	adds	r7, #20
 800549e:	46bd      	mov	sp, r7
 80054a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a4:	4770      	bx	lr

080054a6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80054a6:	b580      	push	{r7, lr}
 80054a8:	b082      	sub	sp, #8
 80054aa:	af00      	add	r7, sp, #0
 80054ac:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	68da      	ldr	r2, [r3, #12]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80054bc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2220      	movs	r2, #32
 80054c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80054c6:	6878      	ldr	r0, [r7, #4]
 80054c8:	f7ff fefc 	bl	80052c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80054cc:	2300      	movs	r3, #0
}
 80054ce:	4618      	mov	r0, r3
 80054d0:	3708      	adds	r7, #8
 80054d2:	46bd      	mov	sp, r7
 80054d4:	bd80      	pop	{r7, pc}

080054d6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80054d6:	b580      	push	{r7, lr}
 80054d8:	b08c      	sub	sp, #48	@ 0x30
 80054da:	af00      	add	r7, sp, #0
 80054dc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80054e4:	b2db      	uxtb	r3, r3
 80054e6:	2b22      	cmp	r3, #34	@ 0x22
 80054e8:	f040 80ae 	bne.w	8005648 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054f4:	d117      	bne.n	8005526 <UART_Receive_IT+0x50>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	691b      	ldr	r3, [r3, #16]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d113      	bne.n	8005526 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80054fe:	2300      	movs	r3, #0
 8005500:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005506:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	b29b      	uxth	r3, r3
 8005510:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005514:	b29a      	uxth	r2, r3
 8005516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005518:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800551e:	1c9a      	adds	r2, r3, #2
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	629a      	str	r2, [r3, #40]	@ 0x28
 8005524:	e026      	b.n	8005574 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800552a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800552c:	2300      	movs	r3, #0
 800552e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005538:	d007      	beq.n	800554a <UART_Receive_IT+0x74>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d10a      	bne.n	8005558 <UART_Receive_IT+0x82>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	691b      	ldr	r3, [r3, #16]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d106      	bne.n	8005558 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	b2da      	uxtb	r2, r3
 8005552:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005554:	701a      	strb	r2, [r3, #0]
 8005556:	e008      	b.n	800556a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	685b      	ldr	r3, [r3, #4]
 800555e:	b2db      	uxtb	r3, r3
 8005560:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005564:	b2da      	uxtb	r2, r3
 8005566:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005568:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800556e:	1c5a      	adds	r2, r3, #1
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005578:	b29b      	uxth	r3, r3
 800557a:	3b01      	subs	r3, #1
 800557c:	b29b      	uxth	r3, r3
 800557e:	687a      	ldr	r2, [r7, #4]
 8005580:	4619      	mov	r1, r3
 8005582:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005584:	2b00      	cmp	r3, #0
 8005586:	d15d      	bne.n	8005644 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	68da      	ldr	r2, [r3, #12]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f022 0220 	bic.w	r2, r2, #32
 8005596:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	68da      	ldr	r2, [r3, #12]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80055a6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	695a      	ldr	r2, [r3, #20]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f022 0201 	bic.w	r2, r2, #1
 80055b6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2220      	movs	r2, #32
 80055bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2200      	movs	r2, #0
 80055c4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055ca:	2b01      	cmp	r3, #1
 80055cc:	d135      	bne.n	800563a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2200      	movs	r2, #0
 80055d2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	330c      	adds	r3, #12
 80055da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	e853 3f00 	ldrex	r3, [r3]
 80055e2:	613b      	str	r3, [r7, #16]
   return(result);
 80055e4:	693b      	ldr	r3, [r7, #16]
 80055e6:	f023 0310 	bic.w	r3, r3, #16
 80055ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	330c      	adds	r3, #12
 80055f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055f4:	623a      	str	r2, [r7, #32]
 80055f6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055f8:	69f9      	ldr	r1, [r7, #28]
 80055fa:	6a3a      	ldr	r2, [r7, #32]
 80055fc:	e841 2300 	strex	r3, r2, [r1]
 8005600:	61bb      	str	r3, [r7, #24]
   return(result);
 8005602:	69bb      	ldr	r3, [r7, #24]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d1e5      	bne.n	80055d4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f003 0310 	and.w	r3, r3, #16
 8005612:	2b10      	cmp	r3, #16
 8005614:	d10a      	bne.n	800562c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005616:	2300      	movs	r3, #0
 8005618:	60fb      	str	r3, [r7, #12]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	60fb      	str	r3, [r7, #12]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	60fb      	str	r3, [r7, #12]
 800562a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005630:	4619      	mov	r1, r3
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f7ff fe64 	bl	8005300 <HAL_UARTEx_RxEventCallback>
 8005638:	e002      	b.n	8005640 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800563a:	6878      	ldr	r0, [r7, #4]
 800563c:	f7ff fe4c 	bl	80052d8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005640:	2300      	movs	r3, #0
 8005642:	e002      	b.n	800564a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005644:	2300      	movs	r3, #0
 8005646:	e000      	b.n	800564a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005648:	2302      	movs	r3, #2
  }
}
 800564a:	4618      	mov	r0, r3
 800564c:	3730      	adds	r7, #48	@ 0x30
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}
	...

08005654 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005654:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005658:	b0c0      	sub	sp, #256	@ 0x100
 800565a:	af00      	add	r7, sp, #0
 800565c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005660:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	691b      	ldr	r3, [r3, #16]
 8005668:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800566c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005670:	68d9      	ldr	r1, [r3, #12]
 8005672:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005676:	681a      	ldr	r2, [r3, #0]
 8005678:	ea40 0301 	orr.w	r3, r0, r1
 800567c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800567e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005682:	689a      	ldr	r2, [r3, #8]
 8005684:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005688:	691b      	ldr	r3, [r3, #16]
 800568a:	431a      	orrs	r2, r3
 800568c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005690:	695b      	ldr	r3, [r3, #20]
 8005692:	431a      	orrs	r2, r3
 8005694:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005698:	69db      	ldr	r3, [r3, #28]
 800569a:	4313      	orrs	r3, r2
 800569c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80056a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	68db      	ldr	r3, [r3, #12]
 80056a8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80056ac:	f021 010c 	bic.w	r1, r1, #12
 80056b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056b4:	681a      	ldr	r2, [r3, #0]
 80056b6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80056ba:	430b      	orrs	r3, r1
 80056bc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80056be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	695b      	ldr	r3, [r3, #20]
 80056c6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80056ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056ce:	6999      	ldr	r1, [r3, #24]
 80056d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056d4:	681a      	ldr	r2, [r3, #0]
 80056d6:	ea40 0301 	orr.w	r3, r0, r1
 80056da:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80056dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	4b8f      	ldr	r3, [pc, #572]	@ (8005920 <UART_SetConfig+0x2cc>)
 80056e4:	429a      	cmp	r2, r3
 80056e6:	d005      	beq.n	80056f4 <UART_SetConfig+0xa0>
 80056e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	4b8d      	ldr	r3, [pc, #564]	@ (8005924 <UART_SetConfig+0x2d0>)
 80056f0:	429a      	cmp	r2, r3
 80056f2:	d104      	bne.n	80056fe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80056f4:	f7fe f9d4 	bl	8003aa0 <HAL_RCC_GetPCLK2Freq>
 80056f8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80056fc:	e003      	b.n	8005706 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80056fe:	f7fe f9bb 	bl	8003a78 <HAL_RCC_GetPCLK1Freq>
 8005702:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005706:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800570a:	69db      	ldr	r3, [r3, #28]
 800570c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005710:	f040 810c 	bne.w	800592c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005714:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005718:	2200      	movs	r2, #0
 800571a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800571e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005722:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005726:	4622      	mov	r2, r4
 8005728:	462b      	mov	r3, r5
 800572a:	1891      	adds	r1, r2, r2
 800572c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800572e:	415b      	adcs	r3, r3
 8005730:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005732:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005736:	4621      	mov	r1, r4
 8005738:	eb12 0801 	adds.w	r8, r2, r1
 800573c:	4629      	mov	r1, r5
 800573e:	eb43 0901 	adc.w	r9, r3, r1
 8005742:	f04f 0200 	mov.w	r2, #0
 8005746:	f04f 0300 	mov.w	r3, #0
 800574a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800574e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005752:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005756:	4690      	mov	r8, r2
 8005758:	4699      	mov	r9, r3
 800575a:	4623      	mov	r3, r4
 800575c:	eb18 0303 	adds.w	r3, r8, r3
 8005760:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005764:	462b      	mov	r3, r5
 8005766:	eb49 0303 	adc.w	r3, r9, r3
 800576a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800576e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	2200      	movs	r2, #0
 8005776:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800577a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800577e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005782:	460b      	mov	r3, r1
 8005784:	18db      	adds	r3, r3, r3
 8005786:	653b      	str	r3, [r7, #80]	@ 0x50
 8005788:	4613      	mov	r3, r2
 800578a:	eb42 0303 	adc.w	r3, r2, r3
 800578e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005790:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005794:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005798:	f7fb fa36 	bl	8000c08 <__aeabi_uldivmod>
 800579c:	4602      	mov	r2, r0
 800579e:	460b      	mov	r3, r1
 80057a0:	4b61      	ldr	r3, [pc, #388]	@ (8005928 <UART_SetConfig+0x2d4>)
 80057a2:	fba3 2302 	umull	r2, r3, r3, r2
 80057a6:	095b      	lsrs	r3, r3, #5
 80057a8:	011c      	lsls	r4, r3, #4
 80057aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80057ae:	2200      	movs	r2, #0
 80057b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80057b4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80057b8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80057bc:	4642      	mov	r2, r8
 80057be:	464b      	mov	r3, r9
 80057c0:	1891      	adds	r1, r2, r2
 80057c2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80057c4:	415b      	adcs	r3, r3
 80057c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80057c8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80057cc:	4641      	mov	r1, r8
 80057ce:	eb12 0a01 	adds.w	sl, r2, r1
 80057d2:	4649      	mov	r1, r9
 80057d4:	eb43 0b01 	adc.w	fp, r3, r1
 80057d8:	f04f 0200 	mov.w	r2, #0
 80057dc:	f04f 0300 	mov.w	r3, #0
 80057e0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80057e4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80057e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80057ec:	4692      	mov	sl, r2
 80057ee:	469b      	mov	fp, r3
 80057f0:	4643      	mov	r3, r8
 80057f2:	eb1a 0303 	adds.w	r3, sl, r3
 80057f6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80057fa:	464b      	mov	r3, r9
 80057fc:	eb4b 0303 	adc.w	r3, fp, r3
 8005800:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005804:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	2200      	movs	r2, #0
 800580c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005810:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005814:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005818:	460b      	mov	r3, r1
 800581a:	18db      	adds	r3, r3, r3
 800581c:	643b      	str	r3, [r7, #64]	@ 0x40
 800581e:	4613      	mov	r3, r2
 8005820:	eb42 0303 	adc.w	r3, r2, r3
 8005824:	647b      	str	r3, [r7, #68]	@ 0x44
 8005826:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800582a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800582e:	f7fb f9eb 	bl	8000c08 <__aeabi_uldivmod>
 8005832:	4602      	mov	r2, r0
 8005834:	460b      	mov	r3, r1
 8005836:	4611      	mov	r1, r2
 8005838:	4b3b      	ldr	r3, [pc, #236]	@ (8005928 <UART_SetConfig+0x2d4>)
 800583a:	fba3 2301 	umull	r2, r3, r3, r1
 800583e:	095b      	lsrs	r3, r3, #5
 8005840:	2264      	movs	r2, #100	@ 0x64
 8005842:	fb02 f303 	mul.w	r3, r2, r3
 8005846:	1acb      	subs	r3, r1, r3
 8005848:	00db      	lsls	r3, r3, #3
 800584a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800584e:	4b36      	ldr	r3, [pc, #216]	@ (8005928 <UART_SetConfig+0x2d4>)
 8005850:	fba3 2302 	umull	r2, r3, r3, r2
 8005854:	095b      	lsrs	r3, r3, #5
 8005856:	005b      	lsls	r3, r3, #1
 8005858:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800585c:	441c      	add	r4, r3
 800585e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005862:	2200      	movs	r2, #0
 8005864:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005868:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800586c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005870:	4642      	mov	r2, r8
 8005872:	464b      	mov	r3, r9
 8005874:	1891      	adds	r1, r2, r2
 8005876:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005878:	415b      	adcs	r3, r3
 800587a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800587c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005880:	4641      	mov	r1, r8
 8005882:	1851      	adds	r1, r2, r1
 8005884:	6339      	str	r1, [r7, #48]	@ 0x30
 8005886:	4649      	mov	r1, r9
 8005888:	414b      	adcs	r3, r1
 800588a:	637b      	str	r3, [r7, #52]	@ 0x34
 800588c:	f04f 0200 	mov.w	r2, #0
 8005890:	f04f 0300 	mov.w	r3, #0
 8005894:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005898:	4659      	mov	r1, fp
 800589a:	00cb      	lsls	r3, r1, #3
 800589c:	4651      	mov	r1, sl
 800589e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80058a2:	4651      	mov	r1, sl
 80058a4:	00ca      	lsls	r2, r1, #3
 80058a6:	4610      	mov	r0, r2
 80058a8:	4619      	mov	r1, r3
 80058aa:	4603      	mov	r3, r0
 80058ac:	4642      	mov	r2, r8
 80058ae:	189b      	adds	r3, r3, r2
 80058b0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80058b4:	464b      	mov	r3, r9
 80058b6:	460a      	mov	r2, r1
 80058b8:	eb42 0303 	adc.w	r3, r2, r3
 80058bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80058c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	2200      	movs	r2, #0
 80058c8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80058cc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80058d0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80058d4:	460b      	mov	r3, r1
 80058d6:	18db      	adds	r3, r3, r3
 80058d8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80058da:	4613      	mov	r3, r2
 80058dc:	eb42 0303 	adc.w	r3, r2, r3
 80058e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80058e2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80058e6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80058ea:	f7fb f98d 	bl	8000c08 <__aeabi_uldivmod>
 80058ee:	4602      	mov	r2, r0
 80058f0:	460b      	mov	r3, r1
 80058f2:	4b0d      	ldr	r3, [pc, #52]	@ (8005928 <UART_SetConfig+0x2d4>)
 80058f4:	fba3 1302 	umull	r1, r3, r3, r2
 80058f8:	095b      	lsrs	r3, r3, #5
 80058fa:	2164      	movs	r1, #100	@ 0x64
 80058fc:	fb01 f303 	mul.w	r3, r1, r3
 8005900:	1ad3      	subs	r3, r2, r3
 8005902:	00db      	lsls	r3, r3, #3
 8005904:	3332      	adds	r3, #50	@ 0x32
 8005906:	4a08      	ldr	r2, [pc, #32]	@ (8005928 <UART_SetConfig+0x2d4>)
 8005908:	fba2 2303 	umull	r2, r3, r2, r3
 800590c:	095b      	lsrs	r3, r3, #5
 800590e:	f003 0207 	and.w	r2, r3, #7
 8005912:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	4422      	add	r2, r4
 800591a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800591c:	e106      	b.n	8005b2c <UART_SetConfig+0x4d8>
 800591e:	bf00      	nop
 8005920:	40011000 	.word	0x40011000
 8005924:	40011400 	.word	0x40011400
 8005928:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800592c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005930:	2200      	movs	r2, #0
 8005932:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005936:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800593a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800593e:	4642      	mov	r2, r8
 8005940:	464b      	mov	r3, r9
 8005942:	1891      	adds	r1, r2, r2
 8005944:	6239      	str	r1, [r7, #32]
 8005946:	415b      	adcs	r3, r3
 8005948:	627b      	str	r3, [r7, #36]	@ 0x24
 800594a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800594e:	4641      	mov	r1, r8
 8005950:	1854      	adds	r4, r2, r1
 8005952:	4649      	mov	r1, r9
 8005954:	eb43 0501 	adc.w	r5, r3, r1
 8005958:	f04f 0200 	mov.w	r2, #0
 800595c:	f04f 0300 	mov.w	r3, #0
 8005960:	00eb      	lsls	r3, r5, #3
 8005962:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005966:	00e2      	lsls	r2, r4, #3
 8005968:	4614      	mov	r4, r2
 800596a:	461d      	mov	r5, r3
 800596c:	4643      	mov	r3, r8
 800596e:	18e3      	adds	r3, r4, r3
 8005970:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005974:	464b      	mov	r3, r9
 8005976:	eb45 0303 	adc.w	r3, r5, r3
 800597a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800597e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	2200      	movs	r2, #0
 8005986:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800598a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800598e:	f04f 0200 	mov.w	r2, #0
 8005992:	f04f 0300 	mov.w	r3, #0
 8005996:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800599a:	4629      	mov	r1, r5
 800599c:	008b      	lsls	r3, r1, #2
 800599e:	4621      	mov	r1, r4
 80059a0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80059a4:	4621      	mov	r1, r4
 80059a6:	008a      	lsls	r2, r1, #2
 80059a8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80059ac:	f7fb f92c 	bl	8000c08 <__aeabi_uldivmod>
 80059b0:	4602      	mov	r2, r0
 80059b2:	460b      	mov	r3, r1
 80059b4:	4b60      	ldr	r3, [pc, #384]	@ (8005b38 <UART_SetConfig+0x4e4>)
 80059b6:	fba3 2302 	umull	r2, r3, r3, r2
 80059ba:	095b      	lsrs	r3, r3, #5
 80059bc:	011c      	lsls	r4, r3, #4
 80059be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80059c2:	2200      	movs	r2, #0
 80059c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80059c8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80059cc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80059d0:	4642      	mov	r2, r8
 80059d2:	464b      	mov	r3, r9
 80059d4:	1891      	adds	r1, r2, r2
 80059d6:	61b9      	str	r1, [r7, #24]
 80059d8:	415b      	adcs	r3, r3
 80059da:	61fb      	str	r3, [r7, #28]
 80059dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80059e0:	4641      	mov	r1, r8
 80059e2:	1851      	adds	r1, r2, r1
 80059e4:	6139      	str	r1, [r7, #16]
 80059e6:	4649      	mov	r1, r9
 80059e8:	414b      	adcs	r3, r1
 80059ea:	617b      	str	r3, [r7, #20]
 80059ec:	f04f 0200 	mov.w	r2, #0
 80059f0:	f04f 0300 	mov.w	r3, #0
 80059f4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80059f8:	4659      	mov	r1, fp
 80059fa:	00cb      	lsls	r3, r1, #3
 80059fc:	4651      	mov	r1, sl
 80059fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005a02:	4651      	mov	r1, sl
 8005a04:	00ca      	lsls	r2, r1, #3
 8005a06:	4610      	mov	r0, r2
 8005a08:	4619      	mov	r1, r3
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	4642      	mov	r2, r8
 8005a0e:	189b      	adds	r3, r3, r2
 8005a10:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005a14:	464b      	mov	r3, r9
 8005a16:	460a      	mov	r2, r1
 8005a18:	eb42 0303 	adc.w	r3, r2, r3
 8005a1c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005a20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	2200      	movs	r2, #0
 8005a28:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005a2a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005a2c:	f04f 0200 	mov.w	r2, #0
 8005a30:	f04f 0300 	mov.w	r3, #0
 8005a34:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005a38:	4649      	mov	r1, r9
 8005a3a:	008b      	lsls	r3, r1, #2
 8005a3c:	4641      	mov	r1, r8
 8005a3e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005a42:	4641      	mov	r1, r8
 8005a44:	008a      	lsls	r2, r1, #2
 8005a46:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005a4a:	f7fb f8dd 	bl	8000c08 <__aeabi_uldivmod>
 8005a4e:	4602      	mov	r2, r0
 8005a50:	460b      	mov	r3, r1
 8005a52:	4611      	mov	r1, r2
 8005a54:	4b38      	ldr	r3, [pc, #224]	@ (8005b38 <UART_SetConfig+0x4e4>)
 8005a56:	fba3 2301 	umull	r2, r3, r3, r1
 8005a5a:	095b      	lsrs	r3, r3, #5
 8005a5c:	2264      	movs	r2, #100	@ 0x64
 8005a5e:	fb02 f303 	mul.w	r3, r2, r3
 8005a62:	1acb      	subs	r3, r1, r3
 8005a64:	011b      	lsls	r3, r3, #4
 8005a66:	3332      	adds	r3, #50	@ 0x32
 8005a68:	4a33      	ldr	r2, [pc, #204]	@ (8005b38 <UART_SetConfig+0x4e4>)
 8005a6a:	fba2 2303 	umull	r2, r3, r2, r3
 8005a6e:	095b      	lsrs	r3, r3, #5
 8005a70:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005a74:	441c      	add	r4, r3
 8005a76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	673b      	str	r3, [r7, #112]	@ 0x70
 8005a7e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005a80:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005a84:	4642      	mov	r2, r8
 8005a86:	464b      	mov	r3, r9
 8005a88:	1891      	adds	r1, r2, r2
 8005a8a:	60b9      	str	r1, [r7, #8]
 8005a8c:	415b      	adcs	r3, r3
 8005a8e:	60fb      	str	r3, [r7, #12]
 8005a90:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005a94:	4641      	mov	r1, r8
 8005a96:	1851      	adds	r1, r2, r1
 8005a98:	6039      	str	r1, [r7, #0]
 8005a9a:	4649      	mov	r1, r9
 8005a9c:	414b      	adcs	r3, r1
 8005a9e:	607b      	str	r3, [r7, #4]
 8005aa0:	f04f 0200 	mov.w	r2, #0
 8005aa4:	f04f 0300 	mov.w	r3, #0
 8005aa8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005aac:	4659      	mov	r1, fp
 8005aae:	00cb      	lsls	r3, r1, #3
 8005ab0:	4651      	mov	r1, sl
 8005ab2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ab6:	4651      	mov	r1, sl
 8005ab8:	00ca      	lsls	r2, r1, #3
 8005aba:	4610      	mov	r0, r2
 8005abc:	4619      	mov	r1, r3
 8005abe:	4603      	mov	r3, r0
 8005ac0:	4642      	mov	r2, r8
 8005ac2:	189b      	adds	r3, r3, r2
 8005ac4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005ac6:	464b      	mov	r3, r9
 8005ac8:	460a      	mov	r2, r1
 8005aca:	eb42 0303 	adc.w	r3, r2, r3
 8005ace:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	663b      	str	r3, [r7, #96]	@ 0x60
 8005ada:	667a      	str	r2, [r7, #100]	@ 0x64
 8005adc:	f04f 0200 	mov.w	r2, #0
 8005ae0:	f04f 0300 	mov.w	r3, #0
 8005ae4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005ae8:	4649      	mov	r1, r9
 8005aea:	008b      	lsls	r3, r1, #2
 8005aec:	4641      	mov	r1, r8
 8005aee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005af2:	4641      	mov	r1, r8
 8005af4:	008a      	lsls	r2, r1, #2
 8005af6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005afa:	f7fb f885 	bl	8000c08 <__aeabi_uldivmod>
 8005afe:	4602      	mov	r2, r0
 8005b00:	460b      	mov	r3, r1
 8005b02:	4b0d      	ldr	r3, [pc, #52]	@ (8005b38 <UART_SetConfig+0x4e4>)
 8005b04:	fba3 1302 	umull	r1, r3, r3, r2
 8005b08:	095b      	lsrs	r3, r3, #5
 8005b0a:	2164      	movs	r1, #100	@ 0x64
 8005b0c:	fb01 f303 	mul.w	r3, r1, r3
 8005b10:	1ad3      	subs	r3, r2, r3
 8005b12:	011b      	lsls	r3, r3, #4
 8005b14:	3332      	adds	r3, #50	@ 0x32
 8005b16:	4a08      	ldr	r2, [pc, #32]	@ (8005b38 <UART_SetConfig+0x4e4>)
 8005b18:	fba2 2303 	umull	r2, r3, r2, r3
 8005b1c:	095b      	lsrs	r3, r3, #5
 8005b1e:	f003 020f 	and.w	r2, r3, #15
 8005b22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	4422      	add	r2, r4
 8005b2a:	609a      	str	r2, [r3, #8]
}
 8005b2c:	bf00      	nop
 8005b2e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005b32:	46bd      	mov	sp, r7
 8005b34:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b38:	51eb851f 	.word	0x51eb851f

08005b3c <RTC_interface>:

extern char date[10];
extern char time[20];

void RTC_interface ()
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	af00      	add	r7, sp, #0



		HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8005b40:	2200      	movs	r2, #0
 8005b42:	490a      	ldr	r1, [pc, #40]	@ (8005b6c <RTC_interface+0x30>)
 8005b44:	480a      	ldr	r0, [pc, #40]	@ (8005b70 <RTC_interface+0x34>)
 8005b46:	f7fe fd1e 	bl	8004586 <HAL_RTC_GetDate>
		HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	4909      	ldr	r1, [pc, #36]	@ (8005b74 <RTC_interface+0x38>)
 8005b4e:	4808      	ldr	r0, [pc, #32]	@ (8005b70 <RTC_interface+0x34>)
 8005b50:	f7fe fc37 	bl	80043c2 <HAL_RTC_GetTime>


		//sprintf(date,"Date: %d:%d:%d",sDate.Date,sDate.Month,sDate.Year);
		sprintf(time, "%02d:%02d",sTime.Hours,sTime.Minutes);
 8005b54:	4b07      	ldr	r3, [pc, #28]	@ (8005b74 <RTC_interface+0x38>)
 8005b56:	781b      	ldrb	r3, [r3, #0]
 8005b58:	461a      	mov	r2, r3
 8005b5a:	4b06      	ldr	r3, [pc, #24]	@ (8005b74 <RTC_interface+0x38>)
 8005b5c:	785b      	ldrb	r3, [r3, #1]
 8005b5e:	4906      	ldr	r1, [pc, #24]	@ (8005b78 <RTC_interface+0x3c>)
 8005b60:	4806      	ldr	r0, [pc, #24]	@ (8005b7c <RTC_interface+0x40>)
 8005b62:	f001 ffcb 	bl	8007afc <siprintf>

		//HAL_Delay(500);



}
 8005b66:	bf00      	nop
 8005b68:	bd80      	pop	{r7, pc}
 8005b6a:	bf00      	nop
 8005b6c:	200045a4 	.word	0x200045a4
 8005b70:	20004570 	.word	0x20004570
 8005b74:	20004590 	.word	0x20004590
 8005b78:	08009e04 	.word	0x08009e04
 8005b7c:	200024f0 	.word	0x200024f0

08005b80 <MX_RTC_Init>:
   * @brief RTC Initialization Function
   * @param None
   * @retval None
   */
  void MX_RTC_Init(void)
 {
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b086      	sub	sp, #24
 8005b84:	af00      	add	r7, sp, #0

   /* USER CODE BEGIN RTC_Init 0 */

   /* USER CODE END RTC_Init 0 */

   RTC_TimeTypeDef sTime = {0};
 8005b86:	1d3b      	adds	r3, r7, #4
 8005b88:	2200      	movs	r2, #0
 8005b8a:	601a      	str	r2, [r3, #0]
 8005b8c:	605a      	str	r2, [r3, #4]
 8005b8e:	609a      	str	r2, [r3, #8]
 8005b90:	60da      	str	r2, [r3, #12]
 8005b92:	611a      	str	r2, [r3, #16]
   RTC_DateTypeDef sDate = {0};
 8005b94:	2300      	movs	r3, #0
 8005b96:	603b      	str	r3, [r7, #0]

   /* USER CODE END RTC_Init 1 */

   /** Initialize RTC Only
   */
   hrtc.Instance = RTC;
 8005b98:	4b24      	ldr	r3, [pc, #144]	@ (8005c2c <MX_RTC_Init+0xac>)
 8005b9a:	4a25      	ldr	r2, [pc, #148]	@ (8005c30 <MX_RTC_Init+0xb0>)
 8005b9c:	601a      	str	r2, [r3, #0]
   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8005b9e:	4b23      	ldr	r3, [pc, #140]	@ (8005c2c <MX_RTC_Init+0xac>)
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	605a      	str	r2, [r3, #4]
   hrtc.Init.AsynchPrediv = 127;
 8005ba4:	4b21      	ldr	r3, [pc, #132]	@ (8005c2c <MX_RTC_Init+0xac>)
 8005ba6:	227f      	movs	r2, #127	@ 0x7f
 8005ba8:	609a      	str	r2, [r3, #8]
   hrtc.Init.SynchPrediv = 255;
 8005baa:	4b20      	ldr	r3, [pc, #128]	@ (8005c2c <MX_RTC_Init+0xac>)
 8005bac:	22ff      	movs	r2, #255	@ 0xff
 8005bae:	60da      	str	r2, [r3, #12]
   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8005bb0:	4b1e      	ldr	r3, [pc, #120]	@ (8005c2c <MX_RTC_Init+0xac>)
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	611a      	str	r2, [r3, #16]
   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8005bb6:	4b1d      	ldr	r3, [pc, #116]	@ (8005c2c <MX_RTC_Init+0xac>)
 8005bb8:	2200      	movs	r2, #0
 8005bba:	615a      	str	r2, [r3, #20]
   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8005bbc:	4b1b      	ldr	r3, [pc, #108]	@ (8005c2c <MX_RTC_Init+0xac>)
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	619a      	str	r2, [r3, #24]
   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8005bc2:	481a      	ldr	r0, [pc, #104]	@ (8005c2c <MX_RTC_Init+0xac>)
 8005bc4:	f7fe fae0 	bl	8004188 <HAL_RTC_Init>
 8005bc8:	4603      	mov	r3, r0
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d001      	beq.n	8005bd2 <MX_RTC_Init+0x52>
   {
     Error_Handler();
 8005bce:	f7fb fdcf 	bl	8001770 <Error_Handler>

   /* USER CODE END Check_RTC_BKUP */

   /** Initialize RTC and set the Time and Date
   */
   sTime.Hours = 0x00;
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	713b      	strb	r3, [r7, #4]
   sTime.Minutes = 0x0;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	717b      	strb	r3, [r7, #5]
   sTime.Seconds = 0x00;
 8005bda:	2300      	movs	r3, #0
 8005bdc:	71bb      	strb	r3, [r7, #6]
   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8005bde:	2300      	movs	r3, #0
 8005be0:	613b      	str	r3, [r7, #16]
   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8005be2:	2300      	movs	r3, #0
 8005be4:	617b      	str	r3, [r7, #20]
   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8005be6:	1d3b      	adds	r3, r7, #4
 8005be8:	2201      	movs	r2, #1
 8005bea:	4619      	mov	r1, r3
 8005bec:	480f      	ldr	r0, [pc, #60]	@ (8005c2c <MX_RTC_Init+0xac>)
 8005bee:	f7fe fb4e 	bl	800428e <HAL_RTC_SetTime>
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d001      	beq.n	8005bfc <MX_RTC_Init+0x7c>
   {
     Error_Handler();
 8005bf8:	f7fb fdba 	bl	8001770 <Error_Handler>
   }
   sDate.WeekDay = RTC_WEEKDAY_SATURDAY;
 8005bfc:	2306      	movs	r3, #6
 8005bfe:	703b      	strb	r3, [r7, #0]
   sDate.Month = RTC_MONTH_APRIL;
 8005c00:	2304      	movs	r3, #4
 8005c02:	707b      	strb	r3, [r7, #1]
   sDate.Date = 0x20;
 8005c04:	2320      	movs	r3, #32
 8005c06:	70bb      	strb	r3, [r7, #2]
   sDate.Year = 0x0;
 8005c08:	2300      	movs	r3, #0
 8005c0a:	70fb      	strb	r3, [r7, #3]

   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8005c0c:	463b      	mov	r3, r7
 8005c0e:	2201      	movs	r2, #1
 8005c10:	4619      	mov	r1, r3
 8005c12:	4806      	ldr	r0, [pc, #24]	@ (8005c2c <MX_RTC_Init+0xac>)
 8005c14:	f7fe fc33 	bl	800447e <HAL_RTC_SetDate>
 8005c18:	4603      	mov	r3, r0
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d001      	beq.n	8005c22 <MX_RTC_Init+0xa2>
   {
     Error_Handler();
 8005c1e:	f7fb fda7 	bl	8001770 <Error_Handler>
   }
   /* USER CODE BEGIN RTC_Init 2 */

   /* USER CODE END RTC_Init 2 */

 }
 8005c22:	bf00      	nop
 8005c24:	3718      	adds	r7, #24
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd80      	pop	{r7, pc}
 8005c2a:	bf00      	nop
 8005c2c:	20004570 	.word	0x20004570
 8005c30:	40002800 	.word	0x40002800

08005c34 <Set_35T_Button>:
#include "gpio.h"



void Set_35T_Button(void)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	af00      	add	r7, sp, #0
	static uint8_t set_35;
	set_35=HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1);
 8005c38:	2102      	movs	r1, #2
 8005c3a:	4804      	ldr	r0, [pc, #16]	@ (8005c4c <Set_35T_Button+0x18>)
 8005c3c:	f7fc fba0 	bl	8002380 <HAL_GPIO_ReadPin>
 8005c40:	4603      	mov	r3, r0
 8005c42:	461a      	mov	r2, r3
 8005c44:	4b02      	ldr	r3, [pc, #8]	@ (8005c50 <Set_35T_Button+0x1c>)
 8005c46:	701a      	strb	r2, [r3, #0]
	if(set_35 == 0)
	{
	}


}
 8005c48:	bf00      	nop
 8005c4a:	bd80      	pop	{r7, pc}
 8005c4c:	40020400 	.word	0x40020400
 8005c50:	200045a8 	.word	0x200045a8

08005c54 <Drive_CS_low>:




void Drive_CS_low()
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8005c58:	2200      	movs	r2, #0
 8005c5a:	2110      	movs	r1, #16
 8005c5c:	4802      	ldr	r0, [pc, #8]	@ (8005c68 <Drive_CS_low+0x14>)
 8005c5e:	f7fc fba7 	bl	80023b0 <HAL_GPIO_WritePin>
}
 8005c62:	bf00      	nop
 8005c64:	bd80      	pop	{r7, pc}
 8005c66:	bf00      	nop
 8005c68:	40020000 	.word	0x40020000

08005c6c <Drive_CS_high>:


void Drive_CS_high()
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8005c70:	2201      	movs	r2, #1
 8005c72:	2110      	movs	r1, #16
 8005c74:	4802      	ldr	r0, [pc, #8]	@ (8005c80 <Drive_CS_high+0x14>)
 8005c76:	f7fc fb9b 	bl	80023b0 <HAL_GPIO_WritePin>
}
 8005c7a:	bf00      	nop
 8005c7c:	bd80      	pop	{r7, pc}
 8005c7e:	bf00      	nop
 8005c80:	40020000 	.word	0x40020000

08005c84 <Drive_DC_low>:


void Drive_DC_low()
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, 0);
 8005c88:	2200      	movs	r2, #0
 8005c8a:	2110      	movs	r1, #16
 8005c8c:	4802      	ldr	r0, [pc, #8]	@ (8005c98 <Drive_DC_low+0x14>)
 8005c8e:	f7fc fb8f 	bl	80023b0 <HAL_GPIO_WritePin>
}
 8005c92:	bf00      	nop
 8005c94:	bd80      	pop	{r7, pc}
 8005c96:	bf00      	nop
 8005c98:	40020800 	.word	0x40020800

08005c9c <Drive_DC_high>:


void Drive_DC_high()
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, 1);
 8005ca0:	2201      	movs	r2, #1
 8005ca2:	2110      	movs	r1, #16
 8005ca4:	4802      	ldr	r0, [pc, #8]	@ (8005cb0 <Drive_DC_high+0x14>)
 8005ca6:	f7fc fb83 	bl	80023b0 <HAL_GPIO_WritePin>
}
 8005caa:	bf00      	nop
 8005cac:	bd80      	pop	{r7, pc}
 8005cae:	bf00      	nop
 8005cb0:	40020800 	.word	0x40020800

08005cb4 <Drive_RESET_low>:


void Drive_RESET_low()
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, 0);
 8005cb8:	2200      	movs	r2, #0
 8005cba:	2120      	movs	r1, #32
 8005cbc:	4802      	ldr	r0, [pc, #8]	@ (8005cc8 <Drive_RESET_low+0x14>)
 8005cbe:	f7fc fb77 	bl	80023b0 <HAL_GPIO_WritePin>
}
 8005cc2:	bf00      	nop
 8005cc4:	bd80      	pop	{r7, pc}
 8005cc6:	bf00      	nop
 8005cc8:	40020800 	.word	0x40020800

08005ccc <Drive_RESET_high>:


void Drive_RESET_high()
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, 1);
 8005cd0:	2201      	movs	r2, #1
 8005cd2:	2120      	movs	r1, #32
 8005cd4:	4802      	ldr	r0, [pc, #8]	@ (8005ce0 <Drive_RESET_high+0x14>)
 8005cd6:	f7fc fb6b 	bl	80023b0 <HAL_GPIO_WritePin>
}
 8005cda:	bf00      	nop
 8005cdc:	bd80      	pop	{r7, pc}
 8005cde:	bf00      	nop
 8005ce0:	40020800 	.word	0x40020800

08005ce4 <SPI_send_byte>:


void SPI_send_byte(uint8_t byte_to_transmit)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b082      	sub	sp, #8
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	4603      	mov	r3, r0
 8005cec:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi1, &byte_to_transmit, 1, 10);
 8005cee:	1df9      	adds	r1, r7, #7
 8005cf0:	230a      	movs	r3, #10
 8005cf2:	2201      	movs	r2, #1
 8005cf4:	4803      	ldr	r0, [pc, #12]	@ (8005d04 <SPI_send_byte+0x20>)
 8005cf6:	f7fe fddc 	bl	80048b2 <HAL_SPI_Transmit>
}
 8005cfa:	bf00      	nop
 8005cfc:	3708      	adds	r7, #8
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd80      	pop	{r7, pc}
 8005d02:	bf00      	nop
 8005d04:	20004510 	.word	0x20004510

08005d08 <SPI_send_array>:


void SPI_send_array(uint8_t *array_to_transmit, uint32_t array_size)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b082      	sub	sp, #8
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
 8005d10:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&hspi1, array_to_transmit, array_size, 100);
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	b29a      	uxth	r2, r3
 8005d16:	2364      	movs	r3, #100	@ 0x64
 8005d18:	6879      	ldr	r1, [r7, #4]
 8005d1a:	4803      	ldr	r0, [pc, #12]	@ (8005d28 <SPI_send_array+0x20>)
 8005d1c:	f7fe fdc9 	bl	80048b2 <HAL_SPI_Transmit>
}
 8005d20:	bf00      	nop
 8005d22:	3708      	adds	r7, #8
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bd80      	pop	{r7, pc}
 8005d28:	20004510 	.word	0x20004510

08005d2c <msDelay>:


void msDelay(uint32_t milliseconds)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b082      	sub	sp, #8
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
	HAL_Delay(milliseconds);
 8005d34:	6878      	ldr	r0, [r7, #4]
 8005d36:	f7fb ffe7 	bl	8001d08 <HAL_Delay>
}
 8005d3a:	bf00      	nop
 8005d3c:	3708      	adds	r7, #8
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bd80      	pop	{r7, pc}

08005d42 <Display_command>:


void Display_command(uint8_t command)
{
 8005d42:	b580      	push	{r7, lr}
 8005d44:	b082      	sub	sp, #8
 8005d46:	af00      	add	r7, sp, #0
 8005d48:	4603      	mov	r3, r0
 8005d4a:	71fb      	strb	r3, [r7, #7]
	Drive_CS_low();
 8005d4c:	f7ff ff82 	bl	8005c54 <Drive_CS_low>
	Drive_DC_low();
 8005d50:	f7ff ff98 	bl	8005c84 <Drive_DC_low>
	SPI_send_byte(command);
 8005d54:	79fb      	ldrb	r3, [r7, #7]
 8005d56:	4618      	mov	r0, r3
 8005d58:	f7ff ffc4 	bl	8005ce4 <SPI_send_byte>
	Drive_CS_high();
 8005d5c:	f7ff ff86 	bl	8005c6c <Drive_CS_high>
}
 8005d60:	bf00      	nop
 8005d62:	3708      	adds	r7, #8
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bd80      	pop	{r7, pc}

08005d68 <Display_data>:

void Display_data(uint8_t data)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b082      	sub	sp, #8
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	4603      	mov	r3, r0
 8005d70:	71fb      	strb	r3, [r7, #7]
	Drive_CS_low();
 8005d72:	f7ff ff6f 	bl	8005c54 <Drive_CS_low>
	Drive_DC_high();
 8005d76:	f7ff ff91 	bl	8005c9c <Drive_DC_high>
	SPI_send_byte(data);
 8005d7a:	79fb      	ldrb	r3, [r7, #7]
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	f7ff ffb1 	bl	8005ce4 <SPI_send_byte>
	Drive_CS_high();
 8005d82:	f7ff ff73 	bl	8005c6c <Drive_CS_high>
}
 8005d86:	bf00      	nop
 8005d88:	3708      	adds	r7, #8
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bd80      	pop	{r7, pc}

08005d8e <Display_init>:
//====================== initialization sequence ========================//
/**
 *  @brief Initializes SSD1322 OLED display.
 */
void Display_init()
{
 8005d8e:	b580      	push	{r7, lr}
 8005d90:	af00      	add	r7, sp, #0
	Drive_RESET_low();
 8005d92:	f7ff ff8f 	bl	8005cb4 <Drive_RESET_low>
	msDelay(1);
 8005d96:	2001      	movs	r0, #1
 8005d98:	f7ff ffc8 	bl	8005d2c <msDelay>
	Drive_RESET_high();
 8005d9c:	f7ff ff96 	bl	8005ccc <Drive_RESET_high>
	msDelay(50);
 8005da0:	2032      	movs	r0, #50	@ 0x32
 8005da2:	f7ff ffc3 	bl	8005d2c <msDelay>
	Display_command(0xFD);
 8005da6:	20fd      	movs	r0, #253	@ 0xfd
 8005da8:	f7ff ffcb 	bl	8005d42 <Display_command>
	Display_data(0x12);
 8005dac:	2012      	movs	r0, #18
 8005dae:	f7ff ffdb 	bl	8005d68 <Display_data>
	Display_command(0xAE);
 8005db2:	20ae      	movs	r0, #174	@ 0xae
 8005db4:	f7ff ffc5 	bl	8005d42 <Display_command>
	Display_command(0xB3);
 8005db8:	20b3      	movs	r0, #179	@ 0xb3
 8005dba:	f7ff ffc2 	bl	8005d42 <Display_command>
	Display_data(0x91);
 8005dbe:	2091      	movs	r0, #145	@ 0x91
 8005dc0:	f7ff ffd2 	bl	8005d68 <Display_data>
	Display_command(0xCA);
 8005dc4:	20ca      	movs	r0, #202	@ 0xca
 8005dc6:	f7ff ffbc 	bl	8005d42 <Display_command>
	Display_data(0x3F);
 8005dca:	203f      	movs	r0, #63	@ 0x3f
 8005dcc:	f7ff ffcc 	bl	8005d68 <Display_data>
	Display_command(0xA2);
 8005dd0:	20a2      	movs	r0, #162	@ 0xa2
 8005dd2:	f7ff ffb6 	bl	8005d42 <Display_command>
	Display_data(0x00);
 8005dd6:	2000      	movs	r0, #0
 8005dd8:	f7ff ffc6 	bl	8005d68 <Display_data>
	Display_command(0xA1);
 8005ddc:	20a1      	movs	r0, #161	@ 0xa1
 8005dde:	f7ff ffb0 	bl	8005d42 <Display_command>
	Display_data(0x00);
 8005de2:	2000      	movs	r0, #0
 8005de4:	f7ff ffc0 	bl	8005d68 <Display_data>
	Display_command(0xA0);
 8005de8:	20a0      	movs	r0, #160	@ 0xa0
 8005dea:	f7ff ffaa 	bl	8005d42 <Display_command>
	Display_data(0x14);
 8005dee:	2014      	movs	r0, #20
 8005df0:	f7ff ffba 	bl	8005d68 <Display_data>
	Display_data(0x11);
 8005df4:	2011      	movs	r0, #17
 8005df6:	f7ff ffb7 	bl	8005d68 <Display_data>
	Display_command(0xB5);
 8005dfa:	20b5      	movs	r0, #181	@ 0xb5
 8005dfc:	f7ff ffa1 	bl	8005d42 <Display_command>
	Display_data(0x00);
 8005e00:	2000      	movs	r0, #0
 8005e02:	f7ff ffb1 	bl	8005d68 <Display_data>
	Display_command(0xAB);
 8005e06:	20ab      	movs	r0, #171	@ 0xab
 8005e08:	f7ff ff9b 	bl	8005d42 <Display_command>
	Display_data(0x01);
 8005e0c:	2001      	movs	r0, #1
 8005e0e:	f7ff ffab 	bl	8005d68 <Display_data>
	Display_command(0xB4);
 8005e12:	20b4      	movs	r0, #180	@ 0xb4
 8005e14:	f7ff ff95 	bl	8005d42 <Display_command>
	Display_data(0xA0);
 8005e18:	20a0      	movs	r0, #160	@ 0xa0
 8005e1a:	f7ff ffa5 	bl	8005d68 <Display_data>
	Display_data(0xFD);
 8005e1e:	20fd      	movs	r0, #253	@ 0xfd
 8005e20:	f7ff ffa2 	bl	8005d68 <Display_data>
	Display_command(0xC1);
 8005e24:	20c1      	movs	r0, #193	@ 0xc1
 8005e26:	f7ff ff8c 	bl	8005d42 <Display_command>
	Display_data(0xFF);
 8005e2a:	20ff      	movs	r0, #255	@ 0xff
 8005e2c:	f7ff ff9c 	bl	8005d68 <Display_data>
	Display_command(0xC7);
 8005e30:	20c7      	movs	r0, #199	@ 0xc7
 8005e32:	f7ff ff86 	bl	8005d42 <Display_command>
	Display_data(0x0F);
 8005e36:	200f      	movs	r0, #15
 8005e38:	f7ff ff96 	bl	8005d68 <Display_data>
	Display_command(0xB9);
 8005e3c:	20b9      	movs	r0, #185	@ 0xb9
 8005e3e:	f7ff ff80 	bl	8005d42 <Display_command>
	Display_command(0xB1);
 8005e42:	20b1      	movs	r0, #177	@ 0xb1
 8005e44:	f7ff ff7d 	bl	8005d42 <Display_command>
	Display_data(0xE2);
 8005e48:	20e2      	movs	r0, #226	@ 0xe2
 8005e4a:	f7ff ff8d 	bl	8005d68 <Display_data>
	Display_command(0xD1);
 8005e4e:	20d1      	movs	r0, #209	@ 0xd1
 8005e50:	f7ff ff77 	bl	8005d42 <Display_command>
	Display_data(0x82);
 8005e54:	2082      	movs	r0, #130	@ 0x82
 8005e56:	f7ff ff87 	bl	8005d68 <Display_data>
	Display_data(0x20);
 8005e5a:	2020      	movs	r0, #32
 8005e5c:	f7ff ff84 	bl	8005d68 <Display_data>
	Display_command(0xBB);
 8005e60:	20bb      	movs	r0, #187	@ 0xbb
 8005e62:	f7ff ff6e 	bl	8005d42 <Display_command>
	Display_data(0x1F);
 8005e66:	201f      	movs	r0, #31
 8005e68:	f7ff ff7e 	bl	8005d68 <Display_data>
	Display_command(0xB6);
 8005e6c:	20b6      	movs	r0, #182	@ 0xb6
 8005e6e:	f7ff ff68 	bl	8005d42 <Display_command>
	Display_data(0x08);
 8005e72:	2008      	movs	r0, #8
 8005e74:	f7ff ff78 	bl	8005d68 <Display_data>
	Display_command(0xBE);
 8005e78:	20be      	movs	r0, #190	@ 0xbe
 8005e7a:	f7ff ff62 	bl	8005d42 <Display_command>
	Display_data(0x07);
 8005e7e:	2007      	movs	r0, #7
 8005e80:	f7ff ff72 	bl	8005d68 <Display_data>
	Display_command(0xA6);
 8005e84:	20a6      	movs	r0, #166	@ 0xa6
 8005e86:	f7ff ff5c 	bl	8005d42 <Display_command>
	Display_command(0xA9);
 8005e8a:	20a9      	movs	r0, #169	@ 0xa9
 8005e8c:	f7ff ff59 	bl	8005d42 <Display_command>
	msDelay(10);
 8005e90:	200a      	movs	r0, #10
 8005e92:	f7ff ff4b 	bl	8005d2c <msDelay>
	Display_command(0xAF);
 8005e96:	20af      	movs	r0, #175	@ 0xaf
 8005e98:	f7ff ff53 	bl	8005d42 <Display_command>
	msDelay(50);
 8005e9c:	2032      	movs	r0, #50	@ 0x32
 8005e9e:	f7ff ff45 	bl	8005d2c <msDelay>
}
 8005ea2:	bf00      	nop
 8005ea4:	bd80      	pop	{r7, pc}

08005ea6 <Display_set_window>:
	Display_command(SET_DEFAULT_GRAYSCALE_TAB);
}


void Display_set_window(uint8_t start_column, uint8_t end_column, uint8_t start_row, uint8_t end_row)
{
 8005ea6:	b590      	push	{r4, r7, lr}
 8005ea8:	b083      	sub	sp, #12
 8005eaa:	af00      	add	r7, sp, #0
 8005eac:	4604      	mov	r4, r0
 8005eae:	4608      	mov	r0, r1
 8005eb0:	4611      	mov	r1, r2
 8005eb2:	461a      	mov	r2, r3
 8005eb4:	4623      	mov	r3, r4
 8005eb6:	71fb      	strb	r3, [r7, #7]
 8005eb8:	4603      	mov	r3, r0
 8005eba:	71bb      	strb	r3, [r7, #6]
 8005ebc:	460b      	mov	r3, r1
 8005ebe:	717b      	strb	r3, [r7, #5]
 8005ec0:	4613      	mov	r3, r2
 8005ec2:	713b      	strb	r3, [r7, #4]
	Display_command(SET_COLUMN_ADDR);  //set columns range
 8005ec4:	2015      	movs	r0, #21
 8005ec6:	f7ff ff3c 	bl	8005d42 <Display_command>
	Display_data(28+start_column);
 8005eca:	79fb      	ldrb	r3, [r7, #7]
 8005ecc:	331c      	adds	r3, #28
 8005ece:	b2db      	uxtb	r3, r3
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	f7ff ff49 	bl	8005d68 <Display_data>
	Display_data(28+end_column);
 8005ed6:	79bb      	ldrb	r3, [r7, #6]
 8005ed8:	331c      	adds	r3, #28
 8005eda:	b2db      	uxtb	r3, r3
 8005edc:	4618      	mov	r0, r3
 8005ede:	f7ff ff43 	bl	8005d68 <Display_data>
	Display_command(SET_ROW_ADDR);  //set rows range
 8005ee2:	2075      	movs	r0, #117	@ 0x75
 8005ee4:	f7ff ff2d 	bl	8005d42 <Display_command>
	Display_data(start_row);
 8005ee8:	797b      	ldrb	r3, [r7, #5]
 8005eea:	4618      	mov	r0, r3
 8005eec:	f7ff ff3c 	bl	8005d68 <Display_data>
	Display_data(end_row);
 8005ef0:	793b      	ldrb	r3, [r7, #4]
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	f7ff ff38 	bl	8005d68 <Display_data>
}
 8005ef8:	bf00      	nop
 8005efa:	370c      	adds	r7, #12
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bd90      	pop	{r4, r7, pc}

08005f00 <Send_buffer>:


void Send_buffer(uint8_t* buffer, uint32_t buffer_size)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b082      	sub	sp, #8
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
 8005f08:	6039      	str	r1, [r7, #0]
	Display_command(ENABLE_RAM_WRITE);  //enable write of pixels
 8005f0a:	205c      	movs	r0, #92	@ 0x5c
 8005f0c:	f7ff ff19 	bl	8005d42 <Display_command>
	Drive_CS_low();
 8005f10:	f7ff fea0 	bl	8005c54 <Drive_CS_low>
	Drive_DC_high();
 8005f14:	f7ff fec2 	bl	8005c9c <Drive_DC_high>
	SPI_send_array(buffer, buffer_size);
 8005f18:	6839      	ldr	r1, [r7, #0]
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f7ff fef4 	bl	8005d08 <SPI_send_array>
	Drive_CS_high();
 8005f20:	f7ff fea4 	bl	8005c6c <Drive_CS_high>
}
 8005f24:	bf00      	nop
 8005f26:	3708      	adds	r7, #8
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	bd80      	pop	{r7, pc}

08005f2c <set_buffer_size>:

uint16_t _buffer_height = 64;       //buffer dimensions used to determine if pixel is within array bounds
uint16_t _buffer_width = 256;      //by default buffer size is equal to OLED size

void set_buffer_size(uint16_t _buffer_width, uint16_t buffer_height)
{
 8005f2c:	b480      	push	{r7}
 8005f2e:	b083      	sub	sp, #12
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	4603      	mov	r3, r0
 8005f34:	460a      	mov	r2, r1
 8005f36:	80fb      	strh	r3, [r7, #6]
 8005f38:	4613      	mov	r3, r2
 8005f3a:	80bb      	strh	r3, [r7, #4]
	_buffer_height = buffer_height;
 8005f3c:	4a04      	ldr	r2, [pc, #16]	@ (8005f50 <set_buffer_size+0x24>)
 8005f3e:	88bb      	ldrh	r3, [r7, #4]
 8005f40:	8013      	strh	r3, [r2, #0]
	_buffer_width = _buffer_width;
}
 8005f42:	bf00      	nop
 8005f44:	370c      	adds	r7, #12
 8005f46:	46bd      	mov	sp, r7
 8005f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4c:	4770      	bx	lr
 8005f4e:	bf00      	nop
 8005f50:	200022ba 	.word	0x200022ba

08005f54 <fill_buffer>:

void fill_buffer(uint8_t *frame_buffer, uint8_t brightness)
{
 8005f54:	b480      	push	{r7}
 8005f56:	b085      	sub	sp, #20
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
 8005f5c:	460b      	mov	r3, r1
 8005f5e:	70fb      	strb	r3, [r7, #3]
	uint8_t byte_value = (brightness << 4) | brightness;
 8005f60:	78fb      	ldrb	r3, [r7, #3]
 8005f62:	011b      	lsls	r3, r3, #4
 8005f64:	b25a      	sxtb	r2, r3
 8005f66:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005f6a:	4313      	orrs	r3, r2
 8005f6c:	b25b      	sxtb	r3, r3
 8005f6e:	72fb      	strb	r3, [r7, #11]
	uint32_t buffer_size = _buffer_height * _buffer_width / 2;
 8005f70:	4b0e      	ldr	r3, [pc, #56]	@ (8005fac <fill_buffer+0x58>)
 8005f72:	881b      	ldrh	r3, [r3, #0]
 8005f74:	461a      	mov	r2, r3
 8005f76:	4b0e      	ldr	r3, [pc, #56]	@ (8005fb0 <fill_buffer+0x5c>)
 8005f78:	881b      	ldrh	r3, [r3, #0]
 8005f7a:	fb02 f303 	mul.w	r3, r2, r3
 8005f7e:	0fda      	lsrs	r2, r3, #31
 8005f80:	4413      	add	r3, r2
 8005f82:	105b      	asrs	r3, r3, #1
 8005f84:	60fb      	str	r3, [r7, #12]
	while (buffer_size--)
 8005f86:	e004      	b.n	8005f92 <fill_buffer+0x3e>
	{
		*frame_buffer++ = byte_value;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	1c5a      	adds	r2, r3, #1
 8005f8c:	607a      	str	r2, [r7, #4]
 8005f8e:	7afa      	ldrb	r2, [r7, #11]
 8005f90:	701a      	strb	r2, [r3, #0]
	while (buffer_size--)
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	1e5a      	subs	r2, r3, #1
 8005f96:	60fa      	str	r2, [r7, #12]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d1f5      	bne.n	8005f88 <fill_buffer+0x34>
	}
}
 8005f9c:	bf00      	nop
 8005f9e:	bf00      	nop
 8005fa0:	3714      	adds	r7, #20
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa8:	4770      	bx	lr
 8005faa:	bf00      	nop
 8005fac:	200022ba 	.word	0x200022ba
 8005fb0:	200022bc 	.word	0x200022bc

08005fb4 <draw_pixel>:

void draw_pixel(uint8_t *frame_buffer, uint16_t x, uint16_t y, uint8_t brightness)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b085      	sub	sp, #20
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	60f8      	str	r0, [r7, #12]
 8005fbc:	4608      	mov	r0, r1
 8005fbe:	4611      	mov	r1, r2
 8005fc0:	461a      	mov	r2, r3
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	817b      	strh	r3, [r7, #10]
 8005fc6:	460b      	mov	r3, r1
 8005fc8:	813b      	strh	r3, [r7, #8]
 8005fca:	4613      	mov	r3, r2
 8005fcc:	71fb      	strb	r3, [r7, #7]
	if(x > (_buffer_width-1) || y > (_buffer_height-1))
 8005fce:	4b35      	ldr	r3, [pc, #212]	@ (80060a4 <draw_pixel+0xf0>)
 8005fd0:	881b      	ldrh	r3, [r3, #0]
 8005fd2:	897a      	ldrh	r2, [r7, #10]
 8005fd4:	429a      	cmp	r2, r3
 8005fd6:	d25f      	bcs.n	8006098 <draw_pixel+0xe4>
 8005fd8:	4b33      	ldr	r3, [pc, #204]	@ (80060a8 <draw_pixel+0xf4>)
 8005fda:	881b      	ldrh	r3, [r3, #0]
 8005fdc:	893a      	ldrh	r2, [r7, #8]
 8005fde:	429a      	cmp	r2, r3
 8005fe0:	d25a      	bcs.n	8006098 <draw_pixel+0xe4>
		return;

	if ((y * _buffer_width + x) % 2 == 1)
 8005fe2:	893b      	ldrh	r3, [r7, #8]
 8005fe4:	4a2f      	ldr	r2, [pc, #188]	@ (80060a4 <draw_pixel+0xf0>)
 8005fe6:	8812      	ldrh	r2, [r2, #0]
 8005fe8:	fb03 f202 	mul.w	r2, r3, r2
 8005fec:	897b      	ldrh	r3, [r7, #10]
 8005fee:	4413      	add	r3, r2
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	f003 0301 	and.w	r3, r3, #1
 8005ff6:	bfb8      	it	lt
 8005ff8:	425b      	neglt	r3, r3
 8005ffa:	2b01      	cmp	r3, #1
 8005ffc:	d125      	bne.n	800604a <draw_pixel+0x96>
	{
		frame_buffer[((y * _buffer_width) + x) / 2] = (frame_buffer[((y * _buffer_width) + x) / 2] & 0xF0) | brightness;
 8005ffe:	893b      	ldrh	r3, [r7, #8]
 8006000:	4a28      	ldr	r2, [pc, #160]	@ (80060a4 <draw_pixel+0xf0>)
 8006002:	8812      	ldrh	r2, [r2, #0]
 8006004:	fb03 f202 	mul.w	r2, r3, r2
 8006008:	897b      	ldrh	r3, [r7, #10]
 800600a:	4413      	add	r3, r2
 800600c:	0fda      	lsrs	r2, r3, #31
 800600e:	4413      	add	r3, r2
 8006010:	105b      	asrs	r3, r3, #1
 8006012:	461a      	mov	r2, r3
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	4413      	add	r3, r2
 8006018:	781b      	ldrb	r3, [r3, #0]
 800601a:	b25b      	sxtb	r3, r3
 800601c:	f023 030f 	bic.w	r3, r3, #15
 8006020:	b25a      	sxtb	r2, r3
 8006022:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006026:	4313      	orrs	r3, r2
 8006028:	b259      	sxtb	r1, r3
 800602a:	893b      	ldrh	r3, [r7, #8]
 800602c:	4a1d      	ldr	r2, [pc, #116]	@ (80060a4 <draw_pixel+0xf0>)
 800602e:	8812      	ldrh	r2, [r2, #0]
 8006030:	fb03 f202 	mul.w	r2, r3, r2
 8006034:	897b      	ldrh	r3, [r7, #10]
 8006036:	4413      	add	r3, r2
 8006038:	0fda      	lsrs	r2, r3, #31
 800603a:	4413      	add	r3, r2
 800603c:	105b      	asrs	r3, r3, #1
 800603e:	461a      	mov	r2, r3
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	4413      	add	r3, r2
 8006044:	b2ca      	uxtb	r2, r1
 8006046:	701a      	strb	r2, [r3, #0]
 8006048:	e027      	b.n	800609a <draw_pixel+0xe6>
	}
	else
	{
		frame_buffer[((y * _buffer_width) + x) / 2] = (frame_buffer[((y * _buffer_width) + x) / 2] & 0x0F) | (brightness << 4);
 800604a:	893b      	ldrh	r3, [r7, #8]
 800604c:	4a15      	ldr	r2, [pc, #84]	@ (80060a4 <draw_pixel+0xf0>)
 800604e:	8812      	ldrh	r2, [r2, #0]
 8006050:	fb03 f202 	mul.w	r2, r3, r2
 8006054:	897b      	ldrh	r3, [r7, #10]
 8006056:	4413      	add	r3, r2
 8006058:	0fda      	lsrs	r2, r3, #31
 800605a:	4413      	add	r3, r2
 800605c:	105b      	asrs	r3, r3, #1
 800605e:	461a      	mov	r2, r3
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	4413      	add	r3, r2
 8006064:	781b      	ldrb	r3, [r3, #0]
 8006066:	b25b      	sxtb	r3, r3
 8006068:	f003 030f 	and.w	r3, r3, #15
 800606c:	b25a      	sxtb	r2, r3
 800606e:	79fb      	ldrb	r3, [r7, #7]
 8006070:	011b      	lsls	r3, r3, #4
 8006072:	b25b      	sxtb	r3, r3
 8006074:	4313      	orrs	r3, r2
 8006076:	b259      	sxtb	r1, r3
 8006078:	893b      	ldrh	r3, [r7, #8]
 800607a:	4a0a      	ldr	r2, [pc, #40]	@ (80060a4 <draw_pixel+0xf0>)
 800607c:	8812      	ldrh	r2, [r2, #0]
 800607e:	fb03 f202 	mul.w	r2, r3, r2
 8006082:	897b      	ldrh	r3, [r7, #10]
 8006084:	4413      	add	r3, r2
 8006086:	0fda      	lsrs	r2, r3, #31
 8006088:	4413      	add	r3, r2
 800608a:	105b      	asrs	r3, r3, #1
 800608c:	461a      	mov	r2, r3
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	4413      	add	r3, r2
 8006092:	b2ca      	uxtb	r2, r1
 8006094:	701a      	strb	r2, [r3, #0]
 8006096:	e000      	b.n	800609a <draw_pixel+0xe6>
		return;
 8006098:	bf00      	nop
	}
}
 800609a:	3714      	adds	r7, #20
 800609c:	46bd      	mov	sp, r7
 800609e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a2:	4770      	bx	lr
 80060a4:	200022bc 	.word	0x200022bc
 80060a8:	200022ba 	.word	0x200022ba

080060ac <select_font>:

void select_font(const GFXfont *new_gfx_font)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b083      	sub	sp, #12
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
	gfx_font = new_gfx_font;
 80060b4:	4a04      	ldr	r2, [pc, #16]	@ (80060c8 <select_font+0x1c>)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6013      	str	r3, [r2, #0]
}
 80060ba:	bf00      	nop
 80060bc:	370c      	adds	r7, #12
 80060be:	46bd      	mov	sp, r7
 80060c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c4:	4770      	bx	lr
 80060c6:	bf00      	nop
 80060c8:	200045ac 	.word	0x200045ac

080060cc <draw_char>:

void draw_char(uint8_t *frame_buffer, uint8_t c, uint16_t x, uint16_t y, uint8_t brightness)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b08a      	sub	sp, #40	@ 0x28
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	60f8      	str	r0, [r7, #12]
 80060d4:	4608      	mov	r0, r1
 80060d6:	4611      	mov	r1, r2
 80060d8:	461a      	mov	r2, r3
 80060da:	4603      	mov	r3, r0
 80060dc:	72fb      	strb	r3, [r7, #11]
 80060de:	460b      	mov	r3, r1
 80060e0:	813b      	strh	r3, [r7, #8]
 80060e2:	4613      	mov	r3, r2
 80060e4:	80fb      	strh	r3, [r7, #6]
	if(gfx_font == NULL)
 80060e6:	4b44      	ldr	r3, [pc, #272]	@ (80061f8 <draw_char+0x12c>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d07f      	beq.n	80061ee <draw_char+0x122>
		return;

	c -= (uint8_t)gfx_font->first;          //convert input char to corresponding byte from font array
 80060ee:	4b42      	ldr	r3, [pc, #264]	@ (80061f8 <draw_char+0x12c>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	891b      	ldrh	r3, [r3, #8]
 80060f4:	b2db      	uxtb	r3, r3
 80060f6:	7afa      	ldrb	r2, [r7, #11]
 80060f8:	1ad3      	subs	r3, r2, r3
 80060fa:	72fb      	strb	r3, [r7, #11]
    GFXglyph *glyph = gfx_font->glyph + c;  //get pointer of glyph corresponding to char
 80060fc:	4b3e      	ldr	r3, [pc, #248]	@ (80061f8 <draw_char+0x12c>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	685a      	ldr	r2, [r3, #4]
 8006102:	7afb      	ldrb	r3, [r7, #11]
 8006104:	00db      	lsls	r3, r3, #3
 8006106:	4413      	add	r3, r2
 8006108:	61fb      	str	r3, [r7, #28]
    uint8_t *bitmap = gfx_font->bitmap;     //get pointer of char bitmap
 800610a:	4b3b      	ldr	r3, [pc, #236]	@ (80061f8 <draw_char+0x12c>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	61bb      	str	r3, [r7, #24]

    uint16_t bo = glyph->bitmapOffset;
 8006112:	69fb      	ldr	r3, [r7, #28]
 8006114:	881b      	ldrh	r3, [r3, #0]
 8006116:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint8_t width = glyph->width;
 8006118:	69fb      	ldr	r3, [r7, #28]
 800611a:	789b      	ldrb	r3, [r3, #2]
 800611c:	75fb      	strb	r3, [r7, #23]
    uint8_t height = glyph->height;
 800611e:	69fb      	ldr	r3, [r7, #28]
 8006120:	78db      	ldrb	r3, [r3, #3]
 8006122:	75bb      	strb	r3, [r7, #22]

    int8_t x_offset = glyph->xOffset;
 8006124:	69fb      	ldr	r3, [r7, #28]
 8006126:	795b      	ldrb	r3, [r3, #5]
 8006128:	757b      	strb	r3, [r7, #21]
    int8_t y_offset = glyph->yOffset;
 800612a:	69fb      	ldr	r3, [r7, #28]
 800612c:	799b      	ldrb	r3, [r3, #6]
 800612e:	753b      	strb	r3, [r7, #20]

    //decide for background brightness or font brightness
    uint8_t bit = 0;
 8006130:	2300      	movs	r3, #0
 8006132:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    uint8_t bits = 0;
 8006136:	2300      	movs	r3, #0
 8006138:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    uint8_t y_pos = 0;
 800613c:	2300      	movs	r3, #0
 800613e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    uint8_t x_pos = 0;
 8006142:	2300      	movs	r3, #0
 8006144:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

	for (y_pos = 0; y_pos < height; y_pos++)
 8006148:	2300      	movs	r3, #0
 800614a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800614e:	e048      	b.n	80061e2 <draw_char+0x116>
	{
		for (x_pos = 0; x_pos < width; x_pos++)
 8006150:	2300      	movs	r3, #0
 8006152:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006156:	e03a      	b.n	80061ce <draw_char+0x102>
		{
			if (!(bit++ & 7))
 8006158:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800615c:	1c5a      	adds	r2, r3, #1
 800615e:	f887 2025 	strb.w	r2, [r7, #37]	@ 0x25
 8006162:	f003 0307 	and.w	r3, r3, #7
 8006166:	2b00      	cmp	r3, #0
 8006168:	d108      	bne.n	800617c <draw_char+0xb0>
			{
				bits = (*(const unsigned char *)(&bitmap[bo++]));
 800616a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800616c:	1c5a      	adds	r2, r3, #1
 800616e:	84fa      	strh	r2, [r7, #38]	@ 0x26
 8006170:	461a      	mov	r2, r3
 8006172:	69bb      	ldr	r3, [r7, #24]
 8006174:	4413      	add	r3, r2
 8006176:	781b      	ldrb	r3, [r3, #0]
 8006178:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
			}
			if (bits & 0x80)
 800617c:	f997 3024 	ldrsb.w	r3, [r7, #36]	@ 0x24
 8006180:	2b00      	cmp	r3, #0
 8006182:	da1a      	bge.n	80061ba <draw_char+0xee>
			{
				draw_pixel(frame_buffer, x + x_offset + x_pos, y + y_offset+y_pos, brightness);
 8006184:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8006188:	b29a      	uxth	r2, r3
 800618a:	893b      	ldrh	r3, [r7, #8]
 800618c:	4413      	add	r3, r2
 800618e:	b29a      	uxth	r2, r3
 8006190:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8006194:	b29b      	uxth	r3, r3
 8006196:	4413      	add	r3, r2
 8006198:	b299      	uxth	r1, r3
 800619a:	f997 3014 	ldrsb.w	r3, [r7, #20]
 800619e:	b29a      	uxth	r2, r3
 80061a0:	88fb      	ldrh	r3, [r7, #6]
 80061a2:	4413      	add	r3, r2
 80061a4:	b29a      	uxth	r2, r3
 80061a6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80061aa:	b29b      	uxth	r3, r3
 80061ac:	4413      	add	r3, r2
 80061ae:	b29a      	uxth	r2, r3
 80061b0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80061b4:	68f8      	ldr	r0, [r7, #12]
 80061b6:	f7ff fefd 	bl	8005fb4 <draw_pixel>
			}
			else
			{

			}
			bits <<= 1;
 80061ba:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80061be:	005b      	lsls	r3, r3, #1
 80061c0:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
		for (x_pos = 0; x_pos < width; x_pos++)
 80061c4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80061c8:	3301      	adds	r3, #1
 80061ca:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80061ce:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80061d2:	7dfb      	ldrb	r3, [r7, #23]
 80061d4:	429a      	cmp	r2, r3
 80061d6:	d3bf      	bcc.n	8006158 <draw_char+0x8c>
	for (y_pos = 0; y_pos < height; y_pos++)
 80061d8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80061dc:	3301      	adds	r3, #1
 80061de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061e2:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80061e6:	7dbb      	ldrb	r3, [r7, #22]
 80061e8:	429a      	cmp	r2, r3
 80061ea:	d3b1      	bcc.n	8006150 <draw_char+0x84>
 80061ec:	e000      	b.n	80061f0 <draw_char+0x124>
		return;
 80061ee:	bf00      	nop
		}
	}
}
 80061f0:	3728      	adds	r7, #40	@ 0x28
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bd80      	pop	{r7, pc}
 80061f6:	bf00      	nop
 80061f8:	200045ac 	.word	0x200045ac

080061fc <draw_text>:

void draw_text(uint8_t *frame_buffer, const char* text, uint16_t x, uint16_t y, uint8_t brightness)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b086      	sub	sp, #24
 8006200:	af02      	add	r7, sp, #8
 8006202:	60f8      	str	r0, [r7, #12]
 8006204:	60b9      	str	r1, [r7, #8]
 8006206:	4611      	mov	r1, r2
 8006208:	461a      	mov	r2, r3
 800620a:	460b      	mov	r3, r1
 800620c:	80fb      	strh	r3, [r7, #6]
 800620e:	4613      	mov	r3, r2
 8006210:	80bb      	strh	r3, [r7, #4]
    while (*text)
 8006212:	e01b      	b.n	800624c <draw_text+0x50>
    {
        draw_char(frame_buffer, *text, x, y, brightness);
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	7819      	ldrb	r1, [r3, #0]
 8006218:	88b8      	ldrh	r0, [r7, #4]
 800621a:	88fa      	ldrh	r2, [r7, #6]
 800621c:	7e3b      	ldrb	r3, [r7, #24]
 800621e:	9300      	str	r3, [sp, #0]
 8006220:	4603      	mov	r3, r0
 8006222:	68f8      	ldr	r0, [r7, #12]
 8006224:	f7ff ff52 	bl	80060cc <draw_char>
        x = x + gfx_font->glyph[*text-32].xAdvance;
 8006228:	4b0d      	ldr	r3, [pc, #52]	@ (8006260 <draw_text+0x64>)
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	685a      	ldr	r2, [r3, #4]
 800622e:	68bb      	ldr	r3, [r7, #8]
 8006230:	781b      	ldrb	r3, [r3, #0]
 8006232:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8006236:	3b20      	subs	r3, #32
 8006238:	00db      	lsls	r3, r3, #3
 800623a:	4413      	add	r3, r2
 800623c:	791b      	ldrb	r3, [r3, #4]
 800623e:	461a      	mov	r2, r3
 8006240:	88fb      	ldrh	r3, [r7, #6]
 8006242:	4413      	add	r3, r2
 8006244:	80fb      	strh	r3, [r7, #6]
        text++;
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	3301      	adds	r3, #1
 800624a:	60bb      	str	r3, [r7, #8]
    while (*text)
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	781b      	ldrb	r3, [r3, #0]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d1df      	bne.n	8006214 <draw_text+0x18>
    }
}
 8006254:	bf00      	nop
 8006256:	bf00      	nop
 8006258:	3710      	adds	r7, #16
 800625a:	46bd      	mov	sp, r7
 800625c:	bd80      	pop	{r7, pc}
 800625e:	bf00      	nop
 8006260:	200045ac 	.word	0x200045ac

08006264 <draw_bitmap_4bpp>:
		}
	}
}

void draw_bitmap_4bpp(uint8_t *frame_buffer, const uint8_t *bitmap, uint16_t x0, uint16_t y0, uint16_t x_size, uint16_t y_size)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b088      	sub	sp, #32
 8006268:	af00      	add	r7, sp, #0
 800626a:	60f8      	str	r0, [r7, #12]
 800626c:	60b9      	str	r1, [r7, #8]
 800626e:	4611      	mov	r1, r2
 8006270:	461a      	mov	r2, r3
 8006272:	460b      	mov	r3, r1
 8006274:	80fb      	strh	r3, [r7, #6]
 8006276:	4613      	mov	r3, r2
 8006278:	80bb      	strh	r3, [r7, #4]
	uint16_t bitmap_pos = 0;       //byte index in bitmap array
 800627a:	2300      	movs	r3, #0
 800627c:	83fb      	strh	r3, [r7, #30]
	uint16_t processed_pixels = 0;
 800627e:	2300      	movs	r3, #0
 8006280:	83bb      	strh	r3, [r7, #28]
	uint8_t pixel_parity = 0;      //if pixel is even = 0; odd = 1
 8006282:	2300      	movs	r3, #0
 8006284:	75fb      	strb	r3, [r7, #23]

	for (uint16_t i = y0; i < y0 + y_size; i++)
 8006286:	88bb      	ldrh	r3, [r7, #4]
 8006288:	837b      	strh	r3, [r7, #26]
 800628a:	e034      	b.n	80062f6 <draw_bitmap_4bpp+0x92>
	{
		for (uint16_t j = x0; j < x0 + x_size; j++)
 800628c:	88fb      	ldrh	r3, [r7, #6]
 800628e:	833b      	strh	r3, [r7, #24]
 8006290:	e028      	b.n	80062e4 <draw_bitmap_4bpp+0x80>
		{
			pixel_parity = processed_pixels % 2;
 8006292:	8bbb      	ldrh	r3, [r7, #28]
 8006294:	b2db      	uxtb	r3, r3
 8006296:	f003 0301 	and.w	r3, r3, #1
 800629a:	75fb      	strb	r3, [r7, #23]

			if(pixel_parity == 0)
 800629c:	7dfb      	ldrb	r3, [r7, #23]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d10e      	bne.n	80062c0 <draw_bitmap_4bpp+0x5c>
			{
				draw_pixel(frame_buffer, j, i, bitmap[bitmap_pos] >> 4);
 80062a2:	8bfb      	ldrh	r3, [r7, #30]
 80062a4:	68ba      	ldr	r2, [r7, #8]
 80062a6:	4413      	add	r3, r2
 80062a8:	781b      	ldrb	r3, [r3, #0]
 80062aa:	091b      	lsrs	r3, r3, #4
 80062ac:	b2db      	uxtb	r3, r3
 80062ae:	8b7a      	ldrh	r2, [r7, #26]
 80062b0:	8b39      	ldrh	r1, [r7, #24]
 80062b2:	68f8      	ldr	r0, [r7, #12]
 80062b4:	f7ff fe7e 	bl	8005fb4 <draw_pixel>
				processed_pixels++;
 80062b8:	8bbb      	ldrh	r3, [r7, #28]
 80062ba:	3301      	adds	r3, #1
 80062bc:	83bb      	strh	r3, [r7, #28]
 80062be:	e00e      	b.n	80062de <draw_bitmap_4bpp+0x7a>
			}
			else
			{
				draw_pixel(frame_buffer, j, i, bitmap[bitmap_pos]);
 80062c0:	8bfb      	ldrh	r3, [r7, #30]
 80062c2:	68ba      	ldr	r2, [r7, #8]
 80062c4:	4413      	add	r3, r2
 80062c6:	781b      	ldrb	r3, [r3, #0]
 80062c8:	8b7a      	ldrh	r2, [r7, #26]
 80062ca:	8b39      	ldrh	r1, [r7, #24]
 80062cc:	68f8      	ldr	r0, [r7, #12]
 80062ce:	f7ff fe71 	bl	8005fb4 <draw_pixel>
				processed_pixels++;
 80062d2:	8bbb      	ldrh	r3, [r7, #28]
 80062d4:	3301      	adds	r3, #1
 80062d6:	83bb      	strh	r3, [r7, #28]
				bitmap_pos++;
 80062d8:	8bfb      	ldrh	r3, [r7, #30]
 80062da:	3301      	adds	r3, #1
 80062dc:	83fb      	strh	r3, [r7, #30]
		for (uint16_t j = x0; j < x0 + x_size; j++)
 80062de:	8b3b      	ldrh	r3, [r7, #24]
 80062e0:	3301      	adds	r3, #1
 80062e2:	833b      	strh	r3, [r7, #24]
 80062e4:	8b3a      	ldrh	r2, [r7, #24]
 80062e6:	88f9      	ldrh	r1, [r7, #6]
 80062e8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80062ea:	440b      	add	r3, r1
 80062ec:	429a      	cmp	r2, r3
 80062ee:	dbd0      	blt.n	8006292 <draw_bitmap_4bpp+0x2e>
	for (uint16_t i = y0; i < y0 + y_size; i++)
 80062f0:	8b7b      	ldrh	r3, [r7, #26]
 80062f2:	3301      	adds	r3, #1
 80062f4:	837b      	strh	r3, [r7, #26]
 80062f6:	8b7a      	ldrh	r2, [r7, #26]
 80062f8:	88b9      	ldrh	r1, [r7, #4]
 80062fa:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80062fc:	440b      	add	r3, r1
 80062fe:	429a      	cmp	r2, r3
 8006300:	dbc4      	blt.n	800628c <draw_bitmap_4bpp+0x28>
			}
		}
	}
}
 8006302:	bf00      	nop
 8006304:	bf00      	nop
 8006306:	3720      	adds	r7, #32
 8006308:	46bd      	mov	sp, r7
 800630a:	bd80      	pop	{r7, pc}

0800630c <send_buffer_to_OLED>:

void send_buffer_to_OLED(uint8_t *frame_buffer, uint16_t start_x, uint16_t start_y)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b082      	sub	sp, #8
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
 8006314:	460b      	mov	r3, r1
 8006316:	807b      	strh	r3, [r7, #2]
 8006318:	4613      	mov	r3, r2
 800631a:	803b      	strh	r3, [r7, #0]
	Display_set_window(0, 63, 0, 127);
 800631c:	237f      	movs	r3, #127	@ 0x7f
 800631e:	2200      	movs	r2, #0
 8006320:	213f      	movs	r1, #63	@ 0x3f
 8006322:	2000      	movs	r0, #0
 8006324:	f7ff fdbf 	bl	8005ea6 <Display_set_window>
	Send_buffer(frame_buffer + (start_y * OLED_WIDTH / 2) + start_x, 8192);
 8006328:	883b      	ldrh	r3, [r7, #0]
 800632a:	01db      	lsls	r3, r3, #7
 800632c:	461a      	mov	r2, r3
 800632e:	887b      	ldrh	r3, [r7, #2]
 8006330:	4413      	add	r3, r2
 8006332:	687a      	ldr	r2, [r7, #4]
 8006334:	4413      	add	r3, r2
 8006336:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800633a:	4618      	mov	r0, r3
 800633c:	f7ff fde0 	bl	8005f00 <Send_buffer>
}
 8006340:	bf00      	nop
 8006342:	3708      	adds	r7, #8
 8006344:	46bd      	mov	sp, r7
 8006346:	bd80      	pop	{r7, pc}

08006348 <mcp23017_regForPin>:
 * @param pin
 * @param portAaddr
 * @param portBaddr
 * @return
 */
static uint8_t mcp23017_regForPin (uint8_t pin, uint8_t portAaddr, uint8_t portBaddr){
 8006348:	b480      	push	{r7}
 800634a:	b083      	sub	sp, #12
 800634c:	af00      	add	r7, sp, #0
 800634e:	4603      	mov	r3, r0
 8006350:	71fb      	strb	r3, [r7, #7]
 8006352:	460b      	mov	r3, r1
 8006354:	71bb      	strb	r3, [r7, #6]
 8006356:	4613      	mov	r3, r2
 8006358:	717b      	strb	r3, [r7, #5]
	return(pin<8) ? portAaddr : portBaddr;
 800635a:	79fb      	ldrb	r3, [r7, #7]
 800635c:	2b07      	cmp	r3, #7
 800635e:	d801      	bhi.n	8006364 <mcp23017_regForPin+0x1c>
 8006360:	79bb      	ldrb	r3, [r7, #6]
 8006362:	e000      	b.n	8006366 <mcp23017_regForPin+0x1e>
 8006364:	797b      	ldrb	r3, [r7, #5]
}
 8006366:	4618      	mov	r0, r3
 8006368:	370c      	adds	r7, #12
 800636a:	46bd      	mov	sp, r7
 800636c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006370:	4770      	bx	lr

08006372 <mcp23017_bitForPin>:
/**
 * Bit number associated to a given pin
 * @param pin
 * @return
 */
static uint8_t mcp23017_bitForPin(uint8_t pin){
 8006372:	b480      	push	{r7}
 8006374:	b083      	sub	sp, #12
 8006376:	af00      	add	r7, sp, #0
 8006378:	4603      	mov	r3, r0
 800637a:	71fb      	strb	r3, [r7, #7]
	return pin % 8;
 800637c:	79fb      	ldrb	r3, [r7, #7]
 800637e:	f003 0307 	and.w	r3, r3, #7
 8006382:	b2db      	uxtb	r3, r3
}
 8006384:	4618      	mov	r0, r3
 8006386:	370c      	adds	r7, #12
 8006388:	46bd      	mov	sp, r7
 800638a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638e:	4770      	bx	lr

08006390 <mcp23017_readRegister>:
 * Reads a given register
 * @param hdev
 * @param addr
 * @return
 */
HAL_StatusTypeDef mcp23017_readRegister(MCP23017_HandleTypeDef *hdev, uint8_t addr, uint8_t *data) {
 8006390:	b580      	push	{r7, lr}
 8006392:	b08a      	sub	sp, #40	@ 0x28
 8006394:	af04      	add	r7, sp, #16
 8006396:	60f8      	str	r0, [r7, #12]
 8006398:	460b      	mov	r3, r1
 800639a:	607a      	str	r2, [r7, #4]
 800639c:	72fb      	strb	r3, [r7, #11]
	// read the current GPINTEN
	HAL_StatusTypeDef ret;
	ret = HAL_I2C_Mem_Read(hdev->hi2c1, hdev->addr, addr, 1, data, 1, HAL_MAX_DELAY);
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	6818      	ldr	r0, [r3, #0]
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	8899      	ldrh	r1, [r3, #4]
 80063a6:	7afb      	ldrb	r3, [r7, #11]
 80063a8:	b29a      	uxth	r2, r3
 80063aa:	f04f 33ff 	mov.w	r3, #4294967295
 80063ae:	9302      	str	r3, [sp, #8]
 80063b0:	2301      	movs	r3, #1
 80063b2:	9301      	str	r3, [sp, #4]
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	9300      	str	r3, [sp, #0]
 80063b8:	2301      	movs	r3, #1
 80063ba:	f7fc fa51 	bl	8002860 <HAL_I2C_Mem_Read>
 80063be:	4603      	mov	r3, r0
 80063c0:	75fb      	strb	r3, [r7, #23]
	return ret;
 80063c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	3718      	adds	r7, #24
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bd80      	pop	{r7, pc}

080063cc <mcp23017_writeRegister>:
 * @param regAddr Register Address
 * @param regValue Value to write to
 * @return
 */
static HAL_StatusTypeDef mcp23017_writeRegister(MCP23017_HandleTypeDef *hdev, uint8_t regAddr, uint8_t regValue)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b088      	sub	sp, #32
 80063d0:	af04      	add	r7, sp, #16
 80063d2:	6078      	str	r0, [r7, #4]
 80063d4:	460b      	mov	r3, r1
 80063d6:	70fb      	strb	r3, [r7, #3]
 80063d8:	4613      	mov	r3, r2
 80063da:	70bb      	strb	r3, [r7, #2]
	HAL_StatusTypeDef ret;
	ret = HAL_I2C_Mem_Write(hdev->hi2c1, hdev->addr, regAddr, 1, (uint8_t*) &regValue, 1, HAL_MAX_DELAY);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6818      	ldr	r0, [r3, #0]
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	8899      	ldrh	r1, [r3, #4]
 80063e4:	78fb      	ldrb	r3, [r7, #3]
 80063e6:	b29a      	uxth	r2, r3
 80063e8:	f04f 33ff 	mov.w	r3, #4294967295
 80063ec:	9302      	str	r3, [sp, #8]
 80063ee:	2301      	movs	r3, #1
 80063f0:	9301      	str	r3, [sp, #4]
 80063f2:	1cbb      	adds	r3, r7, #2
 80063f4:	9300      	str	r3, [sp, #0]
 80063f6:	2301      	movs	r3, #1
 80063f8:	f7fc f938 	bl	800266c <HAL_I2C_Mem_Write>
 80063fc:	4603      	mov	r3, r0
 80063fe:	73fb      	strb	r3, [r7, #15]
	return ret;
 8006400:	7bfb      	ldrb	r3, [r7, #15]
}
 8006402:	4618      	mov	r0, r3
 8006404:	3710      	adds	r7, #16
 8006406:	46bd      	mov	sp, r7
 8006408:	bd80      	pop	{r7, pc}

0800640a <mcp23017_updateRegisterBit>:
 * @param pin
 * @param pValue
 * @param portAaddr
 * @param portBaddr
 */
HAL_StatusTypeDef mcp23017_updateRegisterBit(MCP23017_HandleTypeDef *hdev, uint8_t pin, uint8_t pValue, uint8_t portAaddr, uint8_t portBaddr) {
 800640a:	b580      	push	{r7, lr}
 800640c:	b084      	sub	sp, #16
 800640e:	af00      	add	r7, sp, #0
 8006410:	6078      	str	r0, [r7, #4]
 8006412:	4608      	mov	r0, r1
 8006414:	4611      	mov	r1, r2
 8006416:	461a      	mov	r2, r3
 8006418:	4603      	mov	r3, r0
 800641a:	70fb      	strb	r3, [r7, #3]
 800641c:	460b      	mov	r3, r1
 800641e:	70bb      	strb	r3, [r7, #2]
 8006420:	4613      	mov	r3, r2
 8006422:	707b      	strb	r3, [r7, #1]
	uint8_t regValue;
	uint8_t regAddr = mcp23017_regForPin(pin,portAaddr,portBaddr);
 8006424:	7e3a      	ldrb	r2, [r7, #24]
 8006426:	7879      	ldrb	r1, [r7, #1]
 8006428:	78fb      	ldrb	r3, [r7, #3]
 800642a:	4618      	mov	r0, r3
 800642c:	f7ff ff8c 	bl	8006348 <mcp23017_regForPin>
 8006430:	4603      	mov	r3, r0
 8006432:	73fb      	strb	r3, [r7, #15]
	uint8_t bit = mcp23017_bitForPin(pin);
 8006434:	78fb      	ldrb	r3, [r7, #3]
 8006436:	4618      	mov	r0, r3
 8006438:	f7ff ff9b 	bl	8006372 <mcp23017_bitForPin>
 800643c:	4603      	mov	r3, r0
 800643e:	73bb      	strb	r3, [r7, #14]
	mcp23017_readRegister(hdev, regAddr, &regValue);
 8006440:	f107 020d 	add.w	r2, r7, #13
 8006444:	7bfb      	ldrb	r3, [r7, #15]
 8006446:	4619      	mov	r1, r3
 8006448:	6878      	ldr	r0, [r7, #4]
 800644a:	f7ff ffa1 	bl	8006390 <mcp23017_readRegister>

	// set the value for the particular bit
	bitWrite(regValue,bit,pValue);
 800644e:	78bb      	ldrb	r3, [r7, #2]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d009      	beq.n	8006468 <mcp23017_updateRegisterBit+0x5e>
 8006454:	7bbb      	ldrb	r3, [r7, #14]
 8006456:	2201      	movs	r2, #1
 8006458:	fa02 f303 	lsl.w	r3, r2, r3
 800645c:	b2da      	uxtb	r2, r3
 800645e:	7b7b      	ldrb	r3, [r7, #13]
 8006460:	4313      	orrs	r3, r2
 8006462:	b2db      	uxtb	r3, r3
 8006464:	737b      	strb	r3, [r7, #13]
 8006466:	e00a      	b.n	800647e <mcp23017_updateRegisterBit+0x74>
 8006468:	7bbb      	ldrb	r3, [r7, #14]
 800646a:	2201      	movs	r2, #1
 800646c:	fa02 f303 	lsl.w	r3, r2, r3
 8006470:	b2db      	uxtb	r3, r3
 8006472:	43db      	mvns	r3, r3
 8006474:	b2da      	uxtb	r2, r3
 8006476:	7b7b      	ldrb	r3, [r7, #13]
 8006478:	4013      	ands	r3, r2
 800647a:	b2db      	uxtb	r3, r3
 800647c:	737b      	strb	r3, [r7, #13]

	return (mcp23017_writeRegister(hdev, regAddr,regValue));
 800647e:	7b7a      	ldrb	r2, [r7, #13]
 8006480:	7bfb      	ldrb	r3, [r7, #15]
 8006482:	4619      	mov	r1, r3
 8006484:	6878      	ldr	r0, [r7, #4]
 8006486:	f7ff ffa1 	bl	80063cc <mcp23017_writeRegister>
 800648a:	4603      	mov	r3, r0
}
 800648c:	4618      	mov	r0, r3
 800648e:	3710      	adds	r7, #16
 8006490:	46bd      	mov	sp, r7
 8006492:	bd80      	pop	{r7, pc}

08006494 <mcp23017_init>:
 * @param hdev
 * @param hi2c1
 * @param addr
 */
HAL_StatusTypeDef mcp23017_init(MCP23017_HandleTypeDef *hdev, I2C_HandleTypeDef *hi2c1, uint16_t addr)
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b086      	sub	sp, #24
 8006498:	af00      	add	r7, sp, #0
 800649a:	60f8      	str	r0, [r7, #12]
 800649c:	60b9      	str	r1, [r7, #8]
 800649e:	4613      	mov	r3, r2
 80064a0:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef ret;

	hdev->hi2c1 = hi2c1;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	68ba      	ldr	r2, [r7, #8]
 80064a6:	601a      	str	r2, [r3, #0]
	hdev->addr = addr << 1;
 80064a8:	88fb      	ldrh	r3, [r7, #6]
 80064aa:	005b      	lsls	r3, r3, #1
 80064ac:	b29a      	uxth	r2, r3
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	809a      	strh	r2, [r3, #4]

	ret = HAL_I2C_IsDeviceReady(hi2c1, hdev->addr, 20, I2C_READYNESS_DELAY);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	8899      	ldrh	r1, [r3, #4]
 80064b6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80064ba:	2214      	movs	r2, #20
 80064bc:	68b8      	ldr	r0, [r7, #8]
 80064be:	f7fc fc01 	bl	8002cc4 <HAL_I2C_IsDeviceReady>
 80064c2:	4603      	mov	r3, r0
 80064c4:	75bb      	strb	r3, [r7, #22]
	if (ret != HAL_OK) return ret;
 80064c6:	7dbb      	ldrb	r3, [r7, #22]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d001      	beq.n	80064d0 <mcp23017_init+0x3c>
 80064cc:	7dbb      	ldrb	r3, [r7, #22]
 80064ce:	e01a      	b.n	8006506 <mcp23017_init+0x72>
	//DISSLW = 	0 : slew rate enabled
	//HAEN = 	0 : hardware address pin is always enabled on 23017
	//ODR = 	0 : open drain output
	//INTPOL = 	0 : interrupt active low
	// bit0 - unplemented read as 0
	uint8_t byte = 0 | 1 << 5 | 1 << 6;
 80064d0:	2360      	movs	r3, #96	@ 0x60
 80064d2:	757b      	strb	r3, [r7, #21]

	for (uint8_t i = 0; i < 2; i++) {
 80064d4:	2300      	movs	r3, #0
 80064d6:	75fb      	strb	r3, [r7, #23]
 80064d8:	e011      	b.n	80064fe <mcp23017_init+0x6a>
		ret = mcp23017_writeRegister(hdev, MCP23017_IOCONA+i, byte);
 80064da:	7dfb      	ldrb	r3, [r7, #23]
 80064dc:	330a      	adds	r3, #10
 80064de:	b2db      	uxtb	r3, r3
 80064e0:	7d7a      	ldrb	r2, [r7, #21]
 80064e2:	4619      	mov	r1, r3
 80064e4:	68f8      	ldr	r0, [r7, #12]
 80064e6:	f7ff ff71 	bl	80063cc <mcp23017_writeRegister>
 80064ea:	4603      	mov	r3, r0
 80064ec:	75bb      	strb	r3, [r7, #22]
		if (ret != HAL_OK) return ret;
 80064ee:	7dbb      	ldrb	r3, [r7, #22]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d001      	beq.n	80064f8 <mcp23017_init+0x64>
 80064f4:	7dbb      	ldrb	r3, [r7, #22]
 80064f6:	e006      	b.n	8006506 <mcp23017_init+0x72>
	for (uint8_t i = 0; i < 2; i++) {
 80064f8:	7dfb      	ldrb	r3, [r7, #23]
 80064fa:	3301      	adds	r3, #1
 80064fc:	75fb      	strb	r3, [r7, #23]
 80064fe:	7dfb      	ldrb	r3, [r7, #23]
 8006500:	2b01      	cmp	r3, #1
 8006502:	d9ea      	bls.n	80064da <mcp23017_init+0x46>
	}

	return HAL_OK;
 8006504:	2300      	movs	r3, #0
}
 8006506:	4618      	mov	r0, r3
 8006508:	3718      	adds	r7, #24
 800650a:	46bd      	mov	sp, r7
 800650c:	bd80      	pop	{r7, pc}

0800650e <mcp23017_portMode>:
 * @param pullups
 * @param inverted
 * @return
 */
HAL_StatusTypeDef mcp23017_portMode(MCP23017_HandleTypeDef *hdev, MCP23017Port_t port, MCP23017_PinModeIO_t pinmode, MCP23017_PinPolarity_t pinpolarity)
{
 800650e:	b580      	push	{r7, lr}
 8006510:	b084      	sub	sp, #16
 8006512:	af00      	add	r7, sp, #0
 8006514:	6078      	str	r0, [r7, #4]
 8006516:	4608      	mov	r0, r1
 8006518:	4611      	mov	r1, r2
 800651a:	461a      	mov	r2, r3
 800651c:	4603      	mov	r3, r0
 800651e:	70fb      	strb	r3, [r7, #3]
 8006520:	460b      	mov	r3, r1
 8006522:	70bb      	strb	r3, [r7, #2]
 8006524:	4613      	mov	r3, r2
 8006526:	707b      	strb	r3, [r7, #1]
	HAL_StatusTypeDef ret;

	ret = mcp23017_writeRegister(hdev, MCP23017_IODIRA + port,
 8006528:	78bb      	ldrb	r3, [r7, #2]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d002      	beq.n	8006534 <mcp23017_portMode+0x26>
			(pinmode == MCP23017_PIN_MODE_INPUT || pinmode == MCP23017_PIN_MODE_INPUT_PULLUP) ? 0xFF : 0x00);
 800652e:	78bb      	ldrb	r3, [r7, #2]
 8006530:	2b01      	cmp	r3, #1
 8006532:	d101      	bne.n	8006538 <mcp23017_portMode+0x2a>
	ret = mcp23017_writeRegister(hdev, MCP23017_IODIRA + port,
 8006534:	22ff      	movs	r2, #255	@ 0xff
 8006536:	e000      	b.n	800653a <mcp23017_portMode+0x2c>
 8006538:	2200      	movs	r2, #0
 800653a:	78fb      	ldrb	r3, [r7, #3]
 800653c:	4619      	mov	r1, r3
 800653e:	6878      	ldr	r0, [r7, #4]
 8006540:	f7ff ff44 	bl	80063cc <mcp23017_writeRegister>
 8006544:	4603      	mov	r3, r0
 8006546:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK) return ret;
 8006548:	7bfb      	ldrb	r3, [r7, #15]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d001      	beq.n	8006552 <mcp23017_portMode+0x44>
 800654e:	7bfb      	ldrb	r3, [r7, #15]
 8006550:	e028      	b.n	80065a4 <mcp23017_portMode+0x96>

	ret = mcp23017_writeRegister(hdev, MCP23017_GPPUA + port, (pinmode == MCP23017_PIN_MODE_INPUT_PULLUP ? 0xff : 0x00));
 8006552:	78fb      	ldrb	r3, [r7, #3]
 8006554:	330c      	adds	r3, #12
 8006556:	b2d9      	uxtb	r1, r3
 8006558:	78bb      	ldrb	r3, [r7, #2]
 800655a:	2b01      	cmp	r3, #1
 800655c:	d101      	bne.n	8006562 <mcp23017_portMode+0x54>
 800655e:	23ff      	movs	r3, #255	@ 0xff
 8006560:	e000      	b.n	8006564 <mcp23017_portMode+0x56>
 8006562:	2300      	movs	r3, #0
 8006564:	461a      	mov	r2, r3
 8006566:	6878      	ldr	r0, [r7, #4]
 8006568:	f7ff ff30 	bl	80063cc <mcp23017_writeRegister>
 800656c:	4603      	mov	r3, r0
 800656e:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK) return ret;
 8006570:	7bfb      	ldrb	r3, [r7, #15]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d001      	beq.n	800657a <mcp23017_portMode+0x6c>
 8006576:	7bfb      	ldrb	r3, [r7, #15]
 8006578:	e014      	b.n	80065a4 <mcp23017_portMode+0x96>

	ret = mcp23017_writeRegister(hdev, MCP23017_IPOLA + port, pinpolarity ? 0xff : 0x00);
 800657a:	78fb      	ldrb	r3, [r7, #3]
 800657c:	3302      	adds	r3, #2
 800657e:	b2d9      	uxtb	r1, r3
 8006580:	787b      	ldrb	r3, [r7, #1]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d001      	beq.n	800658a <mcp23017_portMode+0x7c>
 8006586:	23ff      	movs	r3, #255	@ 0xff
 8006588:	e000      	b.n	800658c <mcp23017_portMode+0x7e>
 800658a:	2300      	movs	r3, #0
 800658c:	461a      	mov	r2, r3
 800658e:	6878      	ldr	r0, [r7, #4]
 8006590:	f7ff ff1c 	bl	80063cc <mcp23017_writeRegister>
 8006594:	4603      	mov	r3, r0
 8006596:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK) return ret;
 8006598:	7bfb      	ldrb	r3, [r7, #15]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d001      	beq.n	80065a2 <mcp23017_portMode+0x94>
 800659e:	7bfb      	ldrb	r3, [r7, #15]
 80065a0:	e000      	b.n	80065a4 <mcp23017_portMode+0x96>

	return HAL_OK;
 80065a2:	2300      	movs	r3, #0
}
 80065a4:	4618      	mov	r0, r3
 80065a6:	3710      	adds	r7, #16
 80065a8:	46bd      	mov	sp, r7
 80065aa:	bd80      	pop	{r7, pc}

080065ac <mcp23017_pinMode>:
 * @param mode
 * @param inverted
 * @return
 */
HAL_StatusTypeDef mcp23017_pinMode(MCP23017_HandleTypeDef *hdev, uint8_t pin, MCP23017_PinModeIO_t mode, MCP23017_PinPolarity_t polarity)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b086      	sub	sp, #24
 80065b0:	af02      	add	r7, sp, #8
 80065b2:	6078      	str	r0, [r7, #4]
 80065b4:	4608      	mov	r0, r1
 80065b6:	4611      	mov	r1, r2
 80065b8:	461a      	mov	r2, r3
 80065ba:	4603      	mov	r3, r0
 80065bc:	70fb      	strb	r3, [r7, #3]
 80065be:	460b      	mov	r3, r1
 80065c0:	70bb      	strb	r3, [r7, #2]
 80065c2:	4613      	mov	r3, r2
 80065c4:	707b      	strb	r3, [r7, #1]
	HAL_StatusTypeDef ret;

	/* if input we set IODIRA or IODIRB (depending on pin number) to 1 */
	ret = mcp23017_updateRegisterBit(hdev, pin, (mode == MCP23017_PIN_MODE_INPUT || mode == MCP23017_PIN_MODE_INPUT_PULLUP),
 80065c6:	78bb      	ldrb	r3, [r7, #2]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d002      	beq.n	80065d2 <mcp23017_pinMode+0x26>
 80065cc:	78bb      	ldrb	r3, [r7, #2]
 80065ce:	2b01      	cmp	r3, #1
 80065d0:	d101      	bne.n	80065d6 <mcp23017_pinMode+0x2a>
 80065d2:	2301      	movs	r3, #1
 80065d4:	e000      	b.n	80065d8 <mcp23017_pinMode+0x2c>
 80065d6:	2300      	movs	r3, #0
 80065d8:	b2da      	uxtb	r2, r3
 80065da:	78f9      	ldrb	r1, [r7, #3]
 80065dc:	2301      	movs	r3, #1
 80065de:	9300      	str	r3, [sp, #0]
 80065e0:	2300      	movs	r3, #0
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	f7ff ff11 	bl	800640a <mcp23017_updateRegisterBit>
 80065e8:	4603      	mov	r3, r0
 80065ea:	73fb      	strb	r3, [r7, #15]
			MCP23017_IODIRA, MCP23017_IODIRB);
	if (ret != HAL_OK) return ret;
 80065ec:	7bfb      	ldrb	r3, [r7, #15]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d001      	beq.n	80065f6 <mcp23017_pinMode+0x4a>
 80065f2:	7bfb      	ldrb	r3, [r7, #15]
 80065f4:	e02a      	b.n	800664c <mcp23017_pinMode+0xa0>

	/* we also need to control the polarity, will be ignored anyway if output, 1 if pol inverted */
	ret = mcp23017_updateRegisterBit(hdev, pin, polarity == MCP23017_PIN_POLARITY_INVERTED, MCP23017_IPOLA, MCP23017_IPOLB);
 80065f6:	787b      	ldrb	r3, [r7, #1]
 80065f8:	2b01      	cmp	r3, #1
 80065fa:	bf0c      	ite	eq
 80065fc:	2301      	moveq	r3, #1
 80065fe:	2300      	movne	r3, #0
 8006600:	b2db      	uxtb	r3, r3
 8006602:	461a      	mov	r2, r3
 8006604:	78f9      	ldrb	r1, [r7, #3]
 8006606:	2303      	movs	r3, #3
 8006608:	9300      	str	r3, [sp, #0]
 800660a:	2302      	movs	r3, #2
 800660c:	6878      	ldr	r0, [r7, #4]
 800660e:	f7ff fefc 	bl	800640a <mcp23017_updateRegisterBit>
 8006612:	4603      	mov	r3, r0
 8006614:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK) return ret;
 8006616:	7bfb      	ldrb	r3, [r7, #15]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d001      	beq.n	8006620 <mcp23017_pinMode+0x74>
 800661c:	7bfb      	ldrb	r3, [r7, #15]
 800661e:	e015      	b.n	800664c <mcp23017_pinMode+0xa0>

	/* then we need to setup the pull up for that pin if MCP23017_PIN_MODE_INPUT_PULLUP was selected */
	ret = mcp23017_updateRegisterBit(hdev, pin, mode == MCP23017_PIN_MODE_INPUT_PULLUP, MCP23017_GPPUA, MCP23017_GPPUB);
 8006620:	78bb      	ldrb	r3, [r7, #2]
 8006622:	2b01      	cmp	r3, #1
 8006624:	bf0c      	ite	eq
 8006626:	2301      	moveq	r3, #1
 8006628:	2300      	movne	r3, #0
 800662a:	b2db      	uxtb	r3, r3
 800662c:	461a      	mov	r2, r3
 800662e:	78f9      	ldrb	r1, [r7, #3]
 8006630:	230d      	movs	r3, #13
 8006632:	9300      	str	r3, [sp, #0]
 8006634:	230c      	movs	r3, #12
 8006636:	6878      	ldr	r0, [r7, #4]
 8006638:	f7ff fee7 	bl	800640a <mcp23017_updateRegisterBit>
 800663c:	4603      	mov	r3, r0
 800663e:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK) return ret;
 8006640:	7bfb      	ldrb	r3, [r7, #15]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d001      	beq.n	800664a <mcp23017_pinMode+0x9e>
 8006646:	7bfb      	ldrb	r3, [r7, #15]
 8006648:	e000      	b.n	800664c <mcp23017_pinMode+0xa0>

	return HAL_OK;
 800664a:	2300      	movs	r3, #0
}
 800664c:	4618      	mov	r0, r3
 800664e:	3710      	adds	r7, #16
 8006650:	46bd      	mov	sp, r7
 8006652:	bd80      	pop	{r7, pc}

08006654 <Ex_gpio_init>:

MCP23017_HandleTypeDef hmcp;


void Ex_gpio_init(void)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	af00      	add	r7, sp, #0
	mcp23017_init(&hmcp, &hi2c1, MCP23017_ADD_27);
 8006658:	2227      	movs	r2, #39	@ 0x27
 800665a:	4918      	ldr	r1, [pc, #96]	@ (80066bc <Ex_gpio_init+0x68>)
 800665c:	4818      	ldr	r0, [pc, #96]	@ (80066c0 <Ex_gpio_init+0x6c>)
 800665e:	f7ff ff19 	bl	8006494 <mcp23017_init>
	mcp23017_portMode(&hmcp, MCP23017Port_A, MCP23017_PIN_MODE_OUTPUT,MCP23017_PIN_POLARITY_NORMAL);
 8006662:	2300      	movs	r3, #0
 8006664:	2202      	movs	r2, #2
 8006666:	2100      	movs	r1, #0
 8006668:	4815      	ldr	r0, [pc, #84]	@ (80066c0 <Ex_gpio_init+0x6c>)
 800666a:	f7ff ff50 	bl	800650e <mcp23017_portMode>
	mcp23017_portMode(&hmcp, MCP23017Port_B, MCP23017_PIN_MODE_OUTPUT,MCP23017_PIN_POLARITY_NORMAL);
 800666e:	2300      	movs	r3, #0
 8006670:	2202      	movs	r2, #2
 8006672:	2101      	movs	r1, #1
 8006674:	4812      	ldr	r0, [pc, #72]	@ (80066c0 <Ex_gpio_init+0x6c>)
 8006676:	f7ff ff4a 	bl	800650e <mcp23017_portMode>
	mcp23017_pinMode(&hmcp,MCP23017_GPB0_Pin | MCP23017_GPB1_Pin | MCP23017_GPB2_Pin,MCP23017_PIN_MODE_OUTPUT,MCP23017_PIN_POLARITY_NORMAL);
 800667a:	2300      	movs	r3, #0
 800667c:	2202      	movs	r2, #2
 800667e:	210b      	movs	r1, #11
 8006680:	480f      	ldr	r0, [pc, #60]	@ (80066c0 <Ex_gpio_init+0x6c>)
 8006682:	f7ff ff93 	bl	80065ac <mcp23017_pinMode>
    mcp23017_pinMode(&hmcp,MCP23017_GPB3_Pin,MCP23017_PIN_MODE_OUTPUT,MCP23017_PIN_POLARITY_NORMAL);
 8006686:	2300      	movs	r3, #0
 8006688:	2202      	movs	r2, #2
 800668a:	210b      	movs	r1, #11
 800668c:	480c      	ldr	r0, [pc, #48]	@ (80066c0 <Ex_gpio_init+0x6c>)
 800668e:	f7ff ff8d 	bl	80065ac <mcp23017_pinMode>
	mcp23017_pinMode(&hmcp,MCP23017_GPA0_Pin | MCP23017_GPA1_Pin | MCP23017_GPA2_Pin,MCP23017_PIN_MODE_OUTPUT,MCP23017_PIN_POLARITY_NORMAL);
 8006692:	2300      	movs	r3, #0
 8006694:	2202      	movs	r2, #2
 8006696:	2103      	movs	r1, #3
 8006698:	4809      	ldr	r0, [pc, #36]	@ (80066c0 <Ex_gpio_init+0x6c>)
 800669a:	f7ff ff87 	bl	80065ac <mcp23017_pinMode>
	mcp23017_pinMode(&hmcp,MCP23017_GPA3_Pin | MCP23017_GPA4_Pin | MCP23017_GPA5_Pin,MCP23017_PIN_MODE_OUTPUT,MCP23017_PIN_POLARITY_NORMAL);
 800669e:	2300      	movs	r3, #0
 80066a0:	2202      	movs	r2, #2
 80066a2:	2107      	movs	r1, #7
 80066a4:	4806      	ldr	r0, [pc, #24]	@ (80066c0 <Ex_gpio_init+0x6c>)
 80066a6:	f7ff ff81 	bl	80065ac <mcp23017_pinMode>
	mcp23017_pinMode(&hmcp,MCP23017_GPA6_Pin | MCP23017_GPA7_Pin ,MCP23017_PIN_MODE_OUTPUT,MCP23017_PIN_POLARITY_NORMAL);
 80066aa:	2300      	movs	r3, #0
 80066ac:	2202      	movs	r2, #2
 80066ae:	2107      	movs	r1, #7
 80066b0:	4803      	ldr	r0, [pc, #12]	@ (80066c0 <Ex_gpio_init+0x6c>)
 80066b2:	f7ff ff7b 	bl	80065ac <mcp23017_pinMode>

}
 80066b6:	bf00      	nop
 80066b8:	bd80      	pop	{r7, pc}
 80066ba:	bf00      	nop
 80066bc:	200045b0 	.word	0x200045b0
 80066c0:	20004604 	.word	0x20004604

080066c4 <USART_ReceiveData>:
DEVInfo devInfo;

char *crcOK;

uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 80066c4:	b480      	push	{r7}
 80066c6:	b083      	sub	sp, #12
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]

  assert_param(IS_USART_ALL_PERIPH(USARTx));

  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	b29b      	uxth	r3, r3
 80066d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066d6:	b29b      	uxth	r3, r3
}
 80066d8:	4618      	mov	r0, r3
 80066da:	370c      	adds	r7, #12
 80066dc:	46bd      	mov	sp, r7
 80066de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e2:	4770      	bx	lr

080066e4 <USART_SendData>:

void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b083      	sub	sp, #12
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
 80066ec:	460b      	mov	r3, r1
 80066ee:	807b      	strh	r3, [r7, #2]

  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data));

  USARTx->DR = (Data & (uint16_t)0x01FF);
 80066f0:	887b      	ldrh	r3, [r7, #2]
 80066f2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	605a      	str	r2, [r3, #4]
}
 80066fa:	bf00      	nop
 80066fc:	370c      	adds	r7, #12
 80066fe:	46bd      	mov	sp, r7
 8006700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006704:	4770      	bx	lr
	...

08006708 <usart_setup>:

uint8_t getUsartIndex(void);

void usart_setup(uint32_t baud) {
 8006708:	b580      	push	{r7, lr}
 800670a:	b082      	sub	sp, #8
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]

	ow_uart.Instance = OW_USART;
 8006710:	4b15      	ldr	r3, [pc, #84]	@ (8006768 <usart_setup+0x60>)
 8006712:	4a16      	ldr	r2, [pc, #88]	@ (800676c <usart_setup+0x64>)
 8006714:	601a      	str	r2, [r3, #0]
	ow_uart.Init.BaudRate = baud;
 8006716:	4a14      	ldr	r2, [pc, #80]	@ (8006768 <usart_setup+0x60>)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6053      	str	r3, [r2, #4]
	ow_uart.Init.WordLength = UART_WORDLENGTH_8B;
 800671c:	4b12      	ldr	r3, [pc, #72]	@ (8006768 <usart_setup+0x60>)
 800671e:	2200      	movs	r2, #0
 8006720:	609a      	str	r2, [r3, #8]
	ow_uart.Init.StopBits = UART_STOPBITS_1;
 8006722:	4b11      	ldr	r3, [pc, #68]	@ (8006768 <usart_setup+0x60>)
 8006724:	2200      	movs	r2, #0
 8006726:	60da      	str	r2, [r3, #12]
	ow_uart.Init.Parity = UART_PARITY_NONE;
 8006728:	4b0f      	ldr	r3, [pc, #60]	@ (8006768 <usart_setup+0x60>)
 800672a:	2200      	movs	r2, #0
 800672c:	611a      	str	r2, [r3, #16]
	ow_uart.Init.Mode = UART_MODE_TX_RX;
 800672e:	4b0e      	ldr	r3, [pc, #56]	@ (8006768 <usart_setup+0x60>)
 8006730:	220c      	movs	r2, #12
 8006732:	615a      	str	r2, [r3, #20]
	ow_uart.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006734:	4b0c      	ldr	r3, [pc, #48]	@ (8006768 <usart_setup+0x60>)
 8006736:	2200      	movs	r2, #0
 8006738:	619a      	str	r2, [r3, #24]
	ow_uart.Init.OverSampling = UART_OVERSAMPLING_16;
 800673a:	4b0b      	ldr	r3, [pc, #44]	@ (8006768 <usart_setup+0x60>)
 800673c:	2200      	movs	r2, #0
 800673e:	61da      	str	r2, [r3, #28]
	if (HAL_HalfDuplex_Init(&ow_uart) != HAL_OK)
 8006740:	4809      	ldr	r0, [pc, #36]	@ (8006768 <usart_setup+0x60>)
 8006742:	f7fe fad5 	bl	8004cf0 <HAL_HalfDuplex_Init>
 8006746:	4603      	mov	r3, r0
 8006748:	2b00      	cmp	r3, #0
 800674a:	d000      	beq.n	800674e <usart_setup+0x46>
	{

		__asm__("NOP");
 800674c:	bf00      	nop
	}

	__HAL_UART_ENABLE_IT(&ow_uart, UART_IT_RXNE);
 800674e:	4b06      	ldr	r3, [pc, #24]	@ (8006768 <usart_setup+0x60>)
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	68da      	ldr	r2, [r3, #12]
 8006754:	4b04      	ldr	r3, [pc, #16]	@ (8006768 <usart_setup+0x60>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f042 0220 	orr.w	r2, r2, #32
 800675c:	60da      	str	r2, [r3, #12]
}
 800675e:	bf00      	nop
 8006760:	3708      	adds	r7, #8
 8006762:	46bd      	mov	sp, r7
 8006764:	bd80      	pop	{r7, pc}
 8006766:	bf00      	nop
 8006768:	200024a8 	.word	0x200024a8
 800676c:	40011000 	.word	0x40011000

08006770 <owInit>:

void owInit(OneWire *ow) {
 8006770:	b480      	push	{r7}
 8006772:	b087      	sub	sp, #28
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
  int i=0, k = 0;
 8006778:	2300      	movs	r3, #0
 800677a:	617b      	str	r3, [r7, #20]
 800677c:	2300      	movs	r3, #0
 800677e:	613b      	str	r3, [r7, #16]
  for (; i < MAXDEVICES_ON_THE_BUS; i++) {
 8006780:	e015      	b.n	80067ae <owInit+0x3e>
   uint8_t *r = (uint8_t *)&ow->ids[i];
 8006782:	697b      	ldr	r3, [r7, #20]
 8006784:	00db      	lsls	r3, r3, #3
 8006786:	687a      	ldr	r2, [r7, #4]
 8006788:	4413      	add	r3, r2
 800678a:	60fb      	str	r3, [r7, #12]
    k=0;
 800678c:	2300      	movs	r3, #0
 800678e:	613b      	str	r3, [r7, #16]
    for (; k < 8; k++)
 8006790:	e007      	b.n	80067a2 <owInit+0x32>
    r[k] = 0;
 8006792:	693b      	ldr	r3, [r7, #16]
 8006794:	68fa      	ldr	r2, [r7, #12]
 8006796:	4413      	add	r3, r2
 8006798:	2200      	movs	r2, #0
 800679a:	701a      	strb	r2, [r3, #0]
    for (; k < 8; k++)
 800679c:	693b      	ldr	r3, [r7, #16]
 800679e:	3301      	adds	r3, #1
 80067a0:	613b      	str	r3, [r7, #16]
 80067a2:	693b      	ldr	r3, [r7, #16]
 80067a4:	2b07      	cmp	r3, #7
 80067a6:	ddf4      	ble.n	8006792 <owInit+0x22>
  for (; i < MAXDEVICES_ON_THE_BUS; i++) {
 80067a8:	697b      	ldr	r3, [r7, #20]
 80067aa:	3301      	adds	r3, #1
 80067ac:	617b      	str	r3, [r7, #20]
 80067ae:	697b      	ldr	r3, [r7, #20]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	dde6      	ble.n	8006782 <owInit+0x12>
  }
  k=0;
 80067b4:	2300      	movs	r3, #0
 80067b6:	613b      	str	r3, [r7, #16]
  for (; k < 8; k++)
 80067b8:	e008      	b.n	80067cc <owInit+0x5c>
    ow->lastROM[k] = 0x00;
 80067ba:	687a      	ldr	r2, [r7, #4]
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	4413      	add	r3, r2
 80067c0:	330c      	adds	r3, #12
 80067c2:	2200      	movs	r2, #0
 80067c4:	701a      	strb	r2, [r3, #0]
  for (; k < 8; k++)
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	3301      	adds	r3, #1
 80067ca:	613b      	str	r3, [r7, #16]
 80067cc:	693b      	ldr	r3, [r7, #16]
 80067ce:	2b07      	cmp	r3, #7
 80067d0:	ddf3      	ble.n	80067ba <owInit+0x4a>
  ow->lastDiscrepancy = 64;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2240      	movs	r2, #64	@ 0x40
 80067d6:	609a      	str	r2, [r3, #8]

}
 80067d8:	bf00      	nop
 80067da:	371c      	adds	r7, #28
 80067dc:	46bd      	mov	sp, r7
 80067de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e2:	4770      	bx	lr

080067e4 <owReadHandler>:

void owReadHandler() {
 80067e4:	b590      	push	{r4, r7, lr}
 80067e6:	b083      	sub	sp, #12
 80067e8:	af00      	add	r7, sp, #0
  uint8_t index = getUsartIndex();
 80067ea:	f000 f850 	bl	800688e <getUsartIndex>
 80067ee:	4603      	mov	r3, r0
 80067f0:	71fb      	strb	r3, [r7, #7]
  if (((OW_USART->CR1 & USART_CR1_RXNEIE) != 0) &&
 80067f2:	4b18      	ldr	r3, [pc, #96]	@ (8006854 <owReadHandler+0x70>)
 80067f4:	68db      	ldr	r3, [r3, #12]
 80067f6:	f003 0320 	and.w	r3, r3, #32
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d025      	beq.n	800684a <owReadHandler+0x66>
      ((OW_USART->SR & UART_FLAG_RXNE) != (uint16_t)RESET)) {
 80067fe:	4b15      	ldr	r3, [pc, #84]	@ (8006854 <owReadHandler+0x70>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f003 0320 	and.w	r3, r3, #32
  if (((OW_USART->CR1 & USART_CR1_RXNEIE) != 0) &&
 8006806:	2b00      	cmp	r3, #0
 8006808:	d01f      	beq.n	800684a <owReadHandler+0x66>

		while ((OW_USART->SR & UART_FLAG_RXNE) == (uint16_t)RESET){;}
 800680a:	bf00      	nop
 800680c:	4b11      	ldr	r3, [pc, #68]	@ (8006854 <owReadHandler+0x70>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f003 0320 	and.w	r3, r3, #32
 8006814:	2b00      	cmp	r3, #0
 8006816:	d0f9      	beq.n	800680c <owReadHandler+0x28>
    rc_buffer[index] = USART_ReceiveData(OW_USART);
 8006818:	79fc      	ldrb	r4, [r7, #7]
 800681a:	480e      	ldr	r0, [pc, #56]	@ (8006854 <owReadHandler+0x70>)
 800681c:	f7ff ff52 	bl	80066c4 <USART_ReceiveData>
 8006820:	4603      	mov	r3, r0
 8006822:	461a      	mov	r2, r3
 8006824:	4b0c      	ldr	r3, [pc, #48]	@ (8006858 <owReadHandler+0x74>)
 8006826:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
    recvFlag &= ~(1 << index);
 800682a:	79fb      	ldrb	r3, [r7, #7]
 800682c:	2201      	movs	r2, #1
 800682e:	fa02 f303 	lsl.w	r3, r2, r3
 8006832:	b25b      	sxtb	r3, r3
 8006834:	43db      	mvns	r3, r3
 8006836:	b25a      	sxtb	r2, r3
 8006838:	4b08      	ldr	r3, [pc, #32]	@ (800685c <owReadHandler+0x78>)
 800683a:	781b      	ldrb	r3, [r3, #0]
 800683c:	b2db      	uxtb	r3, r3
 800683e:	b25b      	sxtb	r3, r3
 8006840:	4013      	ands	r3, r2
 8006842:	b25b      	sxtb	r3, r3
 8006844:	b2da      	uxtb	r2, r3
 8006846:	4b05      	ldr	r3, [pc, #20]	@ (800685c <owReadHandler+0x78>)
 8006848:	701a      	strb	r2, [r3, #0]
  }
}
 800684a:	bf00      	nop
 800684c:	370c      	adds	r7, #12
 800684e:	46bd      	mov	sp, r7
 8006850:	bd90      	pop	{r4, r7, pc}
 8006852:	bf00      	nop
 8006854:	40011000 	.word	0x40011000
 8006858:	20004610 	.word	0x20004610
 800685c:	2000460c 	.word	0x2000460c

08006860 <owResetCmd>:

  uint16_t owResetCmd() {
 8006860:	b580      	push	{r7, lr}
 8006862:	b082      	sub	sp, #8
 8006864:	af00      	add	r7, sp, #0
	uint16_t owPresence;

	usart_setup(9600);
 8006866:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 800686a:	f7ff ff4d 	bl	8006708 <usart_setup>

  owSend(0xF0);
 800686e:	20f0      	movs	r0, #240	@ 0xf0
 8006870:	f000 f816 	bl	80068a0 <owSend>
  owPresence = owEchoRead();
 8006874:	f000 f854 	bl	8006920 <owEchoRead>
 8006878:	4603      	mov	r3, r0
 800687a:	80fb      	strh	r3, [r7, #6]
	usart_setup(115200);
 800687c:	f44f 30e1 	mov.w	r0, #115200	@ 0x1c200
 8006880:	f7ff ff42 	bl	8006708 <usart_setup>
  return owPresence;
 8006884:	88fb      	ldrh	r3, [r7, #6]
}
 8006886:	4618      	mov	r0, r3
 8006888:	3708      	adds	r7, #8
 800688a:	46bd      	mov	sp, r7
 800688c:	bd80      	pop	{r7, pc}

0800688e <getUsartIndex>:

uint8_t getUsartIndex() {
 800688e:	b480      	push	{r7}
 8006890:	af00      	add	r7, sp, #0

	return 0;
 8006892:	2300      	movs	r3, #0
}
 8006894:	4618      	mov	r0, r3
 8006896:	46bd      	mov	sp, r7
 8006898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689c:	4770      	bx	lr
	...

080068a0 <owSend>:

void owSend(uint16_t data) {
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b082      	sub	sp, #8
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	4603      	mov	r3, r0
 80068a8:	80fb      	strh	r3, [r7, #6]
  recvFlag |= (1 << getUsartIndex());
 80068aa:	f7ff fff0 	bl	800688e <getUsartIndex>
 80068ae:	4603      	mov	r3, r0
 80068b0:	461a      	mov	r2, r3
 80068b2:	2301      	movs	r3, #1
 80068b4:	4093      	lsls	r3, r2
 80068b6:	b25a      	sxtb	r2, r3
 80068b8:	4b0d      	ldr	r3, [pc, #52]	@ (80068f0 <owSend+0x50>)
 80068ba:	781b      	ldrb	r3, [r3, #0]
 80068bc:	b2db      	uxtb	r3, r3
 80068be:	b25b      	sxtb	r3, r3
 80068c0:	4313      	orrs	r3, r2
 80068c2:	b25b      	sxtb	r3, r3
 80068c4:	b2da      	uxtb	r2, r3
 80068c6:	4b0a      	ldr	r3, [pc, #40]	@ (80068f0 <owSend+0x50>)
 80068c8:	701a      	strb	r2, [r3, #0]
  USART_SendData(OW_USART, data);
 80068ca:	88fb      	ldrh	r3, [r7, #6]
 80068cc:	4619      	mov	r1, r3
 80068ce:	4809      	ldr	r0, [pc, #36]	@ (80068f4 <owSend+0x54>)
 80068d0:	f7ff ff08 	bl	80066e4 <USART_SendData>
	while(__HAL_UART_GET_FLAG(&ow_uart, UART_FLAG_TC) == RESET);
 80068d4:	bf00      	nop
 80068d6:	4b08      	ldr	r3, [pc, #32]	@ (80068f8 <owSend+0x58>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068e0:	2b40      	cmp	r3, #64	@ 0x40
 80068e2:	d1f8      	bne.n	80068d6 <owSend+0x36>
}
 80068e4:	bf00      	nop
 80068e6:	bf00      	nop
 80068e8:	3708      	adds	r7, #8
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd80      	pop	{r7, pc}
 80068ee:	bf00      	nop
 80068f0:	2000460c 	.word	0x2000460c
 80068f4:	40011000 	.word	0x40011000
 80068f8:	200024a8 	.word	0x200024a8

080068fc <owReadSlot>:

uint8_t owReadSlot(uint16_t data) {
 80068fc:	b480      	push	{r7}
 80068fe:	b083      	sub	sp, #12
 8006900:	af00      	add	r7, sp, #0
 8006902:	4603      	mov	r3, r0
 8006904:	80fb      	strh	r3, [r7, #6]
  return (data == OW_READ) ? 1 : 0;
 8006906:	88fb      	ldrh	r3, [r7, #6]
 8006908:	2bff      	cmp	r3, #255	@ 0xff
 800690a:	bf0c      	ite	eq
 800690c:	2301      	moveq	r3, #1
 800690e:	2300      	movne	r3, #0
 8006910:	b2db      	uxtb	r3, r3
}
 8006912:	4618      	mov	r0, r3
 8006914:	370c      	adds	r7, #12
 8006916:	46bd      	mov	sp, r7
 8006918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691c:	4770      	bx	lr
	...

08006920 <owEchoRead>:

uint16_t owEchoRead() {
 8006920:	b580      	push	{r7, lr}
 8006922:	b082      	sub	sp, #8
 8006924:	af00      	add	r7, sp, #0
  uint8_t i = getUsartIndex();
 8006926:	f7ff ffb2 	bl	800688e <getUsartIndex>
 800692a:	4603      	mov	r3, r0
 800692c:	717b      	strb	r3, [r7, #5]
  uint16_t pause = 1000;
 800692e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006932:	80fb      	strh	r3, [r7, #6]
  while (recvFlag & (1 << i) && pause--);
 8006934:	bf00      	nop
 8006936:	4b0c      	ldr	r3, [pc, #48]	@ (8006968 <owEchoRead+0x48>)
 8006938:	781b      	ldrb	r3, [r3, #0]
 800693a:	b2db      	uxtb	r3, r3
 800693c:	461a      	mov	r2, r3
 800693e:	797b      	ldrb	r3, [r7, #5]
 8006940:	fa42 f303 	asr.w	r3, r2, r3
 8006944:	f003 0301 	and.w	r3, r3, #1
 8006948:	2b00      	cmp	r3, #0
 800694a:	d004      	beq.n	8006956 <owEchoRead+0x36>
 800694c:	88fb      	ldrh	r3, [r7, #6]
 800694e:	1e5a      	subs	r2, r3, #1
 8006950:	80fa      	strh	r2, [r7, #6]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d1ef      	bne.n	8006936 <owEchoRead+0x16>
  return rc_buffer[i];
 8006956:	797b      	ldrb	r3, [r7, #5]
 8006958:	4a04      	ldr	r2, [pc, #16]	@ (800696c <owEchoRead+0x4c>)
 800695a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800695e:	b29b      	uxth	r3, r3
}
 8006960:	4618      	mov	r0, r3
 8006962:	3708      	adds	r7, #8
 8006964:	46bd      	mov	sp, r7
 8006966:	bd80      	pop	{r7, pc}
 8006968:	2000460c 	.word	0x2000460c
 800696c:	20004610 	.word	0x20004610

08006970 <byteToBits>:

uint8_t *byteToBits(uint8_t ow_byte, uint8_t *bits) {
 8006970:	b480      	push	{r7}
 8006972:	b085      	sub	sp, #20
 8006974:	af00      	add	r7, sp, #0
 8006976:	4603      	mov	r3, r0
 8006978:	6039      	str	r1, [r7, #0]
 800697a:	71fb      	strb	r3, [r7, #7]
  uint8_t i;
  for (i = 0; i < 8; i++) {
 800697c:	2300      	movs	r3, #0
 800697e:	73fb      	strb	r3, [r7, #15]
 8006980:	e014      	b.n	80069ac <byteToBits+0x3c>
    if (ow_byte & 0x01) {
 8006982:	79fb      	ldrb	r3, [r7, #7]
 8006984:	f003 0301 	and.w	r3, r3, #1
 8006988:	2b00      	cmp	r3, #0
 800698a:	d003      	beq.n	8006994 <byteToBits+0x24>
      *bits = WIRE_1;
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	22ff      	movs	r2, #255	@ 0xff
 8006990:	701a      	strb	r2, [r3, #0]
 8006992:	e002      	b.n	800699a <byteToBits+0x2a>
    } else {
      *bits = WIRE_0;
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	2200      	movs	r2, #0
 8006998:	701a      	strb	r2, [r3, #0]
    }
    bits++;
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	3301      	adds	r3, #1
 800699e:	603b      	str	r3, [r7, #0]
    ow_byte = ow_byte >> 1;
 80069a0:	79fb      	ldrb	r3, [r7, #7]
 80069a2:	085b      	lsrs	r3, r3, #1
 80069a4:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < 8; i++) {
 80069a6:	7bfb      	ldrb	r3, [r7, #15]
 80069a8:	3301      	adds	r3, #1
 80069aa:	73fb      	strb	r3, [r7, #15]
 80069ac:	7bfb      	ldrb	r3, [r7, #15]
 80069ae:	2b07      	cmp	r3, #7
 80069b0:	d9e7      	bls.n	8006982 <byteToBits+0x12>
  }
  return bits;
 80069b2:	683b      	ldr	r3, [r7, #0]
}
 80069b4:	4618      	mov	r0, r3
 80069b6:	3714      	adds	r7, #20
 80069b8:	46bd      	mov	sp, r7
 80069ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069be:	4770      	bx	lr

080069c0 <owSendByte>:

void owSendByte(uint8_t d) {
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b086      	sub	sp, #24
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	4603      	mov	r3, r0
 80069c8:	71fb      	strb	r3, [r7, #7]
  uint8_t data[8];
	int i;
  byteToBits(d, data);
 80069ca:	f107 020c 	add.w	r2, r7, #12
 80069ce:	79fb      	ldrb	r3, [r7, #7]
 80069d0:	4611      	mov	r1, r2
 80069d2:	4618      	mov	r0, r3
 80069d4:	f7ff ffcc 	bl	8006970 <byteToBits>
  for (i = 0; i < 8; ++i) {
 80069d8:	2300      	movs	r3, #0
 80069da:	617b      	str	r3, [r7, #20]
 80069dc:	e00a      	b.n	80069f4 <owSendByte+0x34>
    owSend(data[i]);
 80069de:	f107 020c 	add.w	r2, r7, #12
 80069e2:	697b      	ldr	r3, [r7, #20]
 80069e4:	4413      	add	r3, r2
 80069e6:	781b      	ldrb	r3, [r3, #0]
 80069e8:	4618      	mov	r0, r3
 80069ea:	f7ff ff59 	bl	80068a0 <owSend>
  for (i = 0; i < 8; ++i) {
 80069ee:	697b      	ldr	r3, [r7, #20]
 80069f0:	3301      	adds	r3, #1
 80069f2:	617b      	str	r3, [r7, #20]
 80069f4:	697b      	ldr	r3, [r7, #20]
 80069f6:	2b07      	cmp	r3, #7
 80069f8:	ddf1      	ble.n	80069de <owSendByte+0x1e>
  }
}
 80069fa:	bf00      	nop
 80069fc:	bf00      	nop
 80069fe:	3718      	adds	r7, #24
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bd80      	pop	{r7, pc}

08006a04 <owCRC>:
    bits++;
  }
  return target_byte;
}

uint8_t owCRC(uint8_t *mas, uint8_t Len) {
 8006a04:	b480      	push	{r7}
 8006a06:	b085      	sub	sp, #20
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
 8006a0c:	460b      	mov	r3, r1
 8006a0e:	70fb      	strb	r3, [r7, #3]
  uint8_t i, dat, crc, fb, st_byt;
  st_byt = 0;
 8006a10:	2300      	movs	r3, #0
 8006a12:	733b      	strb	r3, [r7, #12]
  crc = 0;
 8006a14:	2300      	movs	r3, #0
 8006a16:	737b      	strb	r3, [r7, #13]
  do {
    dat = mas[st_byt];
 8006a18:	7b3b      	ldrb	r3, [r7, #12]
 8006a1a:	687a      	ldr	r2, [r7, #4]
 8006a1c:	4413      	add	r3, r2
 8006a1e:	781b      	ldrb	r3, [r3, #0]
 8006a20:	73bb      	strb	r3, [r7, #14]
    for (i = 0; i < 8; i++) {
 8006a22:	2300      	movs	r3, #0
 8006a24:	73fb      	strb	r3, [r7, #15]
 8006a26:	e018      	b.n	8006a5a <owCRC+0x56>
      fb = crc ^ dat;
 8006a28:	7b7a      	ldrb	r2, [r7, #13]
 8006a2a:	7bbb      	ldrb	r3, [r7, #14]
 8006a2c:	4053      	eors	r3, r2
 8006a2e:	72fb      	strb	r3, [r7, #11]
      fb &= 1;
 8006a30:	7afb      	ldrb	r3, [r7, #11]
 8006a32:	f003 0301 	and.w	r3, r3, #1
 8006a36:	72fb      	strb	r3, [r7, #11]
      crc >>= 1;
 8006a38:	7b7b      	ldrb	r3, [r7, #13]
 8006a3a:	085b      	lsrs	r3, r3, #1
 8006a3c:	737b      	strb	r3, [r7, #13]
      dat >>= 1;
 8006a3e:	7bbb      	ldrb	r3, [r7, #14]
 8006a40:	085b      	lsrs	r3, r3, #1
 8006a42:	73bb      	strb	r3, [r7, #14]
      if (fb == 1) crc ^= 0x8c;
 8006a44:	7afb      	ldrb	r3, [r7, #11]
 8006a46:	2b01      	cmp	r3, #1
 8006a48:	d104      	bne.n	8006a54 <owCRC+0x50>
 8006a4a:	7b7b      	ldrb	r3, [r7, #13]
 8006a4c:	f083 0373 	eor.w	r3, r3, #115	@ 0x73
 8006a50:	43db      	mvns	r3, r3
 8006a52:	737b      	strb	r3, [r7, #13]
    for (i = 0; i < 8; i++) {
 8006a54:	7bfb      	ldrb	r3, [r7, #15]
 8006a56:	3301      	adds	r3, #1
 8006a58:	73fb      	strb	r3, [r7, #15]
 8006a5a:	7bfb      	ldrb	r3, [r7, #15]
 8006a5c:	2b07      	cmp	r3, #7
 8006a5e:	d9e3      	bls.n	8006a28 <owCRC+0x24>
    }
    st_byt++;
 8006a60:	7b3b      	ldrb	r3, [r7, #12]
 8006a62:	3301      	adds	r3, #1
 8006a64:	733b      	strb	r3, [r7, #12]
  } while (st_byt < Len);
 8006a66:	7b3a      	ldrb	r2, [r7, #12]
 8006a68:	78fb      	ldrb	r3, [r7, #3]
 8006a6a:	429a      	cmp	r2, r3
 8006a6c:	d3d4      	bcc.n	8006a18 <owCRC+0x14>
  return crc;
 8006a6e:	7b7b      	ldrb	r3, [r7, #13]
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	3714      	adds	r7, #20
 8006a74:	46bd      	mov	sp, r7
 8006a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7a:	4770      	bx	lr

08006a7c <owCRC8>:

uint8_t owCRC8(RomCode *rom){
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b082      	sub	sp, #8
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  return owCRC((uint8_t*)rom, 7);
 8006a84:	2107      	movs	r1, #7
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	f7ff ffbc 	bl	8006a04 <owCRC>
 8006a8c:	4603      	mov	r3, r0
}
 8006a8e:	4618      	mov	r0, r3
 8006a90:	3708      	adds	r7, #8
 8006a92:	46bd      	mov	sp, r7
 8006a94:	bd80      	pop	{r7, pc}

08006a96 <hasNextRom>:

int hasNextRom(OneWire *ow, uint8_t *ROM) {
 8006a96:	b580      	push	{r7, lr}
 8006a98:	b088      	sub	sp, #32
 8006a9a:	af00      	add	r7, sp, #0
 8006a9c:	6078      	str	r0, [r7, #4]
 8006a9e:	6039      	str	r1, [r7, #0]
	uint8_t ui32BitNumber = 0;
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	77fb      	strb	r3, [r7, #31]
  int zeroFork = -1;
 8006aa4:	f04f 33ff 	mov.w	r3, #4294967295
 8006aa8:	61bb      	str	r3, [r7, #24]
	uint8_t i = 0;
 8006aaa:	2300      	movs	r3, #0
 8006aac:	75fb      	strb	r3, [r7, #23]
  if (owResetCmd() == ONEWIRE_NOBODY) {
 8006aae:	f7ff fed7 	bl	8006860 <owResetCmd>
 8006ab2:	4603      	mov	r3, r0
 8006ab4:	2bf0      	cmp	r3, #240	@ 0xf0
 8006ab6:	d101      	bne.n	8006abc <hasNextRom+0x26>
    return 0;
 8006ab8:	2300      	movs	r3, #0
 8006aba:	e097      	b.n	8006bec <hasNextRom+0x156>
  }
  owSendByte(ONEWIRE_SEARCH);
 8006abc:	20f0      	movs	r0, #240	@ 0xf0
 8006abe:	f7ff ff7f 	bl	80069c0 <owSendByte>
  do {
		uint8_t answerBit =0;
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	757b      	strb	r3, [r7, #21]
    int byteNum = ui32BitNumber / 8;
 8006ac6:	7ffb      	ldrb	r3, [r7, #31]
 8006ac8:	08db      	lsrs	r3, r3, #3
 8006aca:	b2db      	uxtb	r3, r3
 8006acc:	613b      	str	r3, [r7, #16]
    uint8_t *current = (ROM) + byteNum;
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	683a      	ldr	r2, [r7, #0]
 8006ad2:	4413      	add	r3, r2
 8006ad4:	60fb      	str	r3, [r7, #12]
    uint8_t cB, cmp_cB, searchDirection = 0;
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	75bb      	strb	r3, [r7, #22]
    owSend(OW_READ);
 8006ada:	20ff      	movs	r0, #255	@ 0xff
 8006adc:	f7ff fee0 	bl	80068a0 <owSend>
    cB = owReadSlot(owEchoRead());
 8006ae0:	f7ff ff1e 	bl	8006920 <owEchoRead>
 8006ae4:	4603      	mov	r3, r0
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	f7ff ff08 	bl	80068fc <owReadSlot>
 8006aec:	4603      	mov	r3, r0
 8006aee:	72fb      	strb	r3, [r7, #11]
    owSend(OW_READ);
 8006af0:	20ff      	movs	r0, #255	@ 0xff
 8006af2:	f7ff fed5 	bl	80068a0 <owSend>
    cmp_cB = owReadSlot(owEchoRead());
 8006af6:	f7ff ff13 	bl	8006920 <owEchoRead>
 8006afa:	4603      	mov	r3, r0
 8006afc:	4618      	mov	r0, r3
 8006afe:	f7ff fefd 	bl	80068fc <owReadSlot>
 8006b02:	4603      	mov	r3, r0
 8006b04:	72bb      	strb	r3, [r7, #10]
    if (cB == cmp_cB && cB == 1)
 8006b06:	7afa      	ldrb	r2, [r7, #11]
 8006b08:	7abb      	ldrb	r3, [r7, #10]
 8006b0a:	429a      	cmp	r2, r3
 8006b0c:	d105      	bne.n	8006b1a <hasNextRom+0x84>
 8006b0e:	7afb      	ldrb	r3, [r7, #11]
 8006b10:	2b01      	cmp	r3, #1
 8006b12:	d102      	bne.n	8006b1a <hasNextRom+0x84>
      return -1;
 8006b14:	f04f 33ff 	mov.w	r3, #4294967295
 8006b18:	e068      	b.n	8006bec <hasNextRom+0x156>
    if (cB != cmp_cB) {
 8006b1a:	7afa      	ldrb	r2, [r7, #11]
 8006b1c:	7abb      	ldrb	r3, [r7, #10]
 8006b1e:	429a      	cmp	r2, r3
 8006b20:	d002      	beq.n	8006b28 <hasNextRom+0x92>
      searchDirection = cB;
 8006b22:	7afb      	ldrb	r3, [r7, #11]
 8006b24:	75bb      	strb	r3, [r7, #22]
 8006b26:	e023      	b.n	8006b70 <hasNextRom+0xda>
			} else {
				if (ui32BitNumber == ow->lastDiscrepancy)
 8006b28:	7ffa      	ldrb	r2, [r7, #31]
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	689b      	ldr	r3, [r3, #8]
 8006b2e:	429a      	cmp	r2, r3
 8006b30:	d102      	bne.n	8006b38 <hasNextRom+0xa2>
        searchDirection = 1;
 8006b32:	2301      	movs	r3, #1
 8006b34:	75bb      	strb	r3, [r7, #22]
 8006b36:	e01b      	b.n	8006b70 <hasNextRom+0xda>
      else {
        if (ui32BitNumber > ow->lastDiscrepancy) {
 8006b38:	7ffa      	ldrb	r2, [r7, #31]
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	689b      	ldr	r3, [r3, #8]
 8006b3e:	429a      	cmp	r2, r3
 8006b40:	dd02      	ble.n	8006b48 <hasNextRom+0xb2>
          searchDirection = 0;
 8006b42:	2300      	movs	r3, #0
 8006b44:	75bb      	strb	r3, [r7, #22]
 8006b46:	e00e      	b.n	8006b66 <hasNextRom+0xd0>
        } else {
          searchDirection = (uint8_t) ((ow->lastROM[byteNum] >> ui32BitNumber % 8) & 0x01);
 8006b48:	687a      	ldr	r2, [r7, #4]
 8006b4a:	693b      	ldr	r3, [r7, #16]
 8006b4c:	4413      	add	r3, r2
 8006b4e:	330c      	adds	r3, #12
 8006b50:	781b      	ldrb	r3, [r3, #0]
 8006b52:	461a      	mov	r2, r3
 8006b54:	7ffb      	ldrb	r3, [r7, #31]
 8006b56:	f003 0307 	and.w	r3, r3, #7
 8006b5a:	fa42 f303 	asr.w	r3, r2, r3
 8006b5e:	b2db      	uxtb	r3, r3
 8006b60:	f003 0301 	and.w	r3, r3, #1
 8006b64:	75bb      	strb	r3, [r7, #22]
        }
        if (searchDirection == 0)
 8006b66:	7dbb      	ldrb	r3, [r7, #22]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d101      	bne.n	8006b70 <hasNextRom+0xda>
          zeroFork = ui32BitNumber;
 8006b6c:	7ffb      	ldrb	r3, [r7, #31]
 8006b6e:	61bb      	str	r3, [r7, #24]
      }
    }

    if (searchDirection)
 8006b70:	7dbb      	ldrb	r3, [r7, #22]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d00e      	beq.n	8006b94 <hasNextRom+0xfe>
      *(current) |= 1 << ui32BitNumber % 8;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	781b      	ldrb	r3, [r3, #0]
 8006b7a:	b25a      	sxtb	r2, r3
 8006b7c:	7ffb      	ldrb	r3, [r7, #31]
 8006b7e:	f003 0307 	and.w	r3, r3, #7
 8006b82:	2101      	movs	r1, #1
 8006b84:	fa01 f303 	lsl.w	r3, r1, r3
 8006b88:	b25b      	sxtb	r3, r3
 8006b8a:	4313      	orrs	r3, r2
 8006b8c:	b25b      	sxtb	r3, r3
 8006b8e:	b2da      	uxtb	r2, r3
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	701a      	strb	r2, [r3, #0]
    answerBit = (uint8_t) ((searchDirection == 0) ? WIRE_0 : WIRE_1);
 8006b94:	7dbb      	ldrb	r3, [r7, #22]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d101      	bne.n	8006b9e <hasNextRom+0x108>
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	e000      	b.n	8006ba0 <hasNextRom+0x10a>
 8006b9e:	23ff      	movs	r3, #255	@ 0xff
 8006ba0:	757b      	strb	r3, [r7, #21]
    owSend(answerBit);
 8006ba2:	7d7b      	ldrb	r3, [r7, #21]
 8006ba4:	b29b      	uxth	r3, r3
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	f7ff fe7a 	bl	80068a0 <owSend>
    ui32BitNumber++;
 8006bac:	7ffb      	ldrb	r3, [r7, #31]
 8006bae:	3301      	adds	r3, #1
 8006bb0:	77fb      	strb	r3, [r7, #31]
		} while (ui32BitNumber < 64);
 8006bb2:	7ffb      	ldrb	r3, [r7, #31]
 8006bb4:	2b3f      	cmp	r3, #63	@ 0x3f
 8006bb6:	d984      	bls.n	8006ac2 <hasNextRom+0x2c>
  ow->lastDiscrepancy = zeroFork;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	69ba      	ldr	r2, [r7, #24]
 8006bbc:	609a      	str	r2, [r3, #8]
  for (; i < 7; i++)
 8006bbe:	e00b      	b.n	8006bd8 <hasNextRom+0x142>
    ow->lastROM[i] = ROM[i];
 8006bc0:	7dfb      	ldrb	r3, [r7, #23]
 8006bc2:	683a      	ldr	r2, [r7, #0]
 8006bc4:	441a      	add	r2, r3
 8006bc6:	7dfb      	ldrb	r3, [r7, #23]
 8006bc8:	7811      	ldrb	r1, [r2, #0]
 8006bca:	687a      	ldr	r2, [r7, #4]
 8006bcc:	4413      	add	r3, r2
 8006bce:	460a      	mov	r2, r1
 8006bd0:	731a      	strb	r2, [r3, #12]
  for (; i < 7; i++)
 8006bd2:	7dfb      	ldrb	r3, [r7, #23]
 8006bd4:	3301      	adds	r3, #1
 8006bd6:	75fb      	strb	r3, [r7, #23]
 8006bd8:	7dfb      	ldrb	r3, [r7, #23]
 8006bda:	2b06      	cmp	r3, #6
 8006bdc:	d9f0      	bls.n	8006bc0 <hasNextRom+0x12a>
  return ow->lastDiscrepancy > 0;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	689b      	ldr	r3, [r3, #8]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	bfcc      	ite	gt
 8006be6:	2301      	movgt	r3, #1
 8006be8:	2300      	movle	r3, #0
 8006bea:	b2db      	uxtb	r3, r3
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	3720      	adds	r7, #32
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	bd80      	pop	{r7, pc}

08006bf4 <owSearchCmd>:

int owSearchCmd(OneWire *ow) {
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b084      	sub	sp, #16
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
  int device = 0, nextROM;
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	60fb      	str	r3, [r7, #12]
  owInit(ow);
 8006c00:	6878      	ldr	r0, [r7, #4]
 8006c02:	f7ff fdb5 	bl	8006770 <owInit>
  do {
    nextROM = hasNextRom(ow, (uint8_t*)(&ow->ids[device]));
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	00db      	lsls	r3, r3, #3
 8006c0a:	687a      	ldr	r2, [r7, #4]
 8006c0c:	4413      	add	r3, r2
 8006c0e:	4619      	mov	r1, r3
 8006c10:	6878      	ldr	r0, [r7, #4]
 8006c12:	f7ff ff40 	bl	8006a96 <hasNextRom>
 8006c16:	60b8      	str	r0, [r7, #8]
    if (nextROM<0)
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	da02      	bge.n	8006c24 <owSearchCmd+0x30>
      return -1;
 8006c1e:	f04f 33ff 	mov.w	r3, #4294967295
 8006c22:	e009      	b.n	8006c38 <owSearchCmd+0x44>
    device++;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	3301      	adds	r3, #1
 8006c28:	60fb      	str	r3, [r7, #12]
		} while (nextROM && device < MAXDEVICES_ON_THE_BUS);
 8006c2a:	68bb      	ldr	r3, [r7, #8]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d002      	beq.n	8006c36 <owSearchCmd+0x42>
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	dde7      	ble.n	8006c06 <owSearchCmd+0x12>
		return device;
 8006c36:	68fb      	ldr	r3, [r7, #12]
}
 8006c38:	4618      	mov	r0, r3
 8006c3a:	3710      	adds	r7, #16
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	bd80      	pop	{r7, pc}

08006c40 <owMatchRomCmd>:
void owSkipRomCmd(OneWire *ow) {
  owResetCmd();
  owSendByte(ONEWIRE_SKIP_ROM);
}

void owMatchRomCmd(RomCode *rom) {
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b084      	sub	sp, #16
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
	int i = 0;
 8006c48:	2300      	movs	r3, #0
 8006c4a:	60fb      	str	r3, [r7, #12]
  owResetCmd();
 8006c4c:	f7ff fe08 	bl	8006860 <owResetCmd>
  owSendByte(ONEWIRE_MATCH_ROM);
 8006c50:	2055      	movs	r0, #85	@ 0x55
 8006c52:	f7ff feb5 	bl	80069c0 <owSendByte>
  for (; i < 8; i++)
 8006c56:	e009      	b.n	8006c6c <owMatchRomCmd+0x2c>
	owSendByte(*(((uint8_t *) rom) + i));
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	687a      	ldr	r2, [r7, #4]
 8006c5c:	4413      	add	r3, r2
 8006c5e:	781b      	ldrb	r3, [r3, #0]
 8006c60:	4618      	mov	r0, r3
 8006c62:	f7ff fead 	bl	80069c0 <owSendByte>
  for (; i < 8; i++)
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	3301      	adds	r3, #1
 8006c6a:	60fb      	str	r3, [r7, #12]
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	2b07      	cmp	r3, #7
 8006c70:	ddf2      	ble.n	8006c58 <owMatchRomCmd+0x18>
}
 8006c72:	bf00      	nop
 8006c74:	bf00      	nop
 8006c76:	3710      	adds	r7, #16
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	bd80      	pop	{r7, pc}

08006c7c <owConvertTemperatureCmd>:

void owConvertTemperatureCmd(OneWire *ow, RomCode *rom) {
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b082      	sub	sp, #8
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
 8006c84:	6039      	str	r1, [r7, #0]
  owMatchRomCmd(rom);
 8006c86:	6838      	ldr	r0, [r7, #0]
 8006c88:	f7ff ffda 	bl	8006c40 <owMatchRomCmd>
  owSendByte(ONEWIRE_CONVERT_TEMPERATURE);
 8006c8c:	2044      	movs	r0, #68	@ 0x44
 8006c8e:	f7ff fe97 	bl	80069c0 <owSendByte>
}
 8006c92:	bf00      	nop
 8006c94:	3708      	adds	r7, #8
 8006c96:	46bd      	mov	sp, r7
 8006c98:	bd80      	pop	{r7, pc}

08006c9a <owReadScratchpadCmd>:

uint8_t *owReadScratchpadCmd(OneWire *ow, RomCode *rom, uint8_t *data) {
 8006c9a:	b580      	push	{r7, lr}
 8006c9c:	b086      	sub	sp, #24
 8006c9e:	af00      	add	r7, sp, #0
 8006ca0:	60f8      	str	r0, [r7, #12]
 8006ca2:	60b9      	str	r1, [r7, #8]
 8006ca4:	607a      	str	r2, [r7, #4]
  uint16_t b = 0, p;
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	82fb      	strh	r3, [r7, #22]
  switch (rom->family) {
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	781b      	ldrb	r3, [r3, #0]
 8006cae:	2b10      	cmp	r3, #16
 8006cb0:	d001      	beq.n	8006cb6 <owReadScratchpadCmd+0x1c>
 8006cb2:	2b28      	cmp	r3, #40	@ 0x28
 8006cb4:	d109      	bne.n	8006cca <owReadScratchpadCmd+0x30>
    case DS18B20:
    case DS18S20:
      p = 72;
 8006cb6:	2348      	movs	r3, #72	@ 0x48
 8006cb8:	82bb      	strh	r3, [r7, #20]
      break;
 8006cba:	bf00      	nop
    default:
      return data;

  }
  owMatchRomCmd(rom);
 8006cbc:	68b8      	ldr	r0, [r7, #8]
 8006cbe:	f7ff ffbf 	bl	8006c40 <owMatchRomCmd>
  owSendByte(ONEWIRE_READ_SCRATCHPAD);
 8006cc2:	20be      	movs	r0, #190	@ 0xbe
 8006cc4:	f7ff fe7c 	bl	80069c0 <owSendByte>
  while (b < p) {
 8006cc8:	e048      	b.n	8006d5c <owReadScratchpadCmd+0xc2>
      return data;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	e04b      	b.n	8006d66 <owReadScratchpadCmd+0xcc>
    uint8_t pos = (uint8_t) ((p - 8) / 8 - (b / 8));
 8006cce:	8abb      	ldrh	r3, [r7, #20]
 8006cd0:	3b08      	subs	r3, #8
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	da00      	bge.n	8006cd8 <owReadScratchpadCmd+0x3e>
 8006cd6:	3307      	adds	r3, #7
 8006cd8:	10db      	asrs	r3, r3, #3
 8006cda:	b2da      	uxtb	r2, r3
 8006cdc:	8afb      	ldrh	r3, [r7, #22]
 8006cde:	08db      	lsrs	r3, r3, #3
 8006ce0:	b29b      	uxth	r3, r3
 8006ce2:	b2db      	uxtb	r3, r3
 8006ce4:	1ad3      	subs	r3, r2, r3
 8006ce6:	74fb      	strb	r3, [r7, #19]
    uint8_t bt;
		owSend(OW_READ);
 8006ce8:	20ff      	movs	r0, #255	@ 0xff
 8006cea:	f7ff fdd9 	bl	80068a0 <owSend>
    bt = owReadSlot(owEchoRead());
 8006cee:	f7ff fe17 	bl	8006920 <owEchoRead>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	f7ff fe01 	bl	80068fc <owReadSlot>
 8006cfa:	4603      	mov	r3, r0
 8006cfc:	74bb      	strb	r3, [r7, #18]
    if (bt == 1)
 8006cfe:	7cbb      	ldrb	r3, [r7, #18]
 8006d00:	2b01      	cmp	r3, #1
 8006d02:	d113      	bne.n	8006d2c <owReadScratchpadCmd+0x92>
      data[pos] |= 1 << b % 8;
 8006d04:	7cfb      	ldrb	r3, [r7, #19]
 8006d06:	687a      	ldr	r2, [r7, #4]
 8006d08:	4413      	add	r3, r2
 8006d0a:	781b      	ldrb	r3, [r3, #0]
 8006d0c:	b25a      	sxtb	r2, r3
 8006d0e:	8afb      	ldrh	r3, [r7, #22]
 8006d10:	f003 0307 	and.w	r3, r3, #7
 8006d14:	2101      	movs	r1, #1
 8006d16:	fa01 f303 	lsl.w	r3, r1, r3
 8006d1a:	b25b      	sxtb	r3, r3
 8006d1c:	4313      	orrs	r3, r2
 8006d1e:	b259      	sxtb	r1, r3
 8006d20:	7cfb      	ldrb	r3, [r7, #19]
 8006d22:	687a      	ldr	r2, [r7, #4]
 8006d24:	4413      	add	r3, r2
 8006d26:	b2ca      	uxtb	r2, r1
 8006d28:	701a      	strb	r2, [r3, #0]
 8006d2a:	e014      	b.n	8006d56 <owReadScratchpadCmd+0xbc>
    else
      data[pos] &= ~(1 << b % 8);
 8006d2c:	7cfb      	ldrb	r3, [r7, #19]
 8006d2e:	687a      	ldr	r2, [r7, #4]
 8006d30:	4413      	add	r3, r2
 8006d32:	781b      	ldrb	r3, [r3, #0]
 8006d34:	b25a      	sxtb	r2, r3
 8006d36:	8afb      	ldrh	r3, [r7, #22]
 8006d38:	f003 0307 	and.w	r3, r3, #7
 8006d3c:	2101      	movs	r1, #1
 8006d3e:	fa01 f303 	lsl.w	r3, r1, r3
 8006d42:	b25b      	sxtb	r3, r3
 8006d44:	43db      	mvns	r3, r3
 8006d46:	b25b      	sxtb	r3, r3
 8006d48:	4013      	ands	r3, r2
 8006d4a:	b259      	sxtb	r1, r3
 8006d4c:	7cfb      	ldrb	r3, [r7, #19]
 8006d4e:	687a      	ldr	r2, [r7, #4]
 8006d50:	4413      	add	r3, r2
 8006d52:	b2ca      	uxtb	r2, r1
 8006d54:	701a      	strb	r2, [r3, #0]
    b++;
 8006d56:	8afb      	ldrh	r3, [r7, #22]
 8006d58:	3301      	adds	r3, #1
 8006d5a:	82fb      	strh	r3, [r7, #22]
  while (b < p) {
 8006d5c:	8afa      	ldrh	r2, [r7, #22]
 8006d5e:	8abb      	ldrh	r3, [r7, #20]
 8006d60:	429a      	cmp	r2, r3
 8006d62:	d3b4      	bcc.n	8006cce <owReadScratchpadCmd+0x34>
  }
  return data;
 8006d64:	687b      	ldr	r3, [r7, #4]
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	3718      	adds	r7, #24
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bd80      	pop	{r7, pc}

08006d6e <readTemperature>:
  owSendByte(th);
  owSendByte(tl);
  owSendByte(conf);
}

Temperature readTemperature(OneWire *ow, RomCode *rom, uint8_t reSense) {
 8006d6e:	b580      	push	{r7, lr}
 8006d70:	b08c      	sub	sp, #48	@ 0x30
 8006d72:	af00      	add	r7, sp, #0
 8006d74:	60f8      	str	r0, [r7, #12]
 8006d76:	60b9      	str	r1, [r7, #8]
 8006d78:	4613      	mov	r3, r2
 8006d7a:	71fb      	strb	r3, [r7, #7]
	Scratchpad_DS18B20 *sp;
	Scratchpad_DS18S20 *spP;
  Temperature t;
	uint8_t pad[9];
  t.inCelsus = 0x00;
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	f887 3020 	strb.w	r3, [r7, #32]
  t.frac = 0x00;
 8006d82:	2300      	movs	r3, #0
 8006d84:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  sp = (Scratchpad_DS18B20 *) &pad;
 8006d88:	f107 0314 	add.w	r3, r7, #20
 8006d8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  spP = (Scratchpad_DS18S20 *) &pad;
 8006d8e:	f107 0314 	add.w	r3, r7, #20
 8006d92:	62bb      	str	r3, [r7, #40]	@ 0x28
  switch (rom->family) {
 8006d94:	68bb      	ldr	r3, [r7, #8]
 8006d96:	781b      	ldrb	r3, [r3, #0]
 8006d98:	2b10      	cmp	r3, #16
 8006d9a:	d022      	beq.n	8006de2 <readTemperature+0x74>
 8006d9c:	2b28      	cmp	r3, #40	@ 0x28
 8006d9e:	d13a      	bne.n	8006e16 <readTemperature+0xa8>
    case DS18B20:
      owReadScratchpadCmd(ow, rom, pad);
 8006da0:	f107 0314 	add.w	r3, r7, #20
 8006da4:	461a      	mov	r2, r3
 8006da6:	68b9      	ldr	r1, [r7, #8]
 8006da8:	68f8      	ldr	r0, [r7, #12]
 8006daa:	f7ff ff76 	bl	8006c9a <owReadScratchpadCmd>
      t.inCelsus = (int8_t) (sp->temp_msb << 4) | (sp->temp_lsb >> 4);
 8006dae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006db0:	79db      	ldrb	r3, [r3, #7]
 8006db2:	011b      	lsls	r3, r3, #4
 8006db4:	b25a      	sxtb	r2, r3
 8006db6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006db8:	7a1b      	ldrb	r3, [r3, #8]
 8006dba:	091b      	lsrs	r3, r3, #4
 8006dbc:	b2db      	uxtb	r3, r3
 8006dbe:	b25b      	sxtb	r3, r3
 8006dc0:	4313      	orrs	r3, r2
 8006dc2:	b25b      	sxtb	r3, r3
 8006dc4:	f887 3020 	strb.w	r3, [r7, #32]
      t.frac = (uint8_t) ((((sp->temp_lsb & 0x0F)) * 10) >> 4);
 8006dc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dca:	7a1b      	ldrb	r3, [r3, #8]
 8006dcc:	f003 020f 	and.w	r2, r3, #15
 8006dd0:	4613      	mov	r3, r2
 8006dd2:	009b      	lsls	r3, r3, #2
 8006dd4:	4413      	add	r3, r2
 8006dd6:	005b      	lsls	r3, r3, #1
 8006dd8:	111b      	asrs	r3, r3, #4
 8006dda:	b2db      	uxtb	r3, r3
 8006ddc:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
      break;
 8006de0:	e01c      	b.n	8006e1c <readTemperature+0xae>
    case DS18S20:
      owReadScratchpadCmd(ow, rom, pad);
 8006de2:	f107 0314 	add.w	r3, r7, #20
 8006de6:	461a      	mov	r2, r3
 8006de8:	68b9      	ldr	r1, [r7, #8]
 8006dea:	68f8      	ldr	r0, [r7, #12]
 8006dec:	f7ff ff55 	bl	8006c9a <owReadScratchpadCmd>
      t.inCelsus = spP->temp_lsb >> 1;
 8006df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006df2:	7a1b      	ldrb	r3, [r3, #8]
 8006df4:	085b      	lsrs	r3, r3, #1
 8006df6:	b2db      	uxtb	r3, r3
 8006df8:	b25b      	sxtb	r3, r3
 8006dfa:	f887 3020 	strb.w	r3, [r7, #32]
      t.frac = (uint8_t) 5 * (spP->temp_lsb & 0x01);
 8006dfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e00:	7a1b      	ldrb	r3, [r3, #8]
 8006e02:	f003 0301 	and.w	r3, r3, #1
 8006e06:	b2db      	uxtb	r3, r3
 8006e08:	461a      	mov	r2, r3
 8006e0a:	0092      	lsls	r2, r2, #2
 8006e0c:	4413      	add	r3, r2
 8006e0e:	b2db      	uxtb	r3, r3
 8006e10:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
      break;
 8006e14:	e002      	b.n	8006e1c <readTemperature+0xae>
    default:
      return t;
 8006e16:	8c3b      	ldrh	r3, [r7, #32]
 8006e18:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8006e1a:	e008      	b.n	8006e2e <readTemperature+0xc0>
  }
  if (reSense) {
 8006e1c:	79fb      	ldrb	r3, [r7, #7]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d003      	beq.n	8006e2a <readTemperature+0xbc>
    owConvertTemperatureCmd(ow, rom);
 8006e22:	68b9      	ldr	r1, [r7, #8]
 8006e24:	68f8      	ldr	r0, [r7, #12]
 8006e26:	f7ff ff29 	bl	8006c7c <owConvertTemperatureCmd>
  }
  return t;
 8006e2a:	8c3b      	ldrh	r3, [r7, #32]
 8006e2c:	84bb      	strh	r3, [r7, #36]	@ 0x24
}
 8006e2e:	2300      	movs	r3, #0
 8006e30:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8006e34:	f362 0307 	bfi	r3, r2, #0, #8
 8006e38:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8006e3c:	f362 230f 	bfi	r3, r2, #8, #8
 8006e40:	4618      	mov	r0, r3
 8006e42:	3730      	adds	r7, #48	@ 0x30
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bd80      	pop	{r7, pc}

08006e48 <get_ROMid>:
void owRecallE2Cmd(OneWire *ow, RomCode *rom) {
  owMatchRomCmd(rom);
  owSendByte(ONEWIRE_RECALL_E2);
}

int get_ROMid (void){
 8006e48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e4a:	b089      	sub	sp, #36	@ 0x24
 8006e4c:	af06      	add	r7, sp, #24
	if (owResetCmd() != ONEWIRE_NOBODY) {
 8006e4e:	f7ff fd07 	bl	8006860 <owResetCmd>
 8006e52:	4603      	mov	r3, r0
 8006e54:	2bf0      	cmp	r3, #240	@ 0xf0
 8006e56:	d079      	beq.n	8006f4c <get_ROMid+0x104>
		devices = owSearchCmd(&ow);
 8006e58:	484e      	ldr	r0, [pc, #312]	@ (8006f94 <get_ROMid+0x14c>)
 8006e5a:	f7ff fecb 	bl	8006bf4 <owSearchCmd>
 8006e5e:	4603      	mov	r3, r0
 8006e60:	b2da      	uxtb	r2, r3
 8006e62:	4b4d      	ldr	r3, [pc, #308]	@ (8006f98 <get_ROMid+0x150>)
 8006e64:	701a      	strb	r2, [r3, #0]
		if (devices <= 0) {
 8006e66:	4b4c      	ldr	r3, [pc, #304]	@ (8006f98 <get_ROMid+0x150>)
 8006e68:	781b      	ldrb	r3, [r3, #0]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d113      	bne.n	8006e96 <get_ROMid+0x4e>
			while (1){
				pDelay = 1000000;
 8006e6e:	4b4b      	ldr	r3, [pc, #300]	@ (8006f9c <get_ROMid+0x154>)
 8006e70:	4a4b      	ldr	r2, [pc, #300]	@ (8006fa0 <get_ROMid+0x158>)
 8006e72:	601a      	str	r2, [r3, #0]
				for (i = 0; i < pDelay * 1; i++)
 8006e74:	4b4b      	ldr	r3, [pc, #300]	@ (8006fa4 <get_ROMid+0x15c>)
 8006e76:	2200      	movs	r2, #0
 8006e78:	601a      	str	r2, [r3, #0]
 8006e7a:	e005      	b.n	8006e88 <get_ROMid+0x40>
					__asm__("nop");
 8006e7c:	bf00      	nop
				for (i = 0; i < pDelay * 1; i++)
 8006e7e:	4b49      	ldr	r3, [pc, #292]	@ (8006fa4 <get_ROMid+0x15c>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	3301      	adds	r3, #1
 8006e84:	4a47      	ldr	r2, [pc, #284]	@ (8006fa4 <get_ROMid+0x15c>)
 8006e86:	6013      	str	r3, [r2, #0]
 8006e88:	4b46      	ldr	r3, [pc, #280]	@ (8006fa4 <get_ROMid+0x15c>)
 8006e8a:	681a      	ldr	r2, [r3, #0]
 8006e8c:	4b43      	ldr	r3, [pc, #268]	@ (8006f9c <get_ROMid+0x154>)
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	429a      	cmp	r2, r3
 8006e92:	d3f3      	bcc.n	8006e7c <get_ROMid+0x34>
				pDelay = 1000000;
 8006e94:	e7eb      	b.n	8006e6e <get_ROMid+0x26>
			}

		}
		i = 0;
 8006e96:	4b43      	ldr	r3, [pc, #268]	@ (8006fa4 <get_ROMid+0x15c>)
 8006e98:	2200      	movs	r2, #0
 8006e9a:	601a      	str	r2, [r3, #0]
		for (; i < devices; i++) {
 8006e9c:	e04f      	b.n	8006f3e <get_ROMid+0xf6>
			RomCode *r = &ow.ids[i];
 8006e9e:	4b41      	ldr	r3, [pc, #260]	@ (8006fa4 <get_ROMid+0x15c>)
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	00db      	lsls	r3, r3, #3
 8006ea4:	4a3b      	ldr	r2, [pc, #236]	@ (8006f94 <get_ROMid+0x14c>)
 8006ea6:	4413      	add	r3, r2
 8006ea8:	607b      	str	r3, [r7, #4]
			uint8_t crc = owCRC8(r);
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f7ff fde6 	bl	8006a7c <owCRC8>
 8006eb0:	4603      	mov	r3, r0
 8006eb2:	70fb      	strb	r3, [r7, #3]
			crcOK = (crc == r->crc)?"CRC OK":"CRC ERROR!";
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	79db      	ldrb	r3, [r3, #7]
 8006eb8:	78fa      	ldrb	r2, [r7, #3]
 8006eba:	429a      	cmp	r2, r3
 8006ebc:	d101      	bne.n	8006ec2 <get_ROMid+0x7a>
 8006ebe:	4b3a      	ldr	r3, [pc, #232]	@ (8006fa8 <get_ROMid+0x160>)
 8006ec0:	e000      	b.n	8006ec4 <get_ROMid+0x7c>
 8006ec2:	4b3a      	ldr	r3, [pc, #232]	@ (8006fac <get_ROMid+0x164>)
 8006ec4:	4a3a      	ldr	r2, [pc, #232]	@ (8006fb0 <get_ROMid+0x168>)
 8006ec6:	6013      	str	r3, [r2, #0]
			devInfo.device = i;
 8006ec8:	4b36      	ldr	r3, [pc, #216]	@ (8006fa4 <get_ROMid+0x15c>)
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	461a      	mov	r2, r3
 8006ece:	4b39      	ldr	r3, [pc, #228]	@ (8006fb4 <get_ROMid+0x16c>)
 8006ed0:	601a      	str	r2, [r3, #0]

			sprintf(devInfo.info, "SN: %02X/%02X%02X%02X%02X%02X%02X/%02X", r->family, r->code[5], r->code[4], r->code[3],
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	781b      	ldrb	r3, [r3, #0]
 8006ed6:	461e      	mov	r6, r3
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	799b      	ldrb	r3, [r3, #6]
 8006edc:	469c      	mov	ip, r3
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	795b      	ldrb	r3, [r3, #5]
 8006ee2:	461a      	mov	r2, r3
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	791b      	ldrb	r3, [r3, #4]
 8006ee8:	4619      	mov	r1, r3
					r->code[2], r->code[1], r->code[0], r->crc);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	78db      	ldrb	r3, [r3, #3]
			sprintf(devInfo.info, "SN: %02X/%02X%02X%02X%02X%02X%02X/%02X", r->family, r->code[5], r->code[4], r->code[3],
 8006eee:	4618      	mov	r0, r3
					r->code[2], r->code[1], r->code[0], r->crc);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	789b      	ldrb	r3, [r3, #2]
			sprintf(devInfo.info, "SN: %02X/%02X%02X%02X%02X%02X%02X/%02X", r->family, r->code[5], r->code[4], r->code[3],
 8006ef4:	461c      	mov	r4, r3
					r->code[2], r->code[1], r->code[0], r->crc);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	785b      	ldrb	r3, [r3, #1]
			sprintf(devInfo.info, "SN: %02X/%02X%02X%02X%02X%02X%02X/%02X", r->family, r->code[5], r->code[4], r->code[3],
 8006efa:	461d      	mov	r5, r3
					r->code[2], r->code[1], r->code[0], r->crc);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	79db      	ldrb	r3, [r3, #7]
			sprintf(devInfo.info, "SN: %02X/%02X%02X%02X%02X%02X%02X/%02X", r->family, r->code[5], r->code[4], r->code[3],
 8006f00:	9305      	str	r3, [sp, #20]
 8006f02:	9504      	str	r5, [sp, #16]
 8006f04:	9403      	str	r4, [sp, #12]
 8006f06:	9002      	str	r0, [sp, #8]
 8006f08:	9101      	str	r1, [sp, #4]
 8006f0a:	9200      	str	r2, [sp, #0]
 8006f0c:	4663      	mov	r3, ip
 8006f0e:	4632      	mov	r2, r6
 8006f10:	4929      	ldr	r1, [pc, #164]	@ (8006fb8 <get_ROMid+0x170>)
 8006f12:	482a      	ldr	r0, [pc, #168]	@ (8006fbc <get_ROMid+0x174>)
 8006f14:	f000 fdf2 	bl	8007afc <siprintf>

			if (crc != r->crc) {
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	79db      	ldrb	r3, [r3, #7]
 8006f1c:	78fa      	ldrb	r2, [r7, #3]
 8006f1e:	429a      	cmp	r2, r3
 8006f20:	d008      	beq.n	8006f34 <get_ROMid+0xec>
				devInfo.device = i;
 8006f22:	4b20      	ldr	r3, [pc, #128]	@ (8006fa4 <get_ROMid+0x15c>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	461a      	mov	r2, r3
 8006f28:	4b22      	ldr	r3, [pc, #136]	@ (8006fb4 <get_ROMid+0x16c>)
 8006f2a:	601a      	str	r2, [r3, #0]
				sprintf (devInfo.info,"\n can't read cause CNC error");
 8006f2c:	4924      	ldr	r1, [pc, #144]	@ (8006fc0 <get_ROMid+0x178>)
 8006f2e:	4823      	ldr	r0, [pc, #140]	@ (8006fbc <get_ROMid+0x174>)
 8006f30:	f000 fde4 	bl	8007afc <siprintf>
		for (; i < devices; i++) {
 8006f34:	4b1b      	ldr	r3, [pc, #108]	@ (8006fa4 <get_ROMid+0x15c>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	3301      	adds	r3, #1
 8006f3a:	4a1a      	ldr	r2, [pc, #104]	@ (8006fa4 <get_ROMid+0x15c>)
 8006f3c:	6013      	str	r3, [r2, #0]
 8006f3e:	4b16      	ldr	r3, [pc, #88]	@ (8006f98 <get_ROMid+0x150>)
 8006f40:	781b      	ldrb	r3, [r3, #0]
 8006f42:	461a      	mov	r2, r3
 8006f44:	4b17      	ldr	r3, [pc, #92]	@ (8006fa4 <get_ROMid+0x15c>)
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	429a      	cmp	r2, r3
 8006f4a:	d8a8      	bhi.n	8006e9e <get_ROMid+0x56>
			}
		}

	}
	pDelay = 1000000;
 8006f4c:	4b13      	ldr	r3, [pc, #76]	@ (8006f9c <get_ROMid+0x154>)
 8006f4e:	4a14      	ldr	r2, [pc, #80]	@ (8006fa0 <get_ROMid+0x158>)
 8006f50:	601a      	str	r2, [r3, #0]
	for (i = 0; i < pDelay * 1; i++)
 8006f52:	4b14      	ldr	r3, [pc, #80]	@ (8006fa4 <get_ROMid+0x15c>)
 8006f54:	2200      	movs	r2, #0
 8006f56:	601a      	str	r2, [r3, #0]
 8006f58:	e005      	b.n	8006f66 <get_ROMid+0x11e>
		__asm__("nop");
 8006f5a:	bf00      	nop
	for (i = 0; i < pDelay * 1; i++)
 8006f5c:	4b11      	ldr	r3, [pc, #68]	@ (8006fa4 <get_ROMid+0x15c>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	3301      	adds	r3, #1
 8006f62:	4a10      	ldr	r2, [pc, #64]	@ (8006fa4 <get_ROMid+0x15c>)
 8006f64:	6013      	str	r3, [r2, #0]
 8006f66:	4b0f      	ldr	r3, [pc, #60]	@ (8006fa4 <get_ROMid+0x15c>)
 8006f68:	681a      	ldr	r2, [r3, #0]
 8006f6a:	4b0c      	ldr	r3, [pc, #48]	@ (8006f9c <get_ROMid+0x154>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	429a      	cmp	r2, r3
 8006f70:	d3f3      	bcc.n	8006f5a <get_ROMid+0x112>

	if (strcmp(crcOK,"CRC OK") == 0) return 0;
 8006f72:	4b0f      	ldr	r3, [pc, #60]	@ (8006fb0 <get_ROMid+0x168>)
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	490c      	ldr	r1, [pc, #48]	@ (8006fa8 <get_ROMid+0x160>)
 8006f78:	4618      	mov	r0, r3
 8006f7a:	f7f9 f949 	bl	8000210 <strcmp>
 8006f7e:	4603      	mov	r3, r0
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d101      	bne.n	8006f88 <get_ROMid+0x140>
 8006f84:	2300      	movs	r3, #0
 8006f86:	e001      	b.n	8006f8c <get_ROMid+0x144>
	else return -1;
 8006f88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	370c      	adds	r7, #12
 8006f90:	46bd      	mov	sp, r7
 8006f92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f94:	20004624 	.word	0x20004624
 8006f98:	20004620 	.word	0x20004620
 8006f9c:	200022c0 	.word	0x200022c0
 8006fa0:	000f4240 	.word	0x000f4240
 8006fa4:	20004638 	.word	0x20004638
 8006fa8:	08009e10 	.word	0x08009e10
 8006fac:	08009e18 	.word	0x08009e18
 8006fb0:	20004664 	.word	0x20004664
 8006fb4:	20004640 	.word	0x20004640
 8006fb8:	08009e24 	.word	0x08009e24
 8006fbc:	20004644 	.word	0x20004644
 8006fc0:	08009e4c 	.word	0x08009e4c

08006fc4 <get_Temperature>:

void get_Temperature (void)
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	af00      	add	r7, sp, #0
	i=0;
 8006fc8:	4b3a      	ldr	r3, [pc, #232]	@ (80070b4 <get_Temperature+0xf0>)
 8006fca:	2200      	movs	r2, #0
 8006fcc:	601a      	str	r2, [r3, #0]
	for (; i < devices; i++) {
 8006fce:	e067      	b.n	80070a0 <get_Temperature+0xdc>
		switch ((ow.ids[i]).family) {
 8006fd0:	4b38      	ldr	r3, [pc, #224]	@ (80070b4 <get_Temperature+0xf0>)
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	4a38      	ldr	r2, [pc, #224]	@ (80070b8 <get_Temperature+0xf4>)
 8006fd6:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8006fda:	2b28      	cmp	r3, #40	@ 0x28
 8006fdc:	d006      	beq.n	8006fec <get_Temperature+0x28>
 8006fde:	2b28      	cmp	r3, #40	@ 0x28
 8006fe0:	dc56      	bgt.n	8007090 <get_Temperature+0xcc>
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d056      	beq.n	8007094 <get_Temperature+0xd0>
 8006fe6:	2b10      	cmp	r3, #16
 8006fe8:	d029      	beq.n	800703e <get_Temperature+0x7a>
			break;
		case 0x00:
			break;
		default:

			break;
 8006fea:	e051      	b.n	8007090 <get_Temperature+0xcc>
			t = readTemperature(&ow, &ow.ids[i], 1);
 8006fec:	4b31      	ldr	r3, [pc, #196]	@ (80070b4 <get_Temperature+0xf0>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	00db      	lsls	r3, r3, #3
 8006ff2:	4a31      	ldr	r2, [pc, #196]	@ (80070b8 <get_Temperature+0xf4>)
 8006ff4:	4413      	add	r3, r2
 8006ff6:	2201      	movs	r2, #1
 8006ff8:	4619      	mov	r1, r3
 8006ffa:	482f      	ldr	r0, [pc, #188]	@ (80070b8 <get_Temperature+0xf4>)
 8006ffc:	f7ff feb7 	bl	8006d6e <readTemperature>
 8007000:	4603      	mov	r3, r0
 8007002:	4a2e      	ldr	r2, [pc, #184]	@ (80070bc <get_Temperature+0xf8>)
 8007004:	8013      	strh	r3, [r2, #0]
			Temp[i] = (float)(t.inCelsus*10+t.frac)/10.0;
 8007006:	4b2d      	ldr	r3, [pc, #180]	@ (80070bc <get_Temperature+0xf8>)
 8007008:	f993 3000 	ldrsb.w	r3, [r3]
 800700c:	461a      	mov	r2, r3
 800700e:	4613      	mov	r3, r2
 8007010:	009b      	lsls	r3, r3, #2
 8007012:	4413      	add	r3, r2
 8007014:	005b      	lsls	r3, r3, #1
 8007016:	461a      	mov	r2, r3
 8007018:	4b28      	ldr	r3, [pc, #160]	@ (80070bc <get_Temperature+0xf8>)
 800701a:	785b      	ldrb	r3, [r3, #1]
 800701c:	4413      	add	r3, r2
 800701e:	ee07 3a90 	vmov	s15, r3
 8007022:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007026:	4b23      	ldr	r3, [pc, #140]	@ (80070b4 <get_Temperature+0xf0>)
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 800702e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007032:	4a23      	ldr	r2, [pc, #140]	@ (80070c0 <get_Temperature+0xfc>)
 8007034:	009b      	lsls	r3, r3, #2
 8007036:	4413      	add	r3, r2
 8007038:	edc3 7a00 	vstr	s15, [r3]
			break;
 800703c:	e02b      	b.n	8007096 <get_Temperature+0xd2>
			t = readTemperature(&ow, &ow.ids[i], 1);
 800703e:	4b1d      	ldr	r3, [pc, #116]	@ (80070b4 <get_Temperature+0xf0>)
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	00db      	lsls	r3, r3, #3
 8007044:	4a1c      	ldr	r2, [pc, #112]	@ (80070b8 <get_Temperature+0xf4>)
 8007046:	4413      	add	r3, r2
 8007048:	2201      	movs	r2, #1
 800704a:	4619      	mov	r1, r3
 800704c:	481a      	ldr	r0, [pc, #104]	@ (80070b8 <get_Temperature+0xf4>)
 800704e:	f7ff fe8e 	bl	8006d6e <readTemperature>
 8007052:	4603      	mov	r3, r0
 8007054:	4a19      	ldr	r2, [pc, #100]	@ (80070bc <get_Temperature+0xf8>)
 8007056:	8013      	strh	r3, [r2, #0]
			Temp[i] = (float)(t.inCelsus*10+t.frac)/10.0;
 8007058:	4b18      	ldr	r3, [pc, #96]	@ (80070bc <get_Temperature+0xf8>)
 800705a:	f993 3000 	ldrsb.w	r3, [r3]
 800705e:	461a      	mov	r2, r3
 8007060:	4613      	mov	r3, r2
 8007062:	009b      	lsls	r3, r3, #2
 8007064:	4413      	add	r3, r2
 8007066:	005b      	lsls	r3, r3, #1
 8007068:	461a      	mov	r2, r3
 800706a:	4b14      	ldr	r3, [pc, #80]	@ (80070bc <get_Temperature+0xf8>)
 800706c:	785b      	ldrb	r3, [r3, #1]
 800706e:	4413      	add	r3, r2
 8007070:	ee07 3a90 	vmov	s15, r3
 8007074:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007078:	4b0e      	ldr	r3, [pc, #56]	@ (80070b4 <get_Temperature+0xf0>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8007080:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007084:	4a0e      	ldr	r2, [pc, #56]	@ (80070c0 <get_Temperature+0xfc>)
 8007086:	009b      	lsls	r3, r3, #2
 8007088:	4413      	add	r3, r2
 800708a:	edc3 7a00 	vstr	s15, [r3]
			break;
 800708e:	e002      	b.n	8007096 <get_Temperature+0xd2>
			break;
 8007090:	bf00      	nop
 8007092:	e000      	b.n	8007096 <get_Temperature+0xd2>
			break;
 8007094:	bf00      	nop
	for (; i < devices; i++) {
 8007096:	4b07      	ldr	r3, [pc, #28]	@ (80070b4 <get_Temperature+0xf0>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	3301      	adds	r3, #1
 800709c:	4a05      	ldr	r2, [pc, #20]	@ (80070b4 <get_Temperature+0xf0>)
 800709e:	6013      	str	r3, [r2, #0]
 80070a0:	4b08      	ldr	r3, [pc, #32]	@ (80070c4 <get_Temperature+0x100>)
 80070a2:	781b      	ldrb	r3, [r3, #0]
 80070a4:	461a      	mov	r2, r3
 80070a6:	4b03      	ldr	r3, [pc, #12]	@ (80070b4 <get_Temperature+0xf0>)
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	429a      	cmp	r2, r3
 80070ac:	d890      	bhi.n	8006fd0 <get_Temperature+0xc>
		}
	}

}
 80070ae:	bf00      	nop
 80070b0:	bf00      	nop
 80070b2:	bd80      	pop	{r7, pc}
 80070b4:	20004638 	.word	0x20004638
 80070b8:	20004624 	.word	0x20004624
 80070bc:	2000463c 	.word	0x2000463c
 80070c0:	2000461c 	.word	0x2000461c
 80070c4:	20004620 	.word	0x20004620

080070c8 <__cvt>:
 80070c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80070cc:	ec57 6b10 	vmov	r6, r7, d0
 80070d0:	2f00      	cmp	r7, #0
 80070d2:	460c      	mov	r4, r1
 80070d4:	4619      	mov	r1, r3
 80070d6:	463b      	mov	r3, r7
 80070d8:	bfbb      	ittet	lt
 80070da:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80070de:	461f      	movlt	r7, r3
 80070e0:	2300      	movge	r3, #0
 80070e2:	232d      	movlt	r3, #45	@ 0x2d
 80070e4:	700b      	strb	r3, [r1, #0]
 80070e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80070e8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80070ec:	4691      	mov	r9, r2
 80070ee:	f023 0820 	bic.w	r8, r3, #32
 80070f2:	bfbc      	itt	lt
 80070f4:	4632      	movlt	r2, r6
 80070f6:	4616      	movlt	r6, r2
 80070f8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80070fc:	d005      	beq.n	800710a <__cvt+0x42>
 80070fe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007102:	d100      	bne.n	8007106 <__cvt+0x3e>
 8007104:	3401      	adds	r4, #1
 8007106:	2102      	movs	r1, #2
 8007108:	e000      	b.n	800710c <__cvt+0x44>
 800710a:	2103      	movs	r1, #3
 800710c:	ab03      	add	r3, sp, #12
 800710e:	9301      	str	r3, [sp, #4]
 8007110:	ab02      	add	r3, sp, #8
 8007112:	9300      	str	r3, [sp, #0]
 8007114:	ec47 6b10 	vmov	d0, r6, r7
 8007118:	4653      	mov	r3, sl
 800711a:	4622      	mov	r2, r4
 800711c:	f000 fe5c 	bl	8007dd8 <_dtoa_r>
 8007120:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007124:	4605      	mov	r5, r0
 8007126:	d119      	bne.n	800715c <__cvt+0x94>
 8007128:	f019 0f01 	tst.w	r9, #1
 800712c:	d00e      	beq.n	800714c <__cvt+0x84>
 800712e:	eb00 0904 	add.w	r9, r0, r4
 8007132:	2200      	movs	r2, #0
 8007134:	2300      	movs	r3, #0
 8007136:	4630      	mov	r0, r6
 8007138:	4639      	mov	r1, r7
 800713a:	f7f9 fcf5 	bl	8000b28 <__aeabi_dcmpeq>
 800713e:	b108      	cbz	r0, 8007144 <__cvt+0x7c>
 8007140:	f8cd 900c 	str.w	r9, [sp, #12]
 8007144:	2230      	movs	r2, #48	@ 0x30
 8007146:	9b03      	ldr	r3, [sp, #12]
 8007148:	454b      	cmp	r3, r9
 800714a:	d31e      	bcc.n	800718a <__cvt+0xc2>
 800714c:	9b03      	ldr	r3, [sp, #12]
 800714e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007150:	1b5b      	subs	r3, r3, r5
 8007152:	4628      	mov	r0, r5
 8007154:	6013      	str	r3, [r2, #0]
 8007156:	b004      	add	sp, #16
 8007158:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800715c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007160:	eb00 0904 	add.w	r9, r0, r4
 8007164:	d1e5      	bne.n	8007132 <__cvt+0x6a>
 8007166:	7803      	ldrb	r3, [r0, #0]
 8007168:	2b30      	cmp	r3, #48	@ 0x30
 800716a:	d10a      	bne.n	8007182 <__cvt+0xba>
 800716c:	2200      	movs	r2, #0
 800716e:	2300      	movs	r3, #0
 8007170:	4630      	mov	r0, r6
 8007172:	4639      	mov	r1, r7
 8007174:	f7f9 fcd8 	bl	8000b28 <__aeabi_dcmpeq>
 8007178:	b918      	cbnz	r0, 8007182 <__cvt+0xba>
 800717a:	f1c4 0401 	rsb	r4, r4, #1
 800717e:	f8ca 4000 	str.w	r4, [sl]
 8007182:	f8da 3000 	ldr.w	r3, [sl]
 8007186:	4499      	add	r9, r3
 8007188:	e7d3      	b.n	8007132 <__cvt+0x6a>
 800718a:	1c59      	adds	r1, r3, #1
 800718c:	9103      	str	r1, [sp, #12]
 800718e:	701a      	strb	r2, [r3, #0]
 8007190:	e7d9      	b.n	8007146 <__cvt+0x7e>

08007192 <__exponent>:
 8007192:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007194:	2900      	cmp	r1, #0
 8007196:	bfba      	itte	lt
 8007198:	4249      	neglt	r1, r1
 800719a:	232d      	movlt	r3, #45	@ 0x2d
 800719c:	232b      	movge	r3, #43	@ 0x2b
 800719e:	2909      	cmp	r1, #9
 80071a0:	7002      	strb	r2, [r0, #0]
 80071a2:	7043      	strb	r3, [r0, #1]
 80071a4:	dd29      	ble.n	80071fa <__exponent+0x68>
 80071a6:	f10d 0307 	add.w	r3, sp, #7
 80071aa:	461d      	mov	r5, r3
 80071ac:	270a      	movs	r7, #10
 80071ae:	461a      	mov	r2, r3
 80071b0:	fbb1 f6f7 	udiv	r6, r1, r7
 80071b4:	fb07 1416 	mls	r4, r7, r6, r1
 80071b8:	3430      	adds	r4, #48	@ 0x30
 80071ba:	f802 4c01 	strb.w	r4, [r2, #-1]
 80071be:	460c      	mov	r4, r1
 80071c0:	2c63      	cmp	r4, #99	@ 0x63
 80071c2:	f103 33ff 	add.w	r3, r3, #4294967295
 80071c6:	4631      	mov	r1, r6
 80071c8:	dcf1      	bgt.n	80071ae <__exponent+0x1c>
 80071ca:	3130      	adds	r1, #48	@ 0x30
 80071cc:	1e94      	subs	r4, r2, #2
 80071ce:	f803 1c01 	strb.w	r1, [r3, #-1]
 80071d2:	1c41      	adds	r1, r0, #1
 80071d4:	4623      	mov	r3, r4
 80071d6:	42ab      	cmp	r3, r5
 80071d8:	d30a      	bcc.n	80071f0 <__exponent+0x5e>
 80071da:	f10d 0309 	add.w	r3, sp, #9
 80071de:	1a9b      	subs	r3, r3, r2
 80071e0:	42ac      	cmp	r4, r5
 80071e2:	bf88      	it	hi
 80071e4:	2300      	movhi	r3, #0
 80071e6:	3302      	adds	r3, #2
 80071e8:	4403      	add	r3, r0
 80071ea:	1a18      	subs	r0, r3, r0
 80071ec:	b003      	add	sp, #12
 80071ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071f0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80071f4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80071f8:	e7ed      	b.n	80071d6 <__exponent+0x44>
 80071fa:	2330      	movs	r3, #48	@ 0x30
 80071fc:	3130      	adds	r1, #48	@ 0x30
 80071fe:	7083      	strb	r3, [r0, #2]
 8007200:	70c1      	strb	r1, [r0, #3]
 8007202:	1d03      	adds	r3, r0, #4
 8007204:	e7f1      	b.n	80071ea <__exponent+0x58>
	...

08007208 <_printf_float>:
 8007208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800720c:	b08d      	sub	sp, #52	@ 0x34
 800720e:	460c      	mov	r4, r1
 8007210:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007214:	4616      	mov	r6, r2
 8007216:	461f      	mov	r7, r3
 8007218:	4605      	mov	r5, r0
 800721a:	f000 fcdb 	bl	8007bd4 <_localeconv_r>
 800721e:	6803      	ldr	r3, [r0, #0]
 8007220:	9304      	str	r3, [sp, #16]
 8007222:	4618      	mov	r0, r3
 8007224:	f7f9 f854 	bl	80002d0 <strlen>
 8007228:	2300      	movs	r3, #0
 800722a:	930a      	str	r3, [sp, #40]	@ 0x28
 800722c:	f8d8 3000 	ldr.w	r3, [r8]
 8007230:	9005      	str	r0, [sp, #20]
 8007232:	3307      	adds	r3, #7
 8007234:	f023 0307 	bic.w	r3, r3, #7
 8007238:	f103 0208 	add.w	r2, r3, #8
 800723c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007240:	f8d4 b000 	ldr.w	fp, [r4]
 8007244:	f8c8 2000 	str.w	r2, [r8]
 8007248:	e9d3 8900 	ldrd	r8, r9, [r3]
 800724c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007250:	9307      	str	r3, [sp, #28]
 8007252:	f8cd 8018 	str.w	r8, [sp, #24]
 8007256:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800725a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800725e:	4b9c      	ldr	r3, [pc, #624]	@ (80074d0 <_printf_float+0x2c8>)
 8007260:	f04f 32ff 	mov.w	r2, #4294967295
 8007264:	f7f9 fc92 	bl	8000b8c <__aeabi_dcmpun>
 8007268:	bb70      	cbnz	r0, 80072c8 <_printf_float+0xc0>
 800726a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800726e:	4b98      	ldr	r3, [pc, #608]	@ (80074d0 <_printf_float+0x2c8>)
 8007270:	f04f 32ff 	mov.w	r2, #4294967295
 8007274:	f7f9 fc6c 	bl	8000b50 <__aeabi_dcmple>
 8007278:	bb30      	cbnz	r0, 80072c8 <_printf_float+0xc0>
 800727a:	2200      	movs	r2, #0
 800727c:	2300      	movs	r3, #0
 800727e:	4640      	mov	r0, r8
 8007280:	4649      	mov	r1, r9
 8007282:	f7f9 fc5b 	bl	8000b3c <__aeabi_dcmplt>
 8007286:	b110      	cbz	r0, 800728e <_printf_float+0x86>
 8007288:	232d      	movs	r3, #45	@ 0x2d
 800728a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800728e:	4a91      	ldr	r2, [pc, #580]	@ (80074d4 <_printf_float+0x2cc>)
 8007290:	4b91      	ldr	r3, [pc, #580]	@ (80074d8 <_printf_float+0x2d0>)
 8007292:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007296:	bf94      	ite	ls
 8007298:	4690      	movls	r8, r2
 800729a:	4698      	movhi	r8, r3
 800729c:	2303      	movs	r3, #3
 800729e:	6123      	str	r3, [r4, #16]
 80072a0:	f02b 0304 	bic.w	r3, fp, #4
 80072a4:	6023      	str	r3, [r4, #0]
 80072a6:	f04f 0900 	mov.w	r9, #0
 80072aa:	9700      	str	r7, [sp, #0]
 80072ac:	4633      	mov	r3, r6
 80072ae:	aa0b      	add	r2, sp, #44	@ 0x2c
 80072b0:	4621      	mov	r1, r4
 80072b2:	4628      	mov	r0, r5
 80072b4:	f000 f9d2 	bl	800765c <_printf_common>
 80072b8:	3001      	adds	r0, #1
 80072ba:	f040 808d 	bne.w	80073d8 <_printf_float+0x1d0>
 80072be:	f04f 30ff 	mov.w	r0, #4294967295
 80072c2:	b00d      	add	sp, #52	@ 0x34
 80072c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072c8:	4642      	mov	r2, r8
 80072ca:	464b      	mov	r3, r9
 80072cc:	4640      	mov	r0, r8
 80072ce:	4649      	mov	r1, r9
 80072d0:	f7f9 fc5c 	bl	8000b8c <__aeabi_dcmpun>
 80072d4:	b140      	cbz	r0, 80072e8 <_printf_float+0xe0>
 80072d6:	464b      	mov	r3, r9
 80072d8:	2b00      	cmp	r3, #0
 80072da:	bfbc      	itt	lt
 80072dc:	232d      	movlt	r3, #45	@ 0x2d
 80072de:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80072e2:	4a7e      	ldr	r2, [pc, #504]	@ (80074dc <_printf_float+0x2d4>)
 80072e4:	4b7e      	ldr	r3, [pc, #504]	@ (80074e0 <_printf_float+0x2d8>)
 80072e6:	e7d4      	b.n	8007292 <_printf_float+0x8a>
 80072e8:	6863      	ldr	r3, [r4, #4]
 80072ea:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80072ee:	9206      	str	r2, [sp, #24]
 80072f0:	1c5a      	adds	r2, r3, #1
 80072f2:	d13b      	bne.n	800736c <_printf_float+0x164>
 80072f4:	2306      	movs	r3, #6
 80072f6:	6063      	str	r3, [r4, #4]
 80072f8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80072fc:	2300      	movs	r3, #0
 80072fe:	6022      	str	r2, [r4, #0]
 8007300:	9303      	str	r3, [sp, #12]
 8007302:	ab0a      	add	r3, sp, #40	@ 0x28
 8007304:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007308:	ab09      	add	r3, sp, #36	@ 0x24
 800730a:	9300      	str	r3, [sp, #0]
 800730c:	6861      	ldr	r1, [r4, #4]
 800730e:	ec49 8b10 	vmov	d0, r8, r9
 8007312:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007316:	4628      	mov	r0, r5
 8007318:	f7ff fed6 	bl	80070c8 <__cvt>
 800731c:	9b06      	ldr	r3, [sp, #24]
 800731e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007320:	2b47      	cmp	r3, #71	@ 0x47
 8007322:	4680      	mov	r8, r0
 8007324:	d129      	bne.n	800737a <_printf_float+0x172>
 8007326:	1cc8      	adds	r0, r1, #3
 8007328:	db02      	blt.n	8007330 <_printf_float+0x128>
 800732a:	6863      	ldr	r3, [r4, #4]
 800732c:	4299      	cmp	r1, r3
 800732e:	dd41      	ble.n	80073b4 <_printf_float+0x1ac>
 8007330:	f1aa 0a02 	sub.w	sl, sl, #2
 8007334:	fa5f fa8a 	uxtb.w	sl, sl
 8007338:	3901      	subs	r1, #1
 800733a:	4652      	mov	r2, sl
 800733c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007340:	9109      	str	r1, [sp, #36]	@ 0x24
 8007342:	f7ff ff26 	bl	8007192 <__exponent>
 8007346:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007348:	1813      	adds	r3, r2, r0
 800734a:	2a01      	cmp	r2, #1
 800734c:	4681      	mov	r9, r0
 800734e:	6123      	str	r3, [r4, #16]
 8007350:	dc02      	bgt.n	8007358 <_printf_float+0x150>
 8007352:	6822      	ldr	r2, [r4, #0]
 8007354:	07d2      	lsls	r2, r2, #31
 8007356:	d501      	bpl.n	800735c <_printf_float+0x154>
 8007358:	3301      	adds	r3, #1
 800735a:	6123      	str	r3, [r4, #16]
 800735c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007360:	2b00      	cmp	r3, #0
 8007362:	d0a2      	beq.n	80072aa <_printf_float+0xa2>
 8007364:	232d      	movs	r3, #45	@ 0x2d
 8007366:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800736a:	e79e      	b.n	80072aa <_printf_float+0xa2>
 800736c:	9a06      	ldr	r2, [sp, #24]
 800736e:	2a47      	cmp	r2, #71	@ 0x47
 8007370:	d1c2      	bne.n	80072f8 <_printf_float+0xf0>
 8007372:	2b00      	cmp	r3, #0
 8007374:	d1c0      	bne.n	80072f8 <_printf_float+0xf0>
 8007376:	2301      	movs	r3, #1
 8007378:	e7bd      	b.n	80072f6 <_printf_float+0xee>
 800737a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800737e:	d9db      	bls.n	8007338 <_printf_float+0x130>
 8007380:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007384:	d118      	bne.n	80073b8 <_printf_float+0x1b0>
 8007386:	2900      	cmp	r1, #0
 8007388:	6863      	ldr	r3, [r4, #4]
 800738a:	dd0b      	ble.n	80073a4 <_printf_float+0x19c>
 800738c:	6121      	str	r1, [r4, #16]
 800738e:	b913      	cbnz	r3, 8007396 <_printf_float+0x18e>
 8007390:	6822      	ldr	r2, [r4, #0]
 8007392:	07d0      	lsls	r0, r2, #31
 8007394:	d502      	bpl.n	800739c <_printf_float+0x194>
 8007396:	3301      	adds	r3, #1
 8007398:	440b      	add	r3, r1
 800739a:	6123      	str	r3, [r4, #16]
 800739c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800739e:	f04f 0900 	mov.w	r9, #0
 80073a2:	e7db      	b.n	800735c <_printf_float+0x154>
 80073a4:	b913      	cbnz	r3, 80073ac <_printf_float+0x1a4>
 80073a6:	6822      	ldr	r2, [r4, #0]
 80073a8:	07d2      	lsls	r2, r2, #31
 80073aa:	d501      	bpl.n	80073b0 <_printf_float+0x1a8>
 80073ac:	3302      	adds	r3, #2
 80073ae:	e7f4      	b.n	800739a <_printf_float+0x192>
 80073b0:	2301      	movs	r3, #1
 80073b2:	e7f2      	b.n	800739a <_printf_float+0x192>
 80073b4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80073b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073ba:	4299      	cmp	r1, r3
 80073bc:	db05      	blt.n	80073ca <_printf_float+0x1c2>
 80073be:	6823      	ldr	r3, [r4, #0]
 80073c0:	6121      	str	r1, [r4, #16]
 80073c2:	07d8      	lsls	r0, r3, #31
 80073c4:	d5ea      	bpl.n	800739c <_printf_float+0x194>
 80073c6:	1c4b      	adds	r3, r1, #1
 80073c8:	e7e7      	b.n	800739a <_printf_float+0x192>
 80073ca:	2900      	cmp	r1, #0
 80073cc:	bfd4      	ite	le
 80073ce:	f1c1 0202 	rsble	r2, r1, #2
 80073d2:	2201      	movgt	r2, #1
 80073d4:	4413      	add	r3, r2
 80073d6:	e7e0      	b.n	800739a <_printf_float+0x192>
 80073d8:	6823      	ldr	r3, [r4, #0]
 80073da:	055a      	lsls	r2, r3, #21
 80073dc:	d407      	bmi.n	80073ee <_printf_float+0x1e6>
 80073de:	6923      	ldr	r3, [r4, #16]
 80073e0:	4642      	mov	r2, r8
 80073e2:	4631      	mov	r1, r6
 80073e4:	4628      	mov	r0, r5
 80073e6:	47b8      	blx	r7
 80073e8:	3001      	adds	r0, #1
 80073ea:	d12b      	bne.n	8007444 <_printf_float+0x23c>
 80073ec:	e767      	b.n	80072be <_printf_float+0xb6>
 80073ee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80073f2:	f240 80dd 	bls.w	80075b0 <_printf_float+0x3a8>
 80073f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80073fa:	2200      	movs	r2, #0
 80073fc:	2300      	movs	r3, #0
 80073fe:	f7f9 fb93 	bl	8000b28 <__aeabi_dcmpeq>
 8007402:	2800      	cmp	r0, #0
 8007404:	d033      	beq.n	800746e <_printf_float+0x266>
 8007406:	4a37      	ldr	r2, [pc, #220]	@ (80074e4 <_printf_float+0x2dc>)
 8007408:	2301      	movs	r3, #1
 800740a:	4631      	mov	r1, r6
 800740c:	4628      	mov	r0, r5
 800740e:	47b8      	blx	r7
 8007410:	3001      	adds	r0, #1
 8007412:	f43f af54 	beq.w	80072be <_printf_float+0xb6>
 8007416:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800741a:	4543      	cmp	r3, r8
 800741c:	db02      	blt.n	8007424 <_printf_float+0x21c>
 800741e:	6823      	ldr	r3, [r4, #0]
 8007420:	07d8      	lsls	r0, r3, #31
 8007422:	d50f      	bpl.n	8007444 <_printf_float+0x23c>
 8007424:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007428:	4631      	mov	r1, r6
 800742a:	4628      	mov	r0, r5
 800742c:	47b8      	blx	r7
 800742e:	3001      	adds	r0, #1
 8007430:	f43f af45 	beq.w	80072be <_printf_float+0xb6>
 8007434:	f04f 0900 	mov.w	r9, #0
 8007438:	f108 38ff 	add.w	r8, r8, #4294967295
 800743c:	f104 0a1a 	add.w	sl, r4, #26
 8007440:	45c8      	cmp	r8, r9
 8007442:	dc09      	bgt.n	8007458 <_printf_float+0x250>
 8007444:	6823      	ldr	r3, [r4, #0]
 8007446:	079b      	lsls	r3, r3, #30
 8007448:	f100 8103 	bmi.w	8007652 <_printf_float+0x44a>
 800744c:	68e0      	ldr	r0, [r4, #12]
 800744e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007450:	4298      	cmp	r0, r3
 8007452:	bfb8      	it	lt
 8007454:	4618      	movlt	r0, r3
 8007456:	e734      	b.n	80072c2 <_printf_float+0xba>
 8007458:	2301      	movs	r3, #1
 800745a:	4652      	mov	r2, sl
 800745c:	4631      	mov	r1, r6
 800745e:	4628      	mov	r0, r5
 8007460:	47b8      	blx	r7
 8007462:	3001      	adds	r0, #1
 8007464:	f43f af2b 	beq.w	80072be <_printf_float+0xb6>
 8007468:	f109 0901 	add.w	r9, r9, #1
 800746c:	e7e8      	b.n	8007440 <_printf_float+0x238>
 800746e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007470:	2b00      	cmp	r3, #0
 8007472:	dc39      	bgt.n	80074e8 <_printf_float+0x2e0>
 8007474:	4a1b      	ldr	r2, [pc, #108]	@ (80074e4 <_printf_float+0x2dc>)
 8007476:	2301      	movs	r3, #1
 8007478:	4631      	mov	r1, r6
 800747a:	4628      	mov	r0, r5
 800747c:	47b8      	blx	r7
 800747e:	3001      	adds	r0, #1
 8007480:	f43f af1d 	beq.w	80072be <_printf_float+0xb6>
 8007484:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007488:	ea59 0303 	orrs.w	r3, r9, r3
 800748c:	d102      	bne.n	8007494 <_printf_float+0x28c>
 800748e:	6823      	ldr	r3, [r4, #0]
 8007490:	07d9      	lsls	r1, r3, #31
 8007492:	d5d7      	bpl.n	8007444 <_printf_float+0x23c>
 8007494:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007498:	4631      	mov	r1, r6
 800749a:	4628      	mov	r0, r5
 800749c:	47b8      	blx	r7
 800749e:	3001      	adds	r0, #1
 80074a0:	f43f af0d 	beq.w	80072be <_printf_float+0xb6>
 80074a4:	f04f 0a00 	mov.w	sl, #0
 80074a8:	f104 0b1a 	add.w	fp, r4, #26
 80074ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074ae:	425b      	negs	r3, r3
 80074b0:	4553      	cmp	r3, sl
 80074b2:	dc01      	bgt.n	80074b8 <_printf_float+0x2b0>
 80074b4:	464b      	mov	r3, r9
 80074b6:	e793      	b.n	80073e0 <_printf_float+0x1d8>
 80074b8:	2301      	movs	r3, #1
 80074ba:	465a      	mov	r2, fp
 80074bc:	4631      	mov	r1, r6
 80074be:	4628      	mov	r0, r5
 80074c0:	47b8      	blx	r7
 80074c2:	3001      	adds	r0, #1
 80074c4:	f43f aefb 	beq.w	80072be <_printf_float+0xb6>
 80074c8:	f10a 0a01 	add.w	sl, sl, #1
 80074cc:	e7ee      	b.n	80074ac <_printf_float+0x2a4>
 80074ce:	bf00      	nop
 80074d0:	7fefffff 	.word	0x7fefffff
 80074d4:	0800bdf4 	.word	0x0800bdf4
 80074d8:	0800bdf8 	.word	0x0800bdf8
 80074dc:	0800bdfc 	.word	0x0800bdfc
 80074e0:	0800be00 	.word	0x0800be00
 80074e4:	0800be04 	.word	0x0800be04
 80074e8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80074ea:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80074ee:	4553      	cmp	r3, sl
 80074f0:	bfa8      	it	ge
 80074f2:	4653      	movge	r3, sl
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	4699      	mov	r9, r3
 80074f8:	dc36      	bgt.n	8007568 <_printf_float+0x360>
 80074fa:	f04f 0b00 	mov.w	fp, #0
 80074fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007502:	f104 021a 	add.w	r2, r4, #26
 8007506:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007508:	9306      	str	r3, [sp, #24]
 800750a:	eba3 0309 	sub.w	r3, r3, r9
 800750e:	455b      	cmp	r3, fp
 8007510:	dc31      	bgt.n	8007576 <_printf_float+0x36e>
 8007512:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007514:	459a      	cmp	sl, r3
 8007516:	dc3a      	bgt.n	800758e <_printf_float+0x386>
 8007518:	6823      	ldr	r3, [r4, #0]
 800751a:	07da      	lsls	r2, r3, #31
 800751c:	d437      	bmi.n	800758e <_printf_float+0x386>
 800751e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007520:	ebaa 0903 	sub.w	r9, sl, r3
 8007524:	9b06      	ldr	r3, [sp, #24]
 8007526:	ebaa 0303 	sub.w	r3, sl, r3
 800752a:	4599      	cmp	r9, r3
 800752c:	bfa8      	it	ge
 800752e:	4699      	movge	r9, r3
 8007530:	f1b9 0f00 	cmp.w	r9, #0
 8007534:	dc33      	bgt.n	800759e <_printf_float+0x396>
 8007536:	f04f 0800 	mov.w	r8, #0
 800753a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800753e:	f104 0b1a 	add.w	fp, r4, #26
 8007542:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007544:	ebaa 0303 	sub.w	r3, sl, r3
 8007548:	eba3 0309 	sub.w	r3, r3, r9
 800754c:	4543      	cmp	r3, r8
 800754e:	f77f af79 	ble.w	8007444 <_printf_float+0x23c>
 8007552:	2301      	movs	r3, #1
 8007554:	465a      	mov	r2, fp
 8007556:	4631      	mov	r1, r6
 8007558:	4628      	mov	r0, r5
 800755a:	47b8      	blx	r7
 800755c:	3001      	adds	r0, #1
 800755e:	f43f aeae 	beq.w	80072be <_printf_float+0xb6>
 8007562:	f108 0801 	add.w	r8, r8, #1
 8007566:	e7ec      	b.n	8007542 <_printf_float+0x33a>
 8007568:	4642      	mov	r2, r8
 800756a:	4631      	mov	r1, r6
 800756c:	4628      	mov	r0, r5
 800756e:	47b8      	blx	r7
 8007570:	3001      	adds	r0, #1
 8007572:	d1c2      	bne.n	80074fa <_printf_float+0x2f2>
 8007574:	e6a3      	b.n	80072be <_printf_float+0xb6>
 8007576:	2301      	movs	r3, #1
 8007578:	4631      	mov	r1, r6
 800757a:	4628      	mov	r0, r5
 800757c:	9206      	str	r2, [sp, #24]
 800757e:	47b8      	blx	r7
 8007580:	3001      	adds	r0, #1
 8007582:	f43f ae9c 	beq.w	80072be <_printf_float+0xb6>
 8007586:	9a06      	ldr	r2, [sp, #24]
 8007588:	f10b 0b01 	add.w	fp, fp, #1
 800758c:	e7bb      	b.n	8007506 <_printf_float+0x2fe>
 800758e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007592:	4631      	mov	r1, r6
 8007594:	4628      	mov	r0, r5
 8007596:	47b8      	blx	r7
 8007598:	3001      	adds	r0, #1
 800759a:	d1c0      	bne.n	800751e <_printf_float+0x316>
 800759c:	e68f      	b.n	80072be <_printf_float+0xb6>
 800759e:	9a06      	ldr	r2, [sp, #24]
 80075a0:	464b      	mov	r3, r9
 80075a2:	4442      	add	r2, r8
 80075a4:	4631      	mov	r1, r6
 80075a6:	4628      	mov	r0, r5
 80075a8:	47b8      	blx	r7
 80075aa:	3001      	adds	r0, #1
 80075ac:	d1c3      	bne.n	8007536 <_printf_float+0x32e>
 80075ae:	e686      	b.n	80072be <_printf_float+0xb6>
 80075b0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80075b4:	f1ba 0f01 	cmp.w	sl, #1
 80075b8:	dc01      	bgt.n	80075be <_printf_float+0x3b6>
 80075ba:	07db      	lsls	r3, r3, #31
 80075bc:	d536      	bpl.n	800762c <_printf_float+0x424>
 80075be:	2301      	movs	r3, #1
 80075c0:	4642      	mov	r2, r8
 80075c2:	4631      	mov	r1, r6
 80075c4:	4628      	mov	r0, r5
 80075c6:	47b8      	blx	r7
 80075c8:	3001      	adds	r0, #1
 80075ca:	f43f ae78 	beq.w	80072be <_printf_float+0xb6>
 80075ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80075d2:	4631      	mov	r1, r6
 80075d4:	4628      	mov	r0, r5
 80075d6:	47b8      	blx	r7
 80075d8:	3001      	adds	r0, #1
 80075da:	f43f ae70 	beq.w	80072be <_printf_float+0xb6>
 80075de:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80075e2:	2200      	movs	r2, #0
 80075e4:	2300      	movs	r3, #0
 80075e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80075ea:	f7f9 fa9d 	bl	8000b28 <__aeabi_dcmpeq>
 80075ee:	b9c0      	cbnz	r0, 8007622 <_printf_float+0x41a>
 80075f0:	4653      	mov	r3, sl
 80075f2:	f108 0201 	add.w	r2, r8, #1
 80075f6:	4631      	mov	r1, r6
 80075f8:	4628      	mov	r0, r5
 80075fa:	47b8      	blx	r7
 80075fc:	3001      	adds	r0, #1
 80075fe:	d10c      	bne.n	800761a <_printf_float+0x412>
 8007600:	e65d      	b.n	80072be <_printf_float+0xb6>
 8007602:	2301      	movs	r3, #1
 8007604:	465a      	mov	r2, fp
 8007606:	4631      	mov	r1, r6
 8007608:	4628      	mov	r0, r5
 800760a:	47b8      	blx	r7
 800760c:	3001      	adds	r0, #1
 800760e:	f43f ae56 	beq.w	80072be <_printf_float+0xb6>
 8007612:	f108 0801 	add.w	r8, r8, #1
 8007616:	45d0      	cmp	r8, sl
 8007618:	dbf3      	blt.n	8007602 <_printf_float+0x3fa>
 800761a:	464b      	mov	r3, r9
 800761c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007620:	e6df      	b.n	80073e2 <_printf_float+0x1da>
 8007622:	f04f 0800 	mov.w	r8, #0
 8007626:	f104 0b1a 	add.w	fp, r4, #26
 800762a:	e7f4      	b.n	8007616 <_printf_float+0x40e>
 800762c:	2301      	movs	r3, #1
 800762e:	4642      	mov	r2, r8
 8007630:	e7e1      	b.n	80075f6 <_printf_float+0x3ee>
 8007632:	2301      	movs	r3, #1
 8007634:	464a      	mov	r2, r9
 8007636:	4631      	mov	r1, r6
 8007638:	4628      	mov	r0, r5
 800763a:	47b8      	blx	r7
 800763c:	3001      	adds	r0, #1
 800763e:	f43f ae3e 	beq.w	80072be <_printf_float+0xb6>
 8007642:	f108 0801 	add.w	r8, r8, #1
 8007646:	68e3      	ldr	r3, [r4, #12]
 8007648:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800764a:	1a5b      	subs	r3, r3, r1
 800764c:	4543      	cmp	r3, r8
 800764e:	dcf0      	bgt.n	8007632 <_printf_float+0x42a>
 8007650:	e6fc      	b.n	800744c <_printf_float+0x244>
 8007652:	f04f 0800 	mov.w	r8, #0
 8007656:	f104 0919 	add.w	r9, r4, #25
 800765a:	e7f4      	b.n	8007646 <_printf_float+0x43e>

0800765c <_printf_common>:
 800765c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007660:	4616      	mov	r6, r2
 8007662:	4698      	mov	r8, r3
 8007664:	688a      	ldr	r2, [r1, #8]
 8007666:	690b      	ldr	r3, [r1, #16]
 8007668:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800766c:	4293      	cmp	r3, r2
 800766e:	bfb8      	it	lt
 8007670:	4613      	movlt	r3, r2
 8007672:	6033      	str	r3, [r6, #0]
 8007674:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007678:	4607      	mov	r7, r0
 800767a:	460c      	mov	r4, r1
 800767c:	b10a      	cbz	r2, 8007682 <_printf_common+0x26>
 800767e:	3301      	adds	r3, #1
 8007680:	6033      	str	r3, [r6, #0]
 8007682:	6823      	ldr	r3, [r4, #0]
 8007684:	0699      	lsls	r1, r3, #26
 8007686:	bf42      	ittt	mi
 8007688:	6833      	ldrmi	r3, [r6, #0]
 800768a:	3302      	addmi	r3, #2
 800768c:	6033      	strmi	r3, [r6, #0]
 800768e:	6825      	ldr	r5, [r4, #0]
 8007690:	f015 0506 	ands.w	r5, r5, #6
 8007694:	d106      	bne.n	80076a4 <_printf_common+0x48>
 8007696:	f104 0a19 	add.w	sl, r4, #25
 800769a:	68e3      	ldr	r3, [r4, #12]
 800769c:	6832      	ldr	r2, [r6, #0]
 800769e:	1a9b      	subs	r3, r3, r2
 80076a0:	42ab      	cmp	r3, r5
 80076a2:	dc26      	bgt.n	80076f2 <_printf_common+0x96>
 80076a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80076a8:	6822      	ldr	r2, [r4, #0]
 80076aa:	3b00      	subs	r3, #0
 80076ac:	bf18      	it	ne
 80076ae:	2301      	movne	r3, #1
 80076b0:	0692      	lsls	r2, r2, #26
 80076b2:	d42b      	bmi.n	800770c <_printf_common+0xb0>
 80076b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80076b8:	4641      	mov	r1, r8
 80076ba:	4638      	mov	r0, r7
 80076bc:	47c8      	blx	r9
 80076be:	3001      	adds	r0, #1
 80076c0:	d01e      	beq.n	8007700 <_printf_common+0xa4>
 80076c2:	6823      	ldr	r3, [r4, #0]
 80076c4:	6922      	ldr	r2, [r4, #16]
 80076c6:	f003 0306 	and.w	r3, r3, #6
 80076ca:	2b04      	cmp	r3, #4
 80076cc:	bf02      	ittt	eq
 80076ce:	68e5      	ldreq	r5, [r4, #12]
 80076d0:	6833      	ldreq	r3, [r6, #0]
 80076d2:	1aed      	subeq	r5, r5, r3
 80076d4:	68a3      	ldr	r3, [r4, #8]
 80076d6:	bf0c      	ite	eq
 80076d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80076dc:	2500      	movne	r5, #0
 80076de:	4293      	cmp	r3, r2
 80076e0:	bfc4      	itt	gt
 80076e2:	1a9b      	subgt	r3, r3, r2
 80076e4:	18ed      	addgt	r5, r5, r3
 80076e6:	2600      	movs	r6, #0
 80076e8:	341a      	adds	r4, #26
 80076ea:	42b5      	cmp	r5, r6
 80076ec:	d11a      	bne.n	8007724 <_printf_common+0xc8>
 80076ee:	2000      	movs	r0, #0
 80076f0:	e008      	b.n	8007704 <_printf_common+0xa8>
 80076f2:	2301      	movs	r3, #1
 80076f4:	4652      	mov	r2, sl
 80076f6:	4641      	mov	r1, r8
 80076f8:	4638      	mov	r0, r7
 80076fa:	47c8      	blx	r9
 80076fc:	3001      	adds	r0, #1
 80076fe:	d103      	bne.n	8007708 <_printf_common+0xac>
 8007700:	f04f 30ff 	mov.w	r0, #4294967295
 8007704:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007708:	3501      	adds	r5, #1
 800770a:	e7c6      	b.n	800769a <_printf_common+0x3e>
 800770c:	18e1      	adds	r1, r4, r3
 800770e:	1c5a      	adds	r2, r3, #1
 8007710:	2030      	movs	r0, #48	@ 0x30
 8007712:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007716:	4422      	add	r2, r4
 8007718:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800771c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007720:	3302      	adds	r3, #2
 8007722:	e7c7      	b.n	80076b4 <_printf_common+0x58>
 8007724:	2301      	movs	r3, #1
 8007726:	4622      	mov	r2, r4
 8007728:	4641      	mov	r1, r8
 800772a:	4638      	mov	r0, r7
 800772c:	47c8      	blx	r9
 800772e:	3001      	adds	r0, #1
 8007730:	d0e6      	beq.n	8007700 <_printf_common+0xa4>
 8007732:	3601      	adds	r6, #1
 8007734:	e7d9      	b.n	80076ea <_printf_common+0x8e>
	...

08007738 <_printf_i>:
 8007738:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800773c:	7e0f      	ldrb	r7, [r1, #24]
 800773e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007740:	2f78      	cmp	r7, #120	@ 0x78
 8007742:	4691      	mov	r9, r2
 8007744:	4680      	mov	r8, r0
 8007746:	460c      	mov	r4, r1
 8007748:	469a      	mov	sl, r3
 800774a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800774e:	d807      	bhi.n	8007760 <_printf_i+0x28>
 8007750:	2f62      	cmp	r7, #98	@ 0x62
 8007752:	d80a      	bhi.n	800776a <_printf_i+0x32>
 8007754:	2f00      	cmp	r7, #0
 8007756:	f000 80d2 	beq.w	80078fe <_printf_i+0x1c6>
 800775a:	2f58      	cmp	r7, #88	@ 0x58
 800775c:	f000 80b9 	beq.w	80078d2 <_printf_i+0x19a>
 8007760:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007764:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007768:	e03a      	b.n	80077e0 <_printf_i+0xa8>
 800776a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800776e:	2b15      	cmp	r3, #21
 8007770:	d8f6      	bhi.n	8007760 <_printf_i+0x28>
 8007772:	a101      	add	r1, pc, #4	@ (adr r1, 8007778 <_printf_i+0x40>)
 8007774:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007778:	080077d1 	.word	0x080077d1
 800777c:	080077e5 	.word	0x080077e5
 8007780:	08007761 	.word	0x08007761
 8007784:	08007761 	.word	0x08007761
 8007788:	08007761 	.word	0x08007761
 800778c:	08007761 	.word	0x08007761
 8007790:	080077e5 	.word	0x080077e5
 8007794:	08007761 	.word	0x08007761
 8007798:	08007761 	.word	0x08007761
 800779c:	08007761 	.word	0x08007761
 80077a0:	08007761 	.word	0x08007761
 80077a4:	080078e5 	.word	0x080078e5
 80077a8:	0800780f 	.word	0x0800780f
 80077ac:	0800789f 	.word	0x0800789f
 80077b0:	08007761 	.word	0x08007761
 80077b4:	08007761 	.word	0x08007761
 80077b8:	08007907 	.word	0x08007907
 80077bc:	08007761 	.word	0x08007761
 80077c0:	0800780f 	.word	0x0800780f
 80077c4:	08007761 	.word	0x08007761
 80077c8:	08007761 	.word	0x08007761
 80077cc:	080078a7 	.word	0x080078a7
 80077d0:	6833      	ldr	r3, [r6, #0]
 80077d2:	1d1a      	adds	r2, r3, #4
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	6032      	str	r2, [r6, #0]
 80077d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80077dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80077e0:	2301      	movs	r3, #1
 80077e2:	e09d      	b.n	8007920 <_printf_i+0x1e8>
 80077e4:	6833      	ldr	r3, [r6, #0]
 80077e6:	6820      	ldr	r0, [r4, #0]
 80077e8:	1d19      	adds	r1, r3, #4
 80077ea:	6031      	str	r1, [r6, #0]
 80077ec:	0606      	lsls	r6, r0, #24
 80077ee:	d501      	bpl.n	80077f4 <_printf_i+0xbc>
 80077f0:	681d      	ldr	r5, [r3, #0]
 80077f2:	e003      	b.n	80077fc <_printf_i+0xc4>
 80077f4:	0645      	lsls	r5, r0, #25
 80077f6:	d5fb      	bpl.n	80077f0 <_printf_i+0xb8>
 80077f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80077fc:	2d00      	cmp	r5, #0
 80077fe:	da03      	bge.n	8007808 <_printf_i+0xd0>
 8007800:	232d      	movs	r3, #45	@ 0x2d
 8007802:	426d      	negs	r5, r5
 8007804:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007808:	4859      	ldr	r0, [pc, #356]	@ (8007970 <_printf_i+0x238>)
 800780a:	230a      	movs	r3, #10
 800780c:	e011      	b.n	8007832 <_printf_i+0xfa>
 800780e:	6821      	ldr	r1, [r4, #0]
 8007810:	6833      	ldr	r3, [r6, #0]
 8007812:	0608      	lsls	r0, r1, #24
 8007814:	f853 5b04 	ldr.w	r5, [r3], #4
 8007818:	d402      	bmi.n	8007820 <_printf_i+0xe8>
 800781a:	0649      	lsls	r1, r1, #25
 800781c:	bf48      	it	mi
 800781e:	b2ad      	uxthmi	r5, r5
 8007820:	2f6f      	cmp	r7, #111	@ 0x6f
 8007822:	4853      	ldr	r0, [pc, #332]	@ (8007970 <_printf_i+0x238>)
 8007824:	6033      	str	r3, [r6, #0]
 8007826:	bf14      	ite	ne
 8007828:	230a      	movne	r3, #10
 800782a:	2308      	moveq	r3, #8
 800782c:	2100      	movs	r1, #0
 800782e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007832:	6866      	ldr	r6, [r4, #4]
 8007834:	60a6      	str	r6, [r4, #8]
 8007836:	2e00      	cmp	r6, #0
 8007838:	bfa2      	ittt	ge
 800783a:	6821      	ldrge	r1, [r4, #0]
 800783c:	f021 0104 	bicge.w	r1, r1, #4
 8007840:	6021      	strge	r1, [r4, #0]
 8007842:	b90d      	cbnz	r5, 8007848 <_printf_i+0x110>
 8007844:	2e00      	cmp	r6, #0
 8007846:	d04b      	beq.n	80078e0 <_printf_i+0x1a8>
 8007848:	4616      	mov	r6, r2
 800784a:	fbb5 f1f3 	udiv	r1, r5, r3
 800784e:	fb03 5711 	mls	r7, r3, r1, r5
 8007852:	5dc7      	ldrb	r7, [r0, r7]
 8007854:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007858:	462f      	mov	r7, r5
 800785a:	42bb      	cmp	r3, r7
 800785c:	460d      	mov	r5, r1
 800785e:	d9f4      	bls.n	800784a <_printf_i+0x112>
 8007860:	2b08      	cmp	r3, #8
 8007862:	d10b      	bne.n	800787c <_printf_i+0x144>
 8007864:	6823      	ldr	r3, [r4, #0]
 8007866:	07df      	lsls	r7, r3, #31
 8007868:	d508      	bpl.n	800787c <_printf_i+0x144>
 800786a:	6923      	ldr	r3, [r4, #16]
 800786c:	6861      	ldr	r1, [r4, #4]
 800786e:	4299      	cmp	r1, r3
 8007870:	bfde      	ittt	le
 8007872:	2330      	movle	r3, #48	@ 0x30
 8007874:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007878:	f106 36ff 	addle.w	r6, r6, #4294967295
 800787c:	1b92      	subs	r2, r2, r6
 800787e:	6122      	str	r2, [r4, #16]
 8007880:	f8cd a000 	str.w	sl, [sp]
 8007884:	464b      	mov	r3, r9
 8007886:	aa03      	add	r2, sp, #12
 8007888:	4621      	mov	r1, r4
 800788a:	4640      	mov	r0, r8
 800788c:	f7ff fee6 	bl	800765c <_printf_common>
 8007890:	3001      	adds	r0, #1
 8007892:	d14a      	bne.n	800792a <_printf_i+0x1f2>
 8007894:	f04f 30ff 	mov.w	r0, #4294967295
 8007898:	b004      	add	sp, #16
 800789a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800789e:	6823      	ldr	r3, [r4, #0]
 80078a0:	f043 0320 	orr.w	r3, r3, #32
 80078a4:	6023      	str	r3, [r4, #0]
 80078a6:	4833      	ldr	r0, [pc, #204]	@ (8007974 <_printf_i+0x23c>)
 80078a8:	2778      	movs	r7, #120	@ 0x78
 80078aa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80078ae:	6823      	ldr	r3, [r4, #0]
 80078b0:	6831      	ldr	r1, [r6, #0]
 80078b2:	061f      	lsls	r7, r3, #24
 80078b4:	f851 5b04 	ldr.w	r5, [r1], #4
 80078b8:	d402      	bmi.n	80078c0 <_printf_i+0x188>
 80078ba:	065f      	lsls	r7, r3, #25
 80078bc:	bf48      	it	mi
 80078be:	b2ad      	uxthmi	r5, r5
 80078c0:	6031      	str	r1, [r6, #0]
 80078c2:	07d9      	lsls	r1, r3, #31
 80078c4:	bf44      	itt	mi
 80078c6:	f043 0320 	orrmi.w	r3, r3, #32
 80078ca:	6023      	strmi	r3, [r4, #0]
 80078cc:	b11d      	cbz	r5, 80078d6 <_printf_i+0x19e>
 80078ce:	2310      	movs	r3, #16
 80078d0:	e7ac      	b.n	800782c <_printf_i+0xf4>
 80078d2:	4827      	ldr	r0, [pc, #156]	@ (8007970 <_printf_i+0x238>)
 80078d4:	e7e9      	b.n	80078aa <_printf_i+0x172>
 80078d6:	6823      	ldr	r3, [r4, #0]
 80078d8:	f023 0320 	bic.w	r3, r3, #32
 80078dc:	6023      	str	r3, [r4, #0]
 80078de:	e7f6      	b.n	80078ce <_printf_i+0x196>
 80078e0:	4616      	mov	r6, r2
 80078e2:	e7bd      	b.n	8007860 <_printf_i+0x128>
 80078e4:	6833      	ldr	r3, [r6, #0]
 80078e6:	6825      	ldr	r5, [r4, #0]
 80078e8:	6961      	ldr	r1, [r4, #20]
 80078ea:	1d18      	adds	r0, r3, #4
 80078ec:	6030      	str	r0, [r6, #0]
 80078ee:	062e      	lsls	r6, r5, #24
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	d501      	bpl.n	80078f8 <_printf_i+0x1c0>
 80078f4:	6019      	str	r1, [r3, #0]
 80078f6:	e002      	b.n	80078fe <_printf_i+0x1c6>
 80078f8:	0668      	lsls	r0, r5, #25
 80078fa:	d5fb      	bpl.n	80078f4 <_printf_i+0x1bc>
 80078fc:	8019      	strh	r1, [r3, #0]
 80078fe:	2300      	movs	r3, #0
 8007900:	6123      	str	r3, [r4, #16]
 8007902:	4616      	mov	r6, r2
 8007904:	e7bc      	b.n	8007880 <_printf_i+0x148>
 8007906:	6833      	ldr	r3, [r6, #0]
 8007908:	1d1a      	adds	r2, r3, #4
 800790a:	6032      	str	r2, [r6, #0]
 800790c:	681e      	ldr	r6, [r3, #0]
 800790e:	6862      	ldr	r2, [r4, #4]
 8007910:	2100      	movs	r1, #0
 8007912:	4630      	mov	r0, r6
 8007914:	f7f8 fc8c 	bl	8000230 <memchr>
 8007918:	b108      	cbz	r0, 800791e <_printf_i+0x1e6>
 800791a:	1b80      	subs	r0, r0, r6
 800791c:	6060      	str	r0, [r4, #4]
 800791e:	6863      	ldr	r3, [r4, #4]
 8007920:	6123      	str	r3, [r4, #16]
 8007922:	2300      	movs	r3, #0
 8007924:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007928:	e7aa      	b.n	8007880 <_printf_i+0x148>
 800792a:	6923      	ldr	r3, [r4, #16]
 800792c:	4632      	mov	r2, r6
 800792e:	4649      	mov	r1, r9
 8007930:	4640      	mov	r0, r8
 8007932:	47d0      	blx	sl
 8007934:	3001      	adds	r0, #1
 8007936:	d0ad      	beq.n	8007894 <_printf_i+0x15c>
 8007938:	6823      	ldr	r3, [r4, #0]
 800793a:	079b      	lsls	r3, r3, #30
 800793c:	d413      	bmi.n	8007966 <_printf_i+0x22e>
 800793e:	68e0      	ldr	r0, [r4, #12]
 8007940:	9b03      	ldr	r3, [sp, #12]
 8007942:	4298      	cmp	r0, r3
 8007944:	bfb8      	it	lt
 8007946:	4618      	movlt	r0, r3
 8007948:	e7a6      	b.n	8007898 <_printf_i+0x160>
 800794a:	2301      	movs	r3, #1
 800794c:	4632      	mov	r2, r6
 800794e:	4649      	mov	r1, r9
 8007950:	4640      	mov	r0, r8
 8007952:	47d0      	blx	sl
 8007954:	3001      	adds	r0, #1
 8007956:	d09d      	beq.n	8007894 <_printf_i+0x15c>
 8007958:	3501      	adds	r5, #1
 800795a:	68e3      	ldr	r3, [r4, #12]
 800795c:	9903      	ldr	r1, [sp, #12]
 800795e:	1a5b      	subs	r3, r3, r1
 8007960:	42ab      	cmp	r3, r5
 8007962:	dcf2      	bgt.n	800794a <_printf_i+0x212>
 8007964:	e7eb      	b.n	800793e <_printf_i+0x206>
 8007966:	2500      	movs	r5, #0
 8007968:	f104 0619 	add.w	r6, r4, #25
 800796c:	e7f5      	b.n	800795a <_printf_i+0x222>
 800796e:	bf00      	nop
 8007970:	0800be06 	.word	0x0800be06
 8007974:	0800be17 	.word	0x0800be17

08007978 <std>:
 8007978:	2300      	movs	r3, #0
 800797a:	b510      	push	{r4, lr}
 800797c:	4604      	mov	r4, r0
 800797e:	e9c0 3300 	strd	r3, r3, [r0]
 8007982:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007986:	6083      	str	r3, [r0, #8]
 8007988:	8181      	strh	r1, [r0, #12]
 800798a:	6643      	str	r3, [r0, #100]	@ 0x64
 800798c:	81c2      	strh	r2, [r0, #14]
 800798e:	6183      	str	r3, [r0, #24]
 8007990:	4619      	mov	r1, r3
 8007992:	2208      	movs	r2, #8
 8007994:	305c      	adds	r0, #92	@ 0x5c
 8007996:	f000 f914 	bl	8007bc2 <memset>
 800799a:	4b0d      	ldr	r3, [pc, #52]	@ (80079d0 <std+0x58>)
 800799c:	6263      	str	r3, [r4, #36]	@ 0x24
 800799e:	4b0d      	ldr	r3, [pc, #52]	@ (80079d4 <std+0x5c>)
 80079a0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80079a2:	4b0d      	ldr	r3, [pc, #52]	@ (80079d8 <std+0x60>)
 80079a4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80079a6:	4b0d      	ldr	r3, [pc, #52]	@ (80079dc <std+0x64>)
 80079a8:	6323      	str	r3, [r4, #48]	@ 0x30
 80079aa:	4b0d      	ldr	r3, [pc, #52]	@ (80079e0 <std+0x68>)
 80079ac:	6224      	str	r4, [r4, #32]
 80079ae:	429c      	cmp	r4, r3
 80079b0:	d006      	beq.n	80079c0 <std+0x48>
 80079b2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80079b6:	4294      	cmp	r4, r2
 80079b8:	d002      	beq.n	80079c0 <std+0x48>
 80079ba:	33d0      	adds	r3, #208	@ 0xd0
 80079bc:	429c      	cmp	r4, r3
 80079be:	d105      	bne.n	80079cc <std+0x54>
 80079c0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80079c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079c8:	f000 b978 	b.w	8007cbc <__retarget_lock_init_recursive>
 80079cc:	bd10      	pop	{r4, pc}
 80079ce:	bf00      	nop
 80079d0:	08007b3d 	.word	0x08007b3d
 80079d4:	08007b5f 	.word	0x08007b5f
 80079d8:	08007b97 	.word	0x08007b97
 80079dc:	08007bbb 	.word	0x08007bbb
 80079e0:	20004668 	.word	0x20004668

080079e4 <stdio_exit_handler>:
 80079e4:	4a02      	ldr	r2, [pc, #8]	@ (80079f0 <stdio_exit_handler+0xc>)
 80079e6:	4903      	ldr	r1, [pc, #12]	@ (80079f4 <stdio_exit_handler+0x10>)
 80079e8:	4803      	ldr	r0, [pc, #12]	@ (80079f8 <stdio_exit_handler+0x14>)
 80079ea:	f000 b869 	b.w	8007ac0 <_fwalk_sglue>
 80079ee:	bf00      	nop
 80079f0:	200022c4 	.word	0x200022c4
 80079f4:	0800961d 	.word	0x0800961d
 80079f8:	200022d4 	.word	0x200022d4

080079fc <cleanup_stdio>:
 80079fc:	6841      	ldr	r1, [r0, #4]
 80079fe:	4b0c      	ldr	r3, [pc, #48]	@ (8007a30 <cleanup_stdio+0x34>)
 8007a00:	4299      	cmp	r1, r3
 8007a02:	b510      	push	{r4, lr}
 8007a04:	4604      	mov	r4, r0
 8007a06:	d001      	beq.n	8007a0c <cleanup_stdio+0x10>
 8007a08:	f001 fe08 	bl	800961c <_fflush_r>
 8007a0c:	68a1      	ldr	r1, [r4, #8]
 8007a0e:	4b09      	ldr	r3, [pc, #36]	@ (8007a34 <cleanup_stdio+0x38>)
 8007a10:	4299      	cmp	r1, r3
 8007a12:	d002      	beq.n	8007a1a <cleanup_stdio+0x1e>
 8007a14:	4620      	mov	r0, r4
 8007a16:	f001 fe01 	bl	800961c <_fflush_r>
 8007a1a:	68e1      	ldr	r1, [r4, #12]
 8007a1c:	4b06      	ldr	r3, [pc, #24]	@ (8007a38 <cleanup_stdio+0x3c>)
 8007a1e:	4299      	cmp	r1, r3
 8007a20:	d004      	beq.n	8007a2c <cleanup_stdio+0x30>
 8007a22:	4620      	mov	r0, r4
 8007a24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a28:	f001 bdf8 	b.w	800961c <_fflush_r>
 8007a2c:	bd10      	pop	{r4, pc}
 8007a2e:	bf00      	nop
 8007a30:	20004668 	.word	0x20004668
 8007a34:	200046d0 	.word	0x200046d0
 8007a38:	20004738 	.word	0x20004738

08007a3c <global_stdio_init.part.0>:
 8007a3c:	b510      	push	{r4, lr}
 8007a3e:	4b0b      	ldr	r3, [pc, #44]	@ (8007a6c <global_stdio_init.part.0+0x30>)
 8007a40:	4c0b      	ldr	r4, [pc, #44]	@ (8007a70 <global_stdio_init.part.0+0x34>)
 8007a42:	4a0c      	ldr	r2, [pc, #48]	@ (8007a74 <global_stdio_init.part.0+0x38>)
 8007a44:	601a      	str	r2, [r3, #0]
 8007a46:	4620      	mov	r0, r4
 8007a48:	2200      	movs	r2, #0
 8007a4a:	2104      	movs	r1, #4
 8007a4c:	f7ff ff94 	bl	8007978 <std>
 8007a50:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007a54:	2201      	movs	r2, #1
 8007a56:	2109      	movs	r1, #9
 8007a58:	f7ff ff8e 	bl	8007978 <std>
 8007a5c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007a60:	2202      	movs	r2, #2
 8007a62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a66:	2112      	movs	r1, #18
 8007a68:	f7ff bf86 	b.w	8007978 <std>
 8007a6c:	200047a0 	.word	0x200047a0
 8007a70:	20004668 	.word	0x20004668
 8007a74:	080079e5 	.word	0x080079e5

08007a78 <__sfp_lock_acquire>:
 8007a78:	4801      	ldr	r0, [pc, #4]	@ (8007a80 <__sfp_lock_acquire+0x8>)
 8007a7a:	f000 b920 	b.w	8007cbe <__retarget_lock_acquire_recursive>
 8007a7e:	bf00      	nop
 8007a80:	200047a9 	.word	0x200047a9

08007a84 <__sfp_lock_release>:
 8007a84:	4801      	ldr	r0, [pc, #4]	@ (8007a8c <__sfp_lock_release+0x8>)
 8007a86:	f000 b91b 	b.w	8007cc0 <__retarget_lock_release_recursive>
 8007a8a:	bf00      	nop
 8007a8c:	200047a9 	.word	0x200047a9

08007a90 <__sinit>:
 8007a90:	b510      	push	{r4, lr}
 8007a92:	4604      	mov	r4, r0
 8007a94:	f7ff fff0 	bl	8007a78 <__sfp_lock_acquire>
 8007a98:	6a23      	ldr	r3, [r4, #32]
 8007a9a:	b11b      	cbz	r3, 8007aa4 <__sinit+0x14>
 8007a9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007aa0:	f7ff bff0 	b.w	8007a84 <__sfp_lock_release>
 8007aa4:	4b04      	ldr	r3, [pc, #16]	@ (8007ab8 <__sinit+0x28>)
 8007aa6:	6223      	str	r3, [r4, #32]
 8007aa8:	4b04      	ldr	r3, [pc, #16]	@ (8007abc <__sinit+0x2c>)
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d1f5      	bne.n	8007a9c <__sinit+0xc>
 8007ab0:	f7ff ffc4 	bl	8007a3c <global_stdio_init.part.0>
 8007ab4:	e7f2      	b.n	8007a9c <__sinit+0xc>
 8007ab6:	bf00      	nop
 8007ab8:	080079fd 	.word	0x080079fd
 8007abc:	200047a0 	.word	0x200047a0

08007ac0 <_fwalk_sglue>:
 8007ac0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ac4:	4607      	mov	r7, r0
 8007ac6:	4688      	mov	r8, r1
 8007ac8:	4614      	mov	r4, r2
 8007aca:	2600      	movs	r6, #0
 8007acc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007ad0:	f1b9 0901 	subs.w	r9, r9, #1
 8007ad4:	d505      	bpl.n	8007ae2 <_fwalk_sglue+0x22>
 8007ad6:	6824      	ldr	r4, [r4, #0]
 8007ad8:	2c00      	cmp	r4, #0
 8007ada:	d1f7      	bne.n	8007acc <_fwalk_sglue+0xc>
 8007adc:	4630      	mov	r0, r6
 8007ade:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ae2:	89ab      	ldrh	r3, [r5, #12]
 8007ae4:	2b01      	cmp	r3, #1
 8007ae6:	d907      	bls.n	8007af8 <_fwalk_sglue+0x38>
 8007ae8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007aec:	3301      	adds	r3, #1
 8007aee:	d003      	beq.n	8007af8 <_fwalk_sglue+0x38>
 8007af0:	4629      	mov	r1, r5
 8007af2:	4638      	mov	r0, r7
 8007af4:	47c0      	blx	r8
 8007af6:	4306      	orrs	r6, r0
 8007af8:	3568      	adds	r5, #104	@ 0x68
 8007afa:	e7e9      	b.n	8007ad0 <_fwalk_sglue+0x10>

08007afc <siprintf>:
 8007afc:	b40e      	push	{r1, r2, r3}
 8007afe:	b500      	push	{lr}
 8007b00:	b09c      	sub	sp, #112	@ 0x70
 8007b02:	ab1d      	add	r3, sp, #116	@ 0x74
 8007b04:	9002      	str	r0, [sp, #8]
 8007b06:	9006      	str	r0, [sp, #24]
 8007b08:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007b0c:	4809      	ldr	r0, [pc, #36]	@ (8007b34 <siprintf+0x38>)
 8007b0e:	9107      	str	r1, [sp, #28]
 8007b10:	9104      	str	r1, [sp, #16]
 8007b12:	4909      	ldr	r1, [pc, #36]	@ (8007b38 <siprintf+0x3c>)
 8007b14:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b18:	9105      	str	r1, [sp, #20]
 8007b1a:	6800      	ldr	r0, [r0, #0]
 8007b1c:	9301      	str	r3, [sp, #4]
 8007b1e:	a902      	add	r1, sp, #8
 8007b20:	f001 fbfc 	bl	800931c <_svfiprintf_r>
 8007b24:	9b02      	ldr	r3, [sp, #8]
 8007b26:	2200      	movs	r2, #0
 8007b28:	701a      	strb	r2, [r3, #0]
 8007b2a:	b01c      	add	sp, #112	@ 0x70
 8007b2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b30:	b003      	add	sp, #12
 8007b32:	4770      	bx	lr
 8007b34:	200022d0 	.word	0x200022d0
 8007b38:	ffff0208 	.word	0xffff0208

08007b3c <__sread>:
 8007b3c:	b510      	push	{r4, lr}
 8007b3e:	460c      	mov	r4, r1
 8007b40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b44:	f000 f86c 	bl	8007c20 <_read_r>
 8007b48:	2800      	cmp	r0, #0
 8007b4a:	bfab      	itete	ge
 8007b4c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007b4e:	89a3      	ldrhlt	r3, [r4, #12]
 8007b50:	181b      	addge	r3, r3, r0
 8007b52:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007b56:	bfac      	ite	ge
 8007b58:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007b5a:	81a3      	strhlt	r3, [r4, #12]
 8007b5c:	bd10      	pop	{r4, pc}

08007b5e <__swrite>:
 8007b5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b62:	461f      	mov	r7, r3
 8007b64:	898b      	ldrh	r3, [r1, #12]
 8007b66:	05db      	lsls	r3, r3, #23
 8007b68:	4605      	mov	r5, r0
 8007b6a:	460c      	mov	r4, r1
 8007b6c:	4616      	mov	r6, r2
 8007b6e:	d505      	bpl.n	8007b7c <__swrite+0x1e>
 8007b70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b74:	2302      	movs	r3, #2
 8007b76:	2200      	movs	r2, #0
 8007b78:	f000 f840 	bl	8007bfc <_lseek_r>
 8007b7c:	89a3      	ldrh	r3, [r4, #12]
 8007b7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b82:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007b86:	81a3      	strh	r3, [r4, #12]
 8007b88:	4632      	mov	r2, r6
 8007b8a:	463b      	mov	r3, r7
 8007b8c:	4628      	mov	r0, r5
 8007b8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b92:	f000 b857 	b.w	8007c44 <_write_r>

08007b96 <__sseek>:
 8007b96:	b510      	push	{r4, lr}
 8007b98:	460c      	mov	r4, r1
 8007b9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b9e:	f000 f82d 	bl	8007bfc <_lseek_r>
 8007ba2:	1c43      	adds	r3, r0, #1
 8007ba4:	89a3      	ldrh	r3, [r4, #12]
 8007ba6:	bf15      	itete	ne
 8007ba8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007baa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007bae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007bb2:	81a3      	strheq	r3, [r4, #12]
 8007bb4:	bf18      	it	ne
 8007bb6:	81a3      	strhne	r3, [r4, #12]
 8007bb8:	bd10      	pop	{r4, pc}

08007bba <__sclose>:
 8007bba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bbe:	f000 b80d 	b.w	8007bdc <_close_r>

08007bc2 <memset>:
 8007bc2:	4402      	add	r2, r0
 8007bc4:	4603      	mov	r3, r0
 8007bc6:	4293      	cmp	r3, r2
 8007bc8:	d100      	bne.n	8007bcc <memset+0xa>
 8007bca:	4770      	bx	lr
 8007bcc:	f803 1b01 	strb.w	r1, [r3], #1
 8007bd0:	e7f9      	b.n	8007bc6 <memset+0x4>
	...

08007bd4 <_localeconv_r>:
 8007bd4:	4800      	ldr	r0, [pc, #0]	@ (8007bd8 <_localeconv_r+0x4>)
 8007bd6:	4770      	bx	lr
 8007bd8:	20002410 	.word	0x20002410

08007bdc <_close_r>:
 8007bdc:	b538      	push	{r3, r4, r5, lr}
 8007bde:	4d06      	ldr	r5, [pc, #24]	@ (8007bf8 <_close_r+0x1c>)
 8007be0:	2300      	movs	r3, #0
 8007be2:	4604      	mov	r4, r0
 8007be4:	4608      	mov	r0, r1
 8007be6:	602b      	str	r3, [r5, #0]
 8007be8:	f7f9 ff75 	bl	8001ad6 <_close>
 8007bec:	1c43      	adds	r3, r0, #1
 8007bee:	d102      	bne.n	8007bf6 <_close_r+0x1a>
 8007bf0:	682b      	ldr	r3, [r5, #0]
 8007bf2:	b103      	cbz	r3, 8007bf6 <_close_r+0x1a>
 8007bf4:	6023      	str	r3, [r4, #0]
 8007bf6:	bd38      	pop	{r3, r4, r5, pc}
 8007bf8:	200047a4 	.word	0x200047a4

08007bfc <_lseek_r>:
 8007bfc:	b538      	push	{r3, r4, r5, lr}
 8007bfe:	4d07      	ldr	r5, [pc, #28]	@ (8007c1c <_lseek_r+0x20>)
 8007c00:	4604      	mov	r4, r0
 8007c02:	4608      	mov	r0, r1
 8007c04:	4611      	mov	r1, r2
 8007c06:	2200      	movs	r2, #0
 8007c08:	602a      	str	r2, [r5, #0]
 8007c0a:	461a      	mov	r2, r3
 8007c0c:	f7f9 ff8a 	bl	8001b24 <_lseek>
 8007c10:	1c43      	adds	r3, r0, #1
 8007c12:	d102      	bne.n	8007c1a <_lseek_r+0x1e>
 8007c14:	682b      	ldr	r3, [r5, #0]
 8007c16:	b103      	cbz	r3, 8007c1a <_lseek_r+0x1e>
 8007c18:	6023      	str	r3, [r4, #0]
 8007c1a:	bd38      	pop	{r3, r4, r5, pc}
 8007c1c:	200047a4 	.word	0x200047a4

08007c20 <_read_r>:
 8007c20:	b538      	push	{r3, r4, r5, lr}
 8007c22:	4d07      	ldr	r5, [pc, #28]	@ (8007c40 <_read_r+0x20>)
 8007c24:	4604      	mov	r4, r0
 8007c26:	4608      	mov	r0, r1
 8007c28:	4611      	mov	r1, r2
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	602a      	str	r2, [r5, #0]
 8007c2e:	461a      	mov	r2, r3
 8007c30:	f7f9 ff18 	bl	8001a64 <_read>
 8007c34:	1c43      	adds	r3, r0, #1
 8007c36:	d102      	bne.n	8007c3e <_read_r+0x1e>
 8007c38:	682b      	ldr	r3, [r5, #0]
 8007c3a:	b103      	cbz	r3, 8007c3e <_read_r+0x1e>
 8007c3c:	6023      	str	r3, [r4, #0]
 8007c3e:	bd38      	pop	{r3, r4, r5, pc}
 8007c40:	200047a4 	.word	0x200047a4

08007c44 <_write_r>:
 8007c44:	b538      	push	{r3, r4, r5, lr}
 8007c46:	4d07      	ldr	r5, [pc, #28]	@ (8007c64 <_write_r+0x20>)
 8007c48:	4604      	mov	r4, r0
 8007c4a:	4608      	mov	r0, r1
 8007c4c:	4611      	mov	r1, r2
 8007c4e:	2200      	movs	r2, #0
 8007c50:	602a      	str	r2, [r5, #0]
 8007c52:	461a      	mov	r2, r3
 8007c54:	f7f9 ff23 	bl	8001a9e <_write>
 8007c58:	1c43      	adds	r3, r0, #1
 8007c5a:	d102      	bne.n	8007c62 <_write_r+0x1e>
 8007c5c:	682b      	ldr	r3, [r5, #0]
 8007c5e:	b103      	cbz	r3, 8007c62 <_write_r+0x1e>
 8007c60:	6023      	str	r3, [r4, #0]
 8007c62:	bd38      	pop	{r3, r4, r5, pc}
 8007c64:	200047a4 	.word	0x200047a4

08007c68 <__errno>:
 8007c68:	4b01      	ldr	r3, [pc, #4]	@ (8007c70 <__errno+0x8>)
 8007c6a:	6818      	ldr	r0, [r3, #0]
 8007c6c:	4770      	bx	lr
 8007c6e:	bf00      	nop
 8007c70:	200022d0 	.word	0x200022d0

08007c74 <__libc_init_array>:
 8007c74:	b570      	push	{r4, r5, r6, lr}
 8007c76:	4d0d      	ldr	r5, [pc, #52]	@ (8007cac <__libc_init_array+0x38>)
 8007c78:	4c0d      	ldr	r4, [pc, #52]	@ (8007cb0 <__libc_init_array+0x3c>)
 8007c7a:	1b64      	subs	r4, r4, r5
 8007c7c:	10a4      	asrs	r4, r4, #2
 8007c7e:	2600      	movs	r6, #0
 8007c80:	42a6      	cmp	r6, r4
 8007c82:	d109      	bne.n	8007c98 <__libc_init_array+0x24>
 8007c84:	4d0b      	ldr	r5, [pc, #44]	@ (8007cb4 <__libc_init_array+0x40>)
 8007c86:	4c0c      	ldr	r4, [pc, #48]	@ (8007cb8 <__libc_init_array+0x44>)
 8007c88:	f002 f866 	bl	8009d58 <_init>
 8007c8c:	1b64      	subs	r4, r4, r5
 8007c8e:	10a4      	asrs	r4, r4, #2
 8007c90:	2600      	movs	r6, #0
 8007c92:	42a6      	cmp	r6, r4
 8007c94:	d105      	bne.n	8007ca2 <__libc_init_array+0x2e>
 8007c96:	bd70      	pop	{r4, r5, r6, pc}
 8007c98:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c9c:	4798      	blx	r3
 8007c9e:	3601      	adds	r6, #1
 8007ca0:	e7ee      	b.n	8007c80 <__libc_init_array+0xc>
 8007ca2:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ca6:	4798      	blx	r3
 8007ca8:	3601      	adds	r6, #1
 8007caa:	e7f2      	b.n	8007c92 <__libc_init_array+0x1e>
 8007cac:	0800c170 	.word	0x0800c170
 8007cb0:	0800c170 	.word	0x0800c170
 8007cb4:	0800c170 	.word	0x0800c170
 8007cb8:	0800c174 	.word	0x0800c174

08007cbc <__retarget_lock_init_recursive>:
 8007cbc:	4770      	bx	lr

08007cbe <__retarget_lock_acquire_recursive>:
 8007cbe:	4770      	bx	lr

08007cc0 <__retarget_lock_release_recursive>:
 8007cc0:	4770      	bx	lr

08007cc2 <quorem>:
 8007cc2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cc6:	6903      	ldr	r3, [r0, #16]
 8007cc8:	690c      	ldr	r4, [r1, #16]
 8007cca:	42a3      	cmp	r3, r4
 8007ccc:	4607      	mov	r7, r0
 8007cce:	db7e      	blt.n	8007dce <quorem+0x10c>
 8007cd0:	3c01      	subs	r4, #1
 8007cd2:	f101 0814 	add.w	r8, r1, #20
 8007cd6:	00a3      	lsls	r3, r4, #2
 8007cd8:	f100 0514 	add.w	r5, r0, #20
 8007cdc:	9300      	str	r3, [sp, #0]
 8007cde:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007ce2:	9301      	str	r3, [sp, #4]
 8007ce4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007ce8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007cec:	3301      	adds	r3, #1
 8007cee:	429a      	cmp	r2, r3
 8007cf0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007cf4:	fbb2 f6f3 	udiv	r6, r2, r3
 8007cf8:	d32e      	bcc.n	8007d58 <quorem+0x96>
 8007cfa:	f04f 0a00 	mov.w	sl, #0
 8007cfe:	46c4      	mov	ip, r8
 8007d00:	46ae      	mov	lr, r5
 8007d02:	46d3      	mov	fp, sl
 8007d04:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007d08:	b298      	uxth	r0, r3
 8007d0a:	fb06 a000 	mla	r0, r6, r0, sl
 8007d0e:	0c02      	lsrs	r2, r0, #16
 8007d10:	0c1b      	lsrs	r3, r3, #16
 8007d12:	fb06 2303 	mla	r3, r6, r3, r2
 8007d16:	f8de 2000 	ldr.w	r2, [lr]
 8007d1a:	b280      	uxth	r0, r0
 8007d1c:	b292      	uxth	r2, r2
 8007d1e:	1a12      	subs	r2, r2, r0
 8007d20:	445a      	add	r2, fp
 8007d22:	f8de 0000 	ldr.w	r0, [lr]
 8007d26:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007d2a:	b29b      	uxth	r3, r3
 8007d2c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007d30:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007d34:	b292      	uxth	r2, r2
 8007d36:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007d3a:	45e1      	cmp	r9, ip
 8007d3c:	f84e 2b04 	str.w	r2, [lr], #4
 8007d40:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007d44:	d2de      	bcs.n	8007d04 <quorem+0x42>
 8007d46:	9b00      	ldr	r3, [sp, #0]
 8007d48:	58eb      	ldr	r3, [r5, r3]
 8007d4a:	b92b      	cbnz	r3, 8007d58 <quorem+0x96>
 8007d4c:	9b01      	ldr	r3, [sp, #4]
 8007d4e:	3b04      	subs	r3, #4
 8007d50:	429d      	cmp	r5, r3
 8007d52:	461a      	mov	r2, r3
 8007d54:	d32f      	bcc.n	8007db6 <quorem+0xf4>
 8007d56:	613c      	str	r4, [r7, #16]
 8007d58:	4638      	mov	r0, r7
 8007d5a:	f001 f97b 	bl	8009054 <__mcmp>
 8007d5e:	2800      	cmp	r0, #0
 8007d60:	db25      	blt.n	8007dae <quorem+0xec>
 8007d62:	4629      	mov	r1, r5
 8007d64:	2000      	movs	r0, #0
 8007d66:	f858 2b04 	ldr.w	r2, [r8], #4
 8007d6a:	f8d1 c000 	ldr.w	ip, [r1]
 8007d6e:	fa1f fe82 	uxth.w	lr, r2
 8007d72:	fa1f f38c 	uxth.w	r3, ip
 8007d76:	eba3 030e 	sub.w	r3, r3, lr
 8007d7a:	4403      	add	r3, r0
 8007d7c:	0c12      	lsrs	r2, r2, #16
 8007d7e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007d82:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007d86:	b29b      	uxth	r3, r3
 8007d88:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d8c:	45c1      	cmp	r9, r8
 8007d8e:	f841 3b04 	str.w	r3, [r1], #4
 8007d92:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007d96:	d2e6      	bcs.n	8007d66 <quorem+0xa4>
 8007d98:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007d9c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007da0:	b922      	cbnz	r2, 8007dac <quorem+0xea>
 8007da2:	3b04      	subs	r3, #4
 8007da4:	429d      	cmp	r5, r3
 8007da6:	461a      	mov	r2, r3
 8007da8:	d30b      	bcc.n	8007dc2 <quorem+0x100>
 8007daa:	613c      	str	r4, [r7, #16]
 8007dac:	3601      	adds	r6, #1
 8007dae:	4630      	mov	r0, r6
 8007db0:	b003      	add	sp, #12
 8007db2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007db6:	6812      	ldr	r2, [r2, #0]
 8007db8:	3b04      	subs	r3, #4
 8007dba:	2a00      	cmp	r2, #0
 8007dbc:	d1cb      	bne.n	8007d56 <quorem+0x94>
 8007dbe:	3c01      	subs	r4, #1
 8007dc0:	e7c6      	b.n	8007d50 <quorem+0x8e>
 8007dc2:	6812      	ldr	r2, [r2, #0]
 8007dc4:	3b04      	subs	r3, #4
 8007dc6:	2a00      	cmp	r2, #0
 8007dc8:	d1ef      	bne.n	8007daa <quorem+0xe8>
 8007dca:	3c01      	subs	r4, #1
 8007dcc:	e7ea      	b.n	8007da4 <quorem+0xe2>
 8007dce:	2000      	movs	r0, #0
 8007dd0:	e7ee      	b.n	8007db0 <quorem+0xee>
 8007dd2:	0000      	movs	r0, r0
 8007dd4:	0000      	movs	r0, r0
	...

08007dd8 <_dtoa_r>:
 8007dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ddc:	69c7      	ldr	r7, [r0, #28]
 8007dde:	b099      	sub	sp, #100	@ 0x64
 8007de0:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007de4:	ec55 4b10 	vmov	r4, r5, d0
 8007de8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8007dea:	9109      	str	r1, [sp, #36]	@ 0x24
 8007dec:	4683      	mov	fp, r0
 8007dee:	920e      	str	r2, [sp, #56]	@ 0x38
 8007df0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007df2:	b97f      	cbnz	r7, 8007e14 <_dtoa_r+0x3c>
 8007df4:	2010      	movs	r0, #16
 8007df6:	f000 fdfd 	bl	80089f4 <malloc>
 8007dfa:	4602      	mov	r2, r0
 8007dfc:	f8cb 001c 	str.w	r0, [fp, #28]
 8007e00:	b920      	cbnz	r0, 8007e0c <_dtoa_r+0x34>
 8007e02:	4ba7      	ldr	r3, [pc, #668]	@ (80080a0 <_dtoa_r+0x2c8>)
 8007e04:	21ef      	movs	r1, #239	@ 0xef
 8007e06:	48a7      	ldr	r0, [pc, #668]	@ (80080a4 <_dtoa_r+0x2cc>)
 8007e08:	f001 fc68 	bl	80096dc <__assert_func>
 8007e0c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007e10:	6007      	str	r7, [r0, #0]
 8007e12:	60c7      	str	r7, [r0, #12]
 8007e14:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007e18:	6819      	ldr	r1, [r3, #0]
 8007e1a:	b159      	cbz	r1, 8007e34 <_dtoa_r+0x5c>
 8007e1c:	685a      	ldr	r2, [r3, #4]
 8007e1e:	604a      	str	r2, [r1, #4]
 8007e20:	2301      	movs	r3, #1
 8007e22:	4093      	lsls	r3, r2
 8007e24:	608b      	str	r3, [r1, #8]
 8007e26:	4658      	mov	r0, fp
 8007e28:	f000 feda 	bl	8008be0 <_Bfree>
 8007e2c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007e30:	2200      	movs	r2, #0
 8007e32:	601a      	str	r2, [r3, #0]
 8007e34:	1e2b      	subs	r3, r5, #0
 8007e36:	bfb9      	ittee	lt
 8007e38:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007e3c:	9303      	strlt	r3, [sp, #12]
 8007e3e:	2300      	movge	r3, #0
 8007e40:	6033      	strge	r3, [r6, #0]
 8007e42:	9f03      	ldr	r7, [sp, #12]
 8007e44:	4b98      	ldr	r3, [pc, #608]	@ (80080a8 <_dtoa_r+0x2d0>)
 8007e46:	bfbc      	itt	lt
 8007e48:	2201      	movlt	r2, #1
 8007e4a:	6032      	strlt	r2, [r6, #0]
 8007e4c:	43bb      	bics	r3, r7
 8007e4e:	d112      	bne.n	8007e76 <_dtoa_r+0x9e>
 8007e50:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007e52:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007e56:	6013      	str	r3, [r2, #0]
 8007e58:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007e5c:	4323      	orrs	r3, r4
 8007e5e:	f000 854d 	beq.w	80088fc <_dtoa_r+0xb24>
 8007e62:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007e64:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80080bc <_dtoa_r+0x2e4>
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	f000 854f 	beq.w	800890c <_dtoa_r+0xb34>
 8007e6e:	f10a 0303 	add.w	r3, sl, #3
 8007e72:	f000 bd49 	b.w	8008908 <_dtoa_r+0xb30>
 8007e76:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	ec51 0b17 	vmov	r0, r1, d7
 8007e80:	2300      	movs	r3, #0
 8007e82:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8007e86:	f7f8 fe4f 	bl	8000b28 <__aeabi_dcmpeq>
 8007e8a:	4680      	mov	r8, r0
 8007e8c:	b158      	cbz	r0, 8007ea6 <_dtoa_r+0xce>
 8007e8e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007e90:	2301      	movs	r3, #1
 8007e92:	6013      	str	r3, [r2, #0]
 8007e94:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007e96:	b113      	cbz	r3, 8007e9e <_dtoa_r+0xc6>
 8007e98:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007e9a:	4b84      	ldr	r3, [pc, #528]	@ (80080ac <_dtoa_r+0x2d4>)
 8007e9c:	6013      	str	r3, [r2, #0]
 8007e9e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80080c0 <_dtoa_r+0x2e8>
 8007ea2:	f000 bd33 	b.w	800890c <_dtoa_r+0xb34>
 8007ea6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007eaa:	aa16      	add	r2, sp, #88	@ 0x58
 8007eac:	a917      	add	r1, sp, #92	@ 0x5c
 8007eae:	4658      	mov	r0, fp
 8007eb0:	f001 f980 	bl	80091b4 <__d2b>
 8007eb4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007eb8:	4681      	mov	r9, r0
 8007eba:	2e00      	cmp	r6, #0
 8007ebc:	d077      	beq.n	8007fae <_dtoa_r+0x1d6>
 8007ebe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007ec0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8007ec4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ec8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007ecc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007ed0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007ed4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007ed8:	4619      	mov	r1, r3
 8007eda:	2200      	movs	r2, #0
 8007edc:	4b74      	ldr	r3, [pc, #464]	@ (80080b0 <_dtoa_r+0x2d8>)
 8007ede:	f7f8 fa03 	bl	80002e8 <__aeabi_dsub>
 8007ee2:	a369      	add	r3, pc, #420	@ (adr r3, 8008088 <_dtoa_r+0x2b0>)
 8007ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ee8:	f7f8 fbb6 	bl	8000658 <__aeabi_dmul>
 8007eec:	a368      	add	r3, pc, #416	@ (adr r3, 8008090 <_dtoa_r+0x2b8>)
 8007eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ef2:	f7f8 f9fb 	bl	80002ec <__adddf3>
 8007ef6:	4604      	mov	r4, r0
 8007ef8:	4630      	mov	r0, r6
 8007efa:	460d      	mov	r5, r1
 8007efc:	f7f8 fb42 	bl	8000584 <__aeabi_i2d>
 8007f00:	a365      	add	r3, pc, #404	@ (adr r3, 8008098 <_dtoa_r+0x2c0>)
 8007f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f06:	f7f8 fba7 	bl	8000658 <__aeabi_dmul>
 8007f0a:	4602      	mov	r2, r0
 8007f0c:	460b      	mov	r3, r1
 8007f0e:	4620      	mov	r0, r4
 8007f10:	4629      	mov	r1, r5
 8007f12:	f7f8 f9eb 	bl	80002ec <__adddf3>
 8007f16:	4604      	mov	r4, r0
 8007f18:	460d      	mov	r5, r1
 8007f1a:	f7f8 fe4d 	bl	8000bb8 <__aeabi_d2iz>
 8007f1e:	2200      	movs	r2, #0
 8007f20:	4607      	mov	r7, r0
 8007f22:	2300      	movs	r3, #0
 8007f24:	4620      	mov	r0, r4
 8007f26:	4629      	mov	r1, r5
 8007f28:	f7f8 fe08 	bl	8000b3c <__aeabi_dcmplt>
 8007f2c:	b140      	cbz	r0, 8007f40 <_dtoa_r+0x168>
 8007f2e:	4638      	mov	r0, r7
 8007f30:	f7f8 fb28 	bl	8000584 <__aeabi_i2d>
 8007f34:	4622      	mov	r2, r4
 8007f36:	462b      	mov	r3, r5
 8007f38:	f7f8 fdf6 	bl	8000b28 <__aeabi_dcmpeq>
 8007f3c:	b900      	cbnz	r0, 8007f40 <_dtoa_r+0x168>
 8007f3e:	3f01      	subs	r7, #1
 8007f40:	2f16      	cmp	r7, #22
 8007f42:	d851      	bhi.n	8007fe8 <_dtoa_r+0x210>
 8007f44:	4b5b      	ldr	r3, [pc, #364]	@ (80080b4 <_dtoa_r+0x2dc>)
 8007f46:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f4e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007f52:	f7f8 fdf3 	bl	8000b3c <__aeabi_dcmplt>
 8007f56:	2800      	cmp	r0, #0
 8007f58:	d048      	beq.n	8007fec <_dtoa_r+0x214>
 8007f5a:	3f01      	subs	r7, #1
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	9312      	str	r3, [sp, #72]	@ 0x48
 8007f60:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007f62:	1b9b      	subs	r3, r3, r6
 8007f64:	1e5a      	subs	r2, r3, #1
 8007f66:	bf44      	itt	mi
 8007f68:	f1c3 0801 	rsbmi	r8, r3, #1
 8007f6c:	2300      	movmi	r3, #0
 8007f6e:	9208      	str	r2, [sp, #32]
 8007f70:	bf54      	ite	pl
 8007f72:	f04f 0800 	movpl.w	r8, #0
 8007f76:	9308      	strmi	r3, [sp, #32]
 8007f78:	2f00      	cmp	r7, #0
 8007f7a:	db39      	blt.n	8007ff0 <_dtoa_r+0x218>
 8007f7c:	9b08      	ldr	r3, [sp, #32]
 8007f7e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007f80:	443b      	add	r3, r7
 8007f82:	9308      	str	r3, [sp, #32]
 8007f84:	2300      	movs	r3, #0
 8007f86:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f8a:	2b09      	cmp	r3, #9
 8007f8c:	d864      	bhi.n	8008058 <_dtoa_r+0x280>
 8007f8e:	2b05      	cmp	r3, #5
 8007f90:	bfc4      	itt	gt
 8007f92:	3b04      	subgt	r3, #4
 8007f94:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8007f96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f98:	f1a3 0302 	sub.w	r3, r3, #2
 8007f9c:	bfcc      	ite	gt
 8007f9e:	2400      	movgt	r4, #0
 8007fa0:	2401      	movle	r4, #1
 8007fa2:	2b03      	cmp	r3, #3
 8007fa4:	d863      	bhi.n	800806e <_dtoa_r+0x296>
 8007fa6:	e8df f003 	tbb	[pc, r3]
 8007faa:	372a      	.short	0x372a
 8007fac:	5535      	.short	0x5535
 8007fae:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8007fb2:	441e      	add	r6, r3
 8007fb4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007fb8:	2b20      	cmp	r3, #32
 8007fba:	bfc1      	itttt	gt
 8007fbc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007fc0:	409f      	lslgt	r7, r3
 8007fc2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007fc6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007fca:	bfd6      	itet	le
 8007fcc:	f1c3 0320 	rsble	r3, r3, #32
 8007fd0:	ea47 0003 	orrgt.w	r0, r7, r3
 8007fd4:	fa04 f003 	lslle.w	r0, r4, r3
 8007fd8:	f7f8 fac4 	bl	8000564 <__aeabi_ui2d>
 8007fdc:	2201      	movs	r2, #1
 8007fde:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007fe2:	3e01      	subs	r6, #1
 8007fe4:	9214      	str	r2, [sp, #80]	@ 0x50
 8007fe6:	e777      	b.n	8007ed8 <_dtoa_r+0x100>
 8007fe8:	2301      	movs	r3, #1
 8007fea:	e7b8      	b.n	8007f5e <_dtoa_r+0x186>
 8007fec:	9012      	str	r0, [sp, #72]	@ 0x48
 8007fee:	e7b7      	b.n	8007f60 <_dtoa_r+0x188>
 8007ff0:	427b      	negs	r3, r7
 8007ff2:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	eba8 0807 	sub.w	r8, r8, r7
 8007ffa:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007ffc:	e7c4      	b.n	8007f88 <_dtoa_r+0x1b0>
 8007ffe:	2300      	movs	r3, #0
 8008000:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008002:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008004:	2b00      	cmp	r3, #0
 8008006:	dc35      	bgt.n	8008074 <_dtoa_r+0x29c>
 8008008:	2301      	movs	r3, #1
 800800a:	9300      	str	r3, [sp, #0]
 800800c:	9307      	str	r3, [sp, #28]
 800800e:	461a      	mov	r2, r3
 8008010:	920e      	str	r2, [sp, #56]	@ 0x38
 8008012:	e00b      	b.n	800802c <_dtoa_r+0x254>
 8008014:	2301      	movs	r3, #1
 8008016:	e7f3      	b.n	8008000 <_dtoa_r+0x228>
 8008018:	2300      	movs	r3, #0
 800801a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800801c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800801e:	18fb      	adds	r3, r7, r3
 8008020:	9300      	str	r3, [sp, #0]
 8008022:	3301      	adds	r3, #1
 8008024:	2b01      	cmp	r3, #1
 8008026:	9307      	str	r3, [sp, #28]
 8008028:	bfb8      	it	lt
 800802a:	2301      	movlt	r3, #1
 800802c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008030:	2100      	movs	r1, #0
 8008032:	2204      	movs	r2, #4
 8008034:	f102 0514 	add.w	r5, r2, #20
 8008038:	429d      	cmp	r5, r3
 800803a:	d91f      	bls.n	800807c <_dtoa_r+0x2a4>
 800803c:	6041      	str	r1, [r0, #4]
 800803e:	4658      	mov	r0, fp
 8008040:	f000 fd8e 	bl	8008b60 <_Balloc>
 8008044:	4682      	mov	sl, r0
 8008046:	2800      	cmp	r0, #0
 8008048:	d13c      	bne.n	80080c4 <_dtoa_r+0x2ec>
 800804a:	4b1b      	ldr	r3, [pc, #108]	@ (80080b8 <_dtoa_r+0x2e0>)
 800804c:	4602      	mov	r2, r0
 800804e:	f240 11af 	movw	r1, #431	@ 0x1af
 8008052:	e6d8      	b.n	8007e06 <_dtoa_r+0x2e>
 8008054:	2301      	movs	r3, #1
 8008056:	e7e0      	b.n	800801a <_dtoa_r+0x242>
 8008058:	2401      	movs	r4, #1
 800805a:	2300      	movs	r3, #0
 800805c:	9309      	str	r3, [sp, #36]	@ 0x24
 800805e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008060:	f04f 33ff 	mov.w	r3, #4294967295
 8008064:	9300      	str	r3, [sp, #0]
 8008066:	9307      	str	r3, [sp, #28]
 8008068:	2200      	movs	r2, #0
 800806a:	2312      	movs	r3, #18
 800806c:	e7d0      	b.n	8008010 <_dtoa_r+0x238>
 800806e:	2301      	movs	r3, #1
 8008070:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008072:	e7f5      	b.n	8008060 <_dtoa_r+0x288>
 8008074:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008076:	9300      	str	r3, [sp, #0]
 8008078:	9307      	str	r3, [sp, #28]
 800807a:	e7d7      	b.n	800802c <_dtoa_r+0x254>
 800807c:	3101      	adds	r1, #1
 800807e:	0052      	lsls	r2, r2, #1
 8008080:	e7d8      	b.n	8008034 <_dtoa_r+0x25c>
 8008082:	bf00      	nop
 8008084:	f3af 8000 	nop.w
 8008088:	636f4361 	.word	0x636f4361
 800808c:	3fd287a7 	.word	0x3fd287a7
 8008090:	8b60c8b3 	.word	0x8b60c8b3
 8008094:	3fc68a28 	.word	0x3fc68a28
 8008098:	509f79fb 	.word	0x509f79fb
 800809c:	3fd34413 	.word	0x3fd34413
 80080a0:	0800be35 	.word	0x0800be35
 80080a4:	0800be4c 	.word	0x0800be4c
 80080a8:	7ff00000 	.word	0x7ff00000
 80080ac:	0800be05 	.word	0x0800be05
 80080b0:	3ff80000 	.word	0x3ff80000
 80080b4:	0800bf48 	.word	0x0800bf48
 80080b8:	0800bea4 	.word	0x0800bea4
 80080bc:	0800be31 	.word	0x0800be31
 80080c0:	0800be04 	.word	0x0800be04
 80080c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80080c8:	6018      	str	r0, [r3, #0]
 80080ca:	9b07      	ldr	r3, [sp, #28]
 80080cc:	2b0e      	cmp	r3, #14
 80080ce:	f200 80a4 	bhi.w	800821a <_dtoa_r+0x442>
 80080d2:	2c00      	cmp	r4, #0
 80080d4:	f000 80a1 	beq.w	800821a <_dtoa_r+0x442>
 80080d8:	2f00      	cmp	r7, #0
 80080da:	dd33      	ble.n	8008144 <_dtoa_r+0x36c>
 80080dc:	4bad      	ldr	r3, [pc, #692]	@ (8008394 <_dtoa_r+0x5bc>)
 80080de:	f007 020f 	and.w	r2, r7, #15
 80080e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80080e6:	ed93 7b00 	vldr	d7, [r3]
 80080ea:	05f8      	lsls	r0, r7, #23
 80080ec:	ed8d 7b04 	vstr	d7, [sp, #16]
 80080f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80080f4:	d516      	bpl.n	8008124 <_dtoa_r+0x34c>
 80080f6:	4ba8      	ldr	r3, [pc, #672]	@ (8008398 <_dtoa_r+0x5c0>)
 80080f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80080fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008100:	f7f8 fbd4 	bl	80008ac <__aeabi_ddiv>
 8008104:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008108:	f004 040f 	and.w	r4, r4, #15
 800810c:	2603      	movs	r6, #3
 800810e:	4da2      	ldr	r5, [pc, #648]	@ (8008398 <_dtoa_r+0x5c0>)
 8008110:	b954      	cbnz	r4, 8008128 <_dtoa_r+0x350>
 8008112:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008116:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800811a:	f7f8 fbc7 	bl	80008ac <__aeabi_ddiv>
 800811e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008122:	e028      	b.n	8008176 <_dtoa_r+0x39e>
 8008124:	2602      	movs	r6, #2
 8008126:	e7f2      	b.n	800810e <_dtoa_r+0x336>
 8008128:	07e1      	lsls	r1, r4, #31
 800812a:	d508      	bpl.n	800813e <_dtoa_r+0x366>
 800812c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008130:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008134:	f7f8 fa90 	bl	8000658 <__aeabi_dmul>
 8008138:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800813c:	3601      	adds	r6, #1
 800813e:	1064      	asrs	r4, r4, #1
 8008140:	3508      	adds	r5, #8
 8008142:	e7e5      	b.n	8008110 <_dtoa_r+0x338>
 8008144:	f000 80d2 	beq.w	80082ec <_dtoa_r+0x514>
 8008148:	427c      	negs	r4, r7
 800814a:	4b92      	ldr	r3, [pc, #584]	@ (8008394 <_dtoa_r+0x5bc>)
 800814c:	4d92      	ldr	r5, [pc, #584]	@ (8008398 <_dtoa_r+0x5c0>)
 800814e:	f004 020f 	and.w	r2, r4, #15
 8008152:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800815a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800815e:	f7f8 fa7b 	bl	8000658 <__aeabi_dmul>
 8008162:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008166:	1124      	asrs	r4, r4, #4
 8008168:	2300      	movs	r3, #0
 800816a:	2602      	movs	r6, #2
 800816c:	2c00      	cmp	r4, #0
 800816e:	f040 80b2 	bne.w	80082d6 <_dtoa_r+0x4fe>
 8008172:	2b00      	cmp	r3, #0
 8008174:	d1d3      	bne.n	800811e <_dtoa_r+0x346>
 8008176:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008178:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800817c:	2b00      	cmp	r3, #0
 800817e:	f000 80b7 	beq.w	80082f0 <_dtoa_r+0x518>
 8008182:	4b86      	ldr	r3, [pc, #536]	@ (800839c <_dtoa_r+0x5c4>)
 8008184:	2200      	movs	r2, #0
 8008186:	4620      	mov	r0, r4
 8008188:	4629      	mov	r1, r5
 800818a:	f7f8 fcd7 	bl	8000b3c <__aeabi_dcmplt>
 800818e:	2800      	cmp	r0, #0
 8008190:	f000 80ae 	beq.w	80082f0 <_dtoa_r+0x518>
 8008194:	9b07      	ldr	r3, [sp, #28]
 8008196:	2b00      	cmp	r3, #0
 8008198:	f000 80aa 	beq.w	80082f0 <_dtoa_r+0x518>
 800819c:	9b00      	ldr	r3, [sp, #0]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	dd37      	ble.n	8008212 <_dtoa_r+0x43a>
 80081a2:	1e7b      	subs	r3, r7, #1
 80081a4:	9304      	str	r3, [sp, #16]
 80081a6:	4620      	mov	r0, r4
 80081a8:	4b7d      	ldr	r3, [pc, #500]	@ (80083a0 <_dtoa_r+0x5c8>)
 80081aa:	2200      	movs	r2, #0
 80081ac:	4629      	mov	r1, r5
 80081ae:	f7f8 fa53 	bl	8000658 <__aeabi_dmul>
 80081b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80081b6:	9c00      	ldr	r4, [sp, #0]
 80081b8:	3601      	adds	r6, #1
 80081ba:	4630      	mov	r0, r6
 80081bc:	f7f8 f9e2 	bl	8000584 <__aeabi_i2d>
 80081c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80081c4:	f7f8 fa48 	bl	8000658 <__aeabi_dmul>
 80081c8:	4b76      	ldr	r3, [pc, #472]	@ (80083a4 <_dtoa_r+0x5cc>)
 80081ca:	2200      	movs	r2, #0
 80081cc:	f7f8 f88e 	bl	80002ec <__adddf3>
 80081d0:	4605      	mov	r5, r0
 80081d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80081d6:	2c00      	cmp	r4, #0
 80081d8:	f040 808d 	bne.w	80082f6 <_dtoa_r+0x51e>
 80081dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80081e0:	4b71      	ldr	r3, [pc, #452]	@ (80083a8 <_dtoa_r+0x5d0>)
 80081e2:	2200      	movs	r2, #0
 80081e4:	f7f8 f880 	bl	80002e8 <__aeabi_dsub>
 80081e8:	4602      	mov	r2, r0
 80081ea:	460b      	mov	r3, r1
 80081ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80081f0:	462a      	mov	r2, r5
 80081f2:	4633      	mov	r3, r6
 80081f4:	f7f8 fcc0 	bl	8000b78 <__aeabi_dcmpgt>
 80081f8:	2800      	cmp	r0, #0
 80081fa:	f040 828b 	bne.w	8008714 <_dtoa_r+0x93c>
 80081fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008202:	462a      	mov	r2, r5
 8008204:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008208:	f7f8 fc98 	bl	8000b3c <__aeabi_dcmplt>
 800820c:	2800      	cmp	r0, #0
 800820e:	f040 8128 	bne.w	8008462 <_dtoa_r+0x68a>
 8008212:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008216:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800821a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800821c:	2b00      	cmp	r3, #0
 800821e:	f2c0 815a 	blt.w	80084d6 <_dtoa_r+0x6fe>
 8008222:	2f0e      	cmp	r7, #14
 8008224:	f300 8157 	bgt.w	80084d6 <_dtoa_r+0x6fe>
 8008228:	4b5a      	ldr	r3, [pc, #360]	@ (8008394 <_dtoa_r+0x5bc>)
 800822a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800822e:	ed93 7b00 	vldr	d7, [r3]
 8008232:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008234:	2b00      	cmp	r3, #0
 8008236:	ed8d 7b00 	vstr	d7, [sp]
 800823a:	da03      	bge.n	8008244 <_dtoa_r+0x46c>
 800823c:	9b07      	ldr	r3, [sp, #28]
 800823e:	2b00      	cmp	r3, #0
 8008240:	f340 8101 	ble.w	8008446 <_dtoa_r+0x66e>
 8008244:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008248:	4656      	mov	r6, sl
 800824a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800824e:	4620      	mov	r0, r4
 8008250:	4629      	mov	r1, r5
 8008252:	f7f8 fb2b 	bl	80008ac <__aeabi_ddiv>
 8008256:	f7f8 fcaf 	bl	8000bb8 <__aeabi_d2iz>
 800825a:	4680      	mov	r8, r0
 800825c:	f7f8 f992 	bl	8000584 <__aeabi_i2d>
 8008260:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008264:	f7f8 f9f8 	bl	8000658 <__aeabi_dmul>
 8008268:	4602      	mov	r2, r0
 800826a:	460b      	mov	r3, r1
 800826c:	4620      	mov	r0, r4
 800826e:	4629      	mov	r1, r5
 8008270:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008274:	f7f8 f838 	bl	80002e8 <__aeabi_dsub>
 8008278:	f806 4b01 	strb.w	r4, [r6], #1
 800827c:	9d07      	ldr	r5, [sp, #28]
 800827e:	eba6 040a 	sub.w	r4, r6, sl
 8008282:	42a5      	cmp	r5, r4
 8008284:	4602      	mov	r2, r0
 8008286:	460b      	mov	r3, r1
 8008288:	f040 8117 	bne.w	80084ba <_dtoa_r+0x6e2>
 800828c:	f7f8 f82e 	bl	80002ec <__adddf3>
 8008290:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008294:	4604      	mov	r4, r0
 8008296:	460d      	mov	r5, r1
 8008298:	f7f8 fc6e 	bl	8000b78 <__aeabi_dcmpgt>
 800829c:	2800      	cmp	r0, #0
 800829e:	f040 80f9 	bne.w	8008494 <_dtoa_r+0x6bc>
 80082a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80082a6:	4620      	mov	r0, r4
 80082a8:	4629      	mov	r1, r5
 80082aa:	f7f8 fc3d 	bl	8000b28 <__aeabi_dcmpeq>
 80082ae:	b118      	cbz	r0, 80082b8 <_dtoa_r+0x4e0>
 80082b0:	f018 0f01 	tst.w	r8, #1
 80082b4:	f040 80ee 	bne.w	8008494 <_dtoa_r+0x6bc>
 80082b8:	4649      	mov	r1, r9
 80082ba:	4658      	mov	r0, fp
 80082bc:	f000 fc90 	bl	8008be0 <_Bfree>
 80082c0:	2300      	movs	r3, #0
 80082c2:	7033      	strb	r3, [r6, #0]
 80082c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80082c6:	3701      	adds	r7, #1
 80082c8:	601f      	str	r7, [r3, #0]
 80082ca:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	f000 831d 	beq.w	800890c <_dtoa_r+0xb34>
 80082d2:	601e      	str	r6, [r3, #0]
 80082d4:	e31a      	b.n	800890c <_dtoa_r+0xb34>
 80082d6:	07e2      	lsls	r2, r4, #31
 80082d8:	d505      	bpl.n	80082e6 <_dtoa_r+0x50e>
 80082da:	e9d5 2300 	ldrd	r2, r3, [r5]
 80082de:	f7f8 f9bb 	bl	8000658 <__aeabi_dmul>
 80082e2:	3601      	adds	r6, #1
 80082e4:	2301      	movs	r3, #1
 80082e6:	1064      	asrs	r4, r4, #1
 80082e8:	3508      	adds	r5, #8
 80082ea:	e73f      	b.n	800816c <_dtoa_r+0x394>
 80082ec:	2602      	movs	r6, #2
 80082ee:	e742      	b.n	8008176 <_dtoa_r+0x39e>
 80082f0:	9c07      	ldr	r4, [sp, #28]
 80082f2:	9704      	str	r7, [sp, #16]
 80082f4:	e761      	b.n	80081ba <_dtoa_r+0x3e2>
 80082f6:	4b27      	ldr	r3, [pc, #156]	@ (8008394 <_dtoa_r+0x5bc>)
 80082f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80082fa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80082fe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008302:	4454      	add	r4, sl
 8008304:	2900      	cmp	r1, #0
 8008306:	d053      	beq.n	80083b0 <_dtoa_r+0x5d8>
 8008308:	4928      	ldr	r1, [pc, #160]	@ (80083ac <_dtoa_r+0x5d4>)
 800830a:	2000      	movs	r0, #0
 800830c:	f7f8 face 	bl	80008ac <__aeabi_ddiv>
 8008310:	4633      	mov	r3, r6
 8008312:	462a      	mov	r2, r5
 8008314:	f7f7 ffe8 	bl	80002e8 <__aeabi_dsub>
 8008318:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800831c:	4656      	mov	r6, sl
 800831e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008322:	f7f8 fc49 	bl	8000bb8 <__aeabi_d2iz>
 8008326:	4605      	mov	r5, r0
 8008328:	f7f8 f92c 	bl	8000584 <__aeabi_i2d>
 800832c:	4602      	mov	r2, r0
 800832e:	460b      	mov	r3, r1
 8008330:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008334:	f7f7 ffd8 	bl	80002e8 <__aeabi_dsub>
 8008338:	3530      	adds	r5, #48	@ 0x30
 800833a:	4602      	mov	r2, r0
 800833c:	460b      	mov	r3, r1
 800833e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008342:	f806 5b01 	strb.w	r5, [r6], #1
 8008346:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800834a:	f7f8 fbf7 	bl	8000b3c <__aeabi_dcmplt>
 800834e:	2800      	cmp	r0, #0
 8008350:	d171      	bne.n	8008436 <_dtoa_r+0x65e>
 8008352:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008356:	4911      	ldr	r1, [pc, #68]	@ (800839c <_dtoa_r+0x5c4>)
 8008358:	2000      	movs	r0, #0
 800835a:	f7f7 ffc5 	bl	80002e8 <__aeabi_dsub>
 800835e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008362:	f7f8 fbeb 	bl	8000b3c <__aeabi_dcmplt>
 8008366:	2800      	cmp	r0, #0
 8008368:	f040 8095 	bne.w	8008496 <_dtoa_r+0x6be>
 800836c:	42a6      	cmp	r6, r4
 800836e:	f43f af50 	beq.w	8008212 <_dtoa_r+0x43a>
 8008372:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008376:	4b0a      	ldr	r3, [pc, #40]	@ (80083a0 <_dtoa_r+0x5c8>)
 8008378:	2200      	movs	r2, #0
 800837a:	f7f8 f96d 	bl	8000658 <__aeabi_dmul>
 800837e:	4b08      	ldr	r3, [pc, #32]	@ (80083a0 <_dtoa_r+0x5c8>)
 8008380:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008384:	2200      	movs	r2, #0
 8008386:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800838a:	f7f8 f965 	bl	8000658 <__aeabi_dmul>
 800838e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008392:	e7c4      	b.n	800831e <_dtoa_r+0x546>
 8008394:	0800bf48 	.word	0x0800bf48
 8008398:	0800bf20 	.word	0x0800bf20
 800839c:	3ff00000 	.word	0x3ff00000
 80083a0:	40240000 	.word	0x40240000
 80083a4:	401c0000 	.word	0x401c0000
 80083a8:	40140000 	.word	0x40140000
 80083ac:	3fe00000 	.word	0x3fe00000
 80083b0:	4631      	mov	r1, r6
 80083b2:	4628      	mov	r0, r5
 80083b4:	f7f8 f950 	bl	8000658 <__aeabi_dmul>
 80083b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80083bc:	9415      	str	r4, [sp, #84]	@ 0x54
 80083be:	4656      	mov	r6, sl
 80083c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80083c4:	f7f8 fbf8 	bl	8000bb8 <__aeabi_d2iz>
 80083c8:	4605      	mov	r5, r0
 80083ca:	f7f8 f8db 	bl	8000584 <__aeabi_i2d>
 80083ce:	4602      	mov	r2, r0
 80083d0:	460b      	mov	r3, r1
 80083d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80083d6:	f7f7 ff87 	bl	80002e8 <__aeabi_dsub>
 80083da:	3530      	adds	r5, #48	@ 0x30
 80083dc:	f806 5b01 	strb.w	r5, [r6], #1
 80083e0:	4602      	mov	r2, r0
 80083e2:	460b      	mov	r3, r1
 80083e4:	42a6      	cmp	r6, r4
 80083e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80083ea:	f04f 0200 	mov.w	r2, #0
 80083ee:	d124      	bne.n	800843a <_dtoa_r+0x662>
 80083f0:	4bac      	ldr	r3, [pc, #688]	@ (80086a4 <_dtoa_r+0x8cc>)
 80083f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80083f6:	f7f7 ff79 	bl	80002ec <__adddf3>
 80083fa:	4602      	mov	r2, r0
 80083fc:	460b      	mov	r3, r1
 80083fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008402:	f7f8 fbb9 	bl	8000b78 <__aeabi_dcmpgt>
 8008406:	2800      	cmp	r0, #0
 8008408:	d145      	bne.n	8008496 <_dtoa_r+0x6be>
 800840a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800840e:	49a5      	ldr	r1, [pc, #660]	@ (80086a4 <_dtoa_r+0x8cc>)
 8008410:	2000      	movs	r0, #0
 8008412:	f7f7 ff69 	bl	80002e8 <__aeabi_dsub>
 8008416:	4602      	mov	r2, r0
 8008418:	460b      	mov	r3, r1
 800841a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800841e:	f7f8 fb8d 	bl	8000b3c <__aeabi_dcmplt>
 8008422:	2800      	cmp	r0, #0
 8008424:	f43f aef5 	beq.w	8008212 <_dtoa_r+0x43a>
 8008428:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800842a:	1e73      	subs	r3, r6, #1
 800842c:	9315      	str	r3, [sp, #84]	@ 0x54
 800842e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008432:	2b30      	cmp	r3, #48	@ 0x30
 8008434:	d0f8      	beq.n	8008428 <_dtoa_r+0x650>
 8008436:	9f04      	ldr	r7, [sp, #16]
 8008438:	e73e      	b.n	80082b8 <_dtoa_r+0x4e0>
 800843a:	4b9b      	ldr	r3, [pc, #620]	@ (80086a8 <_dtoa_r+0x8d0>)
 800843c:	f7f8 f90c 	bl	8000658 <__aeabi_dmul>
 8008440:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008444:	e7bc      	b.n	80083c0 <_dtoa_r+0x5e8>
 8008446:	d10c      	bne.n	8008462 <_dtoa_r+0x68a>
 8008448:	4b98      	ldr	r3, [pc, #608]	@ (80086ac <_dtoa_r+0x8d4>)
 800844a:	2200      	movs	r2, #0
 800844c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008450:	f7f8 f902 	bl	8000658 <__aeabi_dmul>
 8008454:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008458:	f7f8 fb84 	bl	8000b64 <__aeabi_dcmpge>
 800845c:	2800      	cmp	r0, #0
 800845e:	f000 8157 	beq.w	8008710 <_dtoa_r+0x938>
 8008462:	2400      	movs	r4, #0
 8008464:	4625      	mov	r5, r4
 8008466:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008468:	43db      	mvns	r3, r3
 800846a:	9304      	str	r3, [sp, #16]
 800846c:	4656      	mov	r6, sl
 800846e:	2700      	movs	r7, #0
 8008470:	4621      	mov	r1, r4
 8008472:	4658      	mov	r0, fp
 8008474:	f000 fbb4 	bl	8008be0 <_Bfree>
 8008478:	2d00      	cmp	r5, #0
 800847a:	d0dc      	beq.n	8008436 <_dtoa_r+0x65e>
 800847c:	b12f      	cbz	r7, 800848a <_dtoa_r+0x6b2>
 800847e:	42af      	cmp	r7, r5
 8008480:	d003      	beq.n	800848a <_dtoa_r+0x6b2>
 8008482:	4639      	mov	r1, r7
 8008484:	4658      	mov	r0, fp
 8008486:	f000 fbab 	bl	8008be0 <_Bfree>
 800848a:	4629      	mov	r1, r5
 800848c:	4658      	mov	r0, fp
 800848e:	f000 fba7 	bl	8008be0 <_Bfree>
 8008492:	e7d0      	b.n	8008436 <_dtoa_r+0x65e>
 8008494:	9704      	str	r7, [sp, #16]
 8008496:	4633      	mov	r3, r6
 8008498:	461e      	mov	r6, r3
 800849a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800849e:	2a39      	cmp	r2, #57	@ 0x39
 80084a0:	d107      	bne.n	80084b2 <_dtoa_r+0x6da>
 80084a2:	459a      	cmp	sl, r3
 80084a4:	d1f8      	bne.n	8008498 <_dtoa_r+0x6c0>
 80084a6:	9a04      	ldr	r2, [sp, #16]
 80084a8:	3201      	adds	r2, #1
 80084aa:	9204      	str	r2, [sp, #16]
 80084ac:	2230      	movs	r2, #48	@ 0x30
 80084ae:	f88a 2000 	strb.w	r2, [sl]
 80084b2:	781a      	ldrb	r2, [r3, #0]
 80084b4:	3201      	adds	r2, #1
 80084b6:	701a      	strb	r2, [r3, #0]
 80084b8:	e7bd      	b.n	8008436 <_dtoa_r+0x65e>
 80084ba:	4b7b      	ldr	r3, [pc, #492]	@ (80086a8 <_dtoa_r+0x8d0>)
 80084bc:	2200      	movs	r2, #0
 80084be:	f7f8 f8cb 	bl	8000658 <__aeabi_dmul>
 80084c2:	2200      	movs	r2, #0
 80084c4:	2300      	movs	r3, #0
 80084c6:	4604      	mov	r4, r0
 80084c8:	460d      	mov	r5, r1
 80084ca:	f7f8 fb2d 	bl	8000b28 <__aeabi_dcmpeq>
 80084ce:	2800      	cmp	r0, #0
 80084d0:	f43f aebb 	beq.w	800824a <_dtoa_r+0x472>
 80084d4:	e6f0      	b.n	80082b8 <_dtoa_r+0x4e0>
 80084d6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80084d8:	2a00      	cmp	r2, #0
 80084da:	f000 80db 	beq.w	8008694 <_dtoa_r+0x8bc>
 80084de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80084e0:	2a01      	cmp	r2, #1
 80084e2:	f300 80bf 	bgt.w	8008664 <_dtoa_r+0x88c>
 80084e6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80084e8:	2a00      	cmp	r2, #0
 80084ea:	f000 80b7 	beq.w	800865c <_dtoa_r+0x884>
 80084ee:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80084f2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80084f4:	4646      	mov	r6, r8
 80084f6:	9a08      	ldr	r2, [sp, #32]
 80084f8:	2101      	movs	r1, #1
 80084fa:	441a      	add	r2, r3
 80084fc:	4658      	mov	r0, fp
 80084fe:	4498      	add	r8, r3
 8008500:	9208      	str	r2, [sp, #32]
 8008502:	f000 fc21 	bl	8008d48 <__i2b>
 8008506:	4605      	mov	r5, r0
 8008508:	b15e      	cbz	r6, 8008522 <_dtoa_r+0x74a>
 800850a:	9b08      	ldr	r3, [sp, #32]
 800850c:	2b00      	cmp	r3, #0
 800850e:	dd08      	ble.n	8008522 <_dtoa_r+0x74a>
 8008510:	42b3      	cmp	r3, r6
 8008512:	9a08      	ldr	r2, [sp, #32]
 8008514:	bfa8      	it	ge
 8008516:	4633      	movge	r3, r6
 8008518:	eba8 0803 	sub.w	r8, r8, r3
 800851c:	1af6      	subs	r6, r6, r3
 800851e:	1ad3      	subs	r3, r2, r3
 8008520:	9308      	str	r3, [sp, #32]
 8008522:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008524:	b1f3      	cbz	r3, 8008564 <_dtoa_r+0x78c>
 8008526:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008528:	2b00      	cmp	r3, #0
 800852a:	f000 80b7 	beq.w	800869c <_dtoa_r+0x8c4>
 800852e:	b18c      	cbz	r4, 8008554 <_dtoa_r+0x77c>
 8008530:	4629      	mov	r1, r5
 8008532:	4622      	mov	r2, r4
 8008534:	4658      	mov	r0, fp
 8008536:	f000 fcc7 	bl	8008ec8 <__pow5mult>
 800853a:	464a      	mov	r2, r9
 800853c:	4601      	mov	r1, r0
 800853e:	4605      	mov	r5, r0
 8008540:	4658      	mov	r0, fp
 8008542:	f000 fc17 	bl	8008d74 <__multiply>
 8008546:	4649      	mov	r1, r9
 8008548:	9004      	str	r0, [sp, #16]
 800854a:	4658      	mov	r0, fp
 800854c:	f000 fb48 	bl	8008be0 <_Bfree>
 8008550:	9b04      	ldr	r3, [sp, #16]
 8008552:	4699      	mov	r9, r3
 8008554:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008556:	1b1a      	subs	r2, r3, r4
 8008558:	d004      	beq.n	8008564 <_dtoa_r+0x78c>
 800855a:	4649      	mov	r1, r9
 800855c:	4658      	mov	r0, fp
 800855e:	f000 fcb3 	bl	8008ec8 <__pow5mult>
 8008562:	4681      	mov	r9, r0
 8008564:	2101      	movs	r1, #1
 8008566:	4658      	mov	r0, fp
 8008568:	f000 fbee 	bl	8008d48 <__i2b>
 800856c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800856e:	4604      	mov	r4, r0
 8008570:	2b00      	cmp	r3, #0
 8008572:	f000 81cf 	beq.w	8008914 <_dtoa_r+0xb3c>
 8008576:	461a      	mov	r2, r3
 8008578:	4601      	mov	r1, r0
 800857a:	4658      	mov	r0, fp
 800857c:	f000 fca4 	bl	8008ec8 <__pow5mult>
 8008580:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008582:	2b01      	cmp	r3, #1
 8008584:	4604      	mov	r4, r0
 8008586:	f300 8095 	bgt.w	80086b4 <_dtoa_r+0x8dc>
 800858a:	9b02      	ldr	r3, [sp, #8]
 800858c:	2b00      	cmp	r3, #0
 800858e:	f040 8087 	bne.w	80086a0 <_dtoa_r+0x8c8>
 8008592:	9b03      	ldr	r3, [sp, #12]
 8008594:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008598:	2b00      	cmp	r3, #0
 800859a:	f040 8089 	bne.w	80086b0 <_dtoa_r+0x8d8>
 800859e:	9b03      	ldr	r3, [sp, #12]
 80085a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80085a4:	0d1b      	lsrs	r3, r3, #20
 80085a6:	051b      	lsls	r3, r3, #20
 80085a8:	b12b      	cbz	r3, 80085b6 <_dtoa_r+0x7de>
 80085aa:	9b08      	ldr	r3, [sp, #32]
 80085ac:	3301      	adds	r3, #1
 80085ae:	9308      	str	r3, [sp, #32]
 80085b0:	f108 0801 	add.w	r8, r8, #1
 80085b4:	2301      	movs	r3, #1
 80085b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80085b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	f000 81b0 	beq.w	8008920 <_dtoa_r+0xb48>
 80085c0:	6923      	ldr	r3, [r4, #16]
 80085c2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80085c6:	6918      	ldr	r0, [r3, #16]
 80085c8:	f000 fb72 	bl	8008cb0 <__hi0bits>
 80085cc:	f1c0 0020 	rsb	r0, r0, #32
 80085d0:	9b08      	ldr	r3, [sp, #32]
 80085d2:	4418      	add	r0, r3
 80085d4:	f010 001f 	ands.w	r0, r0, #31
 80085d8:	d077      	beq.n	80086ca <_dtoa_r+0x8f2>
 80085da:	f1c0 0320 	rsb	r3, r0, #32
 80085de:	2b04      	cmp	r3, #4
 80085e0:	dd6b      	ble.n	80086ba <_dtoa_r+0x8e2>
 80085e2:	9b08      	ldr	r3, [sp, #32]
 80085e4:	f1c0 001c 	rsb	r0, r0, #28
 80085e8:	4403      	add	r3, r0
 80085ea:	4480      	add	r8, r0
 80085ec:	4406      	add	r6, r0
 80085ee:	9308      	str	r3, [sp, #32]
 80085f0:	f1b8 0f00 	cmp.w	r8, #0
 80085f4:	dd05      	ble.n	8008602 <_dtoa_r+0x82a>
 80085f6:	4649      	mov	r1, r9
 80085f8:	4642      	mov	r2, r8
 80085fa:	4658      	mov	r0, fp
 80085fc:	f000 fcbe 	bl	8008f7c <__lshift>
 8008600:	4681      	mov	r9, r0
 8008602:	9b08      	ldr	r3, [sp, #32]
 8008604:	2b00      	cmp	r3, #0
 8008606:	dd05      	ble.n	8008614 <_dtoa_r+0x83c>
 8008608:	4621      	mov	r1, r4
 800860a:	461a      	mov	r2, r3
 800860c:	4658      	mov	r0, fp
 800860e:	f000 fcb5 	bl	8008f7c <__lshift>
 8008612:	4604      	mov	r4, r0
 8008614:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008616:	2b00      	cmp	r3, #0
 8008618:	d059      	beq.n	80086ce <_dtoa_r+0x8f6>
 800861a:	4621      	mov	r1, r4
 800861c:	4648      	mov	r0, r9
 800861e:	f000 fd19 	bl	8009054 <__mcmp>
 8008622:	2800      	cmp	r0, #0
 8008624:	da53      	bge.n	80086ce <_dtoa_r+0x8f6>
 8008626:	1e7b      	subs	r3, r7, #1
 8008628:	9304      	str	r3, [sp, #16]
 800862a:	4649      	mov	r1, r9
 800862c:	2300      	movs	r3, #0
 800862e:	220a      	movs	r2, #10
 8008630:	4658      	mov	r0, fp
 8008632:	f000 faf7 	bl	8008c24 <__multadd>
 8008636:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008638:	4681      	mov	r9, r0
 800863a:	2b00      	cmp	r3, #0
 800863c:	f000 8172 	beq.w	8008924 <_dtoa_r+0xb4c>
 8008640:	2300      	movs	r3, #0
 8008642:	4629      	mov	r1, r5
 8008644:	220a      	movs	r2, #10
 8008646:	4658      	mov	r0, fp
 8008648:	f000 faec 	bl	8008c24 <__multadd>
 800864c:	9b00      	ldr	r3, [sp, #0]
 800864e:	2b00      	cmp	r3, #0
 8008650:	4605      	mov	r5, r0
 8008652:	dc67      	bgt.n	8008724 <_dtoa_r+0x94c>
 8008654:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008656:	2b02      	cmp	r3, #2
 8008658:	dc41      	bgt.n	80086de <_dtoa_r+0x906>
 800865a:	e063      	b.n	8008724 <_dtoa_r+0x94c>
 800865c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800865e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008662:	e746      	b.n	80084f2 <_dtoa_r+0x71a>
 8008664:	9b07      	ldr	r3, [sp, #28]
 8008666:	1e5c      	subs	r4, r3, #1
 8008668:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800866a:	42a3      	cmp	r3, r4
 800866c:	bfbf      	itttt	lt
 800866e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008670:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008672:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008674:	1ae3      	sublt	r3, r4, r3
 8008676:	bfb4      	ite	lt
 8008678:	18d2      	addlt	r2, r2, r3
 800867a:	1b1c      	subge	r4, r3, r4
 800867c:	9b07      	ldr	r3, [sp, #28]
 800867e:	bfbc      	itt	lt
 8008680:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008682:	2400      	movlt	r4, #0
 8008684:	2b00      	cmp	r3, #0
 8008686:	bfb5      	itete	lt
 8008688:	eba8 0603 	sublt.w	r6, r8, r3
 800868c:	9b07      	ldrge	r3, [sp, #28]
 800868e:	2300      	movlt	r3, #0
 8008690:	4646      	movge	r6, r8
 8008692:	e730      	b.n	80084f6 <_dtoa_r+0x71e>
 8008694:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008696:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008698:	4646      	mov	r6, r8
 800869a:	e735      	b.n	8008508 <_dtoa_r+0x730>
 800869c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800869e:	e75c      	b.n	800855a <_dtoa_r+0x782>
 80086a0:	2300      	movs	r3, #0
 80086a2:	e788      	b.n	80085b6 <_dtoa_r+0x7de>
 80086a4:	3fe00000 	.word	0x3fe00000
 80086a8:	40240000 	.word	0x40240000
 80086ac:	40140000 	.word	0x40140000
 80086b0:	9b02      	ldr	r3, [sp, #8]
 80086b2:	e780      	b.n	80085b6 <_dtoa_r+0x7de>
 80086b4:	2300      	movs	r3, #0
 80086b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80086b8:	e782      	b.n	80085c0 <_dtoa_r+0x7e8>
 80086ba:	d099      	beq.n	80085f0 <_dtoa_r+0x818>
 80086bc:	9a08      	ldr	r2, [sp, #32]
 80086be:	331c      	adds	r3, #28
 80086c0:	441a      	add	r2, r3
 80086c2:	4498      	add	r8, r3
 80086c4:	441e      	add	r6, r3
 80086c6:	9208      	str	r2, [sp, #32]
 80086c8:	e792      	b.n	80085f0 <_dtoa_r+0x818>
 80086ca:	4603      	mov	r3, r0
 80086cc:	e7f6      	b.n	80086bc <_dtoa_r+0x8e4>
 80086ce:	9b07      	ldr	r3, [sp, #28]
 80086d0:	9704      	str	r7, [sp, #16]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	dc20      	bgt.n	8008718 <_dtoa_r+0x940>
 80086d6:	9300      	str	r3, [sp, #0]
 80086d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086da:	2b02      	cmp	r3, #2
 80086dc:	dd1e      	ble.n	800871c <_dtoa_r+0x944>
 80086de:	9b00      	ldr	r3, [sp, #0]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	f47f aec0 	bne.w	8008466 <_dtoa_r+0x68e>
 80086e6:	4621      	mov	r1, r4
 80086e8:	2205      	movs	r2, #5
 80086ea:	4658      	mov	r0, fp
 80086ec:	f000 fa9a 	bl	8008c24 <__multadd>
 80086f0:	4601      	mov	r1, r0
 80086f2:	4604      	mov	r4, r0
 80086f4:	4648      	mov	r0, r9
 80086f6:	f000 fcad 	bl	8009054 <__mcmp>
 80086fa:	2800      	cmp	r0, #0
 80086fc:	f77f aeb3 	ble.w	8008466 <_dtoa_r+0x68e>
 8008700:	4656      	mov	r6, sl
 8008702:	2331      	movs	r3, #49	@ 0x31
 8008704:	f806 3b01 	strb.w	r3, [r6], #1
 8008708:	9b04      	ldr	r3, [sp, #16]
 800870a:	3301      	adds	r3, #1
 800870c:	9304      	str	r3, [sp, #16]
 800870e:	e6ae      	b.n	800846e <_dtoa_r+0x696>
 8008710:	9c07      	ldr	r4, [sp, #28]
 8008712:	9704      	str	r7, [sp, #16]
 8008714:	4625      	mov	r5, r4
 8008716:	e7f3      	b.n	8008700 <_dtoa_r+0x928>
 8008718:	9b07      	ldr	r3, [sp, #28]
 800871a:	9300      	str	r3, [sp, #0]
 800871c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800871e:	2b00      	cmp	r3, #0
 8008720:	f000 8104 	beq.w	800892c <_dtoa_r+0xb54>
 8008724:	2e00      	cmp	r6, #0
 8008726:	dd05      	ble.n	8008734 <_dtoa_r+0x95c>
 8008728:	4629      	mov	r1, r5
 800872a:	4632      	mov	r2, r6
 800872c:	4658      	mov	r0, fp
 800872e:	f000 fc25 	bl	8008f7c <__lshift>
 8008732:	4605      	mov	r5, r0
 8008734:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008736:	2b00      	cmp	r3, #0
 8008738:	d05a      	beq.n	80087f0 <_dtoa_r+0xa18>
 800873a:	6869      	ldr	r1, [r5, #4]
 800873c:	4658      	mov	r0, fp
 800873e:	f000 fa0f 	bl	8008b60 <_Balloc>
 8008742:	4606      	mov	r6, r0
 8008744:	b928      	cbnz	r0, 8008752 <_dtoa_r+0x97a>
 8008746:	4b84      	ldr	r3, [pc, #528]	@ (8008958 <_dtoa_r+0xb80>)
 8008748:	4602      	mov	r2, r0
 800874a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800874e:	f7ff bb5a 	b.w	8007e06 <_dtoa_r+0x2e>
 8008752:	692a      	ldr	r2, [r5, #16]
 8008754:	3202      	adds	r2, #2
 8008756:	0092      	lsls	r2, r2, #2
 8008758:	f105 010c 	add.w	r1, r5, #12
 800875c:	300c      	adds	r0, #12
 800875e:	f000 ffaf 	bl	80096c0 <memcpy>
 8008762:	2201      	movs	r2, #1
 8008764:	4631      	mov	r1, r6
 8008766:	4658      	mov	r0, fp
 8008768:	f000 fc08 	bl	8008f7c <__lshift>
 800876c:	f10a 0301 	add.w	r3, sl, #1
 8008770:	9307      	str	r3, [sp, #28]
 8008772:	9b00      	ldr	r3, [sp, #0]
 8008774:	4453      	add	r3, sl
 8008776:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008778:	9b02      	ldr	r3, [sp, #8]
 800877a:	f003 0301 	and.w	r3, r3, #1
 800877e:	462f      	mov	r7, r5
 8008780:	930a      	str	r3, [sp, #40]	@ 0x28
 8008782:	4605      	mov	r5, r0
 8008784:	9b07      	ldr	r3, [sp, #28]
 8008786:	4621      	mov	r1, r4
 8008788:	3b01      	subs	r3, #1
 800878a:	4648      	mov	r0, r9
 800878c:	9300      	str	r3, [sp, #0]
 800878e:	f7ff fa98 	bl	8007cc2 <quorem>
 8008792:	4639      	mov	r1, r7
 8008794:	9002      	str	r0, [sp, #8]
 8008796:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800879a:	4648      	mov	r0, r9
 800879c:	f000 fc5a 	bl	8009054 <__mcmp>
 80087a0:	462a      	mov	r2, r5
 80087a2:	9008      	str	r0, [sp, #32]
 80087a4:	4621      	mov	r1, r4
 80087a6:	4658      	mov	r0, fp
 80087a8:	f000 fc70 	bl	800908c <__mdiff>
 80087ac:	68c2      	ldr	r2, [r0, #12]
 80087ae:	4606      	mov	r6, r0
 80087b0:	bb02      	cbnz	r2, 80087f4 <_dtoa_r+0xa1c>
 80087b2:	4601      	mov	r1, r0
 80087b4:	4648      	mov	r0, r9
 80087b6:	f000 fc4d 	bl	8009054 <__mcmp>
 80087ba:	4602      	mov	r2, r0
 80087bc:	4631      	mov	r1, r6
 80087be:	4658      	mov	r0, fp
 80087c0:	920e      	str	r2, [sp, #56]	@ 0x38
 80087c2:	f000 fa0d 	bl	8008be0 <_Bfree>
 80087c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087c8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80087ca:	9e07      	ldr	r6, [sp, #28]
 80087cc:	ea43 0102 	orr.w	r1, r3, r2
 80087d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80087d2:	4319      	orrs	r1, r3
 80087d4:	d110      	bne.n	80087f8 <_dtoa_r+0xa20>
 80087d6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80087da:	d029      	beq.n	8008830 <_dtoa_r+0xa58>
 80087dc:	9b08      	ldr	r3, [sp, #32]
 80087de:	2b00      	cmp	r3, #0
 80087e0:	dd02      	ble.n	80087e8 <_dtoa_r+0xa10>
 80087e2:	9b02      	ldr	r3, [sp, #8]
 80087e4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80087e8:	9b00      	ldr	r3, [sp, #0]
 80087ea:	f883 8000 	strb.w	r8, [r3]
 80087ee:	e63f      	b.n	8008470 <_dtoa_r+0x698>
 80087f0:	4628      	mov	r0, r5
 80087f2:	e7bb      	b.n	800876c <_dtoa_r+0x994>
 80087f4:	2201      	movs	r2, #1
 80087f6:	e7e1      	b.n	80087bc <_dtoa_r+0x9e4>
 80087f8:	9b08      	ldr	r3, [sp, #32]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	db04      	blt.n	8008808 <_dtoa_r+0xa30>
 80087fe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008800:	430b      	orrs	r3, r1
 8008802:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008804:	430b      	orrs	r3, r1
 8008806:	d120      	bne.n	800884a <_dtoa_r+0xa72>
 8008808:	2a00      	cmp	r2, #0
 800880a:	dded      	ble.n	80087e8 <_dtoa_r+0xa10>
 800880c:	4649      	mov	r1, r9
 800880e:	2201      	movs	r2, #1
 8008810:	4658      	mov	r0, fp
 8008812:	f000 fbb3 	bl	8008f7c <__lshift>
 8008816:	4621      	mov	r1, r4
 8008818:	4681      	mov	r9, r0
 800881a:	f000 fc1b 	bl	8009054 <__mcmp>
 800881e:	2800      	cmp	r0, #0
 8008820:	dc03      	bgt.n	800882a <_dtoa_r+0xa52>
 8008822:	d1e1      	bne.n	80087e8 <_dtoa_r+0xa10>
 8008824:	f018 0f01 	tst.w	r8, #1
 8008828:	d0de      	beq.n	80087e8 <_dtoa_r+0xa10>
 800882a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800882e:	d1d8      	bne.n	80087e2 <_dtoa_r+0xa0a>
 8008830:	9a00      	ldr	r2, [sp, #0]
 8008832:	2339      	movs	r3, #57	@ 0x39
 8008834:	7013      	strb	r3, [r2, #0]
 8008836:	4633      	mov	r3, r6
 8008838:	461e      	mov	r6, r3
 800883a:	3b01      	subs	r3, #1
 800883c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008840:	2a39      	cmp	r2, #57	@ 0x39
 8008842:	d052      	beq.n	80088ea <_dtoa_r+0xb12>
 8008844:	3201      	adds	r2, #1
 8008846:	701a      	strb	r2, [r3, #0]
 8008848:	e612      	b.n	8008470 <_dtoa_r+0x698>
 800884a:	2a00      	cmp	r2, #0
 800884c:	dd07      	ble.n	800885e <_dtoa_r+0xa86>
 800884e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008852:	d0ed      	beq.n	8008830 <_dtoa_r+0xa58>
 8008854:	9a00      	ldr	r2, [sp, #0]
 8008856:	f108 0301 	add.w	r3, r8, #1
 800885a:	7013      	strb	r3, [r2, #0]
 800885c:	e608      	b.n	8008470 <_dtoa_r+0x698>
 800885e:	9b07      	ldr	r3, [sp, #28]
 8008860:	9a07      	ldr	r2, [sp, #28]
 8008862:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008866:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008868:	4293      	cmp	r3, r2
 800886a:	d028      	beq.n	80088be <_dtoa_r+0xae6>
 800886c:	4649      	mov	r1, r9
 800886e:	2300      	movs	r3, #0
 8008870:	220a      	movs	r2, #10
 8008872:	4658      	mov	r0, fp
 8008874:	f000 f9d6 	bl	8008c24 <__multadd>
 8008878:	42af      	cmp	r7, r5
 800887a:	4681      	mov	r9, r0
 800887c:	f04f 0300 	mov.w	r3, #0
 8008880:	f04f 020a 	mov.w	r2, #10
 8008884:	4639      	mov	r1, r7
 8008886:	4658      	mov	r0, fp
 8008888:	d107      	bne.n	800889a <_dtoa_r+0xac2>
 800888a:	f000 f9cb 	bl	8008c24 <__multadd>
 800888e:	4607      	mov	r7, r0
 8008890:	4605      	mov	r5, r0
 8008892:	9b07      	ldr	r3, [sp, #28]
 8008894:	3301      	adds	r3, #1
 8008896:	9307      	str	r3, [sp, #28]
 8008898:	e774      	b.n	8008784 <_dtoa_r+0x9ac>
 800889a:	f000 f9c3 	bl	8008c24 <__multadd>
 800889e:	4629      	mov	r1, r5
 80088a0:	4607      	mov	r7, r0
 80088a2:	2300      	movs	r3, #0
 80088a4:	220a      	movs	r2, #10
 80088a6:	4658      	mov	r0, fp
 80088a8:	f000 f9bc 	bl	8008c24 <__multadd>
 80088ac:	4605      	mov	r5, r0
 80088ae:	e7f0      	b.n	8008892 <_dtoa_r+0xaba>
 80088b0:	9b00      	ldr	r3, [sp, #0]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	bfcc      	ite	gt
 80088b6:	461e      	movgt	r6, r3
 80088b8:	2601      	movle	r6, #1
 80088ba:	4456      	add	r6, sl
 80088bc:	2700      	movs	r7, #0
 80088be:	4649      	mov	r1, r9
 80088c0:	2201      	movs	r2, #1
 80088c2:	4658      	mov	r0, fp
 80088c4:	f000 fb5a 	bl	8008f7c <__lshift>
 80088c8:	4621      	mov	r1, r4
 80088ca:	4681      	mov	r9, r0
 80088cc:	f000 fbc2 	bl	8009054 <__mcmp>
 80088d0:	2800      	cmp	r0, #0
 80088d2:	dcb0      	bgt.n	8008836 <_dtoa_r+0xa5e>
 80088d4:	d102      	bne.n	80088dc <_dtoa_r+0xb04>
 80088d6:	f018 0f01 	tst.w	r8, #1
 80088da:	d1ac      	bne.n	8008836 <_dtoa_r+0xa5e>
 80088dc:	4633      	mov	r3, r6
 80088de:	461e      	mov	r6, r3
 80088e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80088e4:	2a30      	cmp	r2, #48	@ 0x30
 80088e6:	d0fa      	beq.n	80088de <_dtoa_r+0xb06>
 80088e8:	e5c2      	b.n	8008470 <_dtoa_r+0x698>
 80088ea:	459a      	cmp	sl, r3
 80088ec:	d1a4      	bne.n	8008838 <_dtoa_r+0xa60>
 80088ee:	9b04      	ldr	r3, [sp, #16]
 80088f0:	3301      	adds	r3, #1
 80088f2:	9304      	str	r3, [sp, #16]
 80088f4:	2331      	movs	r3, #49	@ 0x31
 80088f6:	f88a 3000 	strb.w	r3, [sl]
 80088fa:	e5b9      	b.n	8008470 <_dtoa_r+0x698>
 80088fc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80088fe:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800895c <_dtoa_r+0xb84>
 8008902:	b11b      	cbz	r3, 800890c <_dtoa_r+0xb34>
 8008904:	f10a 0308 	add.w	r3, sl, #8
 8008908:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800890a:	6013      	str	r3, [r2, #0]
 800890c:	4650      	mov	r0, sl
 800890e:	b019      	add	sp, #100	@ 0x64
 8008910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008914:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008916:	2b01      	cmp	r3, #1
 8008918:	f77f ae37 	ble.w	800858a <_dtoa_r+0x7b2>
 800891c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800891e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008920:	2001      	movs	r0, #1
 8008922:	e655      	b.n	80085d0 <_dtoa_r+0x7f8>
 8008924:	9b00      	ldr	r3, [sp, #0]
 8008926:	2b00      	cmp	r3, #0
 8008928:	f77f aed6 	ble.w	80086d8 <_dtoa_r+0x900>
 800892c:	4656      	mov	r6, sl
 800892e:	4621      	mov	r1, r4
 8008930:	4648      	mov	r0, r9
 8008932:	f7ff f9c6 	bl	8007cc2 <quorem>
 8008936:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800893a:	f806 8b01 	strb.w	r8, [r6], #1
 800893e:	9b00      	ldr	r3, [sp, #0]
 8008940:	eba6 020a 	sub.w	r2, r6, sl
 8008944:	4293      	cmp	r3, r2
 8008946:	ddb3      	ble.n	80088b0 <_dtoa_r+0xad8>
 8008948:	4649      	mov	r1, r9
 800894a:	2300      	movs	r3, #0
 800894c:	220a      	movs	r2, #10
 800894e:	4658      	mov	r0, fp
 8008950:	f000 f968 	bl	8008c24 <__multadd>
 8008954:	4681      	mov	r9, r0
 8008956:	e7ea      	b.n	800892e <_dtoa_r+0xb56>
 8008958:	0800bea4 	.word	0x0800bea4
 800895c:	0800be28 	.word	0x0800be28

08008960 <_free_r>:
 8008960:	b538      	push	{r3, r4, r5, lr}
 8008962:	4605      	mov	r5, r0
 8008964:	2900      	cmp	r1, #0
 8008966:	d041      	beq.n	80089ec <_free_r+0x8c>
 8008968:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800896c:	1f0c      	subs	r4, r1, #4
 800896e:	2b00      	cmp	r3, #0
 8008970:	bfb8      	it	lt
 8008972:	18e4      	addlt	r4, r4, r3
 8008974:	f000 f8e8 	bl	8008b48 <__malloc_lock>
 8008978:	4a1d      	ldr	r2, [pc, #116]	@ (80089f0 <_free_r+0x90>)
 800897a:	6813      	ldr	r3, [r2, #0]
 800897c:	b933      	cbnz	r3, 800898c <_free_r+0x2c>
 800897e:	6063      	str	r3, [r4, #4]
 8008980:	6014      	str	r4, [r2, #0]
 8008982:	4628      	mov	r0, r5
 8008984:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008988:	f000 b8e4 	b.w	8008b54 <__malloc_unlock>
 800898c:	42a3      	cmp	r3, r4
 800898e:	d908      	bls.n	80089a2 <_free_r+0x42>
 8008990:	6820      	ldr	r0, [r4, #0]
 8008992:	1821      	adds	r1, r4, r0
 8008994:	428b      	cmp	r3, r1
 8008996:	bf01      	itttt	eq
 8008998:	6819      	ldreq	r1, [r3, #0]
 800899a:	685b      	ldreq	r3, [r3, #4]
 800899c:	1809      	addeq	r1, r1, r0
 800899e:	6021      	streq	r1, [r4, #0]
 80089a0:	e7ed      	b.n	800897e <_free_r+0x1e>
 80089a2:	461a      	mov	r2, r3
 80089a4:	685b      	ldr	r3, [r3, #4]
 80089a6:	b10b      	cbz	r3, 80089ac <_free_r+0x4c>
 80089a8:	42a3      	cmp	r3, r4
 80089aa:	d9fa      	bls.n	80089a2 <_free_r+0x42>
 80089ac:	6811      	ldr	r1, [r2, #0]
 80089ae:	1850      	adds	r0, r2, r1
 80089b0:	42a0      	cmp	r0, r4
 80089b2:	d10b      	bne.n	80089cc <_free_r+0x6c>
 80089b4:	6820      	ldr	r0, [r4, #0]
 80089b6:	4401      	add	r1, r0
 80089b8:	1850      	adds	r0, r2, r1
 80089ba:	4283      	cmp	r3, r0
 80089bc:	6011      	str	r1, [r2, #0]
 80089be:	d1e0      	bne.n	8008982 <_free_r+0x22>
 80089c0:	6818      	ldr	r0, [r3, #0]
 80089c2:	685b      	ldr	r3, [r3, #4]
 80089c4:	6053      	str	r3, [r2, #4]
 80089c6:	4408      	add	r0, r1
 80089c8:	6010      	str	r0, [r2, #0]
 80089ca:	e7da      	b.n	8008982 <_free_r+0x22>
 80089cc:	d902      	bls.n	80089d4 <_free_r+0x74>
 80089ce:	230c      	movs	r3, #12
 80089d0:	602b      	str	r3, [r5, #0]
 80089d2:	e7d6      	b.n	8008982 <_free_r+0x22>
 80089d4:	6820      	ldr	r0, [r4, #0]
 80089d6:	1821      	adds	r1, r4, r0
 80089d8:	428b      	cmp	r3, r1
 80089da:	bf04      	itt	eq
 80089dc:	6819      	ldreq	r1, [r3, #0]
 80089de:	685b      	ldreq	r3, [r3, #4]
 80089e0:	6063      	str	r3, [r4, #4]
 80089e2:	bf04      	itt	eq
 80089e4:	1809      	addeq	r1, r1, r0
 80089e6:	6021      	streq	r1, [r4, #0]
 80089e8:	6054      	str	r4, [r2, #4]
 80089ea:	e7ca      	b.n	8008982 <_free_r+0x22>
 80089ec:	bd38      	pop	{r3, r4, r5, pc}
 80089ee:	bf00      	nop
 80089f0:	200047b0 	.word	0x200047b0

080089f4 <malloc>:
 80089f4:	4b02      	ldr	r3, [pc, #8]	@ (8008a00 <malloc+0xc>)
 80089f6:	4601      	mov	r1, r0
 80089f8:	6818      	ldr	r0, [r3, #0]
 80089fa:	f000 b825 	b.w	8008a48 <_malloc_r>
 80089fe:	bf00      	nop
 8008a00:	200022d0 	.word	0x200022d0

08008a04 <sbrk_aligned>:
 8008a04:	b570      	push	{r4, r5, r6, lr}
 8008a06:	4e0f      	ldr	r6, [pc, #60]	@ (8008a44 <sbrk_aligned+0x40>)
 8008a08:	460c      	mov	r4, r1
 8008a0a:	6831      	ldr	r1, [r6, #0]
 8008a0c:	4605      	mov	r5, r0
 8008a0e:	b911      	cbnz	r1, 8008a16 <sbrk_aligned+0x12>
 8008a10:	f000 fe46 	bl	80096a0 <_sbrk_r>
 8008a14:	6030      	str	r0, [r6, #0]
 8008a16:	4621      	mov	r1, r4
 8008a18:	4628      	mov	r0, r5
 8008a1a:	f000 fe41 	bl	80096a0 <_sbrk_r>
 8008a1e:	1c43      	adds	r3, r0, #1
 8008a20:	d103      	bne.n	8008a2a <sbrk_aligned+0x26>
 8008a22:	f04f 34ff 	mov.w	r4, #4294967295
 8008a26:	4620      	mov	r0, r4
 8008a28:	bd70      	pop	{r4, r5, r6, pc}
 8008a2a:	1cc4      	adds	r4, r0, #3
 8008a2c:	f024 0403 	bic.w	r4, r4, #3
 8008a30:	42a0      	cmp	r0, r4
 8008a32:	d0f8      	beq.n	8008a26 <sbrk_aligned+0x22>
 8008a34:	1a21      	subs	r1, r4, r0
 8008a36:	4628      	mov	r0, r5
 8008a38:	f000 fe32 	bl	80096a0 <_sbrk_r>
 8008a3c:	3001      	adds	r0, #1
 8008a3e:	d1f2      	bne.n	8008a26 <sbrk_aligned+0x22>
 8008a40:	e7ef      	b.n	8008a22 <sbrk_aligned+0x1e>
 8008a42:	bf00      	nop
 8008a44:	200047ac 	.word	0x200047ac

08008a48 <_malloc_r>:
 8008a48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a4c:	1ccd      	adds	r5, r1, #3
 8008a4e:	f025 0503 	bic.w	r5, r5, #3
 8008a52:	3508      	adds	r5, #8
 8008a54:	2d0c      	cmp	r5, #12
 8008a56:	bf38      	it	cc
 8008a58:	250c      	movcc	r5, #12
 8008a5a:	2d00      	cmp	r5, #0
 8008a5c:	4606      	mov	r6, r0
 8008a5e:	db01      	blt.n	8008a64 <_malloc_r+0x1c>
 8008a60:	42a9      	cmp	r1, r5
 8008a62:	d904      	bls.n	8008a6e <_malloc_r+0x26>
 8008a64:	230c      	movs	r3, #12
 8008a66:	6033      	str	r3, [r6, #0]
 8008a68:	2000      	movs	r0, #0
 8008a6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a6e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008b44 <_malloc_r+0xfc>
 8008a72:	f000 f869 	bl	8008b48 <__malloc_lock>
 8008a76:	f8d8 3000 	ldr.w	r3, [r8]
 8008a7a:	461c      	mov	r4, r3
 8008a7c:	bb44      	cbnz	r4, 8008ad0 <_malloc_r+0x88>
 8008a7e:	4629      	mov	r1, r5
 8008a80:	4630      	mov	r0, r6
 8008a82:	f7ff ffbf 	bl	8008a04 <sbrk_aligned>
 8008a86:	1c43      	adds	r3, r0, #1
 8008a88:	4604      	mov	r4, r0
 8008a8a:	d158      	bne.n	8008b3e <_malloc_r+0xf6>
 8008a8c:	f8d8 4000 	ldr.w	r4, [r8]
 8008a90:	4627      	mov	r7, r4
 8008a92:	2f00      	cmp	r7, #0
 8008a94:	d143      	bne.n	8008b1e <_malloc_r+0xd6>
 8008a96:	2c00      	cmp	r4, #0
 8008a98:	d04b      	beq.n	8008b32 <_malloc_r+0xea>
 8008a9a:	6823      	ldr	r3, [r4, #0]
 8008a9c:	4639      	mov	r1, r7
 8008a9e:	4630      	mov	r0, r6
 8008aa0:	eb04 0903 	add.w	r9, r4, r3
 8008aa4:	f000 fdfc 	bl	80096a0 <_sbrk_r>
 8008aa8:	4581      	cmp	r9, r0
 8008aaa:	d142      	bne.n	8008b32 <_malloc_r+0xea>
 8008aac:	6821      	ldr	r1, [r4, #0]
 8008aae:	1a6d      	subs	r5, r5, r1
 8008ab0:	4629      	mov	r1, r5
 8008ab2:	4630      	mov	r0, r6
 8008ab4:	f7ff ffa6 	bl	8008a04 <sbrk_aligned>
 8008ab8:	3001      	adds	r0, #1
 8008aba:	d03a      	beq.n	8008b32 <_malloc_r+0xea>
 8008abc:	6823      	ldr	r3, [r4, #0]
 8008abe:	442b      	add	r3, r5
 8008ac0:	6023      	str	r3, [r4, #0]
 8008ac2:	f8d8 3000 	ldr.w	r3, [r8]
 8008ac6:	685a      	ldr	r2, [r3, #4]
 8008ac8:	bb62      	cbnz	r2, 8008b24 <_malloc_r+0xdc>
 8008aca:	f8c8 7000 	str.w	r7, [r8]
 8008ace:	e00f      	b.n	8008af0 <_malloc_r+0xa8>
 8008ad0:	6822      	ldr	r2, [r4, #0]
 8008ad2:	1b52      	subs	r2, r2, r5
 8008ad4:	d420      	bmi.n	8008b18 <_malloc_r+0xd0>
 8008ad6:	2a0b      	cmp	r2, #11
 8008ad8:	d917      	bls.n	8008b0a <_malloc_r+0xc2>
 8008ada:	1961      	adds	r1, r4, r5
 8008adc:	42a3      	cmp	r3, r4
 8008ade:	6025      	str	r5, [r4, #0]
 8008ae0:	bf18      	it	ne
 8008ae2:	6059      	strne	r1, [r3, #4]
 8008ae4:	6863      	ldr	r3, [r4, #4]
 8008ae6:	bf08      	it	eq
 8008ae8:	f8c8 1000 	streq.w	r1, [r8]
 8008aec:	5162      	str	r2, [r4, r5]
 8008aee:	604b      	str	r3, [r1, #4]
 8008af0:	4630      	mov	r0, r6
 8008af2:	f000 f82f 	bl	8008b54 <__malloc_unlock>
 8008af6:	f104 000b 	add.w	r0, r4, #11
 8008afa:	1d23      	adds	r3, r4, #4
 8008afc:	f020 0007 	bic.w	r0, r0, #7
 8008b00:	1ac2      	subs	r2, r0, r3
 8008b02:	bf1c      	itt	ne
 8008b04:	1a1b      	subne	r3, r3, r0
 8008b06:	50a3      	strne	r3, [r4, r2]
 8008b08:	e7af      	b.n	8008a6a <_malloc_r+0x22>
 8008b0a:	6862      	ldr	r2, [r4, #4]
 8008b0c:	42a3      	cmp	r3, r4
 8008b0e:	bf0c      	ite	eq
 8008b10:	f8c8 2000 	streq.w	r2, [r8]
 8008b14:	605a      	strne	r2, [r3, #4]
 8008b16:	e7eb      	b.n	8008af0 <_malloc_r+0xa8>
 8008b18:	4623      	mov	r3, r4
 8008b1a:	6864      	ldr	r4, [r4, #4]
 8008b1c:	e7ae      	b.n	8008a7c <_malloc_r+0x34>
 8008b1e:	463c      	mov	r4, r7
 8008b20:	687f      	ldr	r7, [r7, #4]
 8008b22:	e7b6      	b.n	8008a92 <_malloc_r+0x4a>
 8008b24:	461a      	mov	r2, r3
 8008b26:	685b      	ldr	r3, [r3, #4]
 8008b28:	42a3      	cmp	r3, r4
 8008b2a:	d1fb      	bne.n	8008b24 <_malloc_r+0xdc>
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	6053      	str	r3, [r2, #4]
 8008b30:	e7de      	b.n	8008af0 <_malloc_r+0xa8>
 8008b32:	230c      	movs	r3, #12
 8008b34:	6033      	str	r3, [r6, #0]
 8008b36:	4630      	mov	r0, r6
 8008b38:	f000 f80c 	bl	8008b54 <__malloc_unlock>
 8008b3c:	e794      	b.n	8008a68 <_malloc_r+0x20>
 8008b3e:	6005      	str	r5, [r0, #0]
 8008b40:	e7d6      	b.n	8008af0 <_malloc_r+0xa8>
 8008b42:	bf00      	nop
 8008b44:	200047b0 	.word	0x200047b0

08008b48 <__malloc_lock>:
 8008b48:	4801      	ldr	r0, [pc, #4]	@ (8008b50 <__malloc_lock+0x8>)
 8008b4a:	f7ff b8b8 	b.w	8007cbe <__retarget_lock_acquire_recursive>
 8008b4e:	bf00      	nop
 8008b50:	200047a8 	.word	0x200047a8

08008b54 <__malloc_unlock>:
 8008b54:	4801      	ldr	r0, [pc, #4]	@ (8008b5c <__malloc_unlock+0x8>)
 8008b56:	f7ff b8b3 	b.w	8007cc0 <__retarget_lock_release_recursive>
 8008b5a:	bf00      	nop
 8008b5c:	200047a8 	.word	0x200047a8

08008b60 <_Balloc>:
 8008b60:	b570      	push	{r4, r5, r6, lr}
 8008b62:	69c6      	ldr	r6, [r0, #28]
 8008b64:	4604      	mov	r4, r0
 8008b66:	460d      	mov	r5, r1
 8008b68:	b976      	cbnz	r6, 8008b88 <_Balloc+0x28>
 8008b6a:	2010      	movs	r0, #16
 8008b6c:	f7ff ff42 	bl	80089f4 <malloc>
 8008b70:	4602      	mov	r2, r0
 8008b72:	61e0      	str	r0, [r4, #28]
 8008b74:	b920      	cbnz	r0, 8008b80 <_Balloc+0x20>
 8008b76:	4b18      	ldr	r3, [pc, #96]	@ (8008bd8 <_Balloc+0x78>)
 8008b78:	4818      	ldr	r0, [pc, #96]	@ (8008bdc <_Balloc+0x7c>)
 8008b7a:	216b      	movs	r1, #107	@ 0x6b
 8008b7c:	f000 fdae 	bl	80096dc <__assert_func>
 8008b80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008b84:	6006      	str	r6, [r0, #0]
 8008b86:	60c6      	str	r6, [r0, #12]
 8008b88:	69e6      	ldr	r6, [r4, #28]
 8008b8a:	68f3      	ldr	r3, [r6, #12]
 8008b8c:	b183      	cbz	r3, 8008bb0 <_Balloc+0x50>
 8008b8e:	69e3      	ldr	r3, [r4, #28]
 8008b90:	68db      	ldr	r3, [r3, #12]
 8008b92:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008b96:	b9b8      	cbnz	r0, 8008bc8 <_Balloc+0x68>
 8008b98:	2101      	movs	r1, #1
 8008b9a:	fa01 f605 	lsl.w	r6, r1, r5
 8008b9e:	1d72      	adds	r2, r6, #5
 8008ba0:	0092      	lsls	r2, r2, #2
 8008ba2:	4620      	mov	r0, r4
 8008ba4:	f000 fdb8 	bl	8009718 <_calloc_r>
 8008ba8:	b160      	cbz	r0, 8008bc4 <_Balloc+0x64>
 8008baa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008bae:	e00e      	b.n	8008bce <_Balloc+0x6e>
 8008bb0:	2221      	movs	r2, #33	@ 0x21
 8008bb2:	2104      	movs	r1, #4
 8008bb4:	4620      	mov	r0, r4
 8008bb6:	f000 fdaf 	bl	8009718 <_calloc_r>
 8008bba:	69e3      	ldr	r3, [r4, #28]
 8008bbc:	60f0      	str	r0, [r6, #12]
 8008bbe:	68db      	ldr	r3, [r3, #12]
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d1e4      	bne.n	8008b8e <_Balloc+0x2e>
 8008bc4:	2000      	movs	r0, #0
 8008bc6:	bd70      	pop	{r4, r5, r6, pc}
 8008bc8:	6802      	ldr	r2, [r0, #0]
 8008bca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008bce:	2300      	movs	r3, #0
 8008bd0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008bd4:	e7f7      	b.n	8008bc6 <_Balloc+0x66>
 8008bd6:	bf00      	nop
 8008bd8:	0800be35 	.word	0x0800be35
 8008bdc:	0800beb5 	.word	0x0800beb5

08008be0 <_Bfree>:
 8008be0:	b570      	push	{r4, r5, r6, lr}
 8008be2:	69c6      	ldr	r6, [r0, #28]
 8008be4:	4605      	mov	r5, r0
 8008be6:	460c      	mov	r4, r1
 8008be8:	b976      	cbnz	r6, 8008c08 <_Bfree+0x28>
 8008bea:	2010      	movs	r0, #16
 8008bec:	f7ff ff02 	bl	80089f4 <malloc>
 8008bf0:	4602      	mov	r2, r0
 8008bf2:	61e8      	str	r0, [r5, #28]
 8008bf4:	b920      	cbnz	r0, 8008c00 <_Bfree+0x20>
 8008bf6:	4b09      	ldr	r3, [pc, #36]	@ (8008c1c <_Bfree+0x3c>)
 8008bf8:	4809      	ldr	r0, [pc, #36]	@ (8008c20 <_Bfree+0x40>)
 8008bfa:	218f      	movs	r1, #143	@ 0x8f
 8008bfc:	f000 fd6e 	bl	80096dc <__assert_func>
 8008c00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008c04:	6006      	str	r6, [r0, #0]
 8008c06:	60c6      	str	r6, [r0, #12]
 8008c08:	b13c      	cbz	r4, 8008c1a <_Bfree+0x3a>
 8008c0a:	69eb      	ldr	r3, [r5, #28]
 8008c0c:	6862      	ldr	r2, [r4, #4]
 8008c0e:	68db      	ldr	r3, [r3, #12]
 8008c10:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008c14:	6021      	str	r1, [r4, #0]
 8008c16:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008c1a:	bd70      	pop	{r4, r5, r6, pc}
 8008c1c:	0800be35 	.word	0x0800be35
 8008c20:	0800beb5 	.word	0x0800beb5

08008c24 <__multadd>:
 8008c24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c28:	690d      	ldr	r5, [r1, #16]
 8008c2a:	4607      	mov	r7, r0
 8008c2c:	460c      	mov	r4, r1
 8008c2e:	461e      	mov	r6, r3
 8008c30:	f101 0c14 	add.w	ip, r1, #20
 8008c34:	2000      	movs	r0, #0
 8008c36:	f8dc 3000 	ldr.w	r3, [ip]
 8008c3a:	b299      	uxth	r1, r3
 8008c3c:	fb02 6101 	mla	r1, r2, r1, r6
 8008c40:	0c1e      	lsrs	r6, r3, #16
 8008c42:	0c0b      	lsrs	r3, r1, #16
 8008c44:	fb02 3306 	mla	r3, r2, r6, r3
 8008c48:	b289      	uxth	r1, r1
 8008c4a:	3001      	adds	r0, #1
 8008c4c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008c50:	4285      	cmp	r5, r0
 8008c52:	f84c 1b04 	str.w	r1, [ip], #4
 8008c56:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008c5a:	dcec      	bgt.n	8008c36 <__multadd+0x12>
 8008c5c:	b30e      	cbz	r6, 8008ca2 <__multadd+0x7e>
 8008c5e:	68a3      	ldr	r3, [r4, #8]
 8008c60:	42ab      	cmp	r3, r5
 8008c62:	dc19      	bgt.n	8008c98 <__multadd+0x74>
 8008c64:	6861      	ldr	r1, [r4, #4]
 8008c66:	4638      	mov	r0, r7
 8008c68:	3101      	adds	r1, #1
 8008c6a:	f7ff ff79 	bl	8008b60 <_Balloc>
 8008c6e:	4680      	mov	r8, r0
 8008c70:	b928      	cbnz	r0, 8008c7e <__multadd+0x5a>
 8008c72:	4602      	mov	r2, r0
 8008c74:	4b0c      	ldr	r3, [pc, #48]	@ (8008ca8 <__multadd+0x84>)
 8008c76:	480d      	ldr	r0, [pc, #52]	@ (8008cac <__multadd+0x88>)
 8008c78:	21ba      	movs	r1, #186	@ 0xba
 8008c7a:	f000 fd2f 	bl	80096dc <__assert_func>
 8008c7e:	6922      	ldr	r2, [r4, #16]
 8008c80:	3202      	adds	r2, #2
 8008c82:	f104 010c 	add.w	r1, r4, #12
 8008c86:	0092      	lsls	r2, r2, #2
 8008c88:	300c      	adds	r0, #12
 8008c8a:	f000 fd19 	bl	80096c0 <memcpy>
 8008c8e:	4621      	mov	r1, r4
 8008c90:	4638      	mov	r0, r7
 8008c92:	f7ff ffa5 	bl	8008be0 <_Bfree>
 8008c96:	4644      	mov	r4, r8
 8008c98:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008c9c:	3501      	adds	r5, #1
 8008c9e:	615e      	str	r6, [r3, #20]
 8008ca0:	6125      	str	r5, [r4, #16]
 8008ca2:	4620      	mov	r0, r4
 8008ca4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ca8:	0800bea4 	.word	0x0800bea4
 8008cac:	0800beb5 	.word	0x0800beb5

08008cb0 <__hi0bits>:
 8008cb0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008cb4:	4603      	mov	r3, r0
 8008cb6:	bf36      	itet	cc
 8008cb8:	0403      	lslcc	r3, r0, #16
 8008cba:	2000      	movcs	r0, #0
 8008cbc:	2010      	movcc	r0, #16
 8008cbe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008cc2:	bf3c      	itt	cc
 8008cc4:	021b      	lslcc	r3, r3, #8
 8008cc6:	3008      	addcc	r0, #8
 8008cc8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008ccc:	bf3c      	itt	cc
 8008cce:	011b      	lslcc	r3, r3, #4
 8008cd0:	3004      	addcc	r0, #4
 8008cd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008cd6:	bf3c      	itt	cc
 8008cd8:	009b      	lslcc	r3, r3, #2
 8008cda:	3002      	addcc	r0, #2
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	db05      	blt.n	8008cec <__hi0bits+0x3c>
 8008ce0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008ce4:	f100 0001 	add.w	r0, r0, #1
 8008ce8:	bf08      	it	eq
 8008cea:	2020      	moveq	r0, #32
 8008cec:	4770      	bx	lr

08008cee <__lo0bits>:
 8008cee:	6803      	ldr	r3, [r0, #0]
 8008cf0:	4602      	mov	r2, r0
 8008cf2:	f013 0007 	ands.w	r0, r3, #7
 8008cf6:	d00b      	beq.n	8008d10 <__lo0bits+0x22>
 8008cf8:	07d9      	lsls	r1, r3, #31
 8008cfa:	d421      	bmi.n	8008d40 <__lo0bits+0x52>
 8008cfc:	0798      	lsls	r0, r3, #30
 8008cfe:	bf49      	itett	mi
 8008d00:	085b      	lsrmi	r3, r3, #1
 8008d02:	089b      	lsrpl	r3, r3, #2
 8008d04:	2001      	movmi	r0, #1
 8008d06:	6013      	strmi	r3, [r2, #0]
 8008d08:	bf5c      	itt	pl
 8008d0a:	6013      	strpl	r3, [r2, #0]
 8008d0c:	2002      	movpl	r0, #2
 8008d0e:	4770      	bx	lr
 8008d10:	b299      	uxth	r1, r3
 8008d12:	b909      	cbnz	r1, 8008d18 <__lo0bits+0x2a>
 8008d14:	0c1b      	lsrs	r3, r3, #16
 8008d16:	2010      	movs	r0, #16
 8008d18:	b2d9      	uxtb	r1, r3
 8008d1a:	b909      	cbnz	r1, 8008d20 <__lo0bits+0x32>
 8008d1c:	3008      	adds	r0, #8
 8008d1e:	0a1b      	lsrs	r3, r3, #8
 8008d20:	0719      	lsls	r1, r3, #28
 8008d22:	bf04      	itt	eq
 8008d24:	091b      	lsreq	r3, r3, #4
 8008d26:	3004      	addeq	r0, #4
 8008d28:	0799      	lsls	r1, r3, #30
 8008d2a:	bf04      	itt	eq
 8008d2c:	089b      	lsreq	r3, r3, #2
 8008d2e:	3002      	addeq	r0, #2
 8008d30:	07d9      	lsls	r1, r3, #31
 8008d32:	d403      	bmi.n	8008d3c <__lo0bits+0x4e>
 8008d34:	085b      	lsrs	r3, r3, #1
 8008d36:	f100 0001 	add.w	r0, r0, #1
 8008d3a:	d003      	beq.n	8008d44 <__lo0bits+0x56>
 8008d3c:	6013      	str	r3, [r2, #0]
 8008d3e:	4770      	bx	lr
 8008d40:	2000      	movs	r0, #0
 8008d42:	4770      	bx	lr
 8008d44:	2020      	movs	r0, #32
 8008d46:	4770      	bx	lr

08008d48 <__i2b>:
 8008d48:	b510      	push	{r4, lr}
 8008d4a:	460c      	mov	r4, r1
 8008d4c:	2101      	movs	r1, #1
 8008d4e:	f7ff ff07 	bl	8008b60 <_Balloc>
 8008d52:	4602      	mov	r2, r0
 8008d54:	b928      	cbnz	r0, 8008d62 <__i2b+0x1a>
 8008d56:	4b05      	ldr	r3, [pc, #20]	@ (8008d6c <__i2b+0x24>)
 8008d58:	4805      	ldr	r0, [pc, #20]	@ (8008d70 <__i2b+0x28>)
 8008d5a:	f240 1145 	movw	r1, #325	@ 0x145
 8008d5e:	f000 fcbd 	bl	80096dc <__assert_func>
 8008d62:	2301      	movs	r3, #1
 8008d64:	6144      	str	r4, [r0, #20]
 8008d66:	6103      	str	r3, [r0, #16]
 8008d68:	bd10      	pop	{r4, pc}
 8008d6a:	bf00      	nop
 8008d6c:	0800bea4 	.word	0x0800bea4
 8008d70:	0800beb5 	.word	0x0800beb5

08008d74 <__multiply>:
 8008d74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d78:	4614      	mov	r4, r2
 8008d7a:	690a      	ldr	r2, [r1, #16]
 8008d7c:	6923      	ldr	r3, [r4, #16]
 8008d7e:	429a      	cmp	r2, r3
 8008d80:	bfa8      	it	ge
 8008d82:	4623      	movge	r3, r4
 8008d84:	460f      	mov	r7, r1
 8008d86:	bfa4      	itt	ge
 8008d88:	460c      	movge	r4, r1
 8008d8a:	461f      	movge	r7, r3
 8008d8c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008d90:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008d94:	68a3      	ldr	r3, [r4, #8]
 8008d96:	6861      	ldr	r1, [r4, #4]
 8008d98:	eb0a 0609 	add.w	r6, sl, r9
 8008d9c:	42b3      	cmp	r3, r6
 8008d9e:	b085      	sub	sp, #20
 8008da0:	bfb8      	it	lt
 8008da2:	3101      	addlt	r1, #1
 8008da4:	f7ff fedc 	bl	8008b60 <_Balloc>
 8008da8:	b930      	cbnz	r0, 8008db8 <__multiply+0x44>
 8008daa:	4602      	mov	r2, r0
 8008dac:	4b44      	ldr	r3, [pc, #272]	@ (8008ec0 <__multiply+0x14c>)
 8008dae:	4845      	ldr	r0, [pc, #276]	@ (8008ec4 <__multiply+0x150>)
 8008db0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008db4:	f000 fc92 	bl	80096dc <__assert_func>
 8008db8:	f100 0514 	add.w	r5, r0, #20
 8008dbc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008dc0:	462b      	mov	r3, r5
 8008dc2:	2200      	movs	r2, #0
 8008dc4:	4543      	cmp	r3, r8
 8008dc6:	d321      	bcc.n	8008e0c <__multiply+0x98>
 8008dc8:	f107 0114 	add.w	r1, r7, #20
 8008dcc:	f104 0214 	add.w	r2, r4, #20
 8008dd0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008dd4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008dd8:	9302      	str	r3, [sp, #8]
 8008dda:	1b13      	subs	r3, r2, r4
 8008ddc:	3b15      	subs	r3, #21
 8008dde:	f023 0303 	bic.w	r3, r3, #3
 8008de2:	3304      	adds	r3, #4
 8008de4:	f104 0715 	add.w	r7, r4, #21
 8008de8:	42ba      	cmp	r2, r7
 8008dea:	bf38      	it	cc
 8008dec:	2304      	movcc	r3, #4
 8008dee:	9301      	str	r3, [sp, #4]
 8008df0:	9b02      	ldr	r3, [sp, #8]
 8008df2:	9103      	str	r1, [sp, #12]
 8008df4:	428b      	cmp	r3, r1
 8008df6:	d80c      	bhi.n	8008e12 <__multiply+0x9e>
 8008df8:	2e00      	cmp	r6, #0
 8008dfa:	dd03      	ble.n	8008e04 <__multiply+0x90>
 8008dfc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d05b      	beq.n	8008ebc <__multiply+0x148>
 8008e04:	6106      	str	r6, [r0, #16]
 8008e06:	b005      	add	sp, #20
 8008e08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e0c:	f843 2b04 	str.w	r2, [r3], #4
 8008e10:	e7d8      	b.n	8008dc4 <__multiply+0x50>
 8008e12:	f8b1 a000 	ldrh.w	sl, [r1]
 8008e16:	f1ba 0f00 	cmp.w	sl, #0
 8008e1a:	d024      	beq.n	8008e66 <__multiply+0xf2>
 8008e1c:	f104 0e14 	add.w	lr, r4, #20
 8008e20:	46a9      	mov	r9, r5
 8008e22:	f04f 0c00 	mov.w	ip, #0
 8008e26:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008e2a:	f8d9 3000 	ldr.w	r3, [r9]
 8008e2e:	fa1f fb87 	uxth.w	fp, r7
 8008e32:	b29b      	uxth	r3, r3
 8008e34:	fb0a 330b 	mla	r3, sl, fp, r3
 8008e38:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8008e3c:	f8d9 7000 	ldr.w	r7, [r9]
 8008e40:	4463      	add	r3, ip
 8008e42:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008e46:	fb0a c70b 	mla	r7, sl, fp, ip
 8008e4a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008e4e:	b29b      	uxth	r3, r3
 8008e50:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008e54:	4572      	cmp	r2, lr
 8008e56:	f849 3b04 	str.w	r3, [r9], #4
 8008e5a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008e5e:	d8e2      	bhi.n	8008e26 <__multiply+0xb2>
 8008e60:	9b01      	ldr	r3, [sp, #4]
 8008e62:	f845 c003 	str.w	ip, [r5, r3]
 8008e66:	9b03      	ldr	r3, [sp, #12]
 8008e68:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008e6c:	3104      	adds	r1, #4
 8008e6e:	f1b9 0f00 	cmp.w	r9, #0
 8008e72:	d021      	beq.n	8008eb8 <__multiply+0x144>
 8008e74:	682b      	ldr	r3, [r5, #0]
 8008e76:	f104 0c14 	add.w	ip, r4, #20
 8008e7a:	46ae      	mov	lr, r5
 8008e7c:	f04f 0a00 	mov.w	sl, #0
 8008e80:	f8bc b000 	ldrh.w	fp, [ip]
 8008e84:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008e88:	fb09 770b 	mla	r7, r9, fp, r7
 8008e8c:	4457      	add	r7, sl
 8008e8e:	b29b      	uxth	r3, r3
 8008e90:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008e94:	f84e 3b04 	str.w	r3, [lr], #4
 8008e98:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008e9c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008ea0:	f8be 3000 	ldrh.w	r3, [lr]
 8008ea4:	fb09 330a 	mla	r3, r9, sl, r3
 8008ea8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008eac:	4562      	cmp	r2, ip
 8008eae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008eb2:	d8e5      	bhi.n	8008e80 <__multiply+0x10c>
 8008eb4:	9f01      	ldr	r7, [sp, #4]
 8008eb6:	51eb      	str	r3, [r5, r7]
 8008eb8:	3504      	adds	r5, #4
 8008eba:	e799      	b.n	8008df0 <__multiply+0x7c>
 8008ebc:	3e01      	subs	r6, #1
 8008ebe:	e79b      	b.n	8008df8 <__multiply+0x84>
 8008ec0:	0800bea4 	.word	0x0800bea4
 8008ec4:	0800beb5 	.word	0x0800beb5

08008ec8 <__pow5mult>:
 8008ec8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ecc:	4615      	mov	r5, r2
 8008ece:	f012 0203 	ands.w	r2, r2, #3
 8008ed2:	4607      	mov	r7, r0
 8008ed4:	460e      	mov	r6, r1
 8008ed6:	d007      	beq.n	8008ee8 <__pow5mult+0x20>
 8008ed8:	4c25      	ldr	r4, [pc, #148]	@ (8008f70 <__pow5mult+0xa8>)
 8008eda:	3a01      	subs	r2, #1
 8008edc:	2300      	movs	r3, #0
 8008ede:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008ee2:	f7ff fe9f 	bl	8008c24 <__multadd>
 8008ee6:	4606      	mov	r6, r0
 8008ee8:	10ad      	asrs	r5, r5, #2
 8008eea:	d03d      	beq.n	8008f68 <__pow5mult+0xa0>
 8008eec:	69fc      	ldr	r4, [r7, #28]
 8008eee:	b97c      	cbnz	r4, 8008f10 <__pow5mult+0x48>
 8008ef0:	2010      	movs	r0, #16
 8008ef2:	f7ff fd7f 	bl	80089f4 <malloc>
 8008ef6:	4602      	mov	r2, r0
 8008ef8:	61f8      	str	r0, [r7, #28]
 8008efa:	b928      	cbnz	r0, 8008f08 <__pow5mult+0x40>
 8008efc:	4b1d      	ldr	r3, [pc, #116]	@ (8008f74 <__pow5mult+0xac>)
 8008efe:	481e      	ldr	r0, [pc, #120]	@ (8008f78 <__pow5mult+0xb0>)
 8008f00:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008f04:	f000 fbea 	bl	80096dc <__assert_func>
 8008f08:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008f0c:	6004      	str	r4, [r0, #0]
 8008f0e:	60c4      	str	r4, [r0, #12]
 8008f10:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008f14:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008f18:	b94c      	cbnz	r4, 8008f2e <__pow5mult+0x66>
 8008f1a:	f240 2171 	movw	r1, #625	@ 0x271
 8008f1e:	4638      	mov	r0, r7
 8008f20:	f7ff ff12 	bl	8008d48 <__i2b>
 8008f24:	2300      	movs	r3, #0
 8008f26:	f8c8 0008 	str.w	r0, [r8, #8]
 8008f2a:	4604      	mov	r4, r0
 8008f2c:	6003      	str	r3, [r0, #0]
 8008f2e:	f04f 0900 	mov.w	r9, #0
 8008f32:	07eb      	lsls	r3, r5, #31
 8008f34:	d50a      	bpl.n	8008f4c <__pow5mult+0x84>
 8008f36:	4631      	mov	r1, r6
 8008f38:	4622      	mov	r2, r4
 8008f3a:	4638      	mov	r0, r7
 8008f3c:	f7ff ff1a 	bl	8008d74 <__multiply>
 8008f40:	4631      	mov	r1, r6
 8008f42:	4680      	mov	r8, r0
 8008f44:	4638      	mov	r0, r7
 8008f46:	f7ff fe4b 	bl	8008be0 <_Bfree>
 8008f4a:	4646      	mov	r6, r8
 8008f4c:	106d      	asrs	r5, r5, #1
 8008f4e:	d00b      	beq.n	8008f68 <__pow5mult+0xa0>
 8008f50:	6820      	ldr	r0, [r4, #0]
 8008f52:	b938      	cbnz	r0, 8008f64 <__pow5mult+0x9c>
 8008f54:	4622      	mov	r2, r4
 8008f56:	4621      	mov	r1, r4
 8008f58:	4638      	mov	r0, r7
 8008f5a:	f7ff ff0b 	bl	8008d74 <__multiply>
 8008f5e:	6020      	str	r0, [r4, #0]
 8008f60:	f8c0 9000 	str.w	r9, [r0]
 8008f64:	4604      	mov	r4, r0
 8008f66:	e7e4      	b.n	8008f32 <__pow5mult+0x6a>
 8008f68:	4630      	mov	r0, r6
 8008f6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f6e:	bf00      	nop
 8008f70:	0800bf10 	.word	0x0800bf10
 8008f74:	0800be35 	.word	0x0800be35
 8008f78:	0800beb5 	.word	0x0800beb5

08008f7c <__lshift>:
 8008f7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f80:	460c      	mov	r4, r1
 8008f82:	6849      	ldr	r1, [r1, #4]
 8008f84:	6923      	ldr	r3, [r4, #16]
 8008f86:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008f8a:	68a3      	ldr	r3, [r4, #8]
 8008f8c:	4607      	mov	r7, r0
 8008f8e:	4691      	mov	r9, r2
 8008f90:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008f94:	f108 0601 	add.w	r6, r8, #1
 8008f98:	42b3      	cmp	r3, r6
 8008f9a:	db0b      	blt.n	8008fb4 <__lshift+0x38>
 8008f9c:	4638      	mov	r0, r7
 8008f9e:	f7ff fddf 	bl	8008b60 <_Balloc>
 8008fa2:	4605      	mov	r5, r0
 8008fa4:	b948      	cbnz	r0, 8008fba <__lshift+0x3e>
 8008fa6:	4602      	mov	r2, r0
 8008fa8:	4b28      	ldr	r3, [pc, #160]	@ (800904c <__lshift+0xd0>)
 8008faa:	4829      	ldr	r0, [pc, #164]	@ (8009050 <__lshift+0xd4>)
 8008fac:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008fb0:	f000 fb94 	bl	80096dc <__assert_func>
 8008fb4:	3101      	adds	r1, #1
 8008fb6:	005b      	lsls	r3, r3, #1
 8008fb8:	e7ee      	b.n	8008f98 <__lshift+0x1c>
 8008fba:	2300      	movs	r3, #0
 8008fbc:	f100 0114 	add.w	r1, r0, #20
 8008fc0:	f100 0210 	add.w	r2, r0, #16
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	4553      	cmp	r3, sl
 8008fc8:	db33      	blt.n	8009032 <__lshift+0xb6>
 8008fca:	6920      	ldr	r0, [r4, #16]
 8008fcc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008fd0:	f104 0314 	add.w	r3, r4, #20
 8008fd4:	f019 091f 	ands.w	r9, r9, #31
 8008fd8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008fdc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008fe0:	d02b      	beq.n	800903a <__lshift+0xbe>
 8008fe2:	f1c9 0e20 	rsb	lr, r9, #32
 8008fe6:	468a      	mov	sl, r1
 8008fe8:	2200      	movs	r2, #0
 8008fea:	6818      	ldr	r0, [r3, #0]
 8008fec:	fa00 f009 	lsl.w	r0, r0, r9
 8008ff0:	4310      	orrs	r0, r2
 8008ff2:	f84a 0b04 	str.w	r0, [sl], #4
 8008ff6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ffa:	459c      	cmp	ip, r3
 8008ffc:	fa22 f20e 	lsr.w	r2, r2, lr
 8009000:	d8f3      	bhi.n	8008fea <__lshift+0x6e>
 8009002:	ebac 0304 	sub.w	r3, ip, r4
 8009006:	3b15      	subs	r3, #21
 8009008:	f023 0303 	bic.w	r3, r3, #3
 800900c:	3304      	adds	r3, #4
 800900e:	f104 0015 	add.w	r0, r4, #21
 8009012:	4584      	cmp	ip, r0
 8009014:	bf38      	it	cc
 8009016:	2304      	movcc	r3, #4
 8009018:	50ca      	str	r2, [r1, r3]
 800901a:	b10a      	cbz	r2, 8009020 <__lshift+0xa4>
 800901c:	f108 0602 	add.w	r6, r8, #2
 8009020:	3e01      	subs	r6, #1
 8009022:	4638      	mov	r0, r7
 8009024:	612e      	str	r6, [r5, #16]
 8009026:	4621      	mov	r1, r4
 8009028:	f7ff fdda 	bl	8008be0 <_Bfree>
 800902c:	4628      	mov	r0, r5
 800902e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009032:	f842 0f04 	str.w	r0, [r2, #4]!
 8009036:	3301      	adds	r3, #1
 8009038:	e7c5      	b.n	8008fc6 <__lshift+0x4a>
 800903a:	3904      	subs	r1, #4
 800903c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009040:	f841 2f04 	str.w	r2, [r1, #4]!
 8009044:	459c      	cmp	ip, r3
 8009046:	d8f9      	bhi.n	800903c <__lshift+0xc0>
 8009048:	e7ea      	b.n	8009020 <__lshift+0xa4>
 800904a:	bf00      	nop
 800904c:	0800bea4 	.word	0x0800bea4
 8009050:	0800beb5 	.word	0x0800beb5

08009054 <__mcmp>:
 8009054:	690a      	ldr	r2, [r1, #16]
 8009056:	4603      	mov	r3, r0
 8009058:	6900      	ldr	r0, [r0, #16]
 800905a:	1a80      	subs	r0, r0, r2
 800905c:	b530      	push	{r4, r5, lr}
 800905e:	d10e      	bne.n	800907e <__mcmp+0x2a>
 8009060:	3314      	adds	r3, #20
 8009062:	3114      	adds	r1, #20
 8009064:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009068:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800906c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009070:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009074:	4295      	cmp	r5, r2
 8009076:	d003      	beq.n	8009080 <__mcmp+0x2c>
 8009078:	d205      	bcs.n	8009086 <__mcmp+0x32>
 800907a:	f04f 30ff 	mov.w	r0, #4294967295
 800907e:	bd30      	pop	{r4, r5, pc}
 8009080:	42a3      	cmp	r3, r4
 8009082:	d3f3      	bcc.n	800906c <__mcmp+0x18>
 8009084:	e7fb      	b.n	800907e <__mcmp+0x2a>
 8009086:	2001      	movs	r0, #1
 8009088:	e7f9      	b.n	800907e <__mcmp+0x2a>
	...

0800908c <__mdiff>:
 800908c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009090:	4689      	mov	r9, r1
 8009092:	4606      	mov	r6, r0
 8009094:	4611      	mov	r1, r2
 8009096:	4648      	mov	r0, r9
 8009098:	4614      	mov	r4, r2
 800909a:	f7ff ffdb 	bl	8009054 <__mcmp>
 800909e:	1e05      	subs	r5, r0, #0
 80090a0:	d112      	bne.n	80090c8 <__mdiff+0x3c>
 80090a2:	4629      	mov	r1, r5
 80090a4:	4630      	mov	r0, r6
 80090a6:	f7ff fd5b 	bl	8008b60 <_Balloc>
 80090aa:	4602      	mov	r2, r0
 80090ac:	b928      	cbnz	r0, 80090ba <__mdiff+0x2e>
 80090ae:	4b3f      	ldr	r3, [pc, #252]	@ (80091ac <__mdiff+0x120>)
 80090b0:	f240 2137 	movw	r1, #567	@ 0x237
 80090b4:	483e      	ldr	r0, [pc, #248]	@ (80091b0 <__mdiff+0x124>)
 80090b6:	f000 fb11 	bl	80096dc <__assert_func>
 80090ba:	2301      	movs	r3, #1
 80090bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80090c0:	4610      	mov	r0, r2
 80090c2:	b003      	add	sp, #12
 80090c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090c8:	bfbc      	itt	lt
 80090ca:	464b      	movlt	r3, r9
 80090cc:	46a1      	movlt	r9, r4
 80090ce:	4630      	mov	r0, r6
 80090d0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80090d4:	bfba      	itte	lt
 80090d6:	461c      	movlt	r4, r3
 80090d8:	2501      	movlt	r5, #1
 80090da:	2500      	movge	r5, #0
 80090dc:	f7ff fd40 	bl	8008b60 <_Balloc>
 80090e0:	4602      	mov	r2, r0
 80090e2:	b918      	cbnz	r0, 80090ec <__mdiff+0x60>
 80090e4:	4b31      	ldr	r3, [pc, #196]	@ (80091ac <__mdiff+0x120>)
 80090e6:	f240 2145 	movw	r1, #581	@ 0x245
 80090ea:	e7e3      	b.n	80090b4 <__mdiff+0x28>
 80090ec:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80090f0:	6926      	ldr	r6, [r4, #16]
 80090f2:	60c5      	str	r5, [r0, #12]
 80090f4:	f109 0310 	add.w	r3, r9, #16
 80090f8:	f109 0514 	add.w	r5, r9, #20
 80090fc:	f104 0e14 	add.w	lr, r4, #20
 8009100:	f100 0b14 	add.w	fp, r0, #20
 8009104:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009108:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800910c:	9301      	str	r3, [sp, #4]
 800910e:	46d9      	mov	r9, fp
 8009110:	f04f 0c00 	mov.w	ip, #0
 8009114:	9b01      	ldr	r3, [sp, #4]
 8009116:	f85e 0b04 	ldr.w	r0, [lr], #4
 800911a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800911e:	9301      	str	r3, [sp, #4]
 8009120:	fa1f f38a 	uxth.w	r3, sl
 8009124:	4619      	mov	r1, r3
 8009126:	b283      	uxth	r3, r0
 8009128:	1acb      	subs	r3, r1, r3
 800912a:	0c00      	lsrs	r0, r0, #16
 800912c:	4463      	add	r3, ip
 800912e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009132:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009136:	b29b      	uxth	r3, r3
 8009138:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800913c:	4576      	cmp	r6, lr
 800913e:	f849 3b04 	str.w	r3, [r9], #4
 8009142:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009146:	d8e5      	bhi.n	8009114 <__mdiff+0x88>
 8009148:	1b33      	subs	r3, r6, r4
 800914a:	3b15      	subs	r3, #21
 800914c:	f023 0303 	bic.w	r3, r3, #3
 8009150:	3415      	adds	r4, #21
 8009152:	3304      	adds	r3, #4
 8009154:	42a6      	cmp	r6, r4
 8009156:	bf38      	it	cc
 8009158:	2304      	movcc	r3, #4
 800915a:	441d      	add	r5, r3
 800915c:	445b      	add	r3, fp
 800915e:	461e      	mov	r6, r3
 8009160:	462c      	mov	r4, r5
 8009162:	4544      	cmp	r4, r8
 8009164:	d30e      	bcc.n	8009184 <__mdiff+0xf8>
 8009166:	f108 0103 	add.w	r1, r8, #3
 800916a:	1b49      	subs	r1, r1, r5
 800916c:	f021 0103 	bic.w	r1, r1, #3
 8009170:	3d03      	subs	r5, #3
 8009172:	45a8      	cmp	r8, r5
 8009174:	bf38      	it	cc
 8009176:	2100      	movcc	r1, #0
 8009178:	440b      	add	r3, r1
 800917a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800917e:	b191      	cbz	r1, 80091a6 <__mdiff+0x11a>
 8009180:	6117      	str	r7, [r2, #16]
 8009182:	e79d      	b.n	80090c0 <__mdiff+0x34>
 8009184:	f854 1b04 	ldr.w	r1, [r4], #4
 8009188:	46e6      	mov	lr, ip
 800918a:	0c08      	lsrs	r0, r1, #16
 800918c:	fa1c fc81 	uxtah	ip, ip, r1
 8009190:	4471      	add	r1, lr
 8009192:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009196:	b289      	uxth	r1, r1
 8009198:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800919c:	f846 1b04 	str.w	r1, [r6], #4
 80091a0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80091a4:	e7dd      	b.n	8009162 <__mdiff+0xd6>
 80091a6:	3f01      	subs	r7, #1
 80091a8:	e7e7      	b.n	800917a <__mdiff+0xee>
 80091aa:	bf00      	nop
 80091ac:	0800bea4 	.word	0x0800bea4
 80091b0:	0800beb5 	.word	0x0800beb5

080091b4 <__d2b>:
 80091b4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80091b8:	460f      	mov	r7, r1
 80091ba:	2101      	movs	r1, #1
 80091bc:	ec59 8b10 	vmov	r8, r9, d0
 80091c0:	4616      	mov	r6, r2
 80091c2:	f7ff fccd 	bl	8008b60 <_Balloc>
 80091c6:	4604      	mov	r4, r0
 80091c8:	b930      	cbnz	r0, 80091d8 <__d2b+0x24>
 80091ca:	4602      	mov	r2, r0
 80091cc:	4b23      	ldr	r3, [pc, #140]	@ (800925c <__d2b+0xa8>)
 80091ce:	4824      	ldr	r0, [pc, #144]	@ (8009260 <__d2b+0xac>)
 80091d0:	f240 310f 	movw	r1, #783	@ 0x30f
 80091d4:	f000 fa82 	bl	80096dc <__assert_func>
 80091d8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80091dc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80091e0:	b10d      	cbz	r5, 80091e6 <__d2b+0x32>
 80091e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80091e6:	9301      	str	r3, [sp, #4]
 80091e8:	f1b8 0300 	subs.w	r3, r8, #0
 80091ec:	d023      	beq.n	8009236 <__d2b+0x82>
 80091ee:	4668      	mov	r0, sp
 80091f0:	9300      	str	r3, [sp, #0]
 80091f2:	f7ff fd7c 	bl	8008cee <__lo0bits>
 80091f6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80091fa:	b1d0      	cbz	r0, 8009232 <__d2b+0x7e>
 80091fc:	f1c0 0320 	rsb	r3, r0, #32
 8009200:	fa02 f303 	lsl.w	r3, r2, r3
 8009204:	430b      	orrs	r3, r1
 8009206:	40c2      	lsrs	r2, r0
 8009208:	6163      	str	r3, [r4, #20]
 800920a:	9201      	str	r2, [sp, #4]
 800920c:	9b01      	ldr	r3, [sp, #4]
 800920e:	61a3      	str	r3, [r4, #24]
 8009210:	2b00      	cmp	r3, #0
 8009212:	bf0c      	ite	eq
 8009214:	2201      	moveq	r2, #1
 8009216:	2202      	movne	r2, #2
 8009218:	6122      	str	r2, [r4, #16]
 800921a:	b1a5      	cbz	r5, 8009246 <__d2b+0x92>
 800921c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009220:	4405      	add	r5, r0
 8009222:	603d      	str	r5, [r7, #0]
 8009224:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009228:	6030      	str	r0, [r6, #0]
 800922a:	4620      	mov	r0, r4
 800922c:	b003      	add	sp, #12
 800922e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009232:	6161      	str	r1, [r4, #20]
 8009234:	e7ea      	b.n	800920c <__d2b+0x58>
 8009236:	a801      	add	r0, sp, #4
 8009238:	f7ff fd59 	bl	8008cee <__lo0bits>
 800923c:	9b01      	ldr	r3, [sp, #4]
 800923e:	6163      	str	r3, [r4, #20]
 8009240:	3020      	adds	r0, #32
 8009242:	2201      	movs	r2, #1
 8009244:	e7e8      	b.n	8009218 <__d2b+0x64>
 8009246:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800924a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800924e:	6038      	str	r0, [r7, #0]
 8009250:	6918      	ldr	r0, [r3, #16]
 8009252:	f7ff fd2d 	bl	8008cb0 <__hi0bits>
 8009256:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800925a:	e7e5      	b.n	8009228 <__d2b+0x74>
 800925c:	0800bea4 	.word	0x0800bea4
 8009260:	0800beb5 	.word	0x0800beb5

08009264 <__ssputs_r>:
 8009264:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009268:	688e      	ldr	r6, [r1, #8]
 800926a:	461f      	mov	r7, r3
 800926c:	42be      	cmp	r6, r7
 800926e:	680b      	ldr	r3, [r1, #0]
 8009270:	4682      	mov	sl, r0
 8009272:	460c      	mov	r4, r1
 8009274:	4690      	mov	r8, r2
 8009276:	d82d      	bhi.n	80092d4 <__ssputs_r+0x70>
 8009278:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800927c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009280:	d026      	beq.n	80092d0 <__ssputs_r+0x6c>
 8009282:	6965      	ldr	r5, [r4, #20]
 8009284:	6909      	ldr	r1, [r1, #16]
 8009286:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800928a:	eba3 0901 	sub.w	r9, r3, r1
 800928e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009292:	1c7b      	adds	r3, r7, #1
 8009294:	444b      	add	r3, r9
 8009296:	106d      	asrs	r5, r5, #1
 8009298:	429d      	cmp	r5, r3
 800929a:	bf38      	it	cc
 800929c:	461d      	movcc	r5, r3
 800929e:	0553      	lsls	r3, r2, #21
 80092a0:	d527      	bpl.n	80092f2 <__ssputs_r+0x8e>
 80092a2:	4629      	mov	r1, r5
 80092a4:	f7ff fbd0 	bl	8008a48 <_malloc_r>
 80092a8:	4606      	mov	r6, r0
 80092aa:	b360      	cbz	r0, 8009306 <__ssputs_r+0xa2>
 80092ac:	6921      	ldr	r1, [r4, #16]
 80092ae:	464a      	mov	r2, r9
 80092b0:	f000 fa06 	bl	80096c0 <memcpy>
 80092b4:	89a3      	ldrh	r3, [r4, #12]
 80092b6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80092ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80092be:	81a3      	strh	r3, [r4, #12]
 80092c0:	6126      	str	r6, [r4, #16]
 80092c2:	6165      	str	r5, [r4, #20]
 80092c4:	444e      	add	r6, r9
 80092c6:	eba5 0509 	sub.w	r5, r5, r9
 80092ca:	6026      	str	r6, [r4, #0]
 80092cc:	60a5      	str	r5, [r4, #8]
 80092ce:	463e      	mov	r6, r7
 80092d0:	42be      	cmp	r6, r7
 80092d2:	d900      	bls.n	80092d6 <__ssputs_r+0x72>
 80092d4:	463e      	mov	r6, r7
 80092d6:	6820      	ldr	r0, [r4, #0]
 80092d8:	4632      	mov	r2, r6
 80092da:	4641      	mov	r1, r8
 80092dc:	f000 f9c6 	bl	800966c <memmove>
 80092e0:	68a3      	ldr	r3, [r4, #8]
 80092e2:	1b9b      	subs	r3, r3, r6
 80092e4:	60a3      	str	r3, [r4, #8]
 80092e6:	6823      	ldr	r3, [r4, #0]
 80092e8:	4433      	add	r3, r6
 80092ea:	6023      	str	r3, [r4, #0]
 80092ec:	2000      	movs	r0, #0
 80092ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092f2:	462a      	mov	r2, r5
 80092f4:	f000 fa36 	bl	8009764 <_realloc_r>
 80092f8:	4606      	mov	r6, r0
 80092fa:	2800      	cmp	r0, #0
 80092fc:	d1e0      	bne.n	80092c0 <__ssputs_r+0x5c>
 80092fe:	6921      	ldr	r1, [r4, #16]
 8009300:	4650      	mov	r0, sl
 8009302:	f7ff fb2d 	bl	8008960 <_free_r>
 8009306:	230c      	movs	r3, #12
 8009308:	f8ca 3000 	str.w	r3, [sl]
 800930c:	89a3      	ldrh	r3, [r4, #12]
 800930e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009312:	81a3      	strh	r3, [r4, #12]
 8009314:	f04f 30ff 	mov.w	r0, #4294967295
 8009318:	e7e9      	b.n	80092ee <__ssputs_r+0x8a>
	...

0800931c <_svfiprintf_r>:
 800931c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009320:	4698      	mov	r8, r3
 8009322:	898b      	ldrh	r3, [r1, #12]
 8009324:	061b      	lsls	r3, r3, #24
 8009326:	b09d      	sub	sp, #116	@ 0x74
 8009328:	4607      	mov	r7, r0
 800932a:	460d      	mov	r5, r1
 800932c:	4614      	mov	r4, r2
 800932e:	d510      	bpl.n	8009352 <_svfiprintf_r+0x36>
 8009330:	690b      	ldr	r3, [r1, #16]
 8009332:	b973      	cbnz	r3, 8009352 <_svfiprintf_r+0x36>
 8009334:	2140      	movs	r1, #64	@ 0x40
 8009336:	f7ff fb87 	bl	8008a48 <_malloc_r>
 800933a:	6028      	str	r0, [r5, #0]
 800933c:	6128      	str	r0, [r5, #16]
 800933e:	b930      	cbnz	r0, 800934e <_svfiprintf_r+0x32>
 8009340:	230c      	movs	r3, #12
 8009342:	603b      	str	r3, [r7, #0]
 8009344:	f04f 30ff 	mov.w	r0, #4294967295
 8009348:	b01d      	add	sp, #116	@ 0x74
 800934a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800934e:	2340      	movs	r3, #64	@ 0x40
 8009350:	616b      	str	r3, [r5, #20]
 8009352:	2300      	movs	r3, #0
 8009354:	9309      	str	r3, [sp, #36]	@ 0x24
 8009356:	2320      	movs	r3, #32
 8009358:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800935c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009360:	2330      	movs	r3, #48	@ 0x30
 8009362:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009500 <_svfiprintf_r+0x1e4>
 8009366:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800936a:	f04f 0901 	mov.w	r9, #1
 800936e:	4623      	mov	r3, r4
 8009370:	469a      	mov	sl, r3
 8009372:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009376:	b10a      	cbz	r2, 800937c <_svfiprintf_r+0x60>
 8009378:	2a25      	cmp	r2, #37	@ 0x25
 800937a:	d1f9      	bne.n	8009370 <_svfiprintf_r+0x54>
 800937c:	ebba 0b04 	subs.w	fp, sl, r4
 8009380:	d00b      	beq.n	800939a <_svfiprintf_r+0x7e>
 8009382:	465b      	mov	r3, fp
 8009384:	4622      	mov	r2, r4
 8009386:	4629      	mov	r1, r5
 8009388:	4638      	mov	r0, r7
 800938a:	f7ff ff6b 	bl	8009264 <__ssputs_r>
 800938e:	3001      	adds	r0, #1
 8009390:	f000 80a7 	beq.w	80094e2 <_svfiprintf_r+0x1c6>
 8009394:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009396:	445a      	add	r2, fp
 8009398:	9209      	str	r2, [sp, #36]	@ 0x24
 800939a:	f89a 3000 	ldrb.w	r3, [sl]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	f000 809f 	beq.w	80094e2 <_svfiprintf_r+0x1c6>
 80093a4:	2300      	movs	r3, #0
 80093a6:	f04f 32ff 	mov.w	r2, #4294967295
 80093aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80093ae:	f10a 0a01 	add.w	sl, sl, #1
 80093b2:	9304      	str	r3, [sp, #16]
 80093b4:	9307      	str	r3, [sp, #28]
 80093b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80093ba:	931a      	str	r3, [sp, #104]	@ 0x68
 80093bc:	4654      	mov	r4, sl
 80093be:	2205      	movs	r2, #5
 80093c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093c4:	484e      	ldr	r0, [pc, #312]	@ (8009500 <_svfiprintf_r+0x1e4>)
 80093c6:	f7f6 ff33 	bl	8000230 <memchr>
 80093ca:	9a04      	ldr	r2, [sp, #16]
 80093cc:	b9d8      	cbnz	r0, 8009406 <_svfiprintf_r+0xea>
 80093ce:	06d0      	lsls	r0, r2, #27
 80093d0:	bf44      	itt	mi
 80093d2:	2320      	movmi	r3, #32
 80093d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80093d8:	0711      	lsls	r1, r2, #28
 80093da:	bf44      	itt	mi
 80093dc:	232b      	movmi	r3, #43	@ 0x2b
 80093de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80093e2:	f89a 3000 	ldrb.w	r3, [sl]
 80093e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80093e8:	d015      	beq.n	8009416 <_svfiprintf_r+0xfa>
 80093ea:	9a07      	ldr	r2, [sp, #28]
 80093ec:	4654      	mov	r4, sl
 80093ee:	2000      	movs	r0, #0
 80093f0:	f04f 0c0a 	mov.w	ip, #10
 80093f4:	4621      	mov	r1, r4
 80093f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80093fa:	3b30      	subs	r3, #48	@ 0x30
 80093fc:	2b09      	cmp	r3, #9
 80093fe:	d94b      	bls.n	8009498 <_svfiprintf_r+0x17c>
 8009400:	b1b0      	cbz	r0, 8009430 <_svfiprintf_r+0x114>
 8009402:	9207      	str	r2, [sp, #28]
 8009404:	e014      	b.n	8009430 <_svfiprintf_r+0x114>
 8009406:	eba0 0308 	sub.w	r3, r0, r8
 800940a:	fa09 f303 	lsl.w	r3, r9, r3
 800940e:	4313      	orrs	r3, r2
 8009410:	9304      	str	r3, [sp, #16]
 8009412:	46a2      	mov	sl, r4
 8009414:	e7d2      	b.n	80093bc <_svfiprintf_r+0xa0>
 8009416:	9b03      	ldr	r3, [sp, #12]
 8009418:	1d19      	adds	r1, r3, #4
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	9103      	str	r1, [sp, #12]
 800941e:	2b00      	cmp	r3, #0
 8009420:	bfbb      	ittet	lt
 8009422:	425b      	neglt	r3, r3
 8009424:	f042 0202 	orrlt.w	r2, r2, #2
 8009428:	9307      	strge	r3, [sp, #28]
 800942a:	9307      	strlt	r3, [sp, #28]
 800942c:	bfb8      	it	lt
 800942e:	9204      	strlt	r2, [sp, #16]
 8009430:	7823      	ldrb	r3, [r4, #0]
 8009432:	2b2e      	cmp	r3, #46	@ 0x2e
 8009434:	d10a      	bne.n	800944c <_svfiprintf_r+0x130>
 8009436:	7863      	ldrb	r3, [r4, #1]
 8009438:	2b2a      	cmp	r3, #42	@ 0x2a
 800943a:	d132      	bne.n	80094a2 <_svfiprintf_r+0x186>
 800943c:	9b03      	ldr	r3, [sp, #12]
 800943e:	1d1a      	adds	r2, r3, #4
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	9203      	str	r2, [sp, #12]
 8009444:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009448:	3402      	adds	r4, #2
 800944a:	9305      	str	r3, [sp, #20]
 800944c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009510 <_svfiprintf_r+0x1f4>
 8009450:	7821      	ldrb	r1, [r4, #0]
 8009452:	2203      	movs	r2, #3
 8009454:	4650      	mov	r0, sl
 8009456:	f7f6 feeb 	bl	8000230 <memchr>
 800945a:	b138      	cbz	r0, 800946c <_svfiprintf_r+0x150>
 800945c:	9b04      	ldr	r3, [sp, #16]
 800945e:	eba0 000a 	sub.w	r0, r0, sl
 8009462:	2240      	movs	r2, #64	@ 0x40
 8009464:	4082      	lsls	r2, r0
 8009466:	4313      	orrs	r3, r2
 8009468:	3401      	adds	r4, #1
 800946a:	9304      	str	r3, [sp, #16]
 800946c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009470:	4824      	ldr	r0, [pc, #144]	@ (8009504 <_svfiprintf_r+0x1e8>)
 8009472:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009476:	2206      	movs	r2, #6
 8009478:	f7f6 feda 	bl	8000230 <memchr>
 800947c:	2800      	cmp	r0, #0
 800947e:	d036      	beq.n	80094ee <_svfiprintf_r+0x1d2>
 8009480:	4b21      	ldr	r3, [pc, #132]	@ (8009508 <_svfiprintf_r+0x1ec>)
 8009482:	bb1b      	cbnz	r3, 80094cc <_svfiprintf_r+0x1b0>
 8009484:	9b03      	ldr	r3, [sp, #12]
 8009486:	3307      	adds	r3, #7
 8009488:	f023 0307 	bic.w	r3, r3, #7
 800948c:	3308      	adds	r3, #8
 800948e:	9303      	str	r3, [sp, #12]
 8009490:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009492:	4433      	add	r3, r6
 8009494:	9309      	str	r3, [sp, #36]	@ 0x24
 8009496:	e76a      	b.n	800936e <_svfiprintf_r+0x52>
 8009498:	fb0c 3202 	mla	r2, ip, r2, r3
 800949c:	460c      	mov	r4, r1
 800949e:	2001      	movs	r0, #1
 80094a0:	e7a8      	b.n	80093f4 <_svfiprintf_r+0xd8>
 80094a2:	2300      	movs	r3, #0
 80094a4:	3401      	adds	r4, #1
 80094a6:	9305      	str	r3, [sp, #20]
 80094a8:	4619      	mov	r1, r3
 80094aa:	f04f 0c0a 	mov.w	ip, #10
 80094ae:	4620      	mov	r0, r4
 80094b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094b4:	3a30      	subs	r2, #48	@ 0x30
 80094b6:	2a09      	cmp	r2, #9
 80094b8:	d903      	bls.n	80094c2 <_svfiprintf_r+0x1a6>
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d0c6      	beq.n	800944c <_svfiprintf_r+0x130>
 80094be:	9105      	str	r1, [sp, #20]
 80094c0:	e7c4      	b.n	800944c <_svfiprintf_r+0x130>
 80094c2:	fb0c 2101 	mla	r1, ip, r1, r2
 80094c6:	4604      	mov	r4, r0
 80094c8:	2301      	movs	r3, #1
 80094ca:	e7f0      	b.n	80094ae <_svfiprintf_r+0x192>
 80094cc:	ab03      	add	r3, sp, #12
 80094ce:	9300      	str	r3, [sp, #0]
 80094d0:	462a      	mov	r2, r5
 80094d2:	4b0e      	ldr	r3, [pc, #56]	@ (800950c <_svfiprintf_r+0x1f0>)
 80094d4:	a904      	add	r1, sp, #16
 80094d6:	4638      	mov	r0, r7
 80094d8:	f7fd fe96 	bl	8007208 <_printf_float>
 80094dc:	1c42      	adds	r2, r0, #1
 80094de:	4606      	mov	r6, r0
 80094e0:	d1d6      	bne.n	8009490 <_svfiprintf_r+0x174>
 80094e2:	89ab      	ldrh	r3, [r5, #12]
 80094e4:	065b      	lsls	r3, r3, #25
 80094e6:	f53f af2d 	bmi.w	8009344 <_svfiprintf_r+0x28>
 80094ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80094ec:	e72c      	b.n	8009348 <_svfiprintf_r+0x2c>
 80094ee:	ab03      	add	r3, sp, #12
 80094f0:	9300      	str	r3, [sp, #0]
 80094f2:	462a      	mov	r2, r5
 80094f4:	4b05      	ldr	r3, [pc, #20]	@ (800950c <_svfiprintf_r+0x1f0>)
 80094f6:	a904      	add	r1, sp, #16
 80094f8:	4638      	mov	r0, r7
 80094fa:	f7fe f91d 	bl	8007738 <_printf_i>
 80094fe:	e7ed      	b.n	80094dc <_svfiprintf_r+0x1c0>
 8009500:	0800c010 	.word	0x0800c010
 8009504:	0800c01a 	.word	0x0800c01a
 8009508:	08007209 	.word	0x08007209
 800950c:	08009265 	.word	0x08009265
 8009510:	0800c016 	.word	0x0800c016

08009514 <__sflush_r>:
 8009514:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009518:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800951c:	0716      	lsls	r6, r2, #28
 800951e:	4605      	mov	r5, r0
 8009520:	460c      	mov	r4, r1
 8009522:	d454      	bmi.n	80095ce <__sflush_r+0xba>
 8009524:	684b      	ldr	r3, [r1, #4]
 8009526:	2b00      	cmp	r3, #0
 8009528:	dc02      	bgt.n	8009530 <__sflush_r+0x1c>
 800952a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800952c:	2b00      	cmp	r3, #0
 800952e:	dd48      	ble.n	80095c2 <__sflush_r+0xae>
 8009530:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009532:	2e00      	cmp	r6, #0
 8009534:	d045      	beq.n	80095c2 <__sflush_r+0xae>
 8009536:	2300      	movs	r3, #0
 8009538:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800953c:	682f      	ldr	r7, [r5, #0]
 800953e:	6a21      	ldr	r1, [r4, #32]
 8009540:	602b      	str	r3, [r5, #0]
 8009542:	d030      	beq.n	80095a6 <__sflush_r+0x92>
 8009544:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009546:	89a3      	ldrh	r3, [r4, #12]
 8009548:	0759      	lsls	r1, r3, #29
 800954a:	d505      	bpl.n	8009558 <__sflush_r+0x44>
 800954c:	6863      	ldr	r3, [r4, #4]
 800954e:	1ad2      	subs	r2, r2, r3
 8009550:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009552:	b10b      	cbz	r3, 8009558 <__sflush_r+0x44>
 8009554:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009556:	1ad2      	subs	r2, r2, r3
 8009558:	2300      	movs	r3, #0
 800955a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800955c:	6a21      	ldr	r1, [r4, #32]
 800955e:	4628      	mov	r0, r5
 8009560:	47b0      	blx	r6
 8009562:	1c43      	adds	r3, r0, #1
 8009564:	89a3      	ldrh	r3, [r4, #12]
 8009566:	d106      	bne.n	8009576 <__sflush_r+0x62>
 8009568:	6829      	ldr	r1, [r5, #0]
 800956a:	291d      	cmp	r1, #29
 800956c:	d82b      	bhi.n	80095c6 <__sflush_r+0xb2>
 800956e:	4a2a      	ldr	r2, [pc, #168]	@ (8009618 <__sflush_r+0x104>)
 8009570:	410a      	asrs	r2, r1
 8009572:	07d6      	lsls	r6, r2, #31
 8009574:	d427      	bmi.n	80095c6 <__sflush_r+0xb2>
 8009576:	2200      	movs	r2, #0
 8009578:	6062      	str	r2, [r4, #4]
 800957a:	04d9      	lsls	r1, r3, #19
 800957c:	6922      	ldr	r2, [r4, #16]
 800957e:	6022      	str	r2, [r4, #0]
 8009580:	d504      	bpl.n	800958c <__sflush_r+0x78>
 8009582:	1c42      	adds	r2, r0, #1
 8009584:	d101      	bne.n	800958a <__sflush_r+0x76>
 8009586:	682b      	ldr	r3, [r5, #0]
 8009588:	b903      	cbnz	r3, 800958c <__sflush_r+0x78>
 800958a:	6560      	str	r0, [r4, #84]	@ 0x54
 800958c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800958e:	602f      	str	r7, [r5, #0]
 8009590:	b1b9      	cbz	r1, 80095c2 <__sflush_r+0xae>
 8009592:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009596:	4299      	cmp	r1, r3
 8009598:	d002      	beq.n	80095a0 <__sflush_r+0x8c>
 800959a:	4628      	mov	r0, r5
 800959c:	f7ff f9e0 	bl	8008960 <_free_r>
 80095a0:	2300      	movs	r3, #0
 80095a2:	6363      	str	r3, [r4, #52]	@ 0x34
 80095a4:	e00d      	b.n	80095c2 <__sflush_r+0xae>
 80095a6:	2301      	movs	r3, #1
 80095a8:	4628      	mov	r0, r5
 80095aa:	47b0      	blx	r6
 80095ac:	4602      	mov	r2, r0
 80095ae:	1c50      	adds	r0, r2, #1
 80095b0:	d1c9      	bne.n	8009546 <__sflush_r+0x32>
 80095b2:	682b      	ldr	r3, [r5, #0]
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d0c6      	beq.n	8009546 <__sflush_r+0x32>
 80095b8:	2b1d      	cmp	r3, #29
 80095ba:	d001      	beq.n	80095c0 <__sflush_r+0xac>
 80095bc:	2b16      	cmp	r3, #22
 80095be:	d11e      	bne.n	80095fe <__sflush_r+0xea>
 80095c0:	602f      	str	r7, [r5, #0]
 80095c2:	2000      	movs	r0, #0
 80095c4:	e022      	b.n	800960c <__sflush_r+0xf8>
 80095c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80095ca:	b21b      	sxth	r3, r3
 80095cc:	e01b      	b.n	8009606 <__sflush_r+0xf2>
 80095ce:	690f      	ldr	r7, [r1, #16]
 80095d0:	2f00      	cmp	r7, #0
 80095d2:	d0f6      	beq.n	80095c2 <__sflush_r+0xae>
 80095d4:	0793      	lsls	r3, r2, #30
 80095d6:	680e      	ldr	r6, [r1, #0]
 80095d8:	bf08      	it	eq
 80095da:	694b      	ldreq	r3, [r1, #20]
 80095dc:	600f      	str	r7, [r1, #0]
 80095de:	bf18      	it	ne
 80095e0:	2300      	movne	r3, #0
 80095e2:	eba6 0807 	sub.w	r8, r6, r7
 80095e6:	608b      	str	r3, [r1, #8]
 80095e8:	f1b8 0f00 	cmp.w	r8, #0
 80095ec:	dde9      	ble.n	80095c2 <__sflush_r+0xae>
 80095ee:	6a21      	ldr	r1, [r4, #32]
 80095f0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80095f2:	4643      	mov	r3, r8
 80095f4:	463a      	mov	r2, r7
 80095f6:	4628      	mov	r0, r5
 80095f8:	47b0      	blx	r6
 80095fa:	2800      	cmp	r0, #0
 80095fc:	dc08      	bgt.n	8009610 <__sflush_r+0xfc>
 80095fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009602:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009606:	81a3      	strh	r3, [r4, #12]
 8009608:	f04f 30ff 	mov.w	r0, #4294967295
 800960c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009610:	4407      	add	r7, r0
 8009612:	eba8 0800 	sub.w	r8, r8, r0
 8009616:	e7e7      	b.n	80095e8 <__sflush_r+0xd4>
 8009618:	dfbffffe 	.word	0xdfbffffe

0800961c <_fflush_r>:
 800961c:	b538      	push	{r3, r4, r5, lr}
 800961e:	690b      	ldr	r3, [r1, #16]
 8009620:	4605      	mov	r5, r0
 8009622:	460c      	mov	r4, r1
 8009624:	b913      	cbnz	r3, 800962c <_fflush_r+0x10>
 8009626:	2500      	movs	r5, #0
 8009628:	4628      	mov	r0, r5
 800962a:	bd38      	pop	{r3, r4, r5, pc}
 800962c:	b118      	cbz	r0, 8009636 <_fflush_r+0x1a>
 800962e:	6a03      	ldr	r3, [r0, #32]
 8009630:	b90b      	cbnz	r3, 8009636 <_fflush_r+0x1a>
 8009632:	f7fe fa2d 	bl	8007a90 <__sinit>
 8009636:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d0f3      	beq.n	8009626 <_fflush_r+0xa>
 800963e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009640:	07d0      	lsls	r0, r2, #31
 8009642:	d404      	bmi.n	800964e <_fflush_r+0x32>
 8009644:	0599      	lsls	r1, r3, #22
 8009646:	d402      	bmi.n	800964e <_fflush_r+0x32>
 8009648:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800964a:	f7fe fb38 	bl	8007cbe <__retarget_lock_acquire_recursive>
 800964e:	4628      	mov	r0, r5
 8009650:	4621      	mov	r1, r4
 8009652:	f7ff ff5f 	bl	8009514 <__sflush_r>
 8009656:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009658:	07da      	lsls	r2, r3, #31
 800965a:	4605      	mov	r5, r0
 800965c:	d4e4      	bmi.n	8009628 <_fflush_r+0xc>
 800965e:	89a3      	ldrh	r3, [r4, #12]
 8009660:	059b      	lsls	r3, r3, #22
 8009662:	d4e1      	bmi.n	8009628 <_fflush_r+0xc>
 8009664:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009666:	f7fe fb2b 	bl	8007cc0 <__retarget_lock_release_recursive>
 800966a:	e7dd      	b.n	8009628 <_fflush_r+0xc>

0800966c <memmove>:
 800966c:	4288      	cmp	r0, r1
 800966e:	b510      	push	{r4, lr}
 8009670:	eb01 0402 	add.w	r4, r1, r2
 8009674:	d902      	bls.n	800967c <memmove+0x10>
 8009676:	4284      	cmp	r4, r0
 8009678:	4623      	mov	r3, r4
 800967a:	d807      	bhi.n	800968c <memmove+0x20>
 800967c:	1e43      	subs	r3, r0, #1
 800967e:	42a1      	cmp	r1, r4
 8009680:	d008      	beq.n	8009694 <memmove+0x28>
 8009682:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009686:	f803 2f01 	strb.w	r2, [r3, #1]!
 800968a:	e7f8      	b.n	800967e <memmove+0x12>
 800968c:	4402      	add	r2, r0
 800968e:	4601      	mov	r1, r0
 8009690:	428a      	cmp	r2, r1
 8009692:	d100      	bne.n	8009696 <memmove+0x2a>
 8009694:	bd10      	pop	{r4, pc}
 8009696:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800969a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800969e:	e7f7      	b.n	8009690 <memmove+0x24>

080096a0 <_sbrk_r>:
 80096a0:	b538      	push	{r3, r4, r5, lr}
 80096a2:	4d06      	ldr	r5, [pc, #24]	@ (80096bc <_sbrk_r+0x1c>)
 80096a4:	2300      	movs	r3, #0
 80096a6:	4604      	mov	r4, r0
 80096a8:	4608      	mov	r0, r1
 80096aa:	602b      	str	r3, [r5, #0]
 80096ac:	f7f8 fa48 	bl	8001b40 <_sbrk>
 80096b0:	1c43      	adds	r3, r0, #1
 80096b2:	d102      	bne.n	80096ba <_sbrk_r+0x1a>
 80096b4:	682b      	ldr	r3, [r5, #0]
 80096b6:	b103      	cbz	r3, 80096ba <_sbrk_r+0x1a>
 80096b8:	6023      	str	r3, [r4, #0]
 80096ba:	bd38      	pop	{r3, r4, r5, pc}
 80096bc:	200047a4 	.word	0x200047a4

080096c0 <memcpy>:
 80096c0:	440a      	add	r2, r1
 80096c2:	4291      	cmp	r1, r2
 80096c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80096c8:	d100      	bne.n	80096cc <memcpy+0xc>
 80096ca:	4770      	bx	lr
 80096cc:	b510      	push	{r4, lr}
 80096ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80096d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80096d6:	4291      	cmp	r1, r2
 80096d8:	d1f9      	bne.n	80096ce <memcpy+0xe>
 80096da:	bd10      	pop	{r4, pc}

080096dc <__assert_func>:
 80096dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80096de:	4614      	mov	r4, r2
 80096e0:	461a      	mov	r2, r3
 80096e2:	4b09      	ldr	r3, [pc, #36]	@ (8009708 <__assert_func+0x2c>)
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	4605      	mov	r5, r0
 80096e8:	68d8      	ldr	r0, [r3, #12]
 80096ea:	b954      	cbnz	r4, 8009702 <__assert_func+0x26>
 80096ec:	4b07      	ldr	r3, [pc, #28]	@ (800970c <__assert_func+0x30>)
 80096ee:	461c      	mov	r4, r3
 80096f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80096f4:	9100      	str	r1, [sp, #0]
 80096f6:	462b      	mov	r3, r5
 80096f8:	4905      	ldr	r1, [pc, #20]	@ (8009710 <__assert_func+0x34>)
 80096fa:	f000 f86f 	bl	80097dc <fiprintf>
 80096fe:	f000 f87f 	bl	8009800 <abort>
 8009702:	4b04      	ldr	r3, [pc, #16]	@ (8009714 <__assert_func+0x38>)
 8009704:	e7f4      	b.n	80096f0 <__assert_func+0x14>
 8009706:	bf00      	nop
 8009708:	200022d0 	.word	0x200022d0
 800970c:	0800c066 	.word	0x0800c066
 8009710:	0800c038 	.word	0x0800c038
 8009714:	0800c02b 	.word	0x0800c02b

08009718 <_calloc_r>:
 8009718:	b570      	push	{r4, r5, r6, lr}
 800971a:	fba1 5402 	umull	r5, r4, r1, r2
 800971e:	b93c      	cbnz	r4, 8009730 <_calloc_r+0x18>
 8009720:	4629      	mov	r1, r5
 8009722:	f7ff f991 	bl	8008a48 <_malloc_r>
 8009726:	4606      	mov	r6, r0
 8009728:	b928      	cbnz	r0, 8009736 <_calloc_r+0x1e>
 800972a:	2600      	movs	r6, #0
 800972c:	4630      	mov	r0, r6
 800972e:	bd70      	pop	{r4, r5, r6, pc}
 8009730:	220c      	movs	r2, #12
 8009732:	6002      	str	r2, [r0, #0]
 8009734:	e7f9      	b.n	800972a <_calloc_r+0x12>
 8009736:	462a      	mov	r2, r5
 8009738:	4621      	mov	r1, r4
 800973a:	f7fe fa42 	bl	8007bc2 <memset>
 800973e:	e7f5      	b.n	800972c <_calloc_r+0x14>

08009740 <__ascii_mbtowc>:
 8009740:	b082      	sub	sp, #8
 8009742:	b901      	cbnz	r1, 8009746 <__ascii_mbtowc+0x6>
 8009744:	a901      	add	r1, sp, #4
 8009746:	b142      	cbz	r2, 800975a <__ascii_mbtowc+0x1a>
 8009748:	b14b      	cbz	r3, 800975e <__ascii_mbtowc+0x1e>
 800974a:	7813      	ldrb	r3, [r2, #0]
 800974c:	600b      	str	r3, [r1, #0]
 800974e:	7812      	ldrb	r2, [r2, #0]
 8009750:	1e10      	subs	r0, r2, #0
 8009752:	bf18      	it	ne
 8009754:	2001      	movne	r0, #1
 8009756:	b002      	add	sp, #8
 8009758:	4770      	bx	lr
 800975a:	4610      	mov	r0, r2
 800975c:	e7fb      	b.n	8009756 <__ascii_mbtowc+0x16>
 800975e:	f06f 0001 	mvn.w	r0, #1
 8009762:	e7f8      	b.n	8009756 <__ascii_mbtowc+0x16>

08009764 <_realloc_r>:
 8009764:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009768:	4680      	mov	r8, r0
 800976a:	4615      	mov	r5, r2
 800976c:	460c      	mov	r4, r1
 800976e:	b921      	cbnz	r1, 800977a <_realloc_r+0x16>
 8009770:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009774:	4611      	mov	r1, r2
 8009776:	f7ff b967 	b.w	8008a48 <_malloc_r>
 800977a:	b92a      	cbnz	r2, 8009788 <_realloc_r+0x24>
 800977c:	f7ff f8f0 	bl	8008960 <_free_r>
 8009780:	2400      	movs	r4, #0
 8009782:	4620      	mov	r0, r4
 8009784:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009788:	f000 f841 	bl	800980e <_malloc_usable_size_r>
 800978c:	4285      	cmp	r5, r0
 800978e:	4606      	mov	r6, r0
 8009790:	d802      	bhi.n	8009798 <_realloc_r+0x34>
 8009792:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009796:	d8f4      	bhi.n	8009782 <_realloc_r+0x1e>
 8009798:	4629      	mov	r1, r5
 800979a:	4640      	mov	r0, r8
 800979c:	f7ff f954 	bl	8008a48 <_malloc_r>
 80097a0:	4607      	mov	r7, r0
 80097a2:	2800      	cmp	r0, #0
 80097a4:	d0ec      	beq.n	8009780 <_realloc_r+0x1c>
 80097a6:	42b5      	cmp	r5, r6
 80097a8:	462a      	mov	r2, r5
 80097aa:	4621      	mov	r1, r4
 80097ac:	bf28      	it	cs
 80097ae:	4632      	movcs	r2, r6
 80097b0:	f7ff ff86 	bl	80096c0 <memcpy>
 80097b4:	4621      	mov	r1, r4
 80097b6:	4640      	mov	r0, r8
 80097b8:	f7ff f8d2 	bl	8008960 <_free_r>
 80097bc:	463c      	mov	r4, r7
 80097be:	e7e0      	b.n	8009782 <_realloc_r+0x1e>

080097c0 <__ascii_wctomb>:
 80097c0:	4603      	mov	r3, r0
 80097c2:	4608      	mov	r0, r1
 80097c4:	b141      	cbz	r1, 80097d8 <__ascii_wctomb+0x18>
 80097c6:	2aff      	cmp	r2, #255	@ 0xff
 80097c8:	d904      	bls.n	80097d4 <__ascii_wctomb+0x14>
 80097ca:	228a      	movs	r2, #138	@ 0x8a
 80097cc:	601a      	str	r2, [r3, #0]
 80097ce:	f04f 30ff 	mov.w	r0, #4294967295
 80097d2:	4770      	bx	lr
 80097d4:	700a      	strb	r2, [r1, #0]
 80097d6:	2001      	movs	r0, #1
 80097d8:	4770      	bx	lr
	...

080097dc <fiprintf>:
 80097dc:	b40e      	push	{r1, r2, r3}
 80097de:	b503      	push	{r0, r1, lr}
 80097e0:	4601      	mov	r1, r0
 80097e2:	ab03      	add	r3, sp, #12
 80097e4:	4805      	ldr	r0, [pc, #20]	@ (80097fc <fiprintf+0x20>)
 80097e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80097ea:	6800      	ldr	r0, [r0, #0]
 80097ec:	9301      	str	r3, [sp, #4]
 80097ee:	f000 f83f 	bl	8009870 <_vfiprintf_r>
 80097f2:	b002      	add	sp, #8
 80097f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80097f8:	b003      	add	sp, #12
 80097fa:	4770      	bx	lr
 80097fc:	200022d0 	.word	0x200022d0

08009800 <abort>:
 8009800:	b508      	push	{r3, lr}
 8009802:	2006      	movs	r0, #6
 8009804:	f000 fa08 	bl	8009c18 <raise>
 8009808:	2001      	movs	r0, #1
 800980a:	f7f8 f920 	bl	8001a4e <_exit>

0800980e <_malloc_usable_size_r>:
 800980e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009812:	1f18      	subs	r0, r3, #4
 8009814:	2b00      	cmp	r3, #0
 8009816:	bfbc      	itt	lt
 8009818:	580b      	ldrlt	r3, [r1, r0]
 800981a:	18c0      	addlt	r0, r0, r3
 800981c:	4770      	bx	lr

0800981e <__sfputc_r>:
 800981e:	6893      	ldr	r3, [r2, #8]
 8009820:	3b01      	subs	r3, #1
 8009822:	2b00      	cmp	r3, #0
 8009824:	b410      	push	{r4}
 8009826:	6093      	str	r3, [r2, #8]
 8009828:	da08      	bge.n	800983c <__sfputc_r+0x1e>
 800982a:	6994      	ldr	r4, [r2, #24]
 800982c:	42a3      	cmp	r3, r4
 800982e:	db01      	blt.n	8009834 <__sfputc_r+0x16>
 8009830:	290a      	cmp	r1, #10
 8009832:	d103      	bne.n	800983c <__sfputc_r+0x1e>
 8009834:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009838:	f000 b932 	b.w	8009aa0 <__swbuf_r>
 800983c:	6813      	ldr	r3, [r2, #0]
 800983e:	1c58      	adds	r0, r3, #1
 8009840:	6010      	str	r0, [r2, #0]
 8009842:	7019      	strb	r1, [r3, #0]
 8009844:	4608      	mov	r0, r1
 8009846:	f85d 4b04 	ldr.w	r4, [sp], #4
 800984a:	4770      	bx	lr

0800984c <__sfputs_r>:
 800984c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800984e:	4606      	mov	r6, r0
 8009850:	460f      	mov	r7, r1
 8009852:	4614      	mov	r4, r2
 8009854:	18d5      	adds	r5, r2, r3
 8009856:	42ac      	cmp	r4, r5
 8009858:	d101      	bne.n	800985e <__sfputs_r+0x12>
 800985a:	2000      	movs	r0, #0
 800985c:	e007      	b.n	800986e <__sfputs_r+0x22>
 800985e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009862:	463a      	mov	r2, r7
 8009864:	4630      	mov	r0, r6
 8009866:	f7ff ffda 	bl	800981e <__sfputc_r>
 800986a:	1c43      	adds	r3, r0, #1
 800986c:	d1f3      	bne.n	8009856 <__sfputs_r+0xa>
 800986e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009870 <_vfiprintf_r>:
 8009870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009874:	460d      	mov	r5, r1
 8009876:	b09d      	sub	sp, #116	@ 0x74
 8009878:	4614      	mov	r4, r2
 800987a:	4698      	mov	r8, r3
 800987c:	4606      	mov	r6, r0
 800987e:	b118      	cbz	r0, 8009888 <_vfiprintf_r+0x18>
 8009880:	6a03      	ldr	r3, [r0, #32]
 8009882:	b90b      	cbnz	r3, 8009888 <_vfiprintf_r+0x18>
 8009884:	f7fe f904 	bl	8007a90 <__sinit>
 8009888:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800988a:	07d9      	lsls	r1, r3, #31
 800988c:	d405      	bmi.n	800989a <_vfiprintf_r+0x2a>
 800988e:	89ab      	ldrh	r3, [r5, #12]
 8009890:	059a      	lsls	r2, r3, #22
 8009892:	d402      	bmi.n	800989a <_vfiprintf_r+0x2a>
 8009894:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009896:	f7fe fa12 	bl	8007cbe <__retarget_lock_acquire_recursive>
 800989a:	89ab      	ldrh	r3, [r5, #12]
 800989c:	071b      	lsls	r3, r3, #28
 800989e:	d501      	bpl.n	80098a4 <_vfiprintf_r+0x34>
 80098a0:	692b      	ldr	r3, [r5, #16]
 80098a2:	b99b      	cbnz	r3, 80098cc <_vfiprintf_r+0x5c>
 80098a4:	4629      	mov	r1, r5
 80098a6:	4630      	mov	r0, r6
 80098a8:	f000 f938 	bl	8009b1c <__swsetup_r>
 80098ac:	b170      	cbz	r0, 80098cc <_vfiprintf_r+0x5c>
 80098ae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80098b0:	07dc      	lsls	r4, r3, #31
 80098b2:	d504      	bpl.n	80098be <_vfiprintf_r+0x4e>
 80098b4:	f04f 30ff 	mov.w	r0, #4294967295
 80098b8:	b01d      	add	sp, #116	@ 0x74
 80098ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098be:	89ab      	ldrh	r3, [r5, #12]
 80098c0:	0598      	lsls	r0, r3, #22
 80098c2:	d4f7      	bmi.n	80098b4 <_vfiprintf_r+0x44>
 80098c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80098c6:	f7fe f9fb 	bl	8007cc0 <__retarget_lock_release_recursive>
 80098ca:	e7f3      	b.n	80098b4 <_vfiprintf_r+0x44>
 80098cc:	2300      	movs	r3, #0
 80098ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80098d0:	2320      	movs	r3, #32
 80098d2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80098d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80098da:	2330      	movs	r3, #48	@ 0x30
 80098dc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009a8c <_vfiprintf_r+0x21c>
 80098e0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80098e4:	f04f 0901 	mov.w	r9, #1
 80098e8:	4623      	mov	r3, r4
 80098ea:	469a      	mov	sl, r3
 80098ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80098f0:	b10a      	cbz	r2, 80098f6 <_vfiprintf_r+0x86>
 80098f2:	2a25      	cmp	r2, #37	@ 0x25
 80098f4:	d1f9      	bne.n	80098ea <_vfiprintf_r+0x7a>
 80098f6:	ebba 0b04 	subs.w	fp, sl, r4
 80098fa:	d00b      	beq.n	8009914 <_vfiprintf_r+0xa4>
 80098fc:	465b      	mov	r3, fp
 80098fe:	4622      	mov	r2, r4
 8009900:	4629      	mov	r1, r5
 8009902:	4630      	mov	r0, r6
 8009904:	f7ff ffa2 	bl	800984c <__sfputs_r>
 8009908:	3001      	adds	r0, #1
 800990a:	f000 80a7 	beq.w	8009a5c <_vfiprintf_r+0x1ec>
 800990e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009910:	445a      	add	r2, fp
 8009912:	9209      	str	r2, [sp, #36]	@ 0x24
 8009914:	f89a 3000 	ldrb.w	r3, [sl]
 8009918:	2b00      	cmp	r3, #0
 800991a:	f000 809f 	beq.w	8009a5c <_vfiprintf_r+0x1ec>
 800991e:	2300      	movs	r3, #0
 8009920:	f04f 32ff 	mov.w	r2, #4294967295
 8009924:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009928:	f10a 0a01 	add.w	sl, sl, #1
 800992c:	9304      	str	r3, [sp, #16]
 800992e:	9307      	str	r3, [sp, #28]
 8009930:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009934:	931a      	str	r3, [sp, #104]	@ 0x68
 8009936:	4654      	mov	r4, sl
 8009938:	2205      	movs	r2, #5
 800993a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800993e:	4853      	ldr	r0, [pc, #332]	@ (8009a8c <_vfiprintf_r+0x21c>)
 8009940:	f7f6 fc76 	bl	8000230 <memchr>
 8009944:	9a04      	ldr	r2, [sp, #16]
 8009946:	b9d8      	cbnz	r0, 8009980 <_vfiprintf_r+0x110>
 8009948:	06d1      	lsls	r1, r2, #27
 800994a:	bf44      	itt	mi
 800994c:	2320      	movmi	r3, #32
 800994e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009952:	0713      	lsls	r3, r2, #28
 8009954:	bf44      	itt	mi
 8009956:	232b      	movmi	r3, #43	@ 0x2b
 8009958:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800995c:	f89a 3000 	ldrb.w	r3, [sl]
 8009960:	2b2a      	cmp	r3, #42	@ 0x2a
 8009962:	d015      	beq.n	8009990 <_vfiprintf_r+0x120>
 8009964:	9a07      	ldr	r2, [sp, #28]
 8009966:	4654      	mov	r4, sl
 8009968:	2000      	movs	r0, #0
 800996a:	f04f 0c0a 	mov.w	ip, #10
 800996e:	4621      	mov	r1, r4
 8009970:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009974:	3b30      	subs	r3, #48	@ 0x30
 8009976:	2b09      	cmp	r3, #9
 8009978:	d94b      	bls.n	8009a12 <_vfiprintf_r+0x1a2>
 800997a:	b1b0      	cbz	r0, 80099aa <_vfiprintf_r+0x13a>
 800997c:	9207      	str	r2, [sp, #28]
 800997e:	e014      	b.n	80099aa <_vfiprintf_r+0x13a>
 8009980:	eba0 0308 	sub.w	r3, r0, r8
 8009984:	fa09 f303 	lsl.w	r3, r9, r3
 8009988:	4313      	orrs	r3, r2
 800998a:	9304      	str	r3, [sp, #16]
 800998c:	46a2      	mov	sl, r4
 800998e:	e7d2      	b.n	8009936 <_vfiprintf_r+0xc6>
 8009990:	9b03      	ldr	r3, [sp, #12]
 8009992:	1d19      	adds	r1, r3, #4
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	9103      	str	r1, [sp, #12]
 8009998:	2b00      	cmp	r3, #0
 800999a:	bfbb      	ittet	lt
 800999c:	425b      	neglt	r3, r3
 800999e:	f042 0202 	orrlt.w	r2, r2, #2
 80099a2:	9307      	strge	r3, [sp, #28]
 80099a4:	9307      	strlt	r3, [sp, #28]
 80099a6:	bfb8      	it	lt
 80099a8:	9204      	strlt	r2, [sp, #16]
 80099aa:	7823      	ldrb	r3, [r4, #0]
 80099ac:	2b2e      	cmp	r3, #46	@ 0x2e
 80099ae:	d10a      	bne.n	80099c6 <_vfiprintf_r+0x156>
 80099b0:	7863      	ldrb	r3, [r4, #1]
 80099b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80099b4:	d132      	bne.n	8009a1c <_vfiprintf_r+0x1ac>
 80099b6:	9b03      	ldr	r3, [sp, #12]
 80099b8:	1d1a      	adds	r2, r3, #4
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	9203      	str	r2, [sp, #12]
 80099be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80099c2:	3402      	adds	r4, #2
 80099c4:	9305      	str	r3, [sp, #20]
 80099c6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009a9c <_vfiprintf_r+0x22c>
 80099ca:	7821      	ldrb	r1, [r4, #0]
 80099cc:	2203      	movs	r2, #3
 80099ce:	4650      	mov	r0, sl
 80099d0:	f7f6 fc2e 	bl	8000230 <memchr>
 80099d4:	b138      	cbz	r0, 80099e6 <_vfiprintf_r+0x176>
 80099d6:	9b04      	ldr	r3, [sp, #16]
 80099d8:	eba0 000a 	sub.w	r0, r0, sl
 80099dc:	2240      	movs	r2, #64	@ 0x40
 80099de:	4082      	lsls	r2, r0
 80099e0:	4313      	orrs	r3, r2
 80099e2:	3401      	adds	r4, #1
 80099e4:	9304      	str	r3, [sp, #16]
 80099e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099ea:	4829      	ldr	r0, [pc, #164]	@ (8009a90 <_vfiprintf_r+0x220>)
 80099ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80099f0:	2206      	movs	r2, #6
 80099f2:	f7f6 fc1d 	bl	8000230 <memchr>
 80099f6:	2800      	cmp	r0, #0
 80099f8:	d03f      	beq.n	8009a7a <_vfiprintf_r+0x20a>
 80099fa:	4b26      	ldr	r3, [pc, #152]	@ (8009a94 <_vfiprintf_r+0x224>)
 80099fc:	bb1b      	cbnz	r3, 8009a46 <_vfiprintf_r+0x1d6>
 80099fe:	9b03      	ldr	r3, [sp, #12]
 8009a00:	3307      	adds	r3, #7
 8009a02:	f023 0307 	bic.w	r3, r3, #7
 8009a06:	3308      	adds	r3, #8
 8009a08:	9303      	str	r3, [sp, #12]
 8009a0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a0c:	443b      	add	r3, r7
 8009a0e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a10:	e76a      	b.n	80098e8 <_vfiprintf_r+0x78>
 8009a12:	fb0c 3202 	mla	r2, ip, r2, r3
 8009a16:	460c      	mov	r4, r1
 8009a18:	2001      	movs	r0, #1
 8009a1a:	e7a8      	b.n	800996e <_vfiprintf_r+0xfe>
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	3401      	adds	r4, #1
 8009a20:	9305      	str	r3, [sp, #20]
 8009a22:	4619      	mov	r1, r3
 8009a24:	f04f 0c0a 	mov.w	ip, #10
 8009a28:	4620      	mov	r0, r4
 8009a2a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a2e:	3a30      	subs	r2, #48	@ 0x30
 8009a30:	2a09      	cmp	r2, #9
 8009a32:	d903      	bls.n	8009a3c <_vfiprintf_r+0x1cc>
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d0c6      	beq.n	80099c6 <_vfiprintf_r+0x156>
 8009a38:	9105      	str	r1, [sp, #20]
 8009a3a:	e7c4      	b.n	80099c6 <_vfiprintf_r+0x156>
 8009a3c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009a40:	4604      	mov	r4, r0
 8009a42:	2301      	movs	r3, #1
 8009a44:	e7f0      	b.n	8009a28 <_vfiprintf_r+0x1b8>
 8009a46:	ab03      	add	r3, sp, #12
 8009a48:	9300      	str	r3, [sp, #0]
 8009a4a:	462a      	mov	r2, r5
 8009a4c:	4b12      	ldr	r3, [pc, #72]	@ (8009a98 <_vfiprintf_r+0x228>)
 8009a4e:	a904      	add	r1, sp, #16
 8009a50:	4630      	mov	r0, r6
 8009a52:	f7fd fbd9 	bl	8007208 <_printf_float>
 8009a56:	4607      	mov	r7, r0
 8009a58:	1c78      	adds	r0, r7, #1
 8009a5a:	d1d6      	bne.n	8009a0a <_vfiprintf_r+0x19a>
 8009a5c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a5e:	07d9      	lsls	r1, r3, #31
 8009a60:	d405      	bmi.n	8009a6e <_vfiprintf_r+0x1fe>
 8009a62:	89ab      	ldrh	r3, [r5, #12]
 8009a64:	059a      	lsls	r2, r3, #22
 8009a66:	d402      	bmi.n	8009a6e <_vfiprintf_r+0x1fe>
 8009a68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a6a:	f7fe f929 	bl	8007cc0 <__retarget_lock_release_recursive>
 8009a6e:	89ab      	ldrh	r3, [r5, #12]
 8009a70:	065b      	lsls	r3, r3, #25
 8009a72:	f53f af1f 	bmi.w	80098b4 <_vfiprintf_r+0x44>
 8009a76:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009a78:	e71e      	b.n	80098b8 <_vfiprintf_r+0x48>
 8009a7a:	ab03      	add	r3, sp, #12
 8009a7c:	9300      	str	r3, [sp, #0]
 8009a7e:	462a      	mov	r2, r5
 8009a80:	4b05      	ldr	r3, [pc, #20]	@ (8009a98 <_vfiprintf_r+0x228>)
 8009a82:	a904      	add	r1, sp, #16
 8009a84:	4630      	mov	r0, r6
 8009a86:	f7fd fe57 	bl	8007738 <_printf_i>
 8009a8a:	e7e4      	b.n	8009a56 <_vfiprintf_r+0x1e6>
 8009a8c:	0800c010 	.word	0x0800c010
 8009a90:	0800c01a 	.word	0x0800c01a
 8009a94:	08007209 	.word	0x08007209
 8009a98:	0800984d 	.word	0x0800984d
 8009a9c:	0800c016 	.word	0x0800c016

08009aa0 <__swbuf_r>:
 8009aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009aa2:	460e      	mov	r6, r1
 8009aa4:	4614      	mov	r4, r2
 8009aa6:	4605      	mov	r5, r0
 8009aa8:	b118      	cbz	r0, 8009ab2 <__swbuf_r+0x12>
 8009aaa:	6a03      	ldr	r3, [r0, #32]
 8009aac:	b90b      	cbnz	r3, 8009ab2 <__swbuf_r+0x12>
 8009aae:	f7fd ffef 	bl	8007a90 <__sinit>
 8009ab2:	69a3      	ldr	r3, [r4, #24]
 8009ab4:	60a3      	str	r3, [r4, #8]
 8009ab6:	89a3      	ldrh	r3, [r4, #12]
 8009ab8:	071a      	lsls	r2, r3, #28
 8009aba:	d501      	bpl.n	8009ac0 <__swbuf_r+0x20>
 8009abc:	6923      	ldr	r3, [r4, #16]
 8009abe:	b943      	cbnz	r3, 8009ad2 <__swbuf_r+0x32>
 8009ac0:	4621      	mov	r1, r4
 8009ac2:	4628      	mov	r0, r5
 8009ac4:	f000 f82a 	bl	8009b1c <__swsetup_r>
 8009ac8:	b118      	cbz	r0, 8009ad2 <__swbuf_r+0x32>
 8009aca:	f04f 37ff 	mov.w	r7, #4294967295
 8009ace:	4638      	mov	r0, r7
 8009ad0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ad2:	6823      	ldr	r3, [r4, #0]
 8009ad4:	6922      	ldr	r2, [r4, #16]
 8009ad6:	1a98      	subs	r0, r3, r2
 8009ad8:	6963      	ldr	r3, [r4, #20]
 8009ada:	b2f6      	uxtb	r6, r6
 8009adc:	4283      	cmp	r3, r0
 8009ade:	4637      	mov	r7, r6
 8009ae0:	dc05      	bgt.n	8009aee <__swbuf_r+0x4e>
 8009ae2:	4621      	mov	r1, r4
 8009ae4:	4628      	mov	r0, r5
 8009ae6:	f7ff fd99 	bl	800961c <_fflush_r>
 8009aea:	2800      	cmp	r0, #0
 8009aec:	d1ed      	bne.n	8009aca <__swbuf_r+0x2a>
 8009aee:	68a3      	ldr	r3, [r4, #8]
 8009af0:	3b01      	subs	r3, #1
 8009af2:	60a3      	str	r3, [r4, #8]
 8009af4:	6823      	ldr	r3, [r4, #0]
 8009af6:	1c5a      	adds	r2, r3, #1
 8009af8:	6022      	str	r2, [r4, #0]
 8009afa:	701e      	strb	r6, [r3, #0]
 8009afc:	6962      	ldr	r2, [r4, #20]
 8009afe:	1c43      	adds	r3, r0, #1
 8009b00:	429a      	cmp	r2, r3
 8009b02:	d004      	beq.n	8009b0e <__swbuf_r+0x6e>
 8009b04:	89a3      	ldrh	r3, [r4, #12]
 8009b06:	07db      	lsls	r3, r3, #31
 8009b08:	d5e1      	bpl.n	8009ace <__swbuf_r+0x2e>
 8009b0a:	2e0a      	cmp	r6, #10
 8009b0c:	d1df      	bne.n	8009ace <__swbuf_r+0x2e>
 8009b0e:	4621      	mov	r1, r4
 8009b10:	4628      	mov	r0, r5
 8009b12:	f7ff fd83 	bl	800961c <_fflush_r>
 8009b16:	2800      	cmp	r0, #0
 8009b18:	d0d9      	beq.n	8009ace <__swbuf_r+0x2e>
 8009b1a:	e7d6      	b.n	8009aca <__swbuf_r+0x2a>

08009b1c <__swsetup_r>:
 8009b1c:	b538      	push	{r3, r4, r5, lr}
 8009b1e:	4b29      	ldr	r3, [pc, #164]	@ (8009bc4 <__swsetup_r+0xa8>)
 8009b20:	4605      	mov	r5, r0
 8009b22:	6818      	ldr	r0, [r3, #0]
 8009b24:	460c      	mov	r4, r1
 8009b26:	b118      	cbz	r0, 8009b30 <__swsetup_r+0x14>
 8009b28:	6a03      	ldr	r3, [r0, #32]
 8009b2a:	b90b      	cbnz	r3, 8009b30 <__swsetup_r+0x14>
 8009b2c:	f7fd ffb0 	bl	8007a90 <__sinit>
 8009b30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b34:	0719      	lsls	r1, r3, #28
 8009b36:	d422      	bmi.n	8009b7e <__swsetup_r+0x62>
 8009b38:	06da      	lsls	r2, r3, #27
 8009b3a:	d407      	bmi.n	8009b4c <__swsetup_r+0x30>
 8009b3c:	2209      	movs	r2, #9
 8009b3e:	602a      	str	r2, [r5, #0]
 8009b40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b44:	81a3      	strh	r3, [r4, #12]
 8009b46:	f04f 30ff 	mov.w	r0, #4294967295
 8009b4a:	e033      	b.n	8009bb4 <__swsetup_r+0x98>
 8009b4c:	0758      	lsls	r0, r3, #29
 8009b4e:	d512      	bpl.n	8009b76 <__swsetup_r+0x5a>
 8009b50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009b52:	b141      	cbz	r1, 8009b66 <__swsetup_r+0x4a>
 8009b54:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009b58:	4299      	cmp	r1, r3
 8009b5a:	d002      	beq.n	8009b62 <__swsetup_r+0x46>
 8009b5c:	4628      	mov	r0, r5
 8009b5e:	f7fe feff 	bl	8008960 <_free_r>
 8009b62:	2300      	movs	r3, #0
 8009b64:	6363      	str	r3, [r4, #52]	@ 0x34
 8009b66:	89a3      	ldrh	r3, [r4, #12]
 8009b68:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009b6c:	81a3      	strh	r3, [r4, #12]
 8009b6e:	2300      	movs	r3, #0
 8009b70:	6063      	str	r3, [r4, #4]
 8009b72:	6923      	ldr	r3, [r4, #16]
 8009b74:	6023      	str	r3, [r4, #0]
 8009b76:	89a3      	ldrh	r3, [r4, #12]
 8009b78:	f043 0308 	orr.w	r3, r3, #8
 8009b7c:	81a3      	strh	r3, [r4, #12]
 8009b7e:	6923      	ldr	r3, [r4, #16]
 8009b80:	b94b      	cbnz	r3, 8009b96 <__swsetup_r+0x7a>
 8009b82:	89a3      	ldrh	r3, [r4, #12]
 8009b84:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009b88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009b8c:	d003      	beq.n	8009b96 <__swsetup_r+0x7a>
 8009b8e:	4621      	mov	r1, r4
 8009b90:	4628      	mov	r0, r5
 8009b92:	f000 f883 	bl	8009c9c <__smakebuf_r>
 8009b96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b9a:	f013 0201 	ands.w	r2, r3, #1
 8009b9e:	d00a      	beq.n	8009bb6 <__swsetup_r+0x9a>
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	60a2      	str	r2, [r4, #8]
 8009ba4:	6962      	ldr	r2, [r4, #20]
 8009ba6:	4252      	negs	r2, r2
 8009ba8:	61a2      	str	r2, [r4, #24]
 8009baa:	6922      	ldr	r2, [r4, #16]
 8009bac:	b942      	cbnz	r2, 8009bc0 <__swsetup_r+0xa4>
 8009bae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009bb2:	d1c5      	bne.n	8009b40 <__swsetup_r+0x24>
 8009bb4:	bd38      	pop	{r3, r4, r5, pc}
 8009bb6:	0799      	lsls	r1, r3, #30
 8009bb8:	bf58      	it	pl
 8009bba:	6962      	ldrpl	r2, [r4, #20]
 8009bbc:	60a2      	str	r2, [r4, #8]
 8009bbe:	e7f4      	b.n	8009baa <__swsetup_r+0x8e>
 8009bc0:	2000      	movs	r0, #0
 8009bc2:	e7f7      	b.n	8009bb4 <__swsetup_r+0x98>
 8009bc4:	200022d0 	.word	0x200022d0

08009bc8 <_raise_r>:
 8009bc8:	291f      	cmp	r1, #31
 8009bca:	b538      	push	{r3, r4, r5, lr}
 8009bcc:	4605      	mov	r5, r0
 8009bce:	460c      	mov	r4, r1
 8009bd0:	d904      	bls.n	8009bdc <_raise_r+0x14>
 8009bd2:	2316      	movs	r3, #22
 8009bd4:	6003      	str	r3, [r0, #0]
 8009bd6:	f04f 30ff 	mov.w	r0, #4294967295
 8009bda:	bd38      	pop	{r3, r4, r5, pc}
 8009bdc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009bde:	b112      	cbz	r2, 8009be6 <_raise_r+0x1e>
 8009be0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009be4:	b94b      	cbnz	r3, 8009bfa <_raise_r+0x32>
 8009be6:	4628      	mov	r0, r5
 8009be8:	f000 f830 	bl	8009c4c <_getpid_r>
 8009bec:	4622      	mov	r2, r4
 8009bee:	4601      	mov	r1, r0
 8009bf0:	4628      	mov	r0, r5
 8009bf2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009bf6:	f000 b817 	b.w	8009c28 <_kill_r>
 8009bfa:	2b01      	cmp	r3, #1
 8009bfc:	d00a      	beq.n	8009c14 <_raise_r+0x4c>
 8009bfe:	1c59      	adds	r1, r3, #1
 8009c00:	d103      	bne.n	8009c0a <_raise_r+0x42>
 8009c02:	2316      	movs	r3, #22
 8009c04:	6003      	str	r3, [r0, #0]
 8009c06:	2001      	movs	r0, #1
 8009c08:	e7e7      	b.n	8009bda <_raise_r+0x12>
 8009c0a:	2100      	movs	r1, #0
 8009c0c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009c10:	4620      	mov	r0, r4
 8009c12:	4798      	blx	r3
 8009c14:	2000      	movs	r0, #0
 8009c16:	e7e0      	b.n	8009bda <_raise_r+0x12>

08009c18 <raise>:
 8009c18:	4b02      	ldr	r3, [pc, #8]	@ (8009c24 <raise+0xc>)
 8009c1a:	4601      	mov	r1, r0
 8009c1c:	6818      	ldr	r0, [r3, #0]
 8009c1e:	f7ff bfd3 	b.w	8009bc8 <_raise_r>
 8009c22:	bf00      	nop
 8009c24:	200022d0 	.word	0x200022d0

08009c28 <_kill_r>:
 8009c28:	b538      	push	{r3, r4, r5, lr}
 8009c2a:	4d07      	ldr	r5, [pc, #28]	@ (8009c48 <_kill_r+0x20>)
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	4604      	mov	r4, r0
 8009c30:	4608      	mov	r0, r1
 8009c32:	4611      	mov	r1, r2
 8009c34:	602b      	str	r3, [r5, #0]
 8009c36:	f7f7 fefa 	bl	8001a2e <_kill>
 8009c3a:	1c43      	adds	r3, r0, #1
 8009c3c:	d102      	bne.n	8009c44 <_kill_r+0x1c>
 8009c3e:	682b      	ldr	r3, [r5, #0]
 8009c40:	b103      	cbz	r3, 8009c44 <_kill_r+0x1c>
 8009c42:	6023      	str	r3, [r4, #0]
 8009c44:	bd38      	pop	{r3, r4, r5, pc}
 8009c46:	bf00      	nop
 8009c48:	200047a4 	.word	0x200047a4

08009c4c <_getpid_r>:
 8009c4c:	f7f7 bee7 	b.w	8001a1e <_getpid>

08009c50 <__swhatbuf_r>:
 8009c50:	b570      	push	{r4, r5, r6, lr}
 8009c52:	460c      	mov	r4, r1
 8009c54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c58:	2900      	cmp	r1, #0
 8009c5a:	b096      	sub	sp, #88	@ 0x58
 8009c5c:	4615      	mov	r5, r2
 8009c5e:	461e      	mov	r6, r3
 8009c60:	da0d      	bge.n	8009c7e <__swhatbuf_r+0x2e>
 8009c62:	89a3      	ldrh	r3, [r4, #12]
 8009c64:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009c68:	f04f 0100 	mov.w	r1, #0
 8009c6c:	bf14      	ite	ne
 8009c6e:	2340      	movne	r3, #64	@ 0x40
 8009c70:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009c74:	2000      	movs	r0, #0
 8009c76:	6031      	str	r1, [r6, #0]
 8009c78:	602b      	str	r3, [r5, #0]
 8009c7a:	b016      	add	sp, #88	@ 0x58
 8009c7c:	bd70      	pop	{r4, r5, r6, pc}
 8009c7e:	466a      	mov	r2, sp
 8009c80:	f000 f848 	bl	8009d14 <_fstat_r>
 8009c84:	2800      	cmp	r0, #0
 8009c86:	dbec      	blt.n	8009c62 <__swhatbuf_r+0x12>
 8009c88:	9901      	ldr	r1, [sp, #4]
 8009c8a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009c8e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009c92:	4259      	negs	r1, r3
 8009c94:	4159      	adcs	r1, r3
 8009c96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009c9a:	e7eb      	b.n	8009c74 <__swhatbuf_r+0x24>

08009c9c <__smakebuf_r>:
 8009c9c:	898b      	ldrh	r3, [r1, #12]
 8009c9e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009ca0:	079d      	lsls	r5, r3, #30
 8009ca2:	4606      	mov	r6, r0
 8009ca4:	460c      	mov	r4, r1
 8009ca6:	d507      	bpl.n	8009cb8 <__smakebuf_r+0x1c>
 8009ca8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009cac:	6023      	str	r3, [r4, #0]
 8009cae:	6123      	str	r3, [r4, #16]
 8009cb0:	2301      	movs	r3, #1
 8009cb2:	6163      	str	r3, [r4, #20]
 8009cb4:	b003      	add	sp, #12
 8009cb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009cb8:	ab01      	add	r3, sp, #4
 8009cba:	466a      	mov	r2, sp
 8009cbc:	f7ff ffc8 	bl	8009c50 <__swhatbuf_r>
 8009cc0:	9f00      	ldr	r7, [sp, #0]
 8009cc2:	4605      	mov	r5, r0
 8009cc4:	4639      	mov	r1, r7
 8009cc6:	4630      	mov	r0, r6
 8009cc8:	f7fe febe 	bl	8008a48 <_malloc_r>
 8009ccc:	b948      	cbnz	r0, 8009ce2 <__smakebuf_r+0x46>
 8009cce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009cd2:	059a      	lsls	r2, r3, #22
 8009cd4:	d4ee      	bmi.n	8009cb4 <__smakebuf_r+0x18>
 8009cd6:	f023 0303 	bic.w	r3, r3, #3
 8009cda:	f043 0302 	orr.w	r3, r3, #2
 8009cde:	81a3      	strh	r3, [r4, #12]
 8009ce0:	e7e2      	b.n	8009ca8 <__smakebuf_r+0xc>
 8009ce2:	89a3      	ldrh	r3, [r4, #12]
 8009ce4:	6020      	str	r0, [r4, #0]
 8009ce6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009cea:	81a3      	strh	r3, [r4, #12]
 8009cec:	9b01      	ldr	r3, [sp, #4]
 8009cee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009cf2:	b15b      	cbz	r3, 8009d0c <__smakebuf_r+0x70>
 8009cf4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009cf8:	4630      	mov	r0, r6
 8009cfa:	f000 f81d 	bl	8009d38 <_isatty_r>
 8009cfe:	b128      	cbz	r0, 8009d0c <__smakebuf_r+0x70>
 8009d00:	89a3      	ldrh	r3, [r4, #12]
 8009d02:	f023 0303 	bic.w	r3, r3, #3
 8009d06:	f043 0301 	orr.w	r3, r3, #1
 8009d0a:	81a3      	strh	r3, [r4, #12]
 8009d0c:	89a3      	ldrh	r3, [r4, #12]
 8009d0e:	431d      	orrs	r5, r3
 8009d10:	81a5      	strh	r5, [r4, #12]
 8009d12:	e7cf      	b.n	8009cb4 <__smakebuf_r+0x18>

08009d14 <_fstat_r>:
 8009d14:	b538      	push	{r3, r4, r5, lr}
 8009d16:	4d07      	ldr	r5, [pc, #28]	@ (8009d34 <_fstat_r+0x20>)
 8009d18:	2300      	movs	r3, #0
 8009d1a:	4604      	mov	r4, r0
 8009d1c:	4608      	mov	r0, r1
 8009d1e:	4611      	mov	r1, r2
 8009d20:	602b      	str	r3, [r5, #0]
 8009d22:	f7f7 fee4 	bl	8001aee <_fstat>
 8009d26:	1c43      	adds	r3, r0, #1
 8009d28:	d102      	bne.n	8009d30 <_fstat_r+0x1c>
 8009d2a:	682b      	ldr	r3, [r5, #0]
 8009d2c:	b103      	cbz	r3, 8009d30 <_fstat_r+0x1c>
 8009d2e:	6023      	str	r3, [r4, #0]
 8009d30:	bd38      	pop	{r3, r4, r5, pc}
 8009d32:	bf00      	nop
 8009d34:	200047a4 	.word	0x200047a4

08009d38 <_isatty_r>:
 8009d38:	b538      	push	{r3, r4, r5, lr}
 8009d3a:	4d06      	ldr	r5, [pc, #24]	@ (8009d54 <_isatty_r+0x1c>)
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	4604      	mov	r4, r0
 8009d40:	4608      	mov	r0, r1
 8009d42:	602b      	str	r3, [r5, #0]
 8009d44:	f7f7 fee3 	bl	8001b0e <_isatty>
 8009d48:	1c43      	adds	r3, r0, #1
 8009d4a:	d102      	bne.n	8009d52 <_isatty_r+0x1a>
 8009d4c:	682b      	ldr	r3, [r5, #0]
 8009d4e:	b103      	cbz	r3, 8009d52 <_isatty_r+0x1a>
 8009d50:	6023      	str	r3, [r4, #0]
 8009d52:	bd38      	pop	{r3, r4, r5, pc}
 8009d54:	200047a4 	.word	0x200047a4

08009d58 <_init>:
 8009d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d5a:	bf00      	nop
 8009d5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d5e:	bc08      	pop	{r3}
 8009d60:	469e      	mov	lr, r3
 8009d62:	4770      	bx	lr

08009d64 <_fini>:
 8009d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d66:	bf00      	nop
 8009d68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d6a:	bc08      	pop	{r3}
 8009d6c:	469e      	mov	lr, r3
 8009d6e:	4770      	bx	lr
