{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572412899846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572412899852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 14:21:39 2019 " "Processing started: Wed Oct 30 14:21:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572412899852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412899852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_encode -c uart_encode " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_encode -c uart_encode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412899852 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572412900454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572412900454 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_eight_ten_dp.v(16) " "Verilog HDL warning at tx_eight_ten_dp.v(16): extended using \"x\" or \"z\"" {  } { { "tx_eight_ten_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_dp.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907859 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_eight_ten_dp.v(18) " "Verilog HDL warning at tx_eight_ten_dp.v(18): extended using \"x\" or \"z\"" {  } { { "tx_eight_ten_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_dp.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_eight_ten_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_eight_ten_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_eight_ten_dp " "Found entity 1: tx_eight_ten_dp" {  } { { "tx_eight_ten_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572412907861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907861 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_eight_ten_cp.v(23) " "Verilog HDL warning at tx_eight_ten_cp.v(23): extended using \"x\" or \"z\"" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_cp.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907862 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_eight_ten_cp.v(25) " "Verilog HDL warning at tx_eight_ten_cp.v(25): extended using \"x\" or \"z\"" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_cp.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907862 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_eight_ten_cp.v(27) " "Verilog HDL warning at tx_eight_ten_cp.v(27): extended using \"x\" or \"z\"" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_cp.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907862 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_eight_ten_cp.v(29) " "Verilog HDL warning at tx_eight_ten_cp.v(29): extended using \"x\" or \"z\"" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_cp.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_eight_ten_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_eight_ten_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_eight_ten_cp " "Found entity 1: tx_eight_ten_cp" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_cp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572412907863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_eight_ten.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_eight_ten.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_eight_ten " "Found entity 1: tx_eight_ten" {  } { { "tx_eight_ten.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572412907864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ten_eight.v 1 1 " "Found 1 design units, including 1 entities, in source file ten_eight.v" { { "Info" "ISGN_ENTITY_NAME" "1 ten_eight " "Found entity 1: ten_eight" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572412907866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_ten_eight_dp.v(27) " "Verilog HDL warning at rx_ten_eight_dp.v(27): extended using \"x\" or \"z\"" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_ten_eight_dp.v(29) " "Verilog HDL warning at rx_ten_eight_dp.v(29): extended using \"x\" or \"z\"" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_ten_eight_dp.v(31) " "Verilog HDL warning at rx_ten_eight_dp.v(31): extended using \"x\" or \"z\"" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907867 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rx_ten_eight_dp.v(25) " "Verilog HDL information at rx_ten_eight_dp.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1572412907867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ten_eight_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_ten_eight_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_ten_eight_dp " "Found entity 1: rx_ten_eight_dp" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572412907868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907868 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_ten_eight_cp.v(22) " "Verilog HDL warning at rx_ten_eight_cp.v(22): extended using \"x\" or \"z\"" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_cp.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907871 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_ten_eight_cp.v(24) " "Verilog HDL warning at rx_ten_eight_cp.v(24): extended using \"x\" or \"z\"" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_cp.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907871 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_ten_eight_cp.v(26) " "Verilog HDL warning at rx_ten_eight_cp.v(26): extended using \"x\" or \"z\"" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_cp.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907871 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_ten_eight_cp.v(28) " "Verilog HDL warning at rx_ten_eight_cp.v(28): extended using \"x\" or \"z\"" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_cp.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ten_eight_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_ten_eight_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_ten_eight_cp " "Found entity 1: rx_ten_eight_cp" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_cp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572412907871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ten_eight.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_ten_eight.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_ten_eight " "Found entity 1: rx_ten_eight" {  } { { "rx_ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572412907873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_ten.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_ten.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_ten " "Found entity 1: eight_ten" {  } { { "eight_ten.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/eight_ten.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572412907874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file baud_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_counter " "Found entity 1: baud_counter" {  } { { "baud_counter.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/baud_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572412907876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/common/register.v 6 6 " "Found 6 design units, including 6 entities, in source file /verilog/common/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572412907878 ""} { "Info" "ISGN_ENTITY_NAME" "2 LatchN " "Found entity 2: LatchN" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572412907878 ""} { "Info" "ISGN_ENTITY_NAME" "3 LatchN_gate " "Found entity 3: LatchN_gate" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572412907878 ""} { "Info" "ISGN_ENTITY_NAME" "4 SyncRegN " "Found entity 4: SyncRegN" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572412907878 ""} { "Info" "ISGN_ENTITY_NAME" "5 PipeRegS " "Found entity 5: PipeRegS" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572412907878 ""} { "Info" "ISGN_ENTITY_NAME" "6 PipeReg " "Found entity 6: PipeReg" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572412907878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_encode " "Found entity 1: uart_encode" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572412907880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907880 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_cp.v(19) " "Verilog HDL warning at uart_encode_cp.v(19): extended using \"x\" or \"z\"" {  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_cp.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907881 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_cp.v(21) " "Verilog HDL warning at uart_encode_cp.v(21): extended using \"x\" or \"z\"" {  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_cp.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_encode_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_encode_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_encode_cp " "Found entity 1: uart_encode_cp" {  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_cp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572412907882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907882 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_dp.v(62) " "Verilog HDL warning at uart_encode_dp.v(62): extended using \"x\" or \"z\"" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907883 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_dp.v(65) " "Verilog HDL warning at uart_encode_dp.v(65): extended using \"x\" or \"z\"" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907883 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_dp.v(67) " "Verilog HDL warning at uart_encode_dp.v(67): extended using \"x\" or \"z\"" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_encode_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_encode_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_encode_dp " "Found entity 1: uart_encode_dp" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572412907884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907884 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(143) " "Verilog HDL warning at uart_encode_tb.v(143): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_tb.v" 143 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907885 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(144) " "Verilog HDL warning at uart_encode_tb.v(144): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_tb.v" 144 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907885 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(148) " "Verilog HDL warning at uart_encode_tb.v(148): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_tb.v" 148 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907885 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(149) " "Verilog HDL warning at uart_encode_tb.v(149): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_tb.v" 149 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907885 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(182) " "Verilog HDL warning at uart_encode_tb.v(182): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_tb.v" 182 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907885 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(183) " "Verilog HDL warning at uart_encode_tb.v(183): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_tb.v" 183 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907885 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(187) " "Verilog HDL warning at uart_encode_tb.v(187): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_tb.v" 187 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907885 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(188) " "Verilog HDL warning at uart_encode_tb.v(188): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_tb.v" 188 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907885 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(201) " "Verilog HDL warning at uart_encode_tb.v(201): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_tb.v" 201 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907885 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(213) " "Verilog HDL warning at uart_encode_tb.v(213): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_tb.v" 213 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907885 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(221) " "Verilog HDL warning at uart_encode_tb.v(221): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_tb.v" 221 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907885 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(222) " "Verilog HDL warning at uart_encode_tb.v(222): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_tb.v" 222 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907885 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(226) " "Verilog HDL warning at uart_encode_tb.v(226): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_tb.v" 226 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907885 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(227) " "Verilog HDL warning at uart_encode_tb.v(227): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_tb.v" 227 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907885 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(260) " "Verilog HDL warning at uart_encode_tb.v(260): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_tb.v" 260 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907886 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(261) " "Verilog HDL warning at uart_encode_tb.v(261): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_tb.v" 261 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907886 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(265) " "Verilog HDL warning at uart_encode_tb.v(265): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_tb.v" 265 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907886 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(266) " "Verilog HDL warning at uart_encode_tb.v(266): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_tb.v" 266 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907886 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(299) " "Verilog HDL warning at uart_encode_tb.v(299): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_tb.v" 299 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907886 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(300) " "Verilog HDL warning at uart_encode_tb.v(300): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_tb.v" 300 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907886 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(304) " "Verilog HDL warning at uart_encode_tb.v(304): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_tb.v" 304 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907886 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(305) " "Verilog HDL warning at uart_encode_tb.v(305): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_tb.v" 305 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907886 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(313) " "Verilog HDL warning at uart_encode_tb.v(313): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_tb.v" 313 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907886 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(325) " "Verilog HDL warning at uart_encode_tb.v(325): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_tb.v" 325 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907886 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(339) " "Verilog HDL warning at uart_encode_tb.v(339): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_tb.v" 339 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907886 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(340) " "Verilog HDL warning at uart_encode_tb.v(340): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_tb.v" 340 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907886 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(344) " "Verilog HDL warning at uart_encode_tb.v(344): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_tb.v" 344 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907886 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(345) " "Verilog HDL warning at uart_encode_tb.v(345): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_tb.v" 345 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572412907886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_encode_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_encode_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_encode_tb " "Found entity 1: uart_encode_tb" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572412907886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_encode " "Elaborating entity \"uart_encode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572412907913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_encode_cp uart_encode_cp:uart_encode_cp " "Elaborating entity \"uart_encode_cp\" for hierarchy \"uart_encode_cp:uart_encode_cp\"" {  } { { "uart_encode.v" "uart_encode_cp" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572412907914 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "uart_encode_cp.v(17) " "Verilog HDL Case Statement warning at uart_encode_cp.v(17): incomplete case statement has no default case item" {  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_cp.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572412907915 "|uart_encode|uart_encode_cp:uart_encode_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_tr uart_encode_cp.v(17) " "Verilog HDL Always Construct warning at uart_encode_cp.v(17): inferring latch(es) for variable \"sel_tr\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_cp.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572412907915 "|uart_encode|uart_encode_cp:uart_encode_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_ctrl uart_encode_cp.v(17) " "Verilog HDL Always Construct warning at uart_encode_cp.v(17): inferring latch(es) for variable \"sel_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_cp.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572412907915 "|uart_encode|uart_encode_cp:uart_encode_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_baud uart_encode_cp.v(17) " "Verilog HDL Always Construct warning at uart_encode_cp.v(17): inferring latch(es) for variable \"sel_baud\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_cp.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572412907915 "|uart_encode|uart_encode_cp:uart_encode_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ready uart_encode_cp.v(17) " "Verilog HDL Always Construct warning at uart_encode_cp.v(17): inferring latch(es) for variable \"ready\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_cp.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572412907915 "|uart_encode|uart_encode_cp:uart_encode_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ready uart_encode_cp.v(17) " "Inferred latch for \"ready\" at uart_encode_cp.v(17)" {  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_cp.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907915 "|uart_encode|uart_encode_cp:uart_encode_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_baud uart_encode_cp.v(17) " "Inferred latch for \"sel_baud\" at uart_encode_cp.v(17)" {  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_cp.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907915 "|uart_encode|uart_encode_cp:uart_encode_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_ctrl uart_encode_cp.v(17) " "Inferred latch for \"sel_ctrl\" at uart_encode_cp.v(17)" {  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_cp.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907915 "|uart_encode|uart_encode_cp:uart_encode_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_tr uart_encode_cp.v(17) " "Inferred latch for \"sel_tr\" at uart_encode_cp.v(17)" {  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_cp.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907915 "|uart_encode|uart_encode_cp:uart_encode_cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_encode_dp uart_encode_dp:uart_encode_dp " "Elaborating entity \"uart_encode_dp\" for hierarchy \"uart_encode_dp:uart_encode_dp\"" {  } { { "uart_encode.v" "uart_encode_dp" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572412907916 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_in uart_encode_dp.v(59) " "Verilog HDL Always Construct warning at uart_encode_dp.v(59): inferring latch(es) for variable \"data_in\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572412907917 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_t uart_encode_dp.v(59) " "Verilog HDL Always Construct warning at uart_encode_dp.v(59): inferring latch(es) for variable \"sel_t\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572412907917 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_r uart_encode_dp.v(59) " "Verilog HDL Always Construct warning at uart_encode_dp.v(59): inferring latch(es) for variable \"sel_r\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572412907917 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "din uart_encode_dp.v(59) " "Verilog HDL Always Construct warning at uart_encode_dp.v(59): inferring latch(es) for variable \"din\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572412907917 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tr_ctrl uart_encode_dp.v(59) " "Verilog HDL Always Construct warning at uart_encode_dp.v(59): inferring latch(es) for variable \"tr_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572412907917 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "baud uart_encode_dp.v(59) " "Verilog HDL Always Construct warning at uart_encode_dp.v(59): inferring latch(es) for variable \"baud\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572412907917 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[0\] uart_encode_dp.v(74) " "Inferred latch for \"tr_ctrl\[0\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907917 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[1\] uart_encode_dp.v(74) " "Inferred latch for \"tr_ctrl\[1\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907917 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[2\] uart_encode_dp.v(74) " "Inferred latch for \"tr_ctrl\[2\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907917 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[3\] uart_encode_dp.v(74) " "Inferred latch for \"tr_ctrl\[3\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907917 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[4\] uart_encode_dp.v(74) " "Inferred latch for \"tr_ctrl\[4\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907917 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[5\] uart_encode_dp.v(74) " "Inferred latch for \"tr_ctrl\[5\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907917 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[6\] uart_encode_dp.v(74) " "Inferred latch for \"tr_ctrl\[6\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907917 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_r uart_encode_dp.v(74) " "Inferred latch for \"sel_r\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907917 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_t uart_encode_dp.v(74) " "Inferred latch for \"sel_t\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907917 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[0\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[0\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907917 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[1\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[1\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907917 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[2\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[2\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907917 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[3\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[3\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907917 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[4\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[4\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907917 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[5\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[5\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907917 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[6\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[6\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907917 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[7\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[7\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907917 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[8\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[8\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907917 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[9\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[9\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907917 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[10\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[10\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907917 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[11\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[11\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907917 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[12\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[12\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907917 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[13\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[13\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907917 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[14\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[14\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[15\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[15\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[16\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[16\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[17\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[17\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[18\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[18\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[19\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[19\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[0\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[0\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[1\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[1\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[2\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[2\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[3\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[3\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[4\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[4\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[5\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[5\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[6\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[6\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[7\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[7\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[8\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[8\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[9\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[9\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[10\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[10\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[11\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[11\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[12\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[12\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[13\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[13\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[14\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[14\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[15\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[15\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[16\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[16\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[17\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[17\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[18\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[18\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[19\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[19\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[20\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[20\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[21\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[21\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[22\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[22\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[23\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[23\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[24\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[24\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[25\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[25\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[26\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[26\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[27\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[27\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[28\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[28\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[29\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[29\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[30\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[30\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[31\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[31\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[0\] uart_encode_dp.v(74) " "Inferred latch for \"din\[0\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[1\] uart_encode_dp.v(74) " "Inferred latch for \"din\[1\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[2\] uart_encode_dp.v(74) " "Inferred latch for \"din\[2\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[3\] uart_encode_dp.v(74) " "Inferred latch for \"din\[3\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907918 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[4\] uart_encode_dp.v(74) " "Inferred latch for \"din\[4\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907919 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[5\] uart_encode_dp.v(74) " "Inferred latch for \"din\[5\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907919 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[6\] uart_encode_dp.v(74) " "Inferred latch for \"din\[6\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907919 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[7\] uart_encode_dp.v(74) " "Inferred latch for \"din\[7\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907919 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_eight_ten uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten " "Elaborating entity \"tx_eight_ten\" for hierarchy \"uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\"" {  } { { "uart_encode_dp.v" "tx_eight_ten" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572412907919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_eight_ten_cp uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp " "Elaborating entity \"tx_eight_ten_cp\" for hierarchy \"uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp\"" {  } { { "tx_eight_ten.v" "tx_eight_ten_cp" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572412907920 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tx_eight_ten_cp.v(21) " "Verilog HDL Case Statement warning at tx_eight_ten_cp.v(21): incomplete case statement has no default case item" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_cp.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572412907921 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_en tx_eight_ten_cp.v(21) " "Verilog HDL Always Construct warning at tx_eight_ten_cp.v(21): inferring latch(es) for variable \"tx_en\", which holds its previous value in one or more paths through the always construct" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_cp.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572412907921 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit_cntn tx_eight_ten_cp.v(21) " "Verilog HDL Always Construct warning at tx_eight_ten_cp.v(21): inferring latch(es) for variable \"bit_cntn\", which holds its previous value in one or more paths through the always construct" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_cp.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572412907921 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[0\] tx_eight_ten_cp.v(21) " "Inferred latch for \"bit_cntn\[0\]\" at tx_eight_ten_cp.v(21)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907921 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[1\] tx_eight_ten_cp.v(21) " "Inferred latch for \"bit_cntn\[1\]\" at tx_eight_ten_cp.v(21)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907921 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[2\] tx_eight_ten_cp.v(21) " "Inferred latch for \"bit_cntn\[2\]\" at tx_eight_ten_cp.v(21)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907921 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[3\] tx_eight_ten_cp.v(21) " "Inferred latch for \"bit_cntn\[3\]\" at tx_eight_ten_cp.v(21)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907921 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[4\] tx_eight_ten_cp.v(21) " "Inferred latch for \"bit_cntn\[4\]\" at tx_eight_ten_cp.v(21)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907921 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[5\] tx_eight_ten_cp.v(21) " "Inferred latch for \"bit_cntn\[5\]\" at tx_eight_ten_cp.v(21)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907921 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[6\] tx_eight_ten_cp.v(21) " "Inferred latch for \"bit_cntn\[6\]\" at tx_eight_ten_cp.v(21)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907921 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[7\] tx_eight_ten_cp.v(21) " "Inferred latch for \"bit_cntn\[7\]\" at tx_eight_ten_cp.v(21)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907921 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[8\] tx_eight_ten_cp.v(21) " "Inferred latch for \"bit_cntn\[8\]\" at tx_eight_ten_cp.v(21)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907921 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[9\] tx_eight_ten_cp.v(21) " "Inferred latch for \"bit_cntn\[9\]\" at tx_eight_ten_cp.v(21)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907921 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_en tx_eight_ten_cp.v(21) " "Inferred latch for \"tx_en\" at tx_eight_ten_cp.v(21)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_cp.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907921 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_eight_ten_dp uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_dp:tx_eight_ten_dp " "Elaborating entity \"tx_eight_ten_dp\" for hierarchy \"uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_dp:tx_eight_ten_dp\"" {  } { { "tx_eight_ten.v" "tx_eight_ten_dp" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572412907922 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tx_eight_ten_dp.v(14) " "Verilog HDL Case Statement warning at tx_eight_ten_dp.v(14): incomplete case statement has no default case item" {  } { { "tx_eight_ten_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_dp.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572412907922 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_dp:tx_eight_ten_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_out tx_eight_ten_dp.v(14) " "Verilog HDL Always Construct warning at tx_eight_ten_dp.v(14): inferring latch(es) for variable \"tx_out\", which holds its previous value in one or more paths through the always construct" {  } { { "tx_eight_ten_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_dp.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572412907922 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_dp:tx_eight_ten_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_out tx_eight_ten_dp.v(14) " "Inferred latch for \"tx_out\" at tx_eight_ten_dp.v(14)" {  } { { "tx_eight_ten_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_dp.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907922 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_dp:tx_eight_ten_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_ten uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|eight_ten:eight_ten " "Elaborating entity \"eight_ten\" for hierarchy \"uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|eight_ten:eight_ten\"" {  } { { "tx_eight_ten.v" "eight_ten" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572412907923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_counter uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|baud_counter:baud_counter " "Elaborating entity \"baud_counter\" for hierarchy \"uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|baud_counter:baud_counter\"" {  } { { "tx_eight_ten.v" "baud_counter" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572412907924 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_baud baud_counter.v(14) " "Verilog HDL or VHDL warning at baud_counter.v(14): object \"valid_baud\" assigned a value but never read" {  } { { "baud_counter.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/baud_counter.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572412907925 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|baud_counter:baud_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeReg uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|PipeReg:bit_cnt " "Elaborating entity \"PipeReg\" for hierarchy \"uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|PipeReg:bit_cnt\"" {  } { { "tx_eight_ten.v" "bit_cnt" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572412907925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeReg uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|PipeReg:baud_cnt " "Elaborating entity \"PipeReg\" for hierarchy \"uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|PipeReg:baud_cnt\"" {  } { { "tx_eight_ten.v" "baud_cnt" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572412907927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_ten_eight uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight " "Elaborating entity \"rx_ten_eight\" for hierarchy \"uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\"" {  } { { "uart_encode_dp.v" "rx_ten_eight" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572412907928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_ten_eight_cp uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_cp:rx_ten_eight_cp " "Elaborating entity \"rx_ten_eight_cp\" for hierarchy \"uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_cp:rx_ten_eight_cp\"" {  } { { "rx_ten_eight.v" "rx_ten_eight_cp" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572412907929 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rx_ten_eight_cp.v(20) " "Verilog HDL Case Statement warning at rx_ten_eight_cp.v(20): incomplete case statement has no default case item" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_cp.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572412907930 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit_cntn rx_ten_eight_cp.v(20) " "Verilog HDL Always Construct warning at rx_ten_eight_cp.v(20): inferring latch(es) for variable \"bit_cntn\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_cp.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572412907930 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[0\] rx_ten_eight_cp.v(20) " "Inferred latch for \"bit_cntn\[0\]\" at rx_ten_eight_cp.v(20)" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907931 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[1\] rx_ten_eight_cp.v(20) " "Inferred latch for \"bit_cntn\[1\]\" at rx_ten_eight_cp.v(20)" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907931 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[2\] rx_ten_eight_cp.v(20) " "Inferred latch for \"bit_cntn\[2\]\" at rx_ten_eight_cp.v(20)" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907931 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[3\] rx_ten_eight_cp.v(20) " "Inferred latch for \"bit_cntn\[3\]\" at rx_ten_eight_cp.v(20)" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907931 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[4\] rx_ten_eight_cp.v(20) " "Inferred latch for \"bit_cntn\[4\]\" at rx_ten_eight_cp.v(20)" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907931 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[5\] rx_ten_eight_cp.v(20) " "Inferred latch for \"bit_cntn\[5\]\" at rx_ten_eight_cp.v(20)" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907931 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[6\] rx_ten_eight_cp.v(20) " "Inferred latch for \"bit_cntn\[6\]\" at rx_ten_eight_cp.v(20)" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907931 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[7\] rx_ten_eight_cp.v(20) " "Inferred latch for \"bit_cntn\[7\]\" at rx_ten_eight_cp.v(20)" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907931 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[8\] rx_ten_eight_cp.v(20) " "Inferred latch for \"bit_cntn\[8\]\" at rx_ten_eight_cp.v(20)" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907931 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[9\] rx_ten_eight_cp.v(20) " "Inferred latch for \"bit_cntn\[9\]\" at rx_ten_eight_cp.v(20)" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_cp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907931 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_ten_eight_dp uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_dp:rx_ten_eight_dp " "Elaborating entity \"rx_ten_eight_dp\" for hierarchy \"uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_dp:rx_ten_eight_dp\"" {  } { { "rx_ten_eight.v" "rx_ten_eight_dp" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572412907938 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "rx_ten_eight_dp.v(27) " "Verilog HDL Case Statement warning at rx_ten_eight_dp.v(27): case item expression never matches the case expression" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1572412907938 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rx_ten_eight_dp.v(25) " "Verilog HDL Case Statement warning at rx_ten_eight_dp.v(25): incomplete case statement has no default case item" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572412907938 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d0 rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"d0\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572412907938 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d1 rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"d1\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572412907938 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d2 rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"d2\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572412907939 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d3 rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"d3\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572412907939 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d4 rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"d4\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572412907939 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d5 rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"d5\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572412907939 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d6 rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"d6\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572412907939 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d7 rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"d7\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572412907939 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d8 rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"d8\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572412907939 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d9 rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"d9\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572412907939 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_o rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572412907939 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[0\] rx_ten_eight_dp.v(25) " "Inferred latch for \"data_o\[0\]\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907939 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[1\] rx_ten_eight_dp.v(25) " "Inferred latch for \"data_o\[1\]\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907939 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[2\] rx_ten_eight_dp.v(25) " "Inferred latch for \"data_o\[2\]\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907939 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[3\] rx_ten_eight_dp.v(25) " "Inferred latch for \"data_o\[3\]\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907939 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[4\] rx_ten_eight_dp.v(25) " "Inferred latch for \"data_o\[4\]\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907939 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[5\] rx_ten_eight_dp.v(25) " "Inferred latch for \"data_o\[5\]\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907939 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[6\] rx_ten_eight_dp.v(25) " "Inferred latch for \"data_o\[6\]\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907939 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[7\] rx_ten_eight_dp.v(25) " "Inferred latch for \"data_o\[7\]\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907939 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[8\] rx_ten_eight_dp.v(25) " "Inferred latch for \"data_o\[8\]\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907939 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[9\] rx_ten_eight_dp.v(25) " "Inferred latch for \"data_o\[9\]\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907939 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d9 rx_ten_eight_dp.v(25) " "Inferred latch for \"d9\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907939 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d8 rx_ten_eight_dp.v(25) " "Inferred latch for \"d8\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907939 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7 rx_ten_eight_dp.v(25) " "Inferred latch for \"d7\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907939 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6 rx_ten_eight_dp.v(25) " "Inferred latch for \"d6\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907939 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5 rx_ten_eight_dp.v(25) " "Inferred latch for \"d5\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907939 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4 rx_ten_eight_dp.v(25) " "Inferred latch for \"d4\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907939 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3 rx_ten_eight_dp.v(25) " "Inferred latch for \"d3\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907939 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2 rx_ten_eight_dp.v(25) " "Inferred latch for \"d2\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907939 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1 rx_ten_eight_dp.v(25) " "Inferred latch for \"d1\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907939 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d0 rx_ten_eight_dp.v(25) " "Inferred latch for \"d0\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907939 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ten_eight uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight " "Elaborating entity \"ten_eight\" for hierarchy \"uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\"" {  } { { "rx_ten_eight.v" "ten_eight" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572412907940 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ten_eight.v(20) " "Verilog HDL Case Statement warning at ten_eight.v(20): incomplete case statement has no default case item" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572412907941 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ten_eight.v(118) " "Verilog HDL Case Statement warning at ten_eight.v(118): case item expression covers a value already covered by a previous case item" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 118 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1572412907942 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ten_eight.v(41) " "Verilog HDL Case Statement warning at ten_eight.v(41): incomplete case statement has no default case item" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 41 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572412907942 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ten_eight.v(123) " "Verilog HDL Case Statement warning at ten_eight.v(123): incomplete case statement has no default case item" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 123 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572412907942 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "six_lsb ten_eight.v(20) " "Verilog HDL Always Construct warning at ten_eight.v(20): inferring latch(es) for variable \"six_lsb\", which holds its previous value in one or more paths through the always construct" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572412907942 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "four_msb ten_eight.v(20) " "Verilog HDL Always Construct warning at ten_eight.v(20): inferring latch(es) for variable \"four_msb\", which holds its previous value in one or more paths through the always construct" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572412907942 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "five_lsb ten_eight.v(20) " "Verilog HDL Always Construct warning at ten_eight.v(20): inferring latch(es) for variable \"five_lsb\", which holds its previous value in one or more paths through the always construct" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572412907942 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "three_msb ten_eight.v(20) " "Verilog HDL Always Construct warning at ten_eight.v(20): inferring latch(es) for variable \"three_msb\", which holds its previous value in one or more paths through the always construct" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572412907942 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "three_msb\[0\] ten_eight.v(20) " "Inferred latch for \"three_msb\[0\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907942 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "three_msb\[1\] ten_eight.v(20) " "Inferred latch for \"three_msb\[1\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907942 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "three_msb\[2\] ten_eight.v(20) " "Inferred latch for \"three_msb\[2\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907942 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "five_lsb\[0\] ten_eight.v(20) " "Inferred latch for \"five_lsb\[0\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907942 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "five_lsb\[1\] ten_eight.v(20) " "Inferred latch for \"five_lsb\[1\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907942 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "five_lsb\[2\] ten_eight.v(20) " "Inferred latch for \"five_lsb\[2\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907942 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "five_lsb\[3\] ten_eight.v(20) " "Inferred latch for \"five_lsb\[3\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907942 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "five_lsb\[4\] ten_eight.v(20) " "Inferred latch for \"five_lsb\[4\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907942 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "four_msb\[0\] ten_eight.v(20) " "Inferred latch for \"four_msb\[0\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907942 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "four_msb\[1\] ten_eight.v(20) " "Inferred latch for \"four_msb\[1\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907942 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "four_msb\[2\] ten_eight.v(20) " "Inferred latch for \"four_msb\[2\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907942 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "four_msb\[3\] ten_eight.v(20) " "Inferred latch for \"four_msb\[3\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907942 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "six_lsb\[0\] ten_eight.v(20) " "Inferred latch for \"six_lsb\[0\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907942 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "six_lsb\[1\] ten_eight.v(20) " "Inferred latch for \"six_lsb\[1\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907942 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "six_lsb\[2\] ten_eight.v(20) " "Inferred latch for \"six_lsb\[2\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907942 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "six_lsb\[3\] ten_eight.v(20) " "Inferred latch for \"six_lsb\[3\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907942 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "six_lsb\[4\] ten_eight.v(20) " "Inferred latch for \"six_lsb\[4\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907942 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "six_lsb\[5\] ten_eight.v(20) " "Inferred latch for \"six_lsb\[5\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412907942 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_cp:uart_encode_cp\|ready " "Latch uart_encode_cp:uart_encode_cp\|ready has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_cp:uart_encode_cp\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal uart_encode_cp:uart_encode_cp\|WideNor0" {  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_cp.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572412908770 ""}  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_cp.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572412908770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_dp:tx_eight_ten_dp\|tx_out " "Latch uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_dp:tx_eight_ten_dp\|tx_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572412908770 ""}  } { { "tx_eight_ten_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_dp.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572412908770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp\|tx_en " "Latch uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp\|tx_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572412908771 ""}  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_cp.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572412908771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|five_lsb\[0\] " "Latch uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|five_lsb\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 117 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572412908771 ""}  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572412908771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_cp:uart_encode_cp\|sel_tr " "Latch uart_encode_cp:uart_encode_cp\|sel_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572412908771 ""}  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_cp.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572412908771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|five_lsb\[1\] " "Latch uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|five_lsb\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 117 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572412908771 ""}  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572412908771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|five_lsb\[2\] " "Latch uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|five_lsb\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 117 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572412908771 ""}  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572412908771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|five_lsb\[3\] " "Latch uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|five_lsb\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 117 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572412908771 ""}  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572412908771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|five_lsb\[4\] " "Latch uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|five_lsb\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 117 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572412908771 ""}  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572412908771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|three_msb\[0\] " "Latch uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|three_msb\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 117 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572412908771 ""}  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572412908771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|three_msb\[1\] " "Latch uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|three_msb\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 117 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572412908771 ""}  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572412908771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|three_msb\[2\] " "Latch uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|three_msb\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 117 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572412908771 ""}  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/ten_eight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572412908771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|sel_t " "Latch uart_encode_dp:uart_encode_dp\|sel_t has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|tr_ctrl\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|tr_ctrl\[0\]" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572412908771 ""}  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572412908771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_cp:rx_ten_eight_cp\|bit_cntn\[0\] " "Latch uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_cp:rx_ten_eight_cp\|bit_cntn\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|sel_r " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|sel_r" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572412908771 ""}  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_cp.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572412908771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_cp:rx_ten_eight_cp\|bit_cntn\[1\] " "Latch uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_cp:rx_ten_eight_cp\|bit_cntn\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|sel_r " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|sel_r" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572412908772 ""}  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_cp.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572412908772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_cp:rx_ten_eight_cp\|bit_cntn\[2\] " "Latch uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_cp:rx_ten_eight_cp\|bit_cntn\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_cp:rx_ten_eight_cp\|WideNor3 " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_cp:rx_ten_eight_cp\|WideNor3" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_cp.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572412908772 ""}  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_cp.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572412908772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_cp:rx_ten_eight_cp\|bit_cntn\[3\] " "Latch uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_cp:rx_ten_eight_cp\|bit_cntn\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_cp:rx_ten_eight_cp\|WideNor3 " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_cp:rx_ten_eight_cp\|WideNor3" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_cp.v" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572412908772 ""}  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/rx_ten_eight_cp.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572412908772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_cp:uart_encode_cp\|sel_ctrl " "Latch uart_encode_cp:uart_encode_cp\|sel_ctrl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572412908772 ""}  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_cp.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572412908772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[0\] " "Latch uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable " "Ports D and ENA on the latch are fed by the same signal enable" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572412908772 ""}  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_cp.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572412908772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[1\] " "Latch uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable " "Ports D and ENA on the latch are fed by the same signal enable" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572412908772 ""}  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_cp.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572412908772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[2\] " "Latch uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp\|WideNor3 " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp\|WideNor3" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_cp.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572412908772 ""}  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_cp.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572412908772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[3\] " "Latch uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp\|WideNor3 " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp\|WideNor3" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_cp.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572412908772 ""}  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/tx_eight_ten_cp.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572412908772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_cp:uart_encode_cp\|sel_baud " "Latch uart_encode_cp:uart_encode_cp\|sel_baud has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572412908772 ""}  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_cp.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572412908772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|sel_r " "Latch uart_encode_dp:uart_encode_dp\|sel_r has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|tr_ctrl\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|tr_ctrl\[0\]" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572412908772 ""}  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode_dp.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572412908772 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[8\] GND " "Pin \"data_in\[8\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572412909039 "|uart_encode|data_in[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[9\] GND " "Pin \"data_in\[9\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572412909039 "|uart_encode|data_in[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[10\] GND " "Pin \"data_in\[10\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572412909039 "|uart_encode|data_in[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[11\] GND " "Pin \"data_in\[11\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572412909039 "|uart_encode|data_in[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[12\] GND " "Pin \"data_in\[12\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572412909039 "|uart_encode|data_in[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[13\] GND " "Pin \"data_in\[13\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572412909039 "|uart_encode|data_in[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[14\] GND " "Pin \"data_in\[14\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572412909039 "|uart_encode|data_in[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[15\] GND " "Pin \"data_in\[15\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572412909039 "|uart_encode|data_in[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[16\] GND " "Pin \"data_in\[16\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572412909039 "|uart_encode|data_in[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[17\] GND " "Pin \"data_in\[17\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572412909039 "|uart_encode|data_in[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[18\] GND " "Pin \"data_in\[18\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572412909039 "|uart_encode|data_in[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[19\] GND " "Pin \"data_in\[19\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572412909039 "|uart_encode|data_in[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[20\] GND " "Pin \"data_in\[20\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572412909039 "|uart_encode|data_in[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[21\] GND " "Pin \"data_in\[21\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572412909039 "|uart_encode|data_in[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[22\] GND " "Pin \"data_in\[22\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572412909039 "|uart_encode|data_in[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[23\] GND " "Pin \"data_in\[23\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572412909039 "|uart_encode|data_in[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[24\] GND " "Pin \"data_in\[24\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572412909039 "|uart_encode|data_in[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[25\] GND " "Pin \"data_in\[25\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572412909039 "|uart_encode|data_in[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[26\] GND " "Pin \"data_in\[26\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572412909039 "|uart_encode|data_in[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[27\] GND " "Pin \"data_in\[27\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572412909039 "|uart_encode|data_in[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[28\] GND " "Pin \"data_in\[28\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572412909039 "|uart_encode|data_in[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[29\] GND " "Pin \"data_in\[29\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572412909039 "|uart_encode|data_in[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[30\] GND " "Pin \"data_in\[30\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572412909039 "|uart_encode|data_in[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[31\] GND " "Pin \"data_in\[31\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572412909039 "|uart_encode|data_in[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_cnt\[4\] GND " "Pin \"bit_cnt\[4\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572412909039 "|uart_encode|bit_cnt[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_cnt\[5\] GND " "Pin \"bit_cnt\[5\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572412909039 "|uart_encode|bit_cnt[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_cnt\[6\] GND " "Pin \"bit_cnt\[6\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572412909039 "|uart_encode|bit_cnt[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_cnt\[7\] GND " "Pin \"bit_cnt\[7\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572412909039 "|uart_encode|bit_cnt[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_cnt\[8\] GND " "Pin \"bit_cnt\[8\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572412909039 "|uart_encode|bit_cnt[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_cnt\[9\] GND " "Pin \"bit_cnt\[9\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572412909039 "|uart_encode|bit_cnt[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572412909039 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572412909137 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog/EECE490_Midterm/UART/uart_encode/output_files/uart_encode.map.smsg " "Generated suppressed messages file D:/Verilog/EECE490_Midterm/UART/uart_encode/output_files/uart_encode.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412909627 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572412909707 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572412909707 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[20\] " "No output dependent on input pin \"data_out\[20\]\"" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572412909748 "|uart_encode|data_out[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[21\] " "No output dependent on input pin \"data_out\[21\]\"" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572412909748 "|uart_encode|data_out[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[22\] " "No output dependent on input pin \"data_out\[22\]\"" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572412909748 "|uart_encode|data_out[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[23\] " "No output dependent on input pin \"data_out\[23\]\"" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572412909748 "|uart_encode|data_out[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[24\] " "No output dependent on input pin \"data_out\[24\]\"" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572412909748 "|uart_encode|data_out[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[25\] " "No output dependent on input pin \"data_out\[25\]\"" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572412909748 "|uart_encode|data_out[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[26\] " "No output dependent on input pin \"data_out\[26\]\"" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572412909748 "|uart_encode|data_out[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[27\] " "No output dependent on input pin \"data_out\[27\]\"" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572412909748 "|uart_encode|data_out[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[28\] " "No output dependent on input pin \"data_out\[28\]\"" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572412909748 "|uart_encode|data_out[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[29\] " "No output dependent on input pin \"data_out\[29\]\"" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572412909748 "|uart_encode|data_out[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[30\] " "No output dependent on input pin \"data_out\[30\]\"" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572412909748 "|uart_encode|data_out[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[31\] " "No output dependent on input pin \"data_out\[31\]\"" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_encode/uart_encode.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572412909748 "|uart_encode|data_out[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572412909748 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "508 " "Implemented 508 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572412909749 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572412909749 ""} { "Info" "ICUT_CUT_TM_LCELLS" "396 " "Implemented 396 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572412909749 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572412909749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 133 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572412909768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 14:21:49 2019 " "Processing ended: Wed Oct 30 14:21:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572412909768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572412909768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572412909768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572412909768 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1572412910953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572412910959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 14:21:50 2019 " "Processing started: Wed Oct 30 14:21:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572412910959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1572412910959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uart_encode -c uart_encode " "Command: quartus_fit --read_settings_files=off --write_settings_files=off uart_encode -c uart_encode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1572412910959 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1572412911068 ""}
{ "Info" "0" "" "Project  = uart_encode" {  } {  } 0 0 "Project  = uart_encode" 0 0 "Fitter" 0 0 1572412911068 ""}
{ "Info" "0" "" "Revision = uart_encode" {  } {  } 0 0 "Revision = uart_encode" 0 0 "Fitter" 0 0 1572412911068 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1572412911298 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1572412911298 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uart_encode 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"uart_encode\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1572412911307 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572412911347 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572412911347 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1572412911724 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1572412911756 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1572412911941 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "112 112 " "No exact pin location assignment(s) for 112 pins of 112 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1572412912143 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1572412921620 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 48 global CLKCTRL_G10 " "clk~inputCLKENA0 with 48 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1572412922002 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1572412922002 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572412922002 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1572412922006 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572412922007 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572412922008 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1572412922008 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1572412922008 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1572412922008 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "87 " "The Timing Analyzer is analyzing 87 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1572412922637 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_encode.sdc " "Synopsys Design Constraints File file not found: 'uart_encode.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1572412922637 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1572412922637 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: dataa  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572412922641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: datae  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572412922641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~1  from: dataa  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572412922641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideOr4~0  from: dataa  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideOr4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572412922641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr10~0  from: dataa  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr10~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572412922641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr2~0  from: dataa  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572412922641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr4~0  from: dataa  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572412922641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr6~0  from: dataa  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572412922641 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr8~0  from: dataa  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr8~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572412922641 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1572412922641 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1572412922643 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1572412922644 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1572412922645 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1572412922650 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1572412922650 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1572412922650 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572412922702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1572412926872 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1572412927217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:22 " "Fitter placement preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572412948925 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1572413005688 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1572413010692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572413010692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1572413011894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "D:/Verilog/EECE490_Midterm/UART/uart_encode/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1572413018735 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1572413018735 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1572413043451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1572413055157 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1572413055157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:40 " "Fitter routing operations ending: elapsed time is 00:00:40" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572413055163 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.47 " "Total time spent on timing analysis during the Fitter is 4.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1572413057200 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572413057236 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572413057730 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572413057730 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572413058191 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572413062179 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog/EECE490_Midterm/UART/uart_encode/output_files/uart_encode.fit.smsg " "Generated suppressed messages file D:/Verilog/EECE490_Midterm/UART/uart_encode/output_files/uart_encode.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1572413062532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6770 " "Peak virtual memory: 6770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572413063009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 14:24:23 2019 " "Processing ended: Wed Oct 30 14:24:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572413063009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:33 " "Elapsed time: 00:02:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572413063009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:01 " "Total CPU time (on all processors): 00:06:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572413063009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1572413063009 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1572413064033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572413064039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 14:24:23 2019 " "Processing started: Wed Oct 30 14:24:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572413064039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1572413064039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uart_encode -c uart_encode " "Command: quartus_asm --read_settings_files=off --write_settings_files=off uart_encode -c uart_encode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1572413064039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1572413064834 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1572413069528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572413069863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 14:24:29 2019 " "Processing ended: Wed Oct 30 14:24:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572413069863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572413069863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572413069863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1572413069863 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1572413070473 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1572413070947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572413070953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 14:24:30 2019 " "Processing started: Wed Oct 30 14:24:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572413070953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1572413070953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uart_encode -c uart_encode " "Command: quartus_sta uart_encode -c uart_encode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1572413070953 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1572413071067 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1572413071825 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1572413071825 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413071865 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413071865 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "87 " "The Timing Analyzer is analyzing 87 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1572413072305 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_encode.sdc " "Synopsys Design Constraints File file not found: 'uart_encode.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1572413072329 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413072329 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572413072331 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name enable enable " "create_clock -period 1.000 -name enable enable" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572413072331 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name addr\[10\] addr\[10\] " "create_clock -period 1.000 -name addr\[10\] addr\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572413072331 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " "create_clock -period 1.000 -name uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572413072331 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst rst " "create_clock -period 1.000 -name rst rst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572413072331 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572413072331 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413072333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: dataf  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413072333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~1  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413072333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideOr4~0  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideOr4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413072333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr10~0  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr10~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413072333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr2~0  from: datad  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413072333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr4~0  from: datac  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413072333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr6~0  from: dataa  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413072333 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr8~0  from: datad  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413072333 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572413072333 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1572413072334 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572413072335 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1572413072336 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1572413072436 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572413072494 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572413072494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.046 " "Worst-case setup slack is -17.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413072496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413072496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.046            -188.242 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "  -17.046            -188.242 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413072496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.973            -109.600 enable  " "  -11.973            -109.600 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413072496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.097             -83.608 rst  " "  -11.097             -83.608 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413072496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.591            -291.092 clk  " "   -6.591            -291.092 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413072496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.800              -6.505 addr\[10\]  " "   -1.800              -6.505 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413072496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413072496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.292 " "Worst-case hold slack is -7.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413072508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413072508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.292             -73.604 rst  " "   -7.292             -73.604 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413072508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.159             -72.674 enable  " "   -7.159             -72.674 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413072508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.393             -30.197 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "   -3.393             -30.197 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413072508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.830             -11.435 clk  " "   -1.830             -11.435 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413072508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.233              -3.834 addr\[10\]  " "   -1.233              -3.834 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413072508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413072508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.092 " "Worst-case recovery slack is -0.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413072514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413072514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092              -0.218 enable  " "   -0.092              -0.218 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413072514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413072514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.387 " "Worst-case removal slack is -1.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413072518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413072518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.387             -11.435 enable  " "   -1.387             -11.435 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413072518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413072518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.005 " "Worst-case minimum pulse width slack is -3.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413072520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413072520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.005            -112.847 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "   -3.005            -112.847 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413072520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.340             -72.954 rst  " "   -2.340             -72.954 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413072520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.093             -57.300 enable  " "   -2.093             -57.300 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413072520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -25.129 clk  " "   -0.394             -25.129 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413072520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 addr\[10\]  " "    0.153               0.000 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413072520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413072520 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572413072538 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572413072567 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572413073503 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413073570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: dataf  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413073570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~1  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413073570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideOr4~0  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideOr4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413073570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr10~0  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr10~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413073570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr2~0  from: datad  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413073570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr4~0  from: datac  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413073570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr6~0  from: dataa  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413073570 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr8~0  from: datad  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413073570 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572413073570 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572413073571 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572413073591 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572413073591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.730 " "Worst-case setup slack is -16.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413073648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413073648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.730            -184.898 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "  -16.730            -184.898 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413073648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.881            -110.346 enable  " "  -11.881            -110.346 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413073648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.989             -83.934 rst  " "  -10.989             -83.934 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413073648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.414            -284.129 clk  " "   -6.414            -284.129 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413073648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.921              -6.819 addr\[10\]  " "   -1.921              -6.819 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413073648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413073648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.129 " "Worst-case hold slack is -7.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413073664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413073664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.129             -72.629 rst  " "   -7.129             -72.629 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413073664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.923             -70.403 enable  " "   -6.923             -70.403 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413073664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.354             -31.076 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "   -3.354             -31.076 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413073664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.871             -15.812 clk  " "   -1.871             -15.812 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413073664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.207              -3.901 addr\[10\]  " "   -1.207              -3.901 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413073664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413073664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.213 " "Worst-case recovery slack is -0.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413073669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413073669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.213              -0.987 enable  " "   -0.213              -0.987 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413073669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413073669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.318 " "Worst-case removal slack is -1.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413073673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413073673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.318             -10.735 enable  " "   -1.318             -10.735 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413073673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413073673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.972 " "Worst-case minimum pulse width slack is -2.972" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413073675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413073675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.972            -112.570 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "   -2.972            -112.570 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413073675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.268             -74.565 rst  " "   -2.268             -74.565 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413073675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.984             -55.993 enable  " "   -1.984             -55.993 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413073675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -27.396 clk  " "   -0.394             -27.396 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413073675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 addr\[10\]  " "    0.111               0.000 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413073675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413073675 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1572413073693 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572413073831 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572413074627 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413074690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: dataf  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413074690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~1  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413074690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideOr4~0  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideOr4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413074690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr10~0  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr10~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413074690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr2~0  from: datad  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413074690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr4~0  from: datac  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413074690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr6~0  from: dataa  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413074690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr8~0  from: datad  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413074690 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572413074690 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572413074691 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572413074701 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572413074701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.945 " "Worst-case setup slack is -9.945" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.945             -99.455 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "   -9.945             -99.455 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.254             -56.108 enable  " "   -7.254             -56.108 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.742             -48.925 rst  " "   -6.742             -48.925 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.066            -178.173 clk  " "   -4.066            -178.173 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.029              -3.813 addr\[10\]  " "   -1.029              -3.813 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413074703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.641 " "Worst-case hold slack is -4.641" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.641             -49.059 enable  " "   -4.641             -49.059 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.531             -43.789 rst  " "   -4.531             -43.789 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.985             -15.866 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "   -1.985             -15.866 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.992              -6.619 clk  " "   -0.992              -6.619 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.737              -2.034 addr\[10\]  " "   -0.737              -2.034 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413074757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.496 " "Worst-case recovery slack is 0.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 enable  " "    0.496               0.000 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413074762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.828 " "Worst-case removal slack is -0.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.828              -6.916 enable  " "   -0.828              -6.916 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413074767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.630 " "Worst-case minimum pulse width slack is -1.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.630             -64.956 enable  " "   -1.630             -64.956 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.569             -43.422 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "   -1.569             -43.422 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.436             -41.934 rst  " "   -1.436             -41.934 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080              -3.788 clk  " "   -0.080              -3.788 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.041              -0.296 addr\[10\]  " "   -0.041              -0.296 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413074769 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572413074790 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413074940 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: dataf  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413074940 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~1  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideNor4~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413074940 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideOr4~0  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_cp\|WideOr4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413074940 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr10~0  from: datab  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr10~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413074940 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr2~0  from: datad  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413074940 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr4~0  from: datac  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413074940 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr6~0  from: dataa  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413074940 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr8~0  from: datad  to: combout " "Cell: uart_encode_dp\|rx_ten_eight\|rx_ten_eight_dp\|WideOr8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572413074940 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572413074940 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572413074941 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572413074951 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572413074951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.000 " "Worst-case setup slack is -9.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.000             -90.364 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "   -9.000             -90.364 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.482             -49.947 enable  " "   -6.482             -49.947 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.021             -44.891 rst  " "   -6.021             -44.891 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.654            -160.820 clk  " "   -3.654            -160.820 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.029              -3.773 addr\[10\]  " "   -1.029              -3.773 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413074975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.318 " "Worst-case hold slack is -4.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.318             -46.673 enable  " "   -4.318             -46.673 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.253             -41.438 rst  " "   -4.253             -41.438 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.796             -14.739 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "   -1.796             -14.739 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.030              -8.449 clk  " "   -1.030              -8.449 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.688              -1.958 addr\[10\]  " "   -0.688              -1.958 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413074994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413074994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.482 " "Worst-case recovery slack is 0.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413075000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413075000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482               0.000 enable  " "    0.482               0.000 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413075000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413075000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.773 " "Worst-case removal slack is -0.773" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413075006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413075006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.773              -6.443 enable  " "   -0.773              -6.443 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413075006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413075006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.440 " "Worst-case minimum pulse width slack is -1.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413075008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413075008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.440             -55.778 enable  " "   -1.440             -55.778 enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413075008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.371             -36.603 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]  " "   -1.371             -36.603 uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413075008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.310             -37.569 rst  " "   -1.310             -37.569 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413075008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -3.808 clk  " "   -0.081              -3.808 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413075008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.040              -0.345 addr\[10\]  " "   -0.040              -0.345 addr\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572413075008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572413075008 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572413076621 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572413076622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5186 " "Peak virtual memory: 5186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572413076840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 14:24:36 2019 " "Processing ended: Wed Oct 30 14:24:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572413076840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572413076840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572413076840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1572413076840 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1572413077823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572413077829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 14:24:37 2019 " "Processing started: Wed Oct 30 14:24:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572413077829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1572413077829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off uart_encode -c uart_encode " "Command: quartus_eda --read_settings_files=off --write_settings_files=off uart_encode -c uart_encode" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1572413077829 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1572413078828 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1572413078871 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_encode.vo D:/Verilog/EECE490_Midterm/UART/uart_encode/simulation/modelsim/ simulation " "Generated file uart_encode.vo in folder \"D:/Verilog/EECE490_Midterm/UART/uart_encode/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572413079049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572413079095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 14:24:39 2019 " "Processing ended: Wed Oct 30 14:24:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572413079095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572413079095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572413079095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1572413079095 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 149 s " "Quartus Prime Full Compilation was successful. 0 errors, 149 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1572413079709 ""}
