Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct 25 16:25:47 2018
| Host         : DESKTOP-MHVU08F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab3_TeamX_Parameterized_Ping_Pong_Counter_fpga_control_sets_placed.rpt
| Design       : Lab3_TeamX_Parameterized_Ping_Pong_Counter_fpga
| Device       : xc7a35t
----------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      4 |            1 |
|      8 |            1 |
|     14 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |            5 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |             102 |           15 |
| Yes          | No                    | No                     |               8 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------------+---------------------+------------------+----------------+
|       Clock Signal      |       Enable Signal      |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-------------------------+--------------------------+---------------------+------------------+----------------+
|  gate_count_display/CLK |                          |                     |                1 |              2 |
|  gate_count_display/CLK |                          | pulse1/outClk_reg   |                1 |              2 |
|  gate_count_display/CLK |                          | pulse2/out_flip_reg |                1 |              2 |
|  display/CLK            |                          |                     |                1 |              4 |
|  gate_count_display/CLK | gate1/counter[3]_i_1_n_0 |                     |                1 |              8 |
|  display/CLK            |                          | pulse1/outClk_reg   |                3 |             14 |
|  clk_IBUF_BUFG          |                          |                     |                3 |             24 |
|  clk_IBUF_BUFG          |                          | pulse1/outClk_reg   |               12 |             88 |
+-------------------------+--------------------------+---------------------+------------------+----------------+


