// Seed: 3781259831
module module_0;
endmodule
module module_0 #(
    parameter id_2 = 32'd0,
    parameter id_4 = 32'd7
) (
    id_1,
    _id_2,
    id_3,
    _id_4
);
  inout wire _id_4;
  module_0 modCall_1 ();
  output logic [7:0] id_3;
  inout wire _id_2;
  inout wire id_1;
  assign id_3 = id_1;
  assign id_1 = id_4;
  always @(posedge 1) module_1 = id_2;
  logic [-1 'b0 : id_2] id_5;
  always @(*) begin : LABEL_0
    id_3[id_4] <= -1;
  end
endmodule
module module_2 (
    input wand id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wand id_3,
    input uwire id_4,
    input tri1 id_5,
    output supply1 id_6,
    output supply0 id_7,
    input tri0 id_8,
    input supply1 id_9
);
  module_0 modCall_1 ();
endmodule
