Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=E:/DE1-SOC/class10-Digital_Freq/ --output-directory=E:/DE1-SOC/class10-Digital_Freq/cpu/ --report-file=bsf:E:/DE1-SOC/class10-Digital_Freq/cpu.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=E:/DE1-SOC/class10-Digital_Freq/cpu.qsys
Progress: Loading class10-Digital_Freq/cpu.qsys
Progress: Reading input file
Progress: Adding clk_100 [clock_source 13.1]
Progress: Parameterizing module clk_100
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding timer_10ms [altera_avalon_timer 13.1]
Progress: Parameterizing module timer_10ms
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module sdram
Progress: Adding sysid0 [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding uart [altera_avalon_uart 13.1]
Progress: Parameterizing module uart
Progress: Adding Freq_a [altera_avalon_pio 13.1]
Progress: Parameterizing module Freq_a
Progress: Adding Freq_b [altera_avalon_pio 13.1]
Progress: Parameterizing module Freq_b
Progress: Adding Freq_standard [altera_avalon_pio 13.1]
Progress: Parameterizing module Freq_standard
Progress: Adding Time_interval [altera_avalon_pio 13.1]
Progress: Parameterizing module Time_interval
Progress: Adding Duty_cycle_a [altera_avalon_pio 13.1]
Progress: Parameterizing module Duty_cycle_a
Progress: Adding Duty_cycle_b [altera_avalon_pio 13.1]
Progress: Parameterizing module Duty_cycle_b
Progress: Adding Whole_time_a [altera_avalon_pio 13.1]
Progress: Parameterizing module Whole_time_a
Progress: Adding Whole_time_b [altera_avalon_pio 13.1]
Progress: Parameterizing module Whole_time_b
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu.sysid0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: cpu.sysid0: Time stamp will be automatically updated when this component is generated.
Info: cpu.Freq_a: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.Freq_b: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.Freq_standard: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.Time_interval: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.Duty_cycle_a: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.Duty_cycle_b: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.Whole_time_a: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.Whole_time_b: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=E:/DE1-SOC/class10-Digital_Freq/ --output-directory=E:/DE1-SOC/class10-Digital_Freq/cpu/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:E:/DE1-SOC/class10-Digital_Freq/cpu.html --report-file=sopcinfo:E:/DE1-SOC/class10-Digital_Freq/cpu.sopcinfo --report-file=cmp:E:/DE1-SOC/class10-Digital_Freq/cpu.cmp --report-file=qip:E:/DE1-SOC/class10-Digital_Freq/cpu/synthesis/cpu.qip --report-file=svd --report-file=regmap:E:/DE1-SOC/class10-Digital_Freq/cpu/synthesis/cpu.regmap --report-file=debuginfo:E:/DE1-SOC/class10-Digital_Freq/cpu/synthesis/cpu.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=E:/DE1-SOC/class10-Digital_Freq/cpu.qsys --language=VERILOG
Progress: Loading class10-Digital_Freq/cpu.qsys
Progress: Reading input file
Progress: Adding clk_100 [clock_source 13.1]
Progress: Parameterizing module clk_100
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding timer_10ms [altera_avalon_timer 13.1]
Progress: Parameterizing module timer_10ms
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module sdram
Progress: Adding sysid0 [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding uart [altera_avalon_uart 13.1]
Progress: Parameterizing module uart
Progress: Adding Freq_a [altera_avalon_pio 13.1]
Progress: Parameterizing module Freq_a
Progress: Adding Freq_b [altera_avalon_pio 13.1]
Progress: Parameterizing module Freq_b
Progress: Adding Freq_standard [altera_avalon_pio 13.1]
Progress: Parameterizing module Freq_standard
Progress: Adding Time_interval [altera_avalon_pio 13.1]
Progress: Parameterizing module Time_interval
Progress: Adding Duty_cycle_a [altera_avalon_pio 13.1]
Progress: Parameterizing module Duty_cycle_a
Progress: Adding Duty_cycle_b [altera_avalon_pio 13.1]
Progress: Parameterizing module Duty_cycle_b
Progress: Adding Whole_time_a [altera_avalon_pio 13.1]
Progress: Parameterizing module Whole_time_a
Progress: Adding Whole_time_b [altera_avalon_pio 13.1]
Progress: Parameterizing module Whole_time_b
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu.sysid0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: cpu.sysid0: Time stamp will be automatically updated when this component is generated.
Info: cpu.Freq_a: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.Freq_b: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.Freq_standard: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.Time_interval: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.Duty_cycle_a: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.Duty_cycle_b: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.Whole_time_a: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu.Whole_time_b: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: cpu: Generating cpu "cpu" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 15 modules, 48 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 15 modules, 45 connections
Info: merlin_translator_transform: After transform: 31 modules, 93 connections
Info: merlin_domain_transform: After transform: 63 modules, 261 connections
Info: merlin_router_transform: After transform: 79 modules, 309 connections
Info: merlin_traffic_limiter_transform: After transform: 81 modules, 317 connections
Info: merlin_burst_transform: After transform: 82 modules, 320 connections
Info: merlin_network_to_switch_transform: After transform: 113 modules, 386 connections
Info: merlin_width_transform: After transform: 115 modules, 392 connections
Info: limiter_update_transform: After transform: 115 modules, 394 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 117 modules, 510 connections
Info: merlin_hierarchy_transform: After transform: 16 modules, 49 connections
Info: merlin_mm_transform: After transform: 16 modules, 49 connections
Info: merlin_interrupt_mapper_transform: After transform: 17 modules, 52 connections
Info: reset_adaptation_transform: After transform: 19 modules, 70 connections
Warning: cpu: "No matching role found for uart:s1:dataavailable (dataavailable)"
Warning: cpu: "No matching role found for uart:s1:readyfordata (readyfordata)"
Info: cpu: Starting RTL generation for module 'cpu_cpu'
Info: cpu:   Generation command is [exec D:/altera/13.1/quartus/bin/eperlcmd.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=cpu_cpu --dir=C:/Users/Q/AppData/Local/Temp/alt7343_6681106076111256849.dir/0002_cpu_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/Q/AppData/Local/Temp/alt7343_6681106076111256849.dir/0002_cpu_gen//cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.06.26 17:30:48 (*) Starting Nios II generation
Info: cpu: # 2017.06.26 17:30:48 (*)   Checking for plaintext license.
Info: cpu: # 2017.06.26 17:30:49 (*)   Plaintext license not found.
Info: cpu: # 2017.06.26 17:30:49 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2017.06.26 17:30:51 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2017.06.26 17:30:51 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.06.26 17:30:51 (*)   Creating all objects for CPU
Info: cpu: # 2017.06.26 17:30:51 (*)     Testbench
Info: cpu: # 2017.06.26 17:30:51 (*)     Instruction decoding
Info: cpu: # 2017.06.26 17:30:51 (*)       Instruction fields
Info: cpu: # 2017.06.26 17:30:51 (*)       Instruction decodes
Info: cpu: # 2017.06.26 17:30:52 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2017.06.26 17:30:52 (*)       Instruction controls
Info: cpu: # 2017.06.26 17:30:52 (*)     Pipeline frontend
Info: cpu: # 2017.06.26 17:30:52 (*)     Pipeline backend
Info: cpu: # 2017.06.26 17:30:55 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.06.26 17:30:58 (*)   Creating encrypted RTL
Info: cpu: # 2017.06.26 17:30:59 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_qsys "cpu"
Info: timer_10ms: Starting RTL generation for module 'cpu_timer_10ms'
Info: timer_10ms:   Generation command is [exec D:/altera/13.1/quartus/bin//perl/bin/perl.exe -I D:/altera/13.1/quartus/bin//perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=cpu_timer_10ms --dir=C:/Users/Q/AppData/Local/Temp/alt7343_6681106076111256849.dir/0003_timer_10ms_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/Q/AppData/Local/Temp/alt7343_6681106076111256849.dir/0003_timer_10ms_gen//cpu_timer_10ms_component_configuration.pl  --do_build_sim=0  ]
Info: timer_10ms: Done RTL generation for module 'cpu_timer_10ms'
Info: timer_10ms: "cpu" instantiated altera_avalon_timer "timer_10ms"
Info: sdram: Starting RTL generation for module 'cpu_sdram'
Info: sdram:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cpu_sdram --dir=C:/Users/Q/AppData/Local/Temp/alt7343_6681106076111256849.dir/0004_sdram_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/Q/AppData/Local/Temp/alt7343_6681106076111256849.dir/0004_sdram_gen//cpu_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'cpu_sdram'
Info: sdram: "cpu" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sysid0: "cpu" instantiated altera_avalon_sysid_qsys "sysid0"
Info: jtag_uart_0: Starting RTL generation for module 'cpu_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_jtag_uart_0 --dir=C:/Users/Q/AppData/Local/Temp/alt7343_6681106076111256849.dir/0006_jtag_uart_0_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/Q/AppData/Local/Temp/alt7343_6681106076111256849.dir/0006_jtag_uart_0_gen//cpu_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'cpu_jtag_uart_0'
Info: jtag_uart_0: "cpu" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: uart: Starting RTL generation for module 'cpu_uart'
Info: uart:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=cpu_uart --dir=C:/Users/Q/AppData/Local/Temp/alt7343_6681106076111256849.dir/0007_uart_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/Q/AppData/Local/Temp/alt7343_6681106076111256849.dir/0007_uart_gen//cpu_uart_component_configuration.pl  --do_build_sim=0  ]
Info: uart: Done RTL generation for module 'cpu_uart'
Info: uart: "cpu" instantiated altera_avalon_uart "uart"
Info: Freq_a: Starting RTL generation for module 'cpu_Freq_a'
Info: Freq_a:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_Freq_a --dir=C:/Users/Q/AppData/Local/Temp/alt7343_6681106076111256849.dir/0008_Freq_a_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/Q/AppData/Local/Temp/alt7343_6681106076111256849.dir/0008_Freq_a_gen//cpu_Freq_a_component_configuration.pl  --do_build_sim=0  ]
Info: Freq_a: Done RTL generation for module 'cpu_Freq_a'
Info: Freq_a: "cpu" instantiated altera_avalon_pio "Freq_a"
Info: pipeline_bridge_swap_transform: After transform: 102 modules, 351 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 351 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 351 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 351 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 351 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 351 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 351 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 351 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 351 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 351 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 351 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 351 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 351 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 351 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 351 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 351 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 102 modules, 351 connections
Info: mm_interconnect_0: "cpu" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "cpu" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "cpu" instantiated altera_reset_controller "rst_controller"
Info: cpu_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_001: "mm_interconnect_0" instantiated altera_merlin_router "id_router_001"
Info: id_router_003: "mm_interconnect_0" instantiated altera_merlin_router "id_router_003"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file E:/DE1-SOC/class10-Digital_Freq/cpu/synthesis/submodules/altera_avalon_sc_fifo.v
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_003"
Info: Reusing file E:/DE1-SOC/class10-Digital_Freq/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file E:/DE1-SOC/class10-Digital_Freq/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file E:/DE1-SOC/class10-Digital_Freq/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file E:/DE1-SOC/class10-Digital_Freq/cpu/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file E:/DE1-SOC/class10-Digital_Freq/cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: cpu: Done "cpu" with 32 modules, 54 files, 1675408 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
