// Seed: 4281639699
module module_0;
  reg  id_2;
  tri0 id_3;
  wire id_4;
  wire id_5;
  tri  id_6;
  id_7 :
  assert property (@(1 - 1) id_3 && 1'b0)
  else if (1) id_2 <= id_2;
  wire id_8;
  initial id_7 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  always @(posedge id_4 or posedge id_4) begin
    deassign id_1;
  end
  module_0();
  wire id_7;
  wire id_8;
  assign id_1[1] = id_6;
  wire id_9;
endmodule
