module clkdiv(clk,clk_25);
	input logic clk,
	output logic clk_25;
	
	reg [15:0] cnt;
	   
		//------------------------------------Divisor de Clock-------------------------------
	   always @(posedge clock)
      {clock_25, cnt} <= cnt + 16'h8000;
		
endmodule
