--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml TOP_ENTITY.twx TOP_ENTITY.ncd -o TOP_ENTITY.twr
TOP_ENTITY.pcf -ucf Nexys3_Master.ucf

Design file:              TOP_ENTITY.ncd
Physical constraint file: TOP_ENTITY.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1325 paths analyzed, 361 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.650ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/VOL_6 (SLICE_X25Y25.D2), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/BUTTON_O_4_2 (FF)
  Destination:          XLXI_1/VOL_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.593ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.509 - 0.531)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_4/BUTTON_O_4_2 to XLXI_1/VOL_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.BQ      Tcko                  0.430   XLXI_4/BUTTON_O_4_3
                                                       XLXI_4/BUTTON_O_4_2
    SLICE_X21Y29.B4      net (fanout=1)        1.046   XLXI_4/BUTTON_O_4_2
    SLICE_X21Y29.B       Tilo                  0.259   XLXI_4/BUTTON_O_1_2
                                                       XLXI_1/GND_6_o_SELECT_I[4]_equal_20_o<4>1
    SLICE_X24Y24.AX      net (fanout=2)        1.177   XLXI_1/GND_6_o_SELECT_I[4]_equal_20_o_inv1_inv
    SLICE_X24Y24.COUT    Taxcy                 0.259   XLXI_1/Mcount_VOL_cy<3>
                                                       XLXI_1/Mcount_VOL_cy<3>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   XLXI_1/Mcount_VOL_cy<3>
    SLICE_X24Y25.CMUX    Tcinc                 0.289   XLXI_1/Result<7>
                                                       XLXI_1/Mcount_VOL_xor<7>
    SLICE_X25Y25.D2      net (fanout=1)        0.757   XLXI_1/Result<6>
    SLICE_X25Y25.CLK     Tas                   0.373   XLXI_1/VOL<6>
                                                       XLXI_1/VOL_6_dpot
                                                       XLXI_1/VOL_6
    -------------------------------------------------  ---------------------------
    Total                                      4.593ns (1.610ns logic, 2.983ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/BUTTON_O_4_3 (FF)
  Destination:          XLXI_1/VOL_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.572ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.509 - 0.531)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_4/BUTTON_O_4_3 to XLXI_1/VOL_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.CQ      Tcko                  0.430   XLXI_4/BUTTON_O_4_3
                                                       XLXI_4/BUTTON_O_4_3
    SLICE_X23Y24.A3      net (fanout=10)       1.589   XLXI_4/BUTTON_O_4_3
    SLICE_X23Y24.A       Tilo                  0.259   XLXI_1/Mcount_VOL_lut<0>
                                                       XLXI_1/Mcount_VOL_lut<0>
    SLICE_X24Y24.A5      net (fanout=1)        0.400   XLXI_1/Mcount_VOL_lut<0>
    SLICE_X24Y24.COUT    Topcya                0.472   XLXI_1/Mcount_VOL_cy<3>
                                                       XLXI_1/Mcount_VOL_lut<0>_rt
                                                       XLXI_1/Mcount_VOL_cy<3>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   XLXI_1/Mcount_VOL_cy<3>
    SLICE_X24Y25.CMUX    Tcinc                 0.289   XLXI_1/Result<7>
                                                       XLXI_1/Mcount_VOL_xor<7>
    SLICE_X25Y25.D2      net (fanout=1)        0.757   XLXI_1/Result<6>
    SLICE_X25Y25.CLK     Tas                   0.373   XLXI_1/VOL<6>
                                                       XLXI_1/VOL_6_dpot
                                                       XLXI_1/VOL_6
    -------------------------------------------------  ---------------------------
    Total                                      4.572ns (1.823ns logic, 2.749ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/BUTTON_O_3_2 (FF)
  Destination:          XLXI_1/VOL_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.328ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.302 - 0.315)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_4/BUTTON_O_3_2 to XLXI_1/VOL_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.BQ      Tcko                  0.525   XLXI_4/BUTTON_O_3_2
                                                       XLXI_4/BUTTON_O_3_2
    SLICE_X23Y24.A4      net (fanout=14)       1.250   XLXI_4/BUTTON_O_3_2
    SLICE_X23Y24.A       Tilo                  0.259   XLXI_1/Mcount_VOL_lut<0>
                                                       XLXI_1/Mcount_VOL_lut<0>
    SLICE_X24Y24.A5      net (fanout=1)        0.400   XLXI_1/Mcount_VOL_lut<0>
    SLICE_X24Y24.COUT    Topcya                0.472   XLXI_1/Mcount_VOL_cy<3>
                                                       XLXI_1/Mcount_VOL_lut<0>_rt
                                                       XLXI_1/Mcount_VOL_cy<3>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   XLXI_1/Mcount_VOL_cy<3>
    SLICE_X24Y25.CMUX    Tcinc                 0.289   XLXI_1/Result<7>
                                                       XLXI_1/Mcount_VOL_xor<7>
    SLICE_X25Y25.D2      net (fanout=1)        0.757   XLXI_1/Result<6>
    SLICE_X25Y25.CLK     Tas                   0.373   XLXI_1/VOL<6>
                                                       XLXI_1/VOL_6_dpot
                                                       XLXI_1/VOL_6
    -------------------------------------------------  ---------------------------
    Total                                      4.328ns (1.918ns logic, 2.410ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/VOL_4 (SLICE_X25Y25.B1), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/BUTTON_O_4_2 (FF)
  Destination:          XLXI_1/VOL_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.486ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.509 - 0.531)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_4/BUTTON_O_4_2 to XLXI_1/VOL_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.BQ      Tcko                  0.430   XLXI_4/BUTTON_O_4_3
                                                       XLXI_4/BUTTON_O_4_2
    SLICE_X21Y29.B4      net (fanout=1)        1.046   XLXI_4/BUTTON_O_4_2
    SLICE_X21Y29.B       Tilo                  0.259   XLXI_4/BUTTON_O_1_2
                                                       XLXI_1/GND_6_o_SELECT_I[4]_equal_20_o<4>1
    SLICE_X24Y24.AX      net (fanout=2)        1.177   XLXI_1/GND_6_o_SELECT_I[4]_equal_20_o_inv1_inv
    SLICE_X24Y24.COUT    Taxcy                 0.259   XLXI_1/Mcount_VOL_cy<3>
                                                       XLXI_1/Mcount_VOL_cy<3>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   XLXI_1/Mcount_VOL_cy<3>
    SLICE_X24Y25.AMUX    Tcina                 0.210   XLXI_1/Result<7>
                                                       XLXI_1/Mcount_VOL_xor<7>
    SLICE_X25Y25.B1      net (fanout=1)        0.729   XLXI_1/Result<4>
    SLICE_X25Y25.CLK     Tas                   0.373   XLXI_1/VOL<6>
                                                       XLXI_1/VOL_4_dpot
                                                       XLXI_1/VOL_4
    -------------------------------------------------  ---------------------------
    Total                                      4.486ns (1.531ns logic, 2.955ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/BUTTON_O_4_3 (FF)
  Destination:          XLXI_1/VOL_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.465ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.509 - 0.531)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_4/BUTTON_O_4_3 to XLXI_1/VOL_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.CQ      Tcko                  0.430   XLXI_4/BUTTON_O_4_3
                                                       XLXI_4/BUTTON_O_4_3
    SLICE_X23Y24.A3      net (fanout=10)       1.589   XLXI_4/BUTTON_O_4_3
    SLICE_X23Y24.A       Tilo                  0.259   XLXI_1/Mcount_VOL_lut<0>
                                                       XLXI_1/Mcount_VOL_lut<0>
    SLICE_X24Y24.A5      net (fanout=1)        0.400   XLXI_1/Mcount_VOL_lut<0>
    SLICE_X24Y24.COUT    Topcya                0.472   XLXI_1/Mcount_VOL_cy<3>
                                                       XLXI_1/Mcount_VOL_lut<0>_rt
                                                       XLXI_1/Mcount_VOL_cy<3>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   XLXI_1/Mcount_VOL_cy<3>
    SLICE_X24Y25.AMUX    Tcina                 0.210   XLXI_1/Result<7>
                                                       XLXI_1/Mcount_VOL_xor<7>
    SLICE_X25Y25.B1      net (fanout=1)        0.729   XLXI_1/Result<4>
    SLICE_X25Y25.CLK     Tas                   0.373   XLXI_1/VOL<6>
                                                       XLXI_1/VOL_4_dpot
                                                       XLXI_1/VOL_4
    -------------------------------------------------  ---------------------------
    Total                                      4.465ns (1.744ns logic, 2.721ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/BUTTON_O_3_2 (FF)
  Destination:          XLXI_1/VOL_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.221ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.302 - 0.315)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_4/BUTTON_O_3_2 to XLXI_1/VOL_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.BQ      Tcko                  0.525   XLXI_4/BUTTON_O_3_2
                                                       XLXI_4/BUTTON_O_3_2
    SLICE_X23Y24.A4      net (fanout=14)       1.250   XLXI_4/BUTTON_O_3_2
    SLICE_X23Y24.A       Tilo                  0.259   XLXI_1/Mcount_VOL_lut<0>
                                                       XLXI_1/Mcount_VOL_lut<0>
    SLICE_X24Y24.A5      net (fanout=1)        0.400   XLXI_1/Mcount_VOL_lut<0>
    SLICE_X24Y24.COUT    Topcya                0.472   XLXI_1/Mcount_VOL_cy<3>
                                                       XLXI_1/Mcount_VOL_lut<0>_rt
                                                       XLXI_1/Mcount_VOL_cy<3>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   XLXI_1/Mcount_VOL_cy<3>
    SLICE_X24Y25.AMUX    Tcina                 0.210   XLXI_1/Result<7>
                                                       XLXI_1/Mcount_VOL_xor<7>
    SLICE_X25Y25.B1      net (fanout=1)        0.729   XLXI_1/Result<4>
    SLICE_X25Y25.CLK     Tas                   0.373   XLXI_1/VOL<6>
                                                       XLXI_1/VOL_4_dpot
                                                       XLXI_1/VOL_4
    -------------------------------------------------  ---------------------------
    Total                                      4.221ns (1.839ns logic, 2.382ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/VOL_2 (SLICE_X25Y24.D2), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/BUTTON_O_4_2 (FF)
  Destination:          XLXI_1/VOL_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.448ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.507 - 0.531)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_4/BUTTON_O_4_2 to XLXI_1/VOL_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.BQ      Tcko                  0.430   XLXI_4/BUTTON_O_4_3
                                                       XLXI_4/BUTTON_O_4_2
    SLICE_X21Y29.B4      net (fanout=1)        1.046   XLXI_4/BUTTON_O_4_2
    SLICE_X21Y29.B       Tilo                  0.259   XLXI_4/BUTTON_O_1_2
                                                       XLXI_1/GND_6_o_SELECT_I[4]_equal_20_o<4>1
    SLICE_X24Y24.AX      net (fanout=2)        1.177   XLXI_1/GND_6_o_SELECT_I[4]_equal_20_o_inv1_inv
    SLICE_X24Y24.CMUX    Taxc                  0.406   XLXI_1/Mcount_VOL_cy<3>
                                                       XLXI_1/Mcount_VOL_cy<3>
    SLICE_X25Y24.D2      net (fanout=1)        0.757   XLXI_1/Result<2>
    SLICE_X25Y24.CLK     Tas                   0.373   XLXI_1/VOL<2>
                                                       XLXI_1/VOL_2_dpot
                                                       XLXI_1/VOL_2
    -------------------------------------------------  ---------------------------
    Total                                      4.448ns (1.468ns logic, 2.980ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/BUTTON_O_4_3 (FF)
  Destination:          XLXI_1/VOL_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.444ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.507 - 0.531)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_4/BUTTON_O_4_3 to XLXI_1/VOL_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.CQ      Tcko                  0.430   XLXI_4/BUTTON_O_4_3
                                                       XLXI_4/BUTTON_O_4_3
    SLICE_X23Y24.A3      net (fanout=10)       1.589   XLXI_4/BUTTON_O_4_3
    SLICE_X23Y24.A       Tilo                  0.259   XLXI_1/Mcount_VOL_lut<0>
                                                       XLXI_1/Mcount_VOL_lut<0>
    SLICE_X24Y24.A5      net (fanout=1)        0.400   XLXI_1/Mcount_VOL_lut<0>
    SLICE_X24Y24.CMUX    Topac                 0.636   XLXI_1/Mcount_VOL_cy<3>
                                                       XLXI_1/Mcount_VOL_lut<0>_rt
                                                       XLXI_1/Mcount_VOL_cy<3>
    SLICE_X25Y24.D2      net (fanout=1)        0.757   XLXI_1/Result<2>
    SLICE_X25Y24.CLK     Tas                   0.373   XLXI_1/VOL<2>
                                                       XLXI_1/VOL_2_dpot
                                                       XLXI_1/VOL_2
    -------------------------------------------------  ---------------------------
    Total                                      4.444ns (1.698ns logic, 2.746ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/BUTTON_O_3_2 (FF)
  Destination:          XLXI_1/VOL_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.200ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.300 - 0.315)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_4/BUTTON_O_3_2 to XLXI_1/VOL_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.BQ      Tcko                  0.525   XLXI_4/BUTTON_O_3_2
                                                       XLXI_4/BUTTON_O_3_2
    SLICE_X23Y24.A4      net (fanout=14)       1.250   XLXI_4/BUTTON_O_3_2
    SLICE_X23Y24.A       Tilo                  0.259   XLXI_1/Mcount_VOL_lut<0>
                                                       XLXI_1/Mcount_VOL_lut<0>
    SLICE_X24Y24.A5      net (fanout=1)        0.400   XLXI_1/Mcount_VOL_lut<0>
    SLICE_X24Y24.CMUX    Topac                 0.636   XLXI_1/Mcount_VOL_cy<3>
                                                       XLXI_1/Mcount_VOL_lut<0>_rt
                                                       XLXI_1/Mcount_VOL_cy<3>
    SLICE_X25Y24.D2      net (fanout=1)        0.757   XLXI_1/Result<2>
    SLICE_X25Y24.CLK     Tas                   0.373   XLXI_1/VOL<2>
                                                       XLXI_1/VOL_2_dpot
                                                       XLXI_1/VOL_2
    -------------------------------------------------  ---------------------------
    Total                                      4.200ns (1.793ns logic, 2.407ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_2/INT_COUNT_400_6 (SLICE_X13Y26.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/INT_COUNT_400_5 (FF)
  Destination:          XLXI_2/INT_COUNT_400_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_I_BUFGP rising at 10.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_2/INT_COUNT_400_5 to XLXI_2/INT_COUNT_400_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.CQ      Tcko                  0.198   XLXI_2/INT_COUNT_400<5>
                                                       XLXI_2/INT_COUNT_400_5
    SLICE_X13Y26.C5      net (fanout=3)        0.064   XLXI_2/INT_COUNT_400<5>
    SLICE_X13Y26.CLK     Tah         (-Th)    -0.155   XLXI_2/INT_COUNT_400<5>
                                                       XLXI_2/Mcount_INT_COUNT_400_xor<6>11
                                                       XLXI_2/INT_COUNT_400_6
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.353ns logic, 0.064ns route)
                                                       (84.7% logic, 15.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/INT_COUNT_400_0 (SLICE_X12Y26.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/INT_COUNT_400_0 (FF)
  Destination:          XLXI_2/INT_COUNT_400_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_I_BUFGP rising at 10.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_2/INT_COUNT_400_0 to XLXI_2/INT_COUNT_400_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.AQ      Tcko                  0.200   XLXI_2/INT_COUNT_400<3>
                                                       XLXI_2/INT_COUNT_400_0
    SLICE_X12Y26.A6      net (fanout=4)        0.031   XLXI_2/INT_COUNT_400<0>
    SLICE_X12Y26.CLK     Tah         (-Th)    -0.190   XLXI_2/INT_COUNT_400<3>
                                                       XLXI_2/Mcount_INT_COUNT_400_xor<0>11_INV_0
                                                       XLXI_2/INT_COUNT_400_0
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/CURRENT_STATE_FSM_FFd3 (SLICE_X28Y13.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/CURRENT_STATE_FSM_FFd3 (FF)
  Destination:          XLXI_1/CURRENT_STATE_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_I_BUFGP rising at 10.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/CURRENT_STATE_FSM_FFd3 to XLXI_1/CURRENT_STATE_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y13.DQ      Tcko                  0.200   XLXI_1/CURRENT_STATE_FSM_FFd3
                                                       XLXI_1/CURRENT_STATE_FSM_FFd3
    SLICE_X28Y13.D6      net (fanout=27)       0.054   XLXI_1/CURRENT_STATE_FSM_FFd3
    SLICE_X28Y13.CLK     Tah         (-Th)    -0.190   XLXI_1/CURRENT_STATE_FSM_FFd3
                                                       XLXI_1/CURRENT_STATE_FSM_FFd3-In
                                                       XLXI_1/CURRENT_STATE_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.390ns logic, 0.054ns route)
                                                       (87.8% logic, 12.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_I_BUFGP/BUFG/I0
  Logical resource: clk_I_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_I_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 7.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: XLXI_1/LED_I<0>/CLK0
  Logical resource: XLXI_1/LED_I_0/CK0
  Location pin: OLOGIC_X17Y3.CLK0
  Clock network: clk_I_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: XLXI_2/INT_COUNT_48<3>/CLK
  Logical resource: XLXI_2/INT_COUNT_48_0/CK
  Location pin: SLICE_X6Y26.CLK
  Clock network: clk_I_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_I          |    4.650|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1325 paths, 0 nets, and 511 connections

Design statistics:
   Minimum period:   4.650ns{1}   (Maximum frequency: 215.054MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 22 17:50:36 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



