
optimization_main_app.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e04  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00012cd4  08007fb4  08007fb4  00008fb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801ac88  0801ac88  0001c468  2**0
                  CONTENTS
  4 .ARM          00000008  0801ac88  0801ac88  0001bc88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801ac90  0801ac90  0001c468  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801ac90  0801ac90  0001bc90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801ac94  0801ac94  0001bc94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000468  20000000  0801ac98  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b18  20000468  0801b100  0001c468  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001f80  0801b100  0001cf80  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001c468  2**0
                  CONTENTS, READONLY
 12 .debug_info   00041f94  00000000  00000000  0001c498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007c41  00000000  00000000  0005e42c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00016cee  00000000  00000000  0006606d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018a0  00000000  00000000  0007cd60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00002bf4  00000000  00000000  0007e600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00030ee0  00000000  00000000  000811f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003a8ae  00000000  00000000  000b20d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00123a05  00000000  00000000  000ec982  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000bc  00000000  00000000  00210387  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000050e8  00000000  00000000  00210444  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  0021552c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    00008d97  00000000  00000000  00215591  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 000012c0  00000000  00000000  0021e328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000468 	.word	0x20000468
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007f9c 	.word	0x08007f9c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000046c 	.word	0x2000046c
 80001ec:	08007f9c 	.word	0x08007f9c

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000580:	b510      	push	{r4, lr}

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000582:	4826      	ldr	r0, [pc, #152]	@ (800061c <MX_ADC1_Init+0x9c>)
 8000584:	4a26      	ldr	r2, [pc, #152]	@ (8000620 <MX_ADC1_Init+0xa0>)
 8000586:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 8000588:	f44f 12a0 	mov.w	r2, #1310720	@ 0x140000
  ADC_MultiModeTypeDef multimode = {0};
 800058c:	2300      	movs	r3, #0
{
 800058e:	b08a      	sub	sp, #40	@ 0x28
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 8000590:	6042      	str	r2, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000592:	2204      	movs	r2, #4
 8000594:	e9c0 3204 	strd	r3, r2, [r0, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.NbrOfConversion = 1;
 8000598:	2201      	movs	r2, #1
  ADC_MultiModeTypeDef multimode = {0};
 800059a:	e9cd 3301 	strd	r3, r3, [sp, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 800059e:	e9cd 3303 	strd	r3, r3, [sp, #12]
 80005a2:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80005a6:	e9cd 3307 	strd	r3, r3, [sp, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005aa:	e9c0 3302 	strd	r3, r3, [r0, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80005ae:	9309      	str	r3, [sp, #36]	@ 0x24
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80005b0:	8303      	strh	r3, [r0, #24]
  hadc1.Init.NbrOfConversion = 1;
 80005b2:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80005b4:	f880 2030 	strb.w	r2, [r0, #48]	@ 0x30
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005b8:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80005bc:	6343      	str	r3, [r0, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80005be:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80005c2:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 80005c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005ca:	e9c0 230a 	strd	r2, r3, [r0, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005ce:	f002 f923 	bl	8002818 <HAL_ADC_Init>
 80005d2:	b9c0      	cbnz	r0, 8000606 <MX_ADC1_Init+0x86>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80005d4:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80005d6:	4811      	ldr	r0, [pc, #68]	@ (800061c <MX_ADC1_Init+0x9c>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80005d8:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80005da:	a901      	add	r1, sp, #4
 80005dc:	f002 fece 	bl	800337c <HAL_ADCEx_MultiModeConfigChannel>
 80005e0:	b9c0      	cbnz	r0, 8000614 <MX_ADC1_Init+0x94>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80005e2:	4a10      	ldr	r2, [pc, #64]	@ (8000624 <MX_ADC1_Init+0xa4>)
 80005e4:	9204      	str	r2, [sp, #16]
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80005e6:	227f      	movs	r2, #127	@ 0x7f
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80005e8:	2300      	movs	r3, #0
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80005ea:	2406      	movs	r4, #6
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80005ec:	9207      	str	r2, [sp, #28]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005ee:	480b      	ldr	r0, [pc, #44]	@ (800061c <MX_ADC1_Init+0x9c>)
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80005f0:	2204      	movs	r2, #4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005f2:	a904      	add	r1, sp, #16
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80005f4:	e9cd 4305 	strd	r4, r3, [sp, #20]
  sConfig.Offset = 0;
 80005f8:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005fc:	f002 fa36 	bl	8002a6c <HAL_ADC_ConfigChannel>
 8000600:	b920      	cbnz	r0, 800060c <MX_ADC1_Init+0x8c>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000602:	b00a      	add	sp, #40	@ 0x28
 8000604:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000606:	f000 fc07 	bl	8000e18 <Error_Handler>
 800060a:	e7e3      	b.n	80005d4 <MX_ADC1_Init+0x54>
    Error_Handler();
 800060c:	f000 fc04 	bl	8000e18 <Error_Handler>
}
 8000610:	b00a      	add	sp, #40	@ 0x28
 8000612:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000614:	f000 fc00 	bl	8000e18 <Error_Handler>
 8000618:	e7e3      	b.n	80005e2 <MX_ADC1_Init+0x62>
 800061a:	bf00      	nop
 800061c:	200004cc 	.word	0x200004cc
 8000620:	50040000 	.word	0x50040000
 8000624:	14f00020 	.word	0x14f00020

08000628 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	4604      	mov	r4, r0
 800062c:	b0aa      	sub	sp, #168	@ 0xa8

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062e:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000630:	228c      	movs	r2, #140	@ 0x8c
 8000632:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000634:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8000638:	e9cd 1104 	strd	r1, r1, [sp, #16]
 800063c:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800063e:	f006 ffc9 	bl	80075d4 <memset>
  if(adcHandle->Instance==ADC1)
 8000642:	4b27      	ldr	r3, [pc, #156]	@ (80006e0 <HAL_ADC_MspInit+0xb8>)
 8000644:	6822      	ldr	r2, [r4, #0]
 8000646:	429a      	cmp	r2, r3
 8000648:	d001      	beq.n	800064e <HAL_ADC_MspInit+0x26>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800064a:	b02a      	add	sp, #168	@ 0xa8
 800064c:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800064e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8000652:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000656:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000658:	9207      	str	r2, [sp, #28]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 800065a:	9326      	str	r3, [sp, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800065c:	f004 fa62 	bl	8004b24 <HAL_RCCEx_PeriphCLKConfig>
 8000660:	2800      	cmp	r0, #0
 8000662:	d136      	bne.n	80006d2 <HAL_ADC_MspInit+0xaa>
    __HAL_RCC_ADC_CLK_ENABLE();
 8000664:	4b1f      	ldr	r3, [pc, #124]	@ (80006e4 <HAL_ADC_MspInit+0xbc>)
    hdma_adc1.Instance = DMA1_Channel1;
 8000666:	4d20      	ldr	r5, [pc, #128]	@ (80006e8 <HAL_ADC_MspInit+0xc0>)
    __HAL_RCC_ADC_CLK_ENABLE();
 8000668:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800066a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800066e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000670:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000672:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8000676:	9200      	str	r2, [sp, #0]
 8000678:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800067a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800067c:	f042 0201 	orr.w	r2, r2, #1
 8000680:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000682:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000684:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000688:	2600      	movs	r6, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800068a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800068c:	2201      	movs	r2, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800068e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000692:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000694:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000696:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800069a:	9604      	str	r6, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800069c:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800069e:	f003 fb45 	bl	8003d2c <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 80006a2:	4a12      	ldr	r2, [pc, #72]	@ (80006ec <HAL_ADC_MspInit+0xc4>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80006a4:	2380      	movs	r3, #128	@ 0x80
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 80006a6:	e9c5 2600 	strd	r2, r6, [r5]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80006aa:	612b      	str	r3, [r5, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80006ac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80006b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006b4:	e9c5 2305 	strd	r2, r3, [r5, #20]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80006b8:	4628      	mov	r0, r5
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80006ba:	2320      	movs	r3, #32
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80006bc:	e9c5 6602 	strd	r6, r6, [r5, #8]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80006c0:	e9c5 3607 	strd	r3, r6, [r5, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80006c4:	f003 fa0e 	bl	8003ae4 <HAL_DMA_Init>
 80006c8:	b930      	cbnz	r0, 80006d8 <HAL_ADC_MspInit+0xb0>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80006ca:	6525      	str	r5, [r4, #80]	@ 0x50
 80006cc:	62ac      	str	r4, [r5, #40]	@ 0x28
}
 80006ce:	b02a      	add	sp, #168	@ 0xa8
 80006d0:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 80006d2:	f000 fba1 	bl	8000e18 <Error_Handler>
 80006d6:	e7c5      	b.n	8000664 <HAL_ADC_MspInit+0x3c>
      Error_Handler();
 80006d8:	f000 fb9e 	bl	8000e18 <Error_Handler>
 80006dc:	e7f5      	b.n	80006ca <HAL_ADC_MspInit+0xa2>
 80006de:	bf00      	nop
 80006e0:	50040000 	.word	0x50040000
 80006e4:	40021000 	.word	0x40021000
 80006e8:	20000484 	.word	0x20000484
 80006ec:	40020008 	.word	0x40020008

080006f0 <ADC_Callback>:
            // ADC continues running
        #endif
    }
}
#else
static void ADC_Callback(int buf_cplt) {
 80006f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    if (rem_n_bufs != -1) {
 80006f4:	4e58      	ldr	r6, [pc, #352]	@ (8000858 <ADC_Callback+0x168>)
 80006f6:	6833      	ldr	r3, [r6, #0]
 80006f8:	3301      	adds	r3, #1
static void ADC_Callback(int buf_cplt) {
 80006fa:	f5ad 6de7 	sub.w	sp, sp, #1848	@ 0x738
 80006fe:	4604      	mov	r4, r0
    if (rem_n_bufs != -1) {
 8000700:	d002      	beq.n	8000708 <ADC_Callback+0x18>
        rem_n_bufs--;
 8000702:	6833      	ldr	r3, [r6, #0]
 8000704:	3b01      	subs	r3, #1
 8000706:	6033      	str	r3, [r6, #0]
    }

    // Check if ADC buffer is ready
    if (ADCDataRdy[1-buf_cplt]) {
 8000708:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8000888 <ADC_Callback+0x198>
 800070c:	f1c4 0301 	rsb	r3, r4, #1
 8000710:	f818 3003 	ldrb.w	r3, [r8, r3]
 8000714:	2b00      	cmp	r3, #0
 8000716:	d164      	bne.n	80007e2 <ADC_Callback+0xf2>
    ADCDataRdy[buf_cplt] = 1;
    START_CYCLE_COUNT_SPECTROGRAM();
    
    // Save the current buffer state
    uint16_t saved_samples[ADC_BUF_SIZE];
    memcpy(saved_samples, (void*)ADCData[buf_cplt], ADC_BUF_SIZE * sizeof(uint16_t));
 8000718:	4b50      	ldr	r3, [pc, #320]	@ (800085c <ADC_Callback+0x16c>)
    
    Spectrogram_Format((q15_t *)ADCData[buf_cplt]);
    Spectrogram_Compute((q15_t *)ADCData[buf_cplt], mel_vectors[cur_melvec]);
 800071a:	4d51      	ldr	r5, [pc, #324]	@ (8000860 <ADC_Callback+0x170>)
    memcpy(saved_samples, (void*)ADCData[buf_cplt], ADC_BUF_SIZE * sizeof(uint16_t));
 800071c:	f853 7024 	ldr.w	r7, [r3, r4, lsl #2]
 8000720:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    ADCDataRdy[buf_cplt] = 1;
 8000724:	2301      	movs	r3, #1
    memcpy(saved_samples, (void*)ADCData[buf_cplt], ADC_BUF_SIZE * sizeof(uint16_t));
 8000726:	4639      	mov	r1, r7
 8000728:	a8ce      	add	r0, sp, #824	@ 0x338
    ADCDataRdy[buf_cplt] = 1;
 800072a:	f808 3004 	strb.w	r3, [r8, r4]
    memcpy(saved_samples, (void*)ADCData[buf_cplt], ADC_BUF_SIZE * sizeof(uint16_t));
 800072e:	f006 ffdc 	bl	80076ea <memcpy>
    Spectrogram_Format((q15_t *)ADCData[buf_cplt]);
 8000732:	4638      	mov	r0, r7
 8000734:	f001 fdf0 	bl	8002318 <Spectrogram_Format>
    Spectrogram_Compute((q15_t *)ADCData[buf_cplt], mel_vectors[cur_melvec]);
 8000738:	7829      	ldrb	r1, [r5, #0]
 800073a:	4b4a      	ldr	r3, [pc, #296]	@ (8000864 <ADC_Callback+0x174>)
 800073c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8000740:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8000744:	4638      	mov	r0, r7
 8000746:	f001 fdfb 	bl	8002340 <Spectrogram_Compute>
    STOP_CYCLE_COUNT_SPECTROGRAM("Full Spectrogram");
    cur_melvec++;
 800074a:	782b      	ldrb	r3, [r5, #0]
 800074c:	3301      	adds	r3, #1
 800074e:	b2db      	uxtb	r3, r3
 8000750:	702b      	strb	r3, [r5, #0]
    ADCDataRdy[buf_cplt] = 0;
 8000752:	2300      	movs	r3, #0
 8000754:	f808 3004 	strb.w	r3, [r8, r4]

    if (rem_n_bufs <= 0 || cur_melvec >= N_MELVECS) {
 8000758:	6833      	ldr	r3, [r6, #0]
 800075a:	2b00      	cmp	r3, #0
 800075c:	dd02      	ble.n	8000764 <ADC_Callback+0x74>
 800075e:	782b      	ldrb	r3, [r5, #0]
 8000760:	2b13      	cmp	r3, #19
 8000762:	d93a      	bls.n	80007da <ADC_Callback+0xea>
	START_CYCLE_COUNT_THRESHOLD();
 8000764:	f8df a0fc 	ldr.w	sl, [pc, #252]	@ 8000864 <ADC_Callback+0x174>
 8000768:	f001 ffce 	bl	8002708 <start_cycle_count>
		for (size_t i = 0; i < N_MELVECS; i++) {
 800076c:	f50a 7948 	add.w	r9, sl, #800	@ 0x320
		q31_t total_sum = 0;
 8000770:	2400      	movs	r4, #0
 8000772:	f10d 0826 	add.w	r8, sp, #38	@ 0x26
			arm_copy_q15(mel_vectors[i], temp_buf, MELVEC_LENGTH);
 8000776:	2214      	movs	r2, #20
 8000778:	4669      	mov	r1, sp
 800077a:	4650      	mov	r0, sl
 800077c:	f005 fb04 	bl	8005d88 <arm_copy_q15>
			arm_abs_q15(temp_buf, temp_buf, MELVEC_LENGTH);
 8000780:	2214      	movs	r2, #20
 8000782:	4669      	mov	r1, sp
 8000784:	4668      	mov	r0, sp
 8000786:	f005 feaf 	bl	80064e8 <arm_abs_q15>
			for (size_t j = 0; j < MELVEC_LENGTH; j++) {
 800078a:	f1ad 0302 	sub.w	r3, sp, #2
				total_sum += temp_buf[j];
 800078e:	f933 2f02 	ldrsh.w	r2, [r3, #2]!
			for (size_t j = 0; j < MELVEC_LENGTH; j++) {
 8000792:	4543      	cmp	r3, r8
				total_sum += temp_buf[j];
 8000794:	4414      	add	r4, r2
			for (size_t j = 0; j < MELVEC_LENGTH; j++) {
 8000796:	d1fa      	bne.n	800078e <ADC_Callback+0x9e>
			if (total_sum > corrected_threshold) {
 8000798:	f5b4 7f48 	cmp.w	r4, #800	@ 0x320
 800079c:	dc27      	bgt.n	80007ee <ADC_Callback+0xfe>
		for (size_t i = 0; i < N_MELVECS; i++) {
 800079e:	f10a 0a28 	add.w	sl, sl, #40	@ 0x28
 80007a2:	45ca      	cmp	sl, r9
 80007a4:	d1e7      	bne.n	8000776 <ADC_Callback+0x86>
        STOP_CYCLE_COUNT_THRESHOLD("Hard Full Threshold");
 80007a6:	4830      	ldr	r0, [pc, #192]	@ (8000868 <ADC_Callback+0x178>)
 80007a8:	f001 ffb0 	bl	800270c <stop_cycle_count>

        #if ACQ_MODE == ACQ_STOP_START
            StopADCAcq();
        #elif ACQ_MODE == ACQ_OVERLAP
            // Reset counters while preserving buffer integrity
            HAL_ADC_Stop_DMA(&hadc1);
 80007ac:	482f      	ldr	r0, [pc, #188]	@ (800086c <ADC_Callback+0x17c>)
 80007ae:	f002 fd51 	bl	8003254 <HAL_ADC_Stop_DMA>
            cur_melvec = 0;
 80007b2:	2300      	movs	r3, #0
 80007b4:	702b      	strb	r3, [r5, #0]
            rem_n_bufs = N_MELVECS;
            // Restore the buffer and restart DMA
            memcpy((void*)ADCData[buf_cplt], saved_samples, ADC_BUF_SIZE * sizeof(uint16_t));
 80007b6:	a9ce      	add	r1, sp, #824	@ 0x338
            rem_n_bufs = N_MELVECS;
 80007b8:	2314      	movs	r3, #20
            memcpy((void*)ADCData[buf_cplt], saved_samples, ADC_BUF_SIZE * sizeof(uint16_t));
 80007ba:	4638      	mov	r0, r7
 80007bc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
            rem_n_bufs = N_MELVECS;
 80007c0:	6033      	str	r3, [r6, #0]
            memcpy((void*)ADCData[buf_cplt], saved_samples, ADC_BUF_SIZE * sizeof(uint16_t));
 80007c2:	f006 ff92 	bl	80076ea <memcpy>
            HAL_ADC_Start_DMA(&hadc1, (uint32_t *)ADCDoubleBuf, 2*ADC_BUF_SIZE);
 80007c6:	492a      	ldr	r1, [pc, #168]	@ (8000870 <ADC_Callback+0x180>)
 80007c8:	4828      	ldr	r0, [pc, #160]	@ (800086c <ADC_Callback+0x17c>)
 80007ca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
        #endif
    }
}
 80007ce:	f50d 6de7 	add.w	sp, sp, #1848	@ 0x738
 80007d2:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
            HAL_ADC_Start_DMA(&hadc1, (uint32_t *)ADCDoubleBuf, 2*ADC_BUF_SIZE);
 80007d6:	f002 bc87 	b.w	80030e8 <HAL_ADC_Start_DMA>
}
 80007da:	f50d 6de7 	add.w	sp, sp, #1848	@ 0x738
 80007de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        DEBUG_PRINT("Error: ADC Data buffer full\r\n");
 80007e2:	4824      	ldr	r0, [pc, #144]	@ (8000874 <ADC_Callback+0x184>)
 80007e4:	f006 fd62 	bl	80072ac <puts>
        Error_Handler();
 80007e8:	f000 fb16 	bl	8000e18 <Error_Handler>
 80007ec:	e794      	b.n	8000718 <ADC_Callback+0x28>
				STOP_CYCLE_COUNT_THRESHOLD("Hard Full Threshold");
 80007ee:	481e      	ldr	r0, [pc, #120]	@ (8000868 <ADC_Callback+0x178>)
 80007f0:	4c21      	ldr	r4, [pc, #132]	@ (8000878 <ADC_Callback+0x188>)
 80007f2:	f001 ff8b 	bl	800270c <stop_cycle_count>
	START_CYCLE_COUNT_ENCODE_PACKET();
 80007f6:	f001 ff87 	bl	8002708 <start_cycle_count>
	for (size_t i=0; i<N_MELVECS; i++) {
 80007fa:	a80a      	add	r0, sp, #40	@ 0x28
 80007fc:	f50d 7c52 	add.w	ip, sp, #840	@ 0x348
		for (size_t j=0; j<MELVEC_LENGTH; j++) {
 8000800:	f1a0 0328 	sub.w	r3, r0, #40	@ 0x28
		q31_t total_sum = 0;
 8000804:	4621      	mov	r1, r4
			(packet+PACKET_HEADER_LENGTH)[(i*MELVEC_LENGTH+j)*2]   = mel_vectors[i][j] >> 8;
 8000806:	f931 2f02 	ldrsh.w	r2, [r1, #2]!
			(packet+PACKET_HEADER_LENGTH)[(i*MELVEC_LENGTH+j)*2+1] = mel_vectors[i][j] & 0xFF;
 800080a:	725a      	strb	r2, [r3, #9]
			(packet+PACKET_HEADER_LENGTH)[(i*MELVEC_LENGTH+j)*2]   = mel_vectors[i][j] >> 8;
 800080c:	1212      	asrs	r2, r2, #8
 800080e:	721a      	strb	r2, [r3, #8]
		for (size_t j=0; j<MELVEC_LENGTH; j++) {
 8000810:	3302      	adds	r3, #2
 8000812:	4298      	cmp	r0, r3
 8000814:	d1f7      	bne.n	8000806 <ADC_Callback+0x116>
	for (size_t i=0; i<N_MELVECS; i++) {
 8000816:	3028      	adds	r0, #40	@ 0x28
 8000818:	4584      	cmp	ip, r0
 800081a:	f104 0428 	add.w	r4, r4, #40	@ 0x28
 800081e:	d1ef      	bne.n	8000800 <ADC_Callback+0x110>
	make_packet(packet, PAYLOAD_LENGTH, 0, *packet_cnt);
 8000820:	4c16      	ldr	r4, [pc, #88]	@ (800087c <ADC_Callback+0x18c>)
 8000822:	2200      	movs	r2, #0
 8000824:	6823      	ldr	r3, [r4, #0]
 8000826:	f44f 7148 	mov.w	r1, #800	@ 0x320
 800082a:	4668      	mov	r0, sp
 800082c:	f000 fc10 	bl	8001050 <make_packet>
	*packet_cnt += 1;
 8000830:	6823      	ldr	r3, [r4, #0]
 8000832:	3301      	adds	r3, #1
 8000834:	6023      	str	r3, [r4, #0]
	if (*packet_cnt == 0) {
 8000836:	b143      	cbz	r3, 800084a <ADC_Callback+0x15a>
	STOP_CYCLE_COUNT_ENCODE_PACKET("Encode Packet");
 8000838:	4811      	ldr	r0, [pc, #68]	@ (8000880 <ADC_Callback+0x190>)
 800083a:	f001 ff67 	bl	800270c <stop_cycle_count>
	S2LP_Send(packet, PACKET_LENGTH);
 800083e:	4668      	mov	r0, sp
 8000840:	f44f 714e 	mov.w	r1, #824	@ 0x338
 8000844:	f000 fd8c 	bl	8001360 <S2LP_Send>
}
 8000848:	e7b0      	b.n	80007ac <ADC_Callback+0xbc>
		DEBUG_PRINT("Packet counter overflow.\r\n");
 800084a:	480e      	ldr	r0, [pc, #56]	@ (8000884 <ADC_Callback+0x194>)
 800084c:	f006 fd2e 	bl	80072ac <puts>
		Error_Handler();
 8000850:	f000 fae2 	bl	8000e18 <Error_Handler>
 8000854:	e7f0      	b.n	8000838 <ADC_Callback+0x148>
 8000856:	bf00      	nop
 8000858:	20000534 	.word	0x20000534
 800085c:	080082b8 	.word	0x080082b8
 8000860:	2000085c 	.word	0x2000085c
 8000864:	2000053c 	.word	0x2000053c
 8000868:	08008278 	.word	0x08008278
 800086c:	200004cc 	.word	0x200004cc
 8000870:	20000864 	.word	0x20000864
 8000874:	08008258 	.word	0x08008258
 8000878:	2000053a 	.word	0x2000053a
 800087c:	20000538 	.word	0x20000538
 8000880:	080082a8 	.word	0x080082a8
 8000884:	0800828c 	.word	0x0800828c
 8000888:	20000860 	.word	0x20000860

0800088c <StartADCAcq>:
int StartADCAcq(int32_t n_bufs) {
 800088c:	b508      	push	{r3, lr}
	cur_melvec = 0;
 800088e:	4a07      	ldr	r2, [pc, #28]	@ (80008ac <StartADCAcq+0x20>)
	rem_n_bufs = n_bufs;
 8000890:	4b07      	ldr	r3, [pc, #28]	@ (80008b0 <StartADCAcq+0x24>)
	cur_melvec = 0;
 8000892:	2100      	movs	r1, #0
	rem_n_bufs = n_bufs;
 8000894:	6018      	str	r0, [r3, #0]
	cur_melvec = 0;
 8000896:	7011      	strb	r1, [r2, #0]
	if (rem_n_bufs != 0) {
 8000898:	6818      	ldr	r0, [r3, #0]
 800089a:	b900      	cbnz	r0, 800089e <StartADCAcq+0x12>
}
 800089c:	bd08      	pop	{r3, pc}
		return HAL_ADC_Start_DMA(&hadc1, (uint32_t *)ADCDoubleBuf, 2*ADC_BUF_SIZE);
 800089e:	4905      	ldr	r1, [pc, #20]	@ (80008b4 <StartADCAcq+0x28>)
 80008a0:	4805      	ldr	r0, [pc, #20]	@ (80008b8 <StartADCAcq+0x2c>)
 80008a2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80008a6:	f002 fc1f 	bl	80030e8 <HAL_ADC_Start_DMA>
}
 80008aa:	bd08      	pop	{r3, pc}
 80008ac:	2000085c 	.word	0x2000085c
 80008b0:	20000534 	.word	0x20000534
 80008b4:	20000864 	.word	0x20000864
 80008b8:	200004cc 	.word	0x200004cc

080008bc <IsADCFinished>:
	return (rem_n_bufs == 0);
 80008bc:	4b02      	ldr	r3, [pc, #8]	@ (80008c8 <IsADCFinished+0xc>)
 80008be:	6818      	ldr	r0, [r3, #0]
}
 80008c0:	fab0 f080 	clz	r0, r0
 80008c4:	0940      	lsrs	r0, r0, #5
 80008c6:	4770      	bx	lr
 80008c8:	20000534 	.word	0x20000534

080008cc <HAL_ADC_ConvCpltCallback>:
#endif

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
	ADC_Callback(1);
 80008cc:	2001      	movs	r0, #1
 80008ce:	f7ff bf0f 	b.w	80006f0 <ADC_Callback>
 80008d2:	bf00      	nop

080008d4 <HAL_ADC_ConvHalfCpltCallback>:
}

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
	ADC_Callback(0);
 80008d4:	2000      	movs	r0, #0
 80008d6:	f7ff bf0b 	b.w	80006f0 <ADC_Callback>
 80008da:	bf00      	nop
 80008dc:	0000      	movs	r0, r0
	...

080008e0 <MX_AES_Init>:
/* AES init function */
void MX_AES_Init(void)
{

  /* USER CODE BEGIN AES_Init 0 */
  __HAL_RCC_AES_CLK_ENABLE();
 80008e0:	4b17      	ldr	r3, [pc, #92]	@ (8000940 <MX_AES_Init+0x60>)

  // only possible configuration for CMAC
  //hcryp.Init.OperatingMode = CRYP_ALGOMODE_TAG_GENERATION;

  /* USER CODE END AES_Init 1 */
  hcryp.Instance = AES;
 80008e2:	4818      	ldr	r0, [pc, #96]	@ (8000944 <MX_AES_Init+0x64>)
  __HAL_RCC_AES_CLK_ENABLE();
 80008e4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
  hcryp.Instance = AES;
 80008e6:	4918      	ldr	r1, [pc, #96]	@ (8000948 <MX_AES_Init+0x68>)
{
 80008e8:	b510      	push	{r4, lr}
  __HAL_RCC_AES_CLK_ENABLE();
 80008ea:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80008ee:	64da      	str	r2, [r3, #76]	@ 0x4c
  hcryp.Init.DataType = CRYP_DATATYPE_8B;
 80008f0:	ed9f 7b0f 	vldr	d7, [pc, #60]	@ 8000930 <MX_AES_Init+0x50>
  __HAL_RCC_AES_CLK_ENABLE();
 80008f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
  hcryp.Init.KeySize = CRYP_KEYSIZE_128B;
  hcryp.Init.OperatingMode = CRYP_ALGOMODE_ENCRYPT;
  hcryp.Init.ChainingMode = CRYP_CHAINMODE_AES_CBC;
  hcryp.Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
  hcryp.Init.pKey = (uint8_t *)pKeyAES;
 80008f6:	4a15      	ldr	r2, [pc, #84]	@ (800094c <MX_AES_Init+0x6c>)
  hcryp.Instance = AES;
 80008f8:	6001      	str	r1, [r0, #0]
{
 80008fa:	b082      	sub	sp, #8
  __HAL_RCC_AES_CLK_ENABLE();
 80008fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
  hcryp.Init.DataType = CRYP_DATATYPE_8B;
 8000900:	ed80 7b02 	vstr	d7, [r0, #8]
 8000904:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 8000938 <MX_AES_Init+0x58>
  __HAL_RCC_AES_CLK_ENABLE();
 8000908:	9301      	str	r3, [sp, #4]
  hcryp.Init.pInitVect = (uint8_t *)pInitVectAES;
 800090a:	4b11      	ldr	r3, [pc, #68]	@ (8000950 <MX_AES_Init+0x70>)
  __HAL_RCC_AES_CLK_ENABLE();
 800090c:	9c01      	ldr	r4, [sp, #4]
  hcryp.Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 800090e:	2100      	movs	r1, #0
  hcryp.Init.DataType = CRYP_DATATYPE_8B;
 8000910:	ed80 7b04 	vstr	d7, [r0, #16]
  hcryp.Init.pInitVect = (uint8_t *)pInitVectAES;
 8000914:	e9c0 2308 	strd	r2, r3, [r0, #32]
  hcryp.Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 8000918:	6181      	str	r1, [r0, #24]
  if (HAL_CRYP_Init(&hcryp) != HAL_OK)
 800091a:	f002 fe3d 	bl	8003598 <HAL_CRYP_Init>
 800091e:	b908      	cbnz	r0, 8000924 <MX_AES_Init+0x44>
  }
  /* USER CODE BEGIN AES_Init 2 */

  /* USER CODE END AES_Init 2 */

}
 8000920:	b002      	add	sp, #8
 8000922:	bd10      	pop	{r4, pc}
 8000924:	b002      	add	sp, #8
 8000926:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 800092a:	f000 ba75 	b.w	8000e18 <Error_Handler>
 800092e:	bf00      	nop
 8000930:	00000004 	.word	0x00000004
	...
 800093c:	00000020 	.word	0x00000020
 8000940:	40021000 	.word	0x40021000
 8000944:	20001068 	.word	0x20001068
 8000948:	50060000 	.word	0x50060000
 800094c:	080082d0 	.word	0x080082d0
 8000950:	080082c0 	.word	0x080082c0

08000954 <HAL_CRYP_MspInit>:

void HAL_CRYP_MspInit(CRYP_HandleTypeDef* crypHandle)
{

  if(crypHandle->Instance==AES)
 8000954:	4b0a      	ldr	r3, [pc, #40]	@ (8000980 <HAL_CRYP_MspInit+0x2c>)
 8000956:	6802      	ldr	r2, [r0, #0]
 8000958:	429a      	cmp	r2, r3
 800095a:	d000      	beq.n	800095e <HAL_CRYP_MspInit+0xa>
 800095c:	4770      	bx	lr
  {
  /* USER CODE BEGIN AES_MspInit 0 */

  /* USER CODE END AES_MspInit 0 */
    /* AES clock enable */
    __HAL_RCC_AES_CLK_ENABLE();
 800095e:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
 8000962:	f5a3 337c 	sub.w	r3, r3, #258048	@ 0x3f000
{
 8000966:	b082      	sub	sp, #8
    __HAL_RCC_AES_CLK_ENABLE();
 8000968:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800096a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800096e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000970:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000972:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000976:	9301      	str	r3, [sp, #4]
 8000978:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN AES_MspInit 1 */

  /* USER CODE END AES_MspInit 1 */
  }
}
 800097a:	b002      	add	sp, #8
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop
 8000980:	50060000 	.word	0x50060000

08000984 <HAL_CRYP_MspDeInit>:

void HAL_CRYP_MspDeInit(CRYP_HandleTypeDef* crypHandle)
{

  if(crypHandle->Instance==AES)
 8000984:	4b05      	ldr	r3, [pc, #20]	@ (800099c <HAL_CRYP_MspDeInit+0x18>)
 8000986:	6802      	ldr	r2, [r0, #0]
 8000988:	429a      	cmp	r2, r3
 800098a:	d000      	beq.n	800098e <HAL_CRYP_MspDeInit+0xa>
    __HAL_RCC_AES_CLK_DISABLE();
  /* USER CODE BEGIN AES_MspDeInit 1 */

  /* USER CODE END AES_MspDeInit 1 */
  }
}
 800098c:	4770      	bx	lr
    __HAL_RCC_AES_CLK_DISABLE();
 800098e:	4a04      	ldr	r2, [pc, #16]	@ (80009a0 <HAL_CRYP_MspDeInit+0x1c>)
 8000990:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8000992:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000996:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop
 800099c:	50060000 	.word	0x50060000
 80009a0:	40021000 	.word	0x40021000

080009a4 <arm_absmax_q15>:
void arm_absmax_q15(
  const q15_t * pSrc,
        uint32_t blockSize,
        q15_t * pResult,
        uint32_t * pIndex)
{
 80009a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
        uint32_t index;                                /* index of maximum value */                         \
                                                                                                            \
  /* Initialize index value to zero. */                                                                     \
  outIndex = 0U;                                                                                            \
  /* Load first input value that act as reference value for comparision */                                  \
  out = *pSrc++;                                                                                            \
 80009a8:	4680      	mov	r8, r0
 80009aa:	f938 cb02 	ldrsh.w	ip, [r8], #2
  out = (out > 0) ? out : (q15_t)__QSUB16(0, out);                                                                           \
 80009ae:	f1bc 0f00 	cmp.w	ip, #0
 80009b2:	dc04      	bgt.n	80009be <arm_absmax_q15+0x1a>

__STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 80009b4:	2400      	movs	r4, #0
 80009b6:	fad4 f41c 	qsub16	r4, r4, ip
 80009ba:	fa0f fc84 	sxth.w	ip, r4
  /* Initialize index of extrema value. */                                                                  \
  index = 0U;                                                                                               \
                                                                                                            \
  /* Loop unrolling: Compute 4 outputs at a time */                                                         \
  blkCnt = (blockSize - 1U) >> 2U;                                                                          \
 80009be:	f101 39ff 	add.w	r9, r1, #4294967295
                                                                                                            \
  while (blkCnt > 0U)                                                                                       \
 80009c2:	ea5f 0a99 	movs.w	sl, r9, lsr #2
 80009c6:	d07c      	beq.n	8000ac2 <arm_absmax_q15+0x11e>
  index = 0U;                                                                                               \
 80009c8:	2400      	movs	r4, #0
 80009ca:	300a      	adds	r0, #10
 80009cc:	ea4f 078a 	mov.w	r7, sl, lsl #2
  outIndex = 0U;                                                                                            \
 80009d0:	4625      	mov	r5, r4
 80009d2:	4626      	mov	r6, r4
  {                                                                                                         \
    /* Initialize cur_absmax to next consecutive values one by one */                                         \
    cur_absmax = *pSrc++;                                                                                     \
 80009d4:	f930 ec08 	ldrsh.w	lr, [r0, #-8]
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                \
 80009d8:	f1be 0f00 	cmp.w	lr, #0
 80009dc:	dc03      	bgt.n	80009e6 <arm_absmax_q15+0x42>
 80009de:	fad6 fe1e 	qsub16	lr, r6, lr
 80009e2:	fa0f fe8e 	sxth.w	lr, lr
    /* compare for the extrema value */                                                                     \
    if (cur_absmax > out)                                                                         \
 80009e6:	45e6      	cmp	lr, ip
    {                                                                                                       \
      /* Update the extrema value and it's index */                                                         \
      out = cur_absmax;                                                                                       \
      outIndex = index + 1U;                                                                                \
 80009e8:	bfc8      	it	gt
 80009ea:	46f4      	movgt	ip, lr
    }                                                                                                       \
                                                                                                            \
    cur_absmax = *pSrc++;                                                                                     \
 80009ec:	f930 ec06 	ldrsh.w	lr, [r0, #-6]
      outIndex = index + 1U;                                                                                \
 80009f0:	bfc8      	it	gt
 80009f2:	1c65      	addgt	r5, r4, #1
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                \
 80009f4:	f1be 0f00 	cmp.w	lr, #0
 80009f8:	dc03      	bgt.n	8000a02 <arm_absmax_q15+0x5e>
 80009fa:	fad6 fe1e 	qsub16	lr, r6, lr
 80009fe:	fa0f fe8e 	sxth.w	lr, lr
    if (cur_absmax > out)                                                                         \
 8000a02:	45f4      	cmp	ip, lr
    {                                                                                                       \
      out = cur_absmax;                                                                                       \
      outIndex = index + 2U;                                                                                \
 8000a04:	bfb8      	it	lt
 8000a06:	46f4      	movlt	ip, lr
    }                                                                                                       \
                                                                                                            \
    cur_absmax = *pSrc++;                                                                                     \
 8000a08:	f930 ec04 	ldrsh.w	lr, [r0, #-4]
      outIndex = index + 2U;                                                                                \
 8000a0c:	bfb8      	it	lt
 8000a0e:	1ca5      	addlt	r5, r4, #2
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                \
 8000a10:	f1be 0f00 	cmp.w	lr, #0
 8000a14:	dc03      	bgt.n	8000a1e <arm_absmax_q15+0x7a>
 8000a16:	fad6 fe1e 	qsub16	lr, r6, lr
 8000a1a:	fa0f fe8e 	sxth.w	lr, lr
    if (cur_absmax > out)                                                                          \
 8000a1e:	45f4      	cmp	ip, lr
    {                                                                                                       \
      out = cur_absmax;                                                                                       \
      outIndex = index + 3U;                                                                                \
 8000a20:	bfa8      	it	ge
 8000a22:	46e6      	movge	lr, ip
    }                                                                                                       \
                                                                                                            \
    cur_absmax = *pSrc++;                                                                                     \
 8000a24:	f930 cc02 	ldrsh.w	ip, [r0, #-2]
      outIndex = index + 3U;                                                                                \
 8000a28:	bfb8      	it	lt
 8000a2a:	1ce5      	addlt	r5, r4, #3
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 8000a2c:	f1bc 0f00 	cmp.w	ip, #0
 8000a30:	dc03      	bgt.n	8000a3a <arm_absmax_q15+0x96>
 8000a32:	fad6 fc1c 	qsub16	ip, r6, ip
 8000a36:	fa0f fc8c 	sxth.w	ip, ip
    if (cur_absmax > out)                                                                          \
 8000a3a:	45e6      	cmp	lr, ip
    {                                                                                                       \
      out = cur_absmax;                                                                                       \
      outIndex = index + 4U;                                                                                \
 8000a3c:	f104 0404 	add.w	r4, r4, #4
    if (cur_absmax > out)                                                                          \
 8000a40:	bfac      	ite	ge
 8000a42:	46f4      	movge	ip, lr
      outIndex = index + 4U;                                                                                \
 8000a44:	4625      	movlt	r5, r4
  while (blkCnt > 0U)                                                                                       \
 8000a46:	42bc      	cmp	r4, r7
 8000a48:	f100 0008 	add.w	r0, r0, #8
 8000a4c:	d1c2      	bne.n	80009d4 <arm_absmax_q15+0x30>
    cur_absmax = *pSrc++;                                                                                     \
 8000a4e:	eb08 08ca 	add.w	r8, r8, sl, lsl #3
                                                                                                            \
  /* Loop unrolling: Compute remaining outputs */                                                           \
  blkCnt = (blockSize - 1U) % 4U;                                                                           \
                                                                                                            \
                                                                                                            \
  while (blkCnt > 0U)                                                                                       \
 8000a52:	f019 0403 	ands.w	r4, r9, #3
 8000a56:	d01f      	beq.n	8000a98 <arm_absmax_q15+0xf4>
  {                                                                                                         \
    cur_absmax = *pSrc++;                                                                                     \
 8000a58:	f9b8 0000 	ldrsh.w	r0, [r8]
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 8000a5c:	2800      	cmp	r0, #0
 8000a5e:	dd20      	ble.n	8000aa2 <arm_absmax_q15+0xfe>
    if (cur_absmax > out)                                                                         \
 8000a60:	4560      	cmp	r0, ip
    {                                                                                                       \
      out = cur_absmax;                                                                                       \
      outIndex = blockSize - blkCnt;                                                                        \
 8000a62:	bfc4      	itt	gt
 8000a64:	4684      	movgt	ip, r0
 8000a66:	1b0d      	subgt	r5, r1, r4
  while (blkCnt > 0U)                                                                                       \
 8000a68:	1e66      	subs	r6, r4, #1
 8000a6a:	d015      	beq.n	8000a98 <arm_absmax_q15+0xf4>
    cur_absmax = *pSrc++;                                                                                     \
 8000a6c:	f9b8 0002 	ldrsh.w	r0, [r8, #2]
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 8000a70:	2800      	cmp	r0, #0
 8000a72:	dd1b      	ble.n	8000aac <arm_absmax_q15+0x108>
    if (cur_absmax > out)                                                                         \
 8000a74:	4584      	cmp	ip, r0
      outIndex = blockSize - blkCnt;                                                                        \
 8000a76:	bfbc      	itt	lt
 8000a78:	1b8d      	sublt	r5, r1, r6
 8000a7a:	4684      	movlt	ip, r0
  while (blkCnt > 0U)                                                                                       \
 8000a7c:	2c02      	cmp	r4, #2
 8000a7e:	d00b      	beq.n	8000a98 <arm_absmax_q15+0xf4>
    cur_absmax = *pSrc++;                                                                                     \
 8000a80:	f9b8 1004 	ldrsh.w	r1, [r8, #4]
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 8000a84:	2900      	cmp	r1, #0
 8000a86:	dc03      	bgt.n	8000a90 <arm_absmax_q15+0xec>
 8000a88:	2000      	movs	r0, #0
 8000a8a:	fad0 f111 	qsub16	r1, r0, r1
 8000a8e:	b209      	sxth	r1, r1
    if (cur_absmax > out)                                                                         \
 8000a90:	4561      	cmp	r1, ip
 8000a92:	bfc4      	itt	gt
 8000a94:	464d      	movgt	r5, r9
 8000a96:	468c      	movgt	ip, r1
    /* Decrement loop counter */                                                                            \
    blkCnt--;                                                                                               \
  }                                                                                                         \
                                                                                                            \
  /* Store the extrema value and it's index into destination pointers */                                    \
  *pResult = out;                                                                                           \
 8000a98:	f8a2 c000 	strh.w	ip, [r2]
  *pIndex = outIndex;
 8000a9c:	601d      	str	r5, [r3, #0]
}
 8000a9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000aa2:	2600      	movs	r6, #0
 8000aa4:	fad6 f010 	qsub16	r0, r6, r0
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 8000aa8:	b200      	sxth	r0, r0
 8000aaa:	e7d9      	b.n	8000a60 <arm_absmax_q15+0xbc>
 8000aac:	2700      	movs	r7, #0
 8000aae:	fad7 f010 	qsub16	r0, r7, r0
 8000ab2:	b200      	sxth	r0, r0
    if (cur_absmax > out)                                                                         \
 8000ab4:	4584      	cmp	ip, r0
      outIndex = blockSize - blkCnt;                                                                        \
 8000ab6:	bfbc      	itt	lt
 8000ab8:	1b8d      	sublt	r5, r1, r6
 8000aba:	4684      	movlt	ip, r0
  while (blkCnt > 0U)                                                                                       \
 8000abc:	2c02      	cmp	r4, #2
 8000abe:	d1df      	bne.n	8000a80 <arm_absmax_q15+0xdc>
 8000ac0:	e7ea      	b.n	8000a98 <arm_absmax_q15+0xf4>
  outIndex = 0U;                                                                                            \
 8000ac2:	4655      	mov	r5, sl
 8000ac4:	e7c5      	b.n	8000a52 <arm_absmax_q15+0xae>
 8000ac6:	bf00      	nop

08000ac8 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ac8:	4b0a      	ldr	r3, [pc, #40]	@ (8000af4 <MX_DMA_Init+0x2c>)
{
 8000aca:	b500      	push	{lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000acc:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8000ace:	f041 0101 	orr.w	r1, r1, #1
 8000ad2:	6499      	str	r1, [r3, #72]	@ 0x48
 8000ad4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
{
 8000ad6:	b083      	sub	sp, #12

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8000ad8:	2101      	movs	r1, #1
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ada:	400b      	ands	r3, r1
 8000adc:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8000ade:	200b      	movs	r0, #11
 8000ae0:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ae2:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8000ae4:	f002 fcca 	bl	800347c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000ae8:	200b      	movs	r0, #11

}
 8000aea:	b003      	add	sp, #12
 8000aec:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000af0:	f002 bd00 	b.w	80034f4 <HAL_NVIC_EnableIRQ>
 8000af4:	40021000 	.word	0x40021000

08000af8 <MX_GPIO_Init>:
     PA10   ------> USB_OTG_FS_ID
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 8000af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000afc:	2400      	movs	r4, #0
{
 8000afe:	b08f      	sub	sp, #60	@ 0x3c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b00:	e9cd 4408 	strd	r4, r4, [sp, #32]
 8000b04:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b08:	4b98      	ldr	r3, [pc, #608]	@ (8000d6c <MX_GPIO_Init+0x274>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b0a:	940c      	str	r4, [sp, #48]	@ 0x30
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b0c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
  __HAL_RCC_GPIOG_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  HAL_PWREx_EnableVddIO2();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 8000b0e:	4f98      	ldr	r7, [pc, #608]	@ (8000d70 <MX_GPIO_Init+0x278>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RADIO_SDN_GPIO_Port, RADIO_SDN_Pin, GPIO_PIN_SET);
 8000b10:	f8df a26c 	ldr.w	sl, [pc, #620]	@ 8000d80 <MX_GPIO_Init+0x288>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RADIO_EEPROM_CSN_GPIO_Port, RADIO_EEPROM_CSN_Pin, GPIO_PIN_SET);
 8000b14:	f8df 926c 	ldr.w	r9, [pc, #620]	@ 8000d84 <MX_GPIO_Init+0x28c>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000b18:	f8df 826c 	ldr.w	r8, [pc, #620]	@ 8000d88 <MX_GPIO_Init+0x290>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000b1c:	4e95      	ldr	r6, [pc, #596]	@ (8000d74 <MX_GPIO_Init+0x27c>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b1e:	f042 0210 	orr.w	r2, r2, #16
 8000b22:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000b24:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b26:	f002 0210 	and.w	r2, r2, #16
 8000b2a:	9200      	str	r2, [sp, #0]
 8000b2c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b2e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b30:	f042 0204 	orr.w	r2, r2, #4
 8000b34:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000b36:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b38:	f002 0204 	and.w	r2, r2, #4
 8000b3c:	9201      	str	r2, [sp, #4]
 8000b3e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b40:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b42:	f042 0220 	orr.w	r2, r2, #32
 8000b46:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000b48:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b4a:	f002 0220 	and.w	r2, r2, #32
 8000b4e:	9202      	str	r2, [sp, #8]
 8000b50:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b52:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b54:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000b58:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000b5a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b5c:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000b60:	9203      	str	r2, [sp, #12]
 8000b62:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b64:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b66:	f042 0201 	orr.w	r2, r2, #1
 8000b6a:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000b6c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b6e:	f002 0201 	and.w	r2, r2, #1
 8000b72:	9204      	str	r2, [sp, #16]
 8000b74:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b76:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b78:	f042 0202 	orr.w	r2, r2, #2
 8000b7c:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000b7e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b80:	f002 0202 	and.w	r2, r2, #2
 8000b84:	9205      	str	r2, [sp, #20]
 8000b86:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b88:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b8a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000b8e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000b90:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b92:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 8000b96:	9206      	str	r2, [sp, #24]
 8000b98:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b9a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b9c:	f042 0208 	orr.w	r2, r2, #8
 8000ba0:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000ba2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ba4:	f003 0308 	and.w	r3, r3, #8
 8000ba8:	9307      	str	r3, [sp, #28]
 8000baa:	9b07      	ldr	r3, [sp, #28]
  HAL_PWREx_EnableVddIO2();
 8000bac:	f003 fa3c 	bl	8004028 <HAL_PWREx_EnableVddIO2>
  HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	4611      	mov	r1, r2
 8000bb4:	4638      	mov	r0, r7
 8000bb6:	f003 f9dd 	bl	8003f74 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RADIO_SDN_GPIO_Port, RADIO_SDN_Pin, GPIO_PIN_SET);
 8000bba:	4650      	mov	r0, sl
 8000bbc:	2201      	movs	r2, #1
 8000bbe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000bc2:	f003 f9d7 	bl	8003f74 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RADIO_EEPROM_CSN_GPIO_Port, RADIO_EEPROM_CSN_Pin, GPIO_PIN_SET);
 8000bc6:	4648      	mov	r0, r9
 8000bc8:	2201      	movs	r2, #1
 8000bca:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000bce:	f003 f9d1 	bl	8003f74 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000bd2:	4622      	mov	r2, r4
 8000bd4:	4640      	mov	r0, r8
 8000bd6:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8000bda:	f003 f9cb 	bl	8003f74 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000bde:	4622      	mov	r2, r4
 8000be0:	4630      	mov	r0, r6
 8000be2:	2140      	movs	r1, #64	@ 0x40
 8000be4:	f003 f9c6 	bl	8003f74 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000be8:	a908      	add	r1, sp, #32
 8000bea:	4648      	mov	r0, r9
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8000bec:	f24d 72ff 	movw	r2, #55295	@ 0xd7ff
 8000bf0:	2303      	movs	r3, #3
 8000bf2:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf6:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000bf8:	f003 f898 	bl	8003d2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000bfc:	a908      	add	r1, sp, #32
 8000bfe:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = B1_Pin;
 8000c00:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c04:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000c08:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0c:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c0e:	f003 f88d 	bl	8003d2c <HAL_GPIO_Init>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000c12:	a908      	add	r1, sp, #32
 8000c14:	4650      	mov	r0, sl
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000c16:	f64d 72ff 	movw	r2, #57343	@ 0xdfff
 8000c1a:	2303      	movs	r3, #3
 8000c1c:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c20:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000c22:	f003 f883 	bl	8003d2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8000c26:	2209      	movs	r2, #9
 8000c28:	2303      	movs	r3, #3
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000c2a:	a908      	add	r1, sp, #32
 8000c2c:	4852      	ldr	r0, [pc, #328]	@ (8000d78 <MX_GPIO_Init+0x280>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2e:	940a      	str	r4, [sp, #40]	@ 0x28

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_S2LP_CSN_Pin;
 8000c30:	2501      	movs	r5, #1
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8000c32:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c36:	f04f 0b03 	mov.w	fp, #3
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000c3a:	f003 f877 	bl	8003d2c <HAL_GPIO_Init>
  HAL_GPIO_Init(RADIO_S2LP_CSN_GPIO_Port, &GPIO_InitStruct);
 8000c3e:	a908      	add	r1, sp, #32
 8000c40:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c42:	e9cd 5508 	strd	r5, r5, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c46:	e9cd 4b0a 	strd	r4, fp, [sp, #40]	@ 0x28
  HAL_GPIO_Init(RADIO_S2LP_CSN_GPIO_Port, &GPIO_InitStruct);
 8000c4a:	f003 f86f 	bl	8003d2c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c4e:	4638      	mov	r0, r7
 8000c50:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8000c52:	f641 72fe 	movw	r2, #8190	@ 0x1ffe
 8000c56:	2303      	movs	r3, #3
 8000c58:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5c:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c5e:	f003 f865 	bl	8003d2c <HAL_GPIO_Init>
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c62:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5
 8000c64:	f248 0236 	movw	r2, #32822	@ 0x8036
 8000c68:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c6a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5
 8000c6e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c72:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c74:	f003 f85a 	bl	8003d2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_INT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(RADIO_INT_GPIO_Port, &GPIO_InitStruct);
 8000c78:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = RADIO_INT_Pin;
 8000c7a:	2208      	movs	r2, #8
 8000c7c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
  HAL_GPIO_Init(RADIO_INT_GPIO_Port, &GPIO_InitStruct);
 8000c80:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Pin = RADIO_INT_Pin;
 8000c84:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c88:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(RADIO_INT_GPIO_Port, &GPIO_InitStruct);
 8000c8a:	f003 f84f 	bl	8003d2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB13 PB15
                           PB4 PB5 PB6 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8000c8e:	f64b 7277 	movw	r2, #49015	@ 0xbf77
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c92:	a908      	add	r1, sp, #32
 8000c94:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8000c96:	2303      	movs	r3, #3
 8000c98:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9c:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c9e:	f003 f845 	bl	8003d2c <HAL_GPIO_Init>
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_SDN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(RADIO_SDN_GPIO_Port, &GPIO_InitStruct);
 8000ca2:	4650      	mov	r0, sl
 8000ca4:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = RADIO_SDN_Pin;
 8000ca6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000caa:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cac:	e9cd 5409 	strd	r5, r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb0:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(RADIO_SDN_GPIO_Port, &GPIO_InitStruct);
 8000cb2:	f003 f83b 	bl	8003d2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PG0 PG1 PG2 PG3
                           PG4 PG9 PG10 PG11
                           PG12 PG13 PG14 PG15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000cb6:	f64f 621f 	movw	r2, #65055	@ 0xfe1f
                          |GPIO_PIN_4|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000cba:	a908      	add	r1, sp, #32
 8000cbc:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000cbe:	2303      	movs	r3, #3
 8000cc0:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc4:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000cc6:	f003 f831 	bl	8003d2c <HAL_GPIO_Init>
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_EEPROM_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(RADIO_EEPROM_CSN_GPIO_Port, &GPIO_InitStruct);
 8000cca:	4648      	mov	r0, r9
 8000ccc:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = RADIO_EEPROM_CSN_Pin;
 8000cce:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000cd2:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd4:	e9cd 5409 	strd	r5, r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd8:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(RADIO_EEPROM_CSN_GPIO_Port, &GPIO_InitStruct);
 8000cda:	f003 f827 	bl	8003d2c <HAL_GPIO_Init>
  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cde:	4640      	mov	r0, r8
 8000ce0:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8000ce2:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8000ce6:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce8:	e9cd 5409 	strd	r5, r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cec:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cee:	f003 f81d 	bl	8003d2c <HAL_GPIO_Init>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cf2:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000cf4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000cf8:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cfa:	4820      	ldr	r0, [pc, #128]	@ (8000d7c <MX_GPIO_Init+0x284>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfc:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000cfe:	e9cd 2308 	strd	r2, r3, [sp, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d02:	f003 f813 	bl	8003d2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000d06:	2220      	movs	r2, #32
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000d08:	a908      	add	r1, sp, #32
 8000d0a:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d12:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000d14:	f003 f80a 	bl	8003d2c <HAL_GPIO_Init>
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000d18:	a908      	add	r1, sp, #32
 8000d1a:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000d1c:	2340      	movs	r3, #64	@ 0x40
 8000d1e:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d20:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d24:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000d26:	f003 f801 	bl	8003d2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000d2a:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000d2e:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d30:	2302      	movs	r3, #2
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d32:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d34:	9309      	str	r3, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d36:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000d3a:	230a      	movs	r3, #10
 8000d3c:	930c      	str	r3, [sp, #48]	@ 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d3e:	e9cd 4b0a 	strd	r4, fp, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d42:	f002 fff3 	bl	8003d2c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8000d46:	4622      	mov	r2, r4
 8000d48:	4621      	mov	r1, r4
 8000d4a:	2009      	movs	r0, #9
 8000d4c:	f002 fb96 	bl	800347c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000d50:	2009      	movs	r0, #9
 8000d52:	f002 fbcf 	bl	80034f4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000d56:	4622      	mov	r2, r4
 8000d58:	4621      	mov	r1, r4
 8000d5a:	2028      	movs	r0, #40	@ 0x28
 8000d5c:	f002 fb8e 	bl	800347c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000d60:	2028      	movs	r0, #40	@ 0x28
 8000d62:	f002 fbc7 	bl	80034f4 <HAL_NVIC_EnableIRQ>

}
 8000d66:	b00f      	add	sp, #60	@ 0x3c
 8000d68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d6c:	40021000 	.word	0x40021000
 8000d70:	48000800 	.word	0x48000800
 8000d74:	48001800 	.word	0x48001800
 8000d78:	48001c00 	.word	0x48001c00
 8000d7c:	48000c00 	.word	0x48000c00
 8000d80:	48001400 	.word	0x48001400
 8000d84:	48001000 	.word	0x48001000
 8000d88:	48000400 	.word	0x48000400

08000d8c <HAL_GPIO_EXTI_Callback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
	if (GPIO_Pin == B1_Pin) {
 8000d8c:	f5b0 5f00 	cmp.w	r0, #8192	@ 0x2000
 8000d90:	d002      	beq.n	8000d98 <HAL_GPIO_EXTI_Callback+0xc>
		btn_press = 1;
	}
	else if (GPIO_Pin == RADIO_INT_Pin)
 8000d92:	2808      	cmp	r0, #8
 8000d94:	d004      	beq.n	8000da0 <HAL_GPIO_EXTI_Callback+0x14>
		S2LP_IRQ_Handler();
}
 8000d96:	4770      	bx	lr
		btn_press = 1;
 8000d98:	4b02      	ldr	r3, [pc, #8]	@ (8000da4 <HAL_GPIO_EXTI_Callback+0x18>)
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	701a      	strb	r2, [r3, #0]
 8000d9e:	4770      	bx	lr
		S2LP_IRQ_Handler();
 8000da0:	f001 ba88 	b.w	80022b4 <S2LP_IRQ_Handler>
 8000da4:	200010c8 	.word	0x200010c8

08000da8 <run>:
	}
}

void run(void)
{
	btn_press = 0;
 8000da8:	4c18      	ldr	r4, [pc, #96]	@ (8000e0c <run+0x64>)
		DEBUG_PRINT("Error while enabling the DMA\r\n");
 8000daa:	4e19      	ldr	r6, [pc, #100]	@ (8000e10 <run+0x68>)
    #if NO_BUTTON == 1
      acquire_and_send_packet();
    #else
      // Wait for the button press
      while (!btn_press) {
        HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_SET);
 8000dac:	4d19      	ldr	r5, [pc, #100]	@ (8000e14 <run+0x6c>)
{
 8000dae:	b580      	push	{r7, lr}
	btn_press = 0;
 8000db0:	2700      	movs	r7, #0
 8000db2:	7027      	strb	r7, [r4, #0]
      while (!btn_press) {
 8000db4:	7823      	ldrb	r3, [r4, #0]
 8000db6:	f003 08ff 	and.w	r8, r3, #255	@ 0xff
 8000dba:	b9a3      	cbnz	r3, 8000de6 <run+0x3e>
        HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_SET);
 8000dbc:	2180      	movs	r1, #128	@ 0x80
 8000dbe:	2201      	movs	r2, #1
 8000dc0:	4628      	mov	r0, r5
 8000dc2:	f003 f8d7 	bl	8003f74 <HAL_GPIO_WritePin>
        HAL_Delay(200);
 8000dc6:	20c8      	movs	r0, #200	@ 0xc8
 8000dc8:	f001 fd14 	bl	80027f4 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_RESET);
 8000dcc:	4642      	mov	r2, r8
 8000dce:	4628      	mov	r0, r5
 8000dd0:	2180      	movs	r1, #128	@ 0x80
 8000dd2:	f003 f8cf 	bl	8003f74 <HAL_GPIO_WritePin>
        HAL_Delay(200);
 8000dd6:	20c8      	movs	r0, #200	@ 0xc8
 8000dd8:	f001 fd0c 	bl	80027f4 <HAL_Delay>
      while (!btn_press) {
 8000ddc:	7823      	ldrb	r3, [r4, #0]
 8000dde:	f003 08ff 	and.w	r8, r3, #255	@ 0xff
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d0ea      	beq.n	8000dbc <run+0x14>
      }
      btn_press = 0;
 8000de6:	7027      	strb	r7, [r4, #0]
      #if (CONTINUOUS_ACQ == 1)
        // Continuous acquisition while the button is not pressed
        while (!btn_press) {
 8000de8:	7823      	ldrb	r3, [r4, #0]
 8000dea:	b96b      	cbnz	r3, 8000e08 <run+0x60>
	if (StartADCAcq(N_MELVECS) != HAL_OK) {
 8000dec:	2014      	movs	r0, #20
 8000dee:	f7ff fd4d 	bl	800088c <StartADCAcq>
 8000df2:	b928      	cbnz	r0, 8000e00 <run+0x58>
	while (!IsADCFinished()) {
 8000df4:	f7ff fd62 	bl	80008bc <IsADCFinished>
 8000df8:	2800      	cmp	r0, #0
 8000dfa:	d1f5      	bne.n	8000de8 <run+0x40>
		__WFI();
 8000dfc:	bf30      	wfi
 8000dfe:	e7f9      	b.n	8000df4 <run+0x4c>
		DEBUG_PRINT("Error while enabling the DMA\r\n");
 8000e00:	4630      	mov	r0, r6
 8000e02:	f006 fa53 	bl	80072ac <puts>
 8000e06:	e7f5      	b.n	8000df4 <run+0x4c>
          acquire_and_send_packet();
        }
        btn_press = 0;
 8000e08:	7027      	strb	r7, [r4, #0]
      while (!btn_press) {
 8000e0a:	e7d3      	b.n	8000db4 <run+0xc>
 8000e0c:	200010c8 	.word	0x200010c8
 8000e10:	080082e0 	.word	0x080082e0
 8000e14:	48000400 	.word	0x48000400

08000e18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
  __ASM volatile ("cpsid i" : : : "memory");
 8000e1c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  DEBUG_PRINT("Entering error Handler\r\n");
 8000e1e:	481a      	ldr	r0, [pc, #104]	@ (8000e88 <Error_Handler+0x70>)
 8000e20:	4f1a      	ldr	r7, [pc, #104]	@ (8000e8c <Error_Handler+0x74>)
  while (1)
  {
	  // Blink LED3 (red)
	  HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);
 8000e22:	4e1b      	ldr	r6, [pc, #108]	@ (8000e90 <Error_Handler+0x78>)
	  for (volatile int i=0; i < SystemCoreClock/200; i++);
 8000e24:	4d1b      	ldr	r5, [pc, #108]	@ (8000e94 <Error_Handler+0x7c>)
  DEBUG_PRINT("Entering error Handler\r\n");
 8000e26:	f006 fa41 	bl	80072ac <puts>
	  for (volatile int i=0; i < SystemCoreClock/200; i++);
 8000e2a:	2400      	movs	r4, #0
	  HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e32:	4630      	mov	r0, r6
 8000e34:	f003 f89e 	bl	8003f74 <HAL_GPIO_WritePin>
	  for (volatile int i=0; i < SystemCoreClock/200; i++);
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	9400      	str	r4, [sp, #0]
 8000e3c:	9900      	ldr	r1, [sp, #0]
 8000e3e:	fba5 2303 	umull	r2, r3, r5, r3
 8000e42:	ebb1 1f93 	cmp.w	r1, r3, lsr #6
 8000e46:	ea4f 1293 	mov.w	r2, r3, lsr #6
 8000e4a:	d205      	bcs.n	8000e58 <Error_Handler+0x40>
 8000e4c:	9b00      	ldr	r3, [sp, #0]
 8000e4e:	3301      	adds	r3, #1
 8000e50:	9300      	str	r3, [sp, #0]
 8000e52:	9b00      	ldr	r3, [sp, #0]
 8000e54:	4293      	cmp	r3, r2
 8000e56:	d3f9      	bcc.n	8000e4c <Error_Handler+0x34>
	  HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_RESET);
 8000e58:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	4630      	mov	r0, r6
 8000e60:	f003 f888 	bl	8003f74 <HAL_GPIO_WritePin>
	  for (volatile int i=0; i < SystemCoreClock/200; i++);
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	9401      	str	r4, [sp, #4]
 8000e68:	9a01      	ldr	r2, [sp, #4]
 8000e6a:	fba5 1303 	umull	r1, r3, r5, r3
 8000e6e:	ebb2 1f93 	cmp.w	r2, r3, lsr #6
 8000e72:	ea4f 1193 	mov.w	r1, r3, lsr #6
 8000e76:	d2d9      	bcs.n	8000e2c <Error_Handler+0x14>
 8000e78:	9b01      	ldr	r3, [sp, #4]
 8000e7a:	3301      	adds	r3, #1
 8000e7c:	9301      	str	r3, [sp, #4]
 8000e7e:	9b01      	ldr	r3, [sp, #4]
 8000e80:	428b      	cmp	r3, r1
 8000e82:	d3f9      	bcc.n	8000e78 <Error_Handler+0x60>
 8000e84:	e7d2      	b.n	8000e2c <Error_Handler+0x14>
 8000e86:	bf00      	nop
 8000e88:	08008300 	.word	0x08008300
 8000e8c:	20000400 	.word	0x20000400
 8000e90:	48000400 	.word	0x48000400
 8000e94:	51eb851f 	.word	0x51eb851f

08000e98 <SystemClock_Config>:
{
 8000e98:	b500      	push	{lr}
 8000e9a:	b099      	sub	sp, #100	@ 0x64
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e9c:	2244      	movs	r2, #68	@ 0x44
 8000e9e:	2100      	movs	r1, #0
 8000ea0:	a806      	add	r0, sp, #24
 8000ea2:	f006 fb97 	bl	80075d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ea6:	2300      	movs	r3, #0
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000ea8:	f44f 7000 	mov.w	r0, #512	@ 0x200
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000eac:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8000eb0:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8000eb4:	9305      	str	r3, [sp, #20]
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000eb6:	f003 f877 	bl	8003fa8 <HAL_PWREx_ControlVoltageScaling>
 8000eba:	b9e0      	cbnz	r0, 8000ef6 <SystemClock_Config+0x5e>
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000ebc:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8000f00 <SystemClock_Config+0x68>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000ec0:	2210      	movs	r2, #16
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	9206      	str	r2, [sp, #24]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ec6:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8000ec8:	22b0      	movs	r2, #176	@ 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000eca:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000ecc:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8000ed0:	920e      	str	r2, [sp, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ed2:	f003 f951 	bl	8004178 <HAL_RCC_OscConfig>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	b968      	cbnz	r0, 8000ef6 <SystemClock_Config+0x5e>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000eda:	220f      	movs	r2, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000edc:	2102      	movs	r1, #2
 8000ede:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000ee0:	e9cd 2301 	strd	r2, r3, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ee4:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ee8:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000eea:	f003 fc51 	bl	8004790 <HAL_RCC_ClockConfig>
 8000eee:	b910      	cbnz	r0, 8000ef6 <SystemClock_Config+0x5e>
}
 8000ef0:	b019      	add	sp, #100	@ 0x64
 8000ef2:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000ef6:	f7ff ff8f 	bl	8000e18 <Error_Handler>
 8000efa:	bf00      	nop
 8000efc:	f3af 8000 	nop.w
 8000f00:	00000001 	.word	0x00000001
 8000f04:	00000000 	.word	0x00000000

08000f08 <main>:
{
 8000f08:	b508      	push	{r3, lr}
  HAL_Init();
 8000f0a:	f001 fc51 	bl	80027b0 <HAL_Init>
  SystemClock_Config();
 8000f0e:	f7ff ffc3 	bl	8000e98 <SystemClock_Config>
  MX_GPIO_Init();
 8000f12:	f7ff fdf1 	bl	8000af8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f16:	f7ff fdd7 	bl	8000ac8 <MX_DMA_Init>
  MX_SPI1_Init();
 8000f1a:	f001 faa9 	bl	8002470 <MX_SPI1_Init>
  MX_TIM3_Init();
 8000f1e:	f001 fb99 	bl	8002654 <MX_TIM3_Init>
  MX_ADC1_Init();
 8000f22:	f7ff fb2d 	bl	8000580 <MX_ADC1_Init>
  MX_AES_Init();
 8000f26:	f7ff fcdb 	bl	80008e0 <MX_AES_Init>
  RetargetInit(&hlpuart1);
 8000f2a:	4814      	ldr	r0, [pc, #80]	@ (8000f7c <main+0x74>)
 8000f2c:	f000 f8b8 	bl	80010a0 <RetargetInit>
  DEBUG_PRINT("Hello world\r\n");
 8000f30:	4813      	ldr	r0, [pc, #76]	@ (8000f80 <main+0x78>)
 8000f32:	f006 f9bb 	bl	80072ac <puts>
  HAL_StatusTypeDef err = S2LP_Init(&hspi1);
 8000f36:	4813      	ldr	r0, [pc, #76]	@ (8000f84 <main+0x7c>)
 8000f38:	f001 f91a 	bl	8002170 <S2LP_Init>
  if (err)  {
 8000f3c:	b128      	cbz	r0, 8000f4a <main+0x42>
 8000f3e:	4601      	mov	r1, r0
	  DEBUG_PRINT("[S2LP] Error while initializing: %u\r\n", err);
 8000f40:	4811      	ldr	r0, [pc, #68]	@ (8000f88 <main+0x80>)
 8000f42:	f006 f94b 	bl	80071dc <iprintf>
	  Error_Handler();
 8000f46:	f7ff ff67 	bl	8000e18 <Error_Handler>
	  DEBUG_PRINT("[S2LP] Init OK\r\n");
 8000f4a:	4810      	ldr	r0, [pc, #64]	@ (8000f8c <main+0x84>)
 8000f4c:	f006 f9ae 	bl	80072ac <puts>
  if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK) {
 8000f50:	480f      	ldr	r0, [pc, #60]	@ (8000f90 <main+0x88>)
 8000f52:	217f      	movs	r1, #127	@ 0x7f
 8000f54:	f002 f9c6 	bl	80032e4 <HAL_ADCEx_Calibration_Start>
 8000f58:	b120      	cbz	r0, 8000f64 <main+0x5c>
	  DEBUG_PRINT("Error while calibrating the ADC\r\n");
 8000f5a:	480e      	ldr	r0, [pc, #56]	@ (8000f94 <main+0x8c>)
 8000f5c:	f006 f9a6 	bl	80072ac <puts>
	  Error_Handler();
 8000f60:	f7ff ff5a 	bl	8000e18 <Error_Handler>
  if (HAL_TIM_Base_Start(&htim3) != HAL_OK) {
 8000f64:	480c      	ldr	r0, [pc, #48]	@ (8000f98 <main+0x90>)
 8000f66:	f004 fbc5 	bl	80056f4 <HAL_TIM_Base_Start>
 8000f6a:	b120      	cbz	r0, 8000f76 <main+0x6e>
	  DEBUG_PRINT("Error while enabling timer TIM3\r\n");
 8000f6c:	480b      	ldr	r0, [pc, #44]	@ (8000f9c <main+0x94>)
 8000f6e:	f006 f99d 	bl	80072ac <puts>
	  Error_Handler();
 8000f72:	f7ff ff51 	bl	8000e18 <Error_Handler>
  run();
 8000f76:	f7ff ff17 	bl	8000da8 <run>
 8000f7a:	bf00      	nop
 8000f7c:	20001da8 	.word	0x20001da8
 8000f80:	08008318 	.word	0x08008318
 8000f84:	20001cf0 	.word	0x20001cf0
 8000f88:	08008328 	.word	0x08008328
 8000f8c:	08008350 	.word	0x08008350
 8000f90:	200004cc 	.word	0x200004cc
 8000f94:	08008360 	.word	0x08008360
 8000f98:	20001d58 	.word	0x20001d58
 8000f9c:	08008384 	.word	0x08008384

08000fa0 <tag_cbc_mac_hardware>:
 * @brief Calculate the tag of the packet using the hardware crypto module
 * @param tag : the tag to be calculated
 * @param msg : the message to be tagged
 * @param msg_len : the length of the message
 */
void tag_cbc_mac_hardware(uint8_t *tag, const uint8_t *msg, size_t msg_len) {
 8000fa0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    __ALIGN_BEGIN static uint8_t iv[16] __ALIGN_END = {0};
    // Allocate enough space for all blocks
    __ALIGN_BEGIN static uint8_t *tmp_out = NULL;
    
    // Calculate number of blocks needed (rounded up)
    size_t num_blocks = (msg_len + 15) / 16;
 8000fa4:	f102 070f 	add.w	r7, r2, #15
void tag_cbc_mac_hardware(uint8_t *tag, const uint8_t *msg, size_t msg_len) {
 8000fa8:	b083      	sub	sp, #12
 8000faa:	4606      	mov	r6, r0
    size_t total_size = num_blocks * 16;
    
    // Allocate memory for all blocks
    tmp_out = malloc(total_size);
 8000fac:	f027 000f 	bic.w	r0, r7, #15
void tag_cbc_mac_hardware(uint8_t *tag, const uint8_t *msg, size_t msg_len) {
 8000fb0:	4615      	mov	r5, r2
 8000fb2:	4688      	mov	r8, r1
    tmp_out = malloc(total_size);
 8000fb4:	f005 ff92 	bl	8006edc <malloc>
 8000fb8:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800104c <tag_cbc_mac_hardware+0xac>
 8000fbc:	f8c9 0000 	str.w	r0, [r9]
    if (tmp_out == NULL) {
 8000fc0:	2800      	cmp	r0, #0
 8000fc2:	d037      	beq.n	8001034 <tag_cbc_mac_hardware+0x94>
        Error_Handler();
        return;
    }
    
    // Step 1: reset the AES peripheral
    if (HAL_CRYP_DeInit(&hcryp) != HAL_OK) {
 8000fc4:	4c1e      	ldr	r4, [pc, #120]	@ (8001040 <tag_cbc_mac_hardware+0xa0>)
 8000fc6:	4620      	mov	r0, r4
 8000fc8:	f002 fb94 	bl	80036f4 <HAL_CRYP_DeInit>
 8000fcc:	bb70      	cbnz	r0, 800102c <tag_cbc_mac_hardware+0x8c>
    hcryp.Init.DataType = CRYP_DATATYPE_8B;
    hcryp.Init.KeySize = CRYP_KEYSIZE_128B;
    hcryp.Init.OperatingMode = CRYP_ALGOMODE_ENCRYPT;
    hcryp.Init.ChainingMode = CRYP_CHAINMODE_AES_CBC;
    hcryp.Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
    hcryp.Init.pKey = (uint8_t*)AES_Key;
 8000fce:	4b1d      	ldr	r3, [pc, #116]	@ (8001044 <tag_cbc_mac_hardware+0xa4>)
 8000fd0:	6223      	str	r3, [r4, #32]
    hcryp.Init.pInitVect = (uint8_t*)iv;
 8000fd2:	4b1d      	ldr	r3, [pc, #116]	@ (8001048 <tag_cbc_mac_hardware+0xa8>)
 8000fd4:	6263      	str	r3, [r4, #36]	@ 0x24
    hcryp.Init.DataType = CRYP_DATATYPE_8B;
 8000fd6:	2204      	movs	r2, #4
 8000fd8:	2300      	movs	r3, #0
 8000fda:	e9c4 2302 	strd	r2, r3, [r4, #8]
    hcryp.Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 8000fde:	61a0      	str	r0, [r4, #24]
    hcryp.Init.DataType = CRYP_DATATYPE_8B;
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	2320      	movs	r3, #32

    if (HAL_CRYP_Init(&hcryp) != HAL_OK) {
 8000fe4:	4620      	mov	r0, r4
    hcryp.Init.DataType = CRYP_DATATYPE_8B;
 8000fe6:	e9c4 2304 	strd	r2, r3, [r4, #16]
    if (HAL_CRYP_Init(&hcryp) != HAL_OK) {
 8000fea:	f002 fad5 	bl	8003598 <HAL_CRYP_Init>
 8000fee:	b9e8      	cbnz	r0, 800102c <tag_cbc_mac_hardware+0x8c>
        Error_Handler();
        return;
    }

    // Step 3: Perform CBC encryption with proper padding
    if (HAL_CRYP_AESCBC_Encrypt(&hcryp, (uint8_t *)msg, msg_len, tmp_out, 1000) != HAL_OK) {
 8000ff0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ff4:	9300      	str	r3, [sp, #0]
 8000ff6:	f8d9 3000 	ldr.w	r3, [r9]
 8000ffa:	b2aa      	uxth	r2, r5
 8000ffc:	4641      	mov	r1, r8
 8000ffe:	4620      	mov	r0, r4
 8001000:	f002 fb96 	bl	8003730 <HAL_CRYP_AESCBC_Encrypt>
 8001004:	b990      	cbnz	r0, 800102c <tag_cbc_mac_hardware+0x8c>
        Error_Handler();
        return;
    }

    // Step 4: Copy the last block as the MAC
    memcpy(tag, tmp_out + ((num_blocks - 1) * 16), 16);
 8001006:	f8d9 0000 	ldr.w	r0, [r9]
 800100a:	f027 070f 	bic.w	r7, r7, #15
 800100e:	3f10      	subs	r7, #16
 8001010:	19c3      	adds	r3, r0, r7
 8001012:	59c4      	ldr	r4, [r0, r7]
 8001014:	6859      	ldr	r1, [r3, #4]
 8001016:	689a      	ldr	r2, [r3, #8]
 8001018:	68db      	ldr	r3, [r3, #12]
 800101a:	60f3      	str	r3, [r6, #12]
 800101c:	6034      	str	r4, [r6, #0]
 800101e:	6071      	str	r1, [r6, #4]
 8001020:	60b2      	str	r2, [r6, #8]
    
    // Clean up
    free(tmp_out);
}
 8001022:	b003      	add	sp, #12
 8001024:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
    free(tmp_out);
 8001028:	f005 bf60 	b.w	8006eec <free>
        free(tmp_out);
 800102c:	f8d9 0000 	ldr.w	r0, [r9]
 8001030:	f005 ff5c 	bl	8006eec <free>
}
 8001034:	b003      	add	sp, #12
 8001036:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
        Error_Handler();
 800103a:	f7ff beed 	b.w	8000e18 <Error_Handler>
 800103e:	bf00      	nop
 8001040:	20001068 	.word	0x20001068
 8001044:	080083a8 	.word	0x080083a8
 8001048:	200010cc 	.word	0x200010cc
 800104c:	200010dc 	.word	0x200010dc

08001050 <make_packet>:

// Assumes payload is already in place in the packet
int make_packet(uint8_t *packet, size_t payload_len, uint8_t sender_id, uint32_t serial) {
 8001050:	b510      	push	{r4, lr}
 8001052:	460c      	mov	r4, r1
 8001054:	4696      	mov	lr, r2
    size_t packet_len = payload_len + PACKET_HEADER_LENGTH + PACKET_TAG_LENGTH;
    // Initially, the whole packet header is set to 0s
    memset(packet, 0, PACKET_HEADER_LENGTH);
    // So is the tag
	memset(packet + payload_len + PACKET_HEADER_LENGTH, 0, PACKET_TAG_LENGTH);
 8001056:	f104 0208 	add.w	r2, r4, #8
    memset(packet, 0, PACKET_HEADER_LENGTH);
 800105a:	f04f 0c00 	mov.w	ip, #0
	memset(packet + payload_len + PACKET_HEADER_LENGTH, 0, PACKET_TAG_LENGTH);
 800105e:	f840 c002 	str.w	ip, [r0, r2]
int make_packet(uint8_t *packet, size_t payload_len, uint8_t sender_id, uint32_t serial) {
 8001062:	4601      	mov	r1, r0
	memset(packet + payload_len + PACKET_HEADER_LENGTH, 0, PACKET_TAG_LENGTH);
 8001064:	4410      	add	r0, r2
 8001066:	f8c0 c004 	str.w	ip, [r0, #4]
 800106a:	f8c0 c008 	str.w	ip, [r0, #8]
 800106e:	f8c0 c00c 	str.w	ip, [r0, #12]

	// TO DO :  replace the two previous command by properly

	// Set the reserved field to 0
	packet[0] = 0x00;
 8001072:	f881 c000 	strb.w	ip, [r1]
	packet[1] = sender_id;
	// Set the payload_length field
	packet[2] = (payload_len >> 8) & 0xFF;
	packet[3] = payload_len & 0xFF;
	// Set the packet_serial field
	packet[4] = (serial >> 24) & 0xFF;
 8001076:	ea4f 6c13 	mov.w	ip, r3, lsr #24
	packet[5] = (serial >> 16) & 0xFF;
	packet[6] = (serial >> 8) & 0xFF;
	packet[7] = serial & 0xFF;
 800107a:	71cb      	strb	r3, [r1, #7]
	packet[4] = (serial >> 24) & 0xFF;
 800107c:	f881 c004 	strb.w	ip, [r1, #4]
	packet[5] = (serial >> 16) & 0xFF;
 8001080:	ea4f 4c13 	mov.w	ip, r3, lsr #16
	packet[6] = (serial >> 8) & 0xFF;
 8001084:	0a1b      	lsrs	r3, r3, #8
 8001086:	718b      	strb	r3, [r1, #6]
	packet[2] = (payload_len >> 8) & 0xFF;
 8001088:	0a23      	lsrs	r3, r4, #8
	packet[1] = sender_id;
 800108a:	f881 e001 	strb.w	lr, [r1, #1]
	packet[3] = payload_len & 0xFF;
 800108e:	70cc      	strb	r4, [r1, #3]
	packet[5] = (serial >> 16) & 0xFF;
 8001090:	f881 c005 	strb.w	ip, [r1, #5]
	packet[2] = (payload_len >> 8) & 0xFF;
 8001094:	708b      	strb	r3, [r1, #2]
	*/

	// For the tag field, you have to calculate the tag. The function call below is correct but
	// tag_cbc_mac function, calculating the tag, is not implemented.
	#if USE_CRYPTO == USE_HARDWARE_CRYPTO
    	tag_cbc_mac_hardware(packet + payload_len + PACKET_HEADER_LENGTH, packet, payload_len + PACKET_HEADER_LENGTH);
 8001096:	f7ff ff83 	bl	8000fa0 <tag_cbc_mac_hardware>
	#else
		tag_cbc_mac(packet + payload_len + PACKET_HEADER_LENGTH, packet, payload_len + PACKET_HEADER_LENGTH);
	#endif

    return packet_len;
}
 800109a:	f104 0018 	add.w	r0, r4, #24
 800109e:	bd10      	pop	{r4, pc}

080010a0 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 80010a0:	b430      	push	{r4, r5}
  gHuart = huart;

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 80010a2:	4b06      	ldr	r3, [pc, #24]	@ (80010bc <RetargetInit+0x1c>)
  gHuart = huart;
 80010a4:	4906      	ldr	r1, [pc, #24]	@ (80010c0 <RetargetInit+0x20>)
  setvbuf(stdout, NULL, _IONBF, 0);
 80010a6:	681d      	ldr	r5, [r3, #0]
void RetargetInit(UART_HandleTypeDef *huart) {
 80010a8:	4604      	mov	r4, r0
  setvbuf(stdout, NULL, _IONBF, 0);
 80010aa:	2300      	movs	r3, #0
  gHuart = huart;
 80010ac:	600c      	str	r4, [r1, #0]
  setvbuf(stdout, NULL, _IONBF, 0);
 80010ae:	68a8      	ldr	r0, [r5, #8]
 80010b0:	2202      	movs	r2, #2
}
 80010b2:	bc30      	pop	{r4, r5}
  setvbuf(stdout, NULL, _IONBF, 0);
 80010b4:	4619      	mov	r1, r3
 80010b6:	f006 b901 	b.w	80072bc <setvbuf>
 80010ba:	bf00      	nop
 80010bc:	20000418 	.word	0x20000418
 80010c0:	200010e0 	.word	0x200010e0

080010c4 <_isatty>:

int _isatty(int fd) {
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80010c4:	2802      	cmp	r0, #2
 80010c6:	d801      	bhi.n	80010cc <_isatty+0x8>
    return 1;
 80010c8:	2001      	movs	r0, #1

  errno = EBADF;
  return 0;
}
 80010ca:	4770      	bx	lr
int _isatty(int fd) {
 80010cc:	b508      	push	{r3, lr}
  errno = EBADF;
 80010ce:	f006 fadf 	bl	8007690 <__errno>
 80010d2:	2309      	movs	r3, #9
 80010d4:	6003      	str	r3, [r0, #0]
  return 0;
 80010d6:	2000      	movs	r0, #0
}
 80010d8:	bd08      	pop	{r3, pc}
 80010da:	bf00      	nop

080010dc <_write>:

int _write(int fd, char* ptr, int len) {
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 80010dc:	3801      	subs	r0, #1
 80010de:	2801      	cmp	r0, #1
int _write(int fd, char* ptr, int len) {
 80010e0:	b510      	push	{r4, lr}
  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 80010e2:	d80c      	bhi.n	80010fe <_write+0x22>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80010e4:	4614      	mov	r4, r2
 80010e6:	4a09      	ldr	r2, [pc, #36]	@ (800110c <_write+0x30>)
 80010e8:	f04f 33ff 	mov.w	r3, #4294967295
 80010ec:	6810      	ldr	r0, [r2, #0]
 80010ee:	b2a2      	uxth	r2, r4
 80010f0:	f004 fcee 	bl	8005ad0 <HAL_UART_Transmit>
    if (hstatus == HAL_OK)
      return len;
 80010f4:	2800      	cmp	r0, #0
 80010f6:	bf0c      	ite	eq
 80010f8:	4620      	moveq	r0, r4
 80010fa:	2005      	movne	r0, #5
    else
      return EIO;
  }
  errno = EBADF;
  return -1;
}
 80010fc:	bd10      	pop	{r4, pc}
  errno = EBADF;
 80010fe:	f006 fac7 	bl	8007690 <__errno>
 8001102:	2309      	movs	r3, #9
 8001104:	6003      	str	r3, [r0, #0]
  return -1;
 8001106:	f04f 30ff 	mov.w	r0, #4294967295
}
 800110a:	bd10      	pop	{r4, pc}
 800110c:	200010e0 	.word	0x200010e0

08001110 <_close>:

int _close(int fd) {
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001110:	2802      	cmp	r0, #2
 8001112:	d801      	bhi.n	8001118 <_close+0x8>
    return 0;
 8001114:	2000      	movs	r0, #0

  errno = EBADF;
  return -1;
}
 8001116:	4770      	bx	lr
int _close(int fd) {
 8001118:	b508      	push	{r3, lr}
  errno = EBADF;
 800111a:	f006 fab9 	bl	8007690 <__errno>
 800111e:	2309      	movs	r3, #9
 8001120:	6003      	str	r3, [r0, #0]
  return -1;
 8001122:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001126:	bd08      	pop	{r3, pc}

08001128 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8001128:	b508      	push	{r3, lr}
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 800112a:	f006 fab1 	bl	8007690 <__errno>
 800112e:	2309      	movs	r3, #9
 8001130:	6003      	str	r3, [r0, #0]
  return -1;
}
 8001132:	f04f 30ff 	mov.w	r0, #4294967295
 8001136:	bd08      	pop	{r3, pc}

08001138 <_read>:

int _read(int fd, char* ptr, int len) {
 8001138:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 800113a:	b958      	cbnz	r0, 8001154 <_read+0x1c>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 800113c:	4a09      	ldr	r2, [pc, #36]	@ (8001164 <_read+0x2c>)
 800113e:	f04f 33ff 	mov.w	r3, #4294967295
 8001142:	6810      	ldr	r0, [r2, #0]
 8001144:	2201      	movs	r2, #1
 8001146:	f004 fd33 	bl	8005bb0 <HAL_UART_Receive>
    if (hstatus == HAL_OK)
      return 1;
 800114a:	2800      	cmp	r0, #0
 800114c:	bf14      	ite	ne
 800114e:	2005      	movne	r0, #5
 8001150:	2001      	moveq	r0, #1
    else
      return EIO;
  }
  errno = EBADF;
  return -1;
}
 8001152:	bd08      	pop	{r3, pc}
  errno = EBADF;
 8001154:	f006 fa9c 	bl	8007690 <__errno>
 8001158:	2309      	movs	r3, #9
 800115a:	6003      	str	r3, [r0, #0]
  return -1;
 800115c:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001160:	bd08      	pop	{r3, pc}
 8001162:	bf00      	nop
 8001164:	200010e0 	.word	0x200010e0

08001168 <_fstat>:

int _fstat(int fd, struct stat* st) {
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8001168:	2802      	cmp	r0, #2
int _fstat(int fd, struct stat* st) {
 800116a:	b508      	push	{r3, lr}
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 800116c:	d804      	bhi.n	8001178 <_fstat+0x10>
    st->st_mode = S_IFCHR;
 800116e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001172:	604b      	str	r3, [r1, #4]
    return 0;
  }

  errno = EBADF;
  return 0;
}
 8001174:	2000      	movs	r0, #0
 8001176:	bd08      	pop	{r3, pc}
  errno = EBADF;
 8001178:	f006 fa8a 	bl	8007690 <__errno>
 800117c:	2309      	movs	r3, #9
 800117e:	6003      	str	r3, [r0, #0]
}
 8001180:	2000      	movs	r0, #0
 8001182:	bd08      	pop	{r3, pc}

08001184 <S2LP_Command>:
volatile uint8_t underflow = 0;

volatile uint16_t n_chunks_tx = 0;

HAL_StatusTypeDef S2LP_Command(uint8_t cmd, S2LPStatus *status)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b086      	sub	sp, #24
 8001188:	af02      	add	r7, sp, #8
 800118a:	4603      	mov	r3, r0
 800118c:	6039      	str	r1, [r7, #0]
 800118e:	71fb      	strb	r3, [r7, #7]
	uint8_t TxBuf[2] = {0x80, cmd};
 8001190:	2380      	movs	r3, #128	@ 0x80
 8001192:	733b      	strb	r3, [r7, #12]
 8001194:	79fb      	ldrb	r3, [r7, #7]
 8001196:	737b      	strb	r3, [r7, #13]
 8001198:	b672      	cpsid	i
}
 800119a:	bf00      	nop
	uint8_t RxBuf[2];

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_RESET);
 800119c:	2200      	movs	r2, #0
 800119e:	2101      	movs	r1, #1
 80011a0:	480f      	ldr	r0, [pc, #60]	@ (80011e0 <S2LP_Command+0x5c>)
 80011a2:	f002 fee7 	bl	8003f74 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef err = HAL_SPI_TransmitReceive(gSPI, TxBuf, RxBuf, 2, HAL_MAX_DELAY);
 80011a6:	4b0f      	ldr	r3, [pc, #60]	@ (80011e4 <S2LP_Command+0x60>)
 80011a8:	6818      	ldr	r0, [r3, #0]
 80011aa:	f107 0208 	add.w	r2, r7, #8
 80011ae:	f107 010c 	add.w	r1, r7, #12
 80011b2:	f04f 33ff 	mov.w	r3, #4294967295
 80011b6:	9300      	str	r3, [sp, #0]
 80011b8:	2302      	movs	r3, #2
 80011ba:	f004 f879 	bl	80052b0 <HAL_SPI_TransmitReceive>
 80011be:	4603      	mov	r3, r0
 80011c0:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 80011c2:	2201      	movs	r2, #1
 80011c4:	2101      	movs	r1, #1
 80011c6:	4806      	ldr	r0, [pc, #24]	@ (80011e0 <S2LP_Command+0x5c>)
 80011c8:	f002 fed4 	bl	8003f74 <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 80011cc:	b662      	cpsie	i
}
 80011ce:	bf00      	nop
	__enable_irq();

	memcpy(status, &RxBuf[0], 2);
 80011d0:	893a      	ldrh	r2, [r7, #8]
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	801a      	strh	r2, [r3, #0]
	return err;
 80011d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80011d8:	4618      	mov	r0, r3
 80011da:	3710      	adds	r7, #16
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	48000800 	.word	0x48000800
 80011e4:	200010e8 	.word	0x200010e8

080011e8 <S2LP_ReadReg>:

HAL_StatusTypeDef S2LP_ReadReg(uint8_t addr, uint8_t *retval, S2LPStatus *status)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b088      	sub	sp, #32
 80011ec:	af02      	add	r7, sp, #8
 80011ee:	4603      	mov	r3, r0
 80011f0:	60b9      	str	r1, [r7, #8]
 80011f2:	607a      	str	r2, [r7, #4]
 80011f4:	73fb      	strb	r3, [r7, #15]
	uint8_t TxBuf[] = {0x01, addr, 0x0};
 80011f6:	2301      	movs	r3, #1
 80011f8:	753b      	strb	r3, [r7, #20]
 80011fa:	7bfb      	ldrb	r3, [r7, #15]
 80011fc:	757b      	strb	r3, [r7, #21]
 80011fe:	2300      	movs	r3, #0
 8001200:	75bb      	strb	r3, [r7, #22]
  __ASM volatile ("cpsid i" : : : "memory");
 8001202:	b672      	cpsid	i
}
 8001204:	bf00      	nop
	uint8_t RxBuf[3];

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_RESET);
 8001206:	2200      	movs	r2, #0
 8001208:	2101      	movs	r1, #1
 800120a:	4814      	ldr	r0, [pc, #80]	@ (800125c <S2LP_ReadReg+0x74>)
 800120c:	f002 feb2 	bl	8003f74 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef err = HAL_SPI_TransmitReceive(gSPI, TxBuf, RxBuf, 3, HAL_MAX_DELAY);
 8001210:	4b13      	ldr	r3, [pc, #76]	@ (8001260 <S2LP_ReadReg+0x78>)
 8001212:	6818      	ldr	r0, [r3, #0]
 8001214:	f107 0210 	add.w	r2, r7, #16
 8001218:	f107 0114 	add.w	r1, r7, #20
 800121c:	f04f 33ff 	mov.w	r3, #4294967295
 8001220:	9300      	str	r3, [sp, #0]
 8001222:	2303      	movs	r3, #3
 8001224:	f004 f844 	bl	80052b0 <HAL_SPI_TransmitReceive>
 8001228:	4603      	mov	r3, r0
 800122a:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 800122c:	2201      	movs	r2, #1
 800122e:	2101      	movs	r1, #1
 8001230:	480a      	ldr	r0, [pc, #40]	@ (800125c <S2LP_ReadReg+0x74>)
 8001232:	f002 fe9f 	bl	8003f74 <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 8001236:	b662      	cpsie	i
}
 8001238:	bf00      	nop
	__enable_irq();

	if (status != NULL)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d002      	beq.n	8001246 <S2LP_ReadReg+0x5e>
		memcpy(status, &RxBuf[0], 2);
 8001240:	8a3a      	ldrh	r2, [r7, #16]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	801a      	strh	r2, [r3, #0]
	if (retval != NULL)
 8001246:	68bb      	ldr	r3, [r7, #8]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d002      	beq.n	8001252 <S2LP_ReadReg+0x6a>
		*retval = RxBuf[2];
 800124c:	7cba      	ldrb	r2, [r7, #18]
 800124e:	68bb      	ldr	r3, [r7, #8]
 8001250:	701a      	strb	r2, [r3, #0]
	return err;
 8001252:	7dfb      	ldrb	r3, [r7, #23]
}
 8001254:	4618      	mov	r0, r3
 8001256:	3718      	adds	r7, #24
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	48000800 	.word	0x48000800
 8001260:	200010e8 	.word	0x200010e8

08001264 <S2LP_WriteReg>:

HAL_StatusTypeDef S2LP_WriteReg(uint8_t addr, uint8_t val, S2LPStatus *status)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b086      	sub	sp, #24
 8001268:	af02      	add	r7, sp, #8
 800126a:	4603      	mov	r3, r0
 800126c:	603a      	str	r2, [r7, #0]
 800126e:	71fb      	strb	r3, [r7, #7]
 8001270:	460b      	mov	r3, r1
 8001272:	71bb      	strb	r3, [r7, #6]
	uint8_t TxBuf[] = {0x00, addr, val};
 8001274:	2300      	movs	r3, #0
 8001276:	733b      	strb	r3, [r7, #12]
 8001278:	79fb      	ldrb	r3, [r7, #7]
 800127a:	737b      	strb	r3, [r7, #13]
 800127c:	79bb      	ldrb	r3, [r7, #6]
 800127e:	73bb      	strb	r3, [r7, #14]
  __ASM volatile ("cpsid i" : : : "memory");
 8001280:	b672      	cpsid	i
}
 8001282:	bf00      	nop
	uint8_t RxBuf[3];

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_RESET);
 8001284:	2200      	movs	r2, #0
 8001286:	2101      	movs	r1, #1
 8001288:	4811      	ldr	r0, [pc, #68]	@ (80012d0 <S2LP_WriteReg+0x6c>)
 800128a:	f002 fe73 	bl	8003f74 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef err = HAL_SPI_TransmitReceive(gSPI, TxBuf, RxBuf, 3, HAL_MAX_DELAY);
 800128e:	4b11      	ldr	r3, [pc, #68]	@ (80012d4 <S2LP_WriteReg+0x70>)
 8001290:	6818      	ldr	r0, [r3, #0]
 8001292:	f107 0208 	add.w	r2, r7, #8
 8001296:	f107 010c 	add.w	r1, r7, #12
 800129a:	f04f 33ff 	mov.w	r3, #4294967295
 800129e:	9300      	str	r3, [sp, #0]
 80012a0:	2303      	movs	r3, #3
 80012a2:	f004 f805 	bl	80052b0 <HAL_SPI_TransmitReceive>
 80012a6:	4603      	mov	r3, r0
 80012a8:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 80012aa:	2201      	movs	r2, #1
 80012ac:	2101      	movs	r1, #1
 80012ae:	4808      	ldr	r0, [pc, #32]	@ (80012d0 <S2LP_WriteReg+0x6c>)
 80012b0:	f002 fe60 	bl	8003f74 <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 80012b4:	b662      	cpsie	i
}
 80012b6:	bf00      	nop
	__enable_irq();

	if (status != NULL)
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d002      	beq.n	80012c4 <S2LP_WriteReg+0x60>
		memcpy(status, &RxBuf[0], 2);
 80012be:	893a      	ldrh	r2, [r7, #8]
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	801a      	strh	r2, [r3, #0]
	return err;
 80012c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	3710      	adds	r7, #16
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	48000800 	.word	0x48000800
 80012d4:	200010e8 	.word	0x200010e8

080012d8 <S2LP_WriteTxFIFO>:

HAL_StatusTypeDef S2LP_WriteTxFIFO(uint8_t *chunk, uint8_t chunk_len, S2LPStatus *status)
{
 80012d8:	b590      	push	{r4, r7, lr}
 80012da:	b08d      	sub	sp, #52	@ 0x34
 80012dc:	af02      	add	r7, sp, #8
 80012de:	60f8      	str	r0, [r7, #12]
 80012e0:	460b      	mov	r3, r1
 80012e2:	607a      	str	r2, [r7, #4]
 80012e4:	72fb      	strb	r3, [r7, #11]
	uint8_t TxBuf[FIFO_CHUNK_SIZE+2];
	uint8_t RxBuf[FIFO_CHUNK_SIZE+2];
	TxBuf[0] = 0;
 80012e6:	2300      	movs	r3, #0
 80012e8:	773b      	strb	r3, [r7, #28]
	TxBuf[1] = 0xFF;
 80012ea:	23ff      	movs	r3, #255	@ 0xff
 80012ec:	777b      	strb	r3, [r7, #29]
	memcpy((void *)&TxBuf[2], (void *)chunk, chunk_len);
 80012ee:	7afa      	ldrb	r2, [r7, #11]
 80012f0:	f107 031c 	add.w	r3, r7, #28
 80012f4:	3302      	adds	r3, #2
 80012f6:	68f9      	ldr	r1, [r7, #12]
 80012f8:	4618      	mov	r0, r3
 80012fa:	f006 f9f6 	bl	80076ea <memcpy>
  __ASM volatile ("cpsid i" : : : "memory");
 80012fe:	b672      	cpsid	i
}
 8001300:	bf00      	nop

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_RESET);
 8001302:	2200      	movs	r2, #0
 8001304:	2101      	movs	r1, #1
 8001306:	4814      	ldr	r0, [pc, #80]	@ (8001358 <S2LP_WriteTxFIFO+0x80>)
 8001308:	f002 fe34 	bl	8003f74 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef err = HAL_SPI_TransmitReceive(gSPI, TxBuf, RxBuf, chunk_len+2, HAL_MAX_DELAY);
 800130c:	4b13      	ldr	r3, [pc, #76]	@ (800135c <S2LP_WriteTxFIFO+0x84>)
 800130e:	6818      	ldr	r0, [r3, #0]
 8001310:	7afb      	ldrb	r3, [r7, #11]
 8001312:	b29b      	uxth	r3, r3
 8001314:	3302      	adds	r3, #2
 8001316:	b29b      	uxth	r3, r3
 8001318:	f107 0210 	add.w	r2, r7, #16
 800131c:	f107 011c 	add.w	r1, r7, #28
 8001320:	f04f 34ff 	mov.w	r4, #4294967295
 8001324:	9400      	str	r4, [sp, #0]
 8001326:	f003 ffc3 	bl	80052b0 <HAL_SPI_TransmitReceive>
 800132a:	4603      	mov	r3, r0
 800132c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 8001330:	2201      	movs	r2, #1
 8001332:	2101      	movs	r1, #1
 8001334:	4808      	ldr	r0, [pc, #32]	@ (8001358 <S2LP_WriteTxFIFO+0x80>)
 8001336:	f002 fe1d 	bl	8003f74 <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 800133a:	b662      	cpsie	i
}
 800133c:	bf00      	nop
	__enable_irq();

	if (status != NULL)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d002      	beq.n	800134a <S2LP_WriteTxFIFO+0x72>
		memcpy(status, &RxBuf[0], 2);
 8001344:	8a3a      	ldrh	r2, [r7, #16]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	801a      	strh	r2, [r3, #0]
	return err;
 800134a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800134e:	4618      	mov	r0, r3
 8001350:	372c      	adds	r7, #44	@ 0x2c
 8001352:	46bd      	mov	sp, r7
 8001354:	bd90      	pop	{r4, r7, pc}
 8001356:	bf00      	nop
 8001358:	48000800 	.word	0x48000800
 800135c:	200010e8 	.word	0x200010e8

08001360 <S2LP_Send>:

HAL_StatusTypeDef S2LP_Send(uint8_t *payload, uint16_t pay_len)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b086      	sub	sp, #24
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
 8001368:	460b      	mov	r3, r1
 800136a:	807b      	strh	r3, [r7, #2]
	S2LPStatus radio_status;
	HAL_StatusTypeDef err;

	// Flush the Tx FIFO
	S2LP_Command(CMD_FLUSHTXFIFO, &radio_status);
 800136c:	f107 030c 	add.w	r3, r7, #12
 8001370:	4619      	mov	r1, r3
 8001372:	2072      	movs	r0, #114	@ 0x72
 8001374:	f7ff ff06 	bl	8001184 <S2LP_Command>
	if (radio_status.MC_STATE != MC_STATE_READY) {
 8001378:	7b7b      	ldrb	r3, [r7, #13]
 800137a:	f023 0301 	bic.w	r3, r3, #1
 800137e:	b2db      	uxtb	r3, r3
 8001380:	2b00      	cmp	r3, #0
 8001382:	d004      	beq.n	800138e <S2LP_Send+0x2e>
		DEBUG_PRINT("[S2LP] Error: radio is not ready\r\n");
 8001384:	4864      	ldr	r0, [pc, #400]	@ (8001518 <S2LP_Send+0x1b8>)
 8001386:	f005 ff91 	bl	80072ac <puts>
		return HAL_BUSY;
 800138a:	2302      	movs	r3, #2
 800138c:	e0c0      	b.n	8001510 <S2LP_Send+0x1b0>
	}
	// Reset global interrupt variables
	packet_sent = 0;
 800138e:	4b63      	ldr	r3, [pc, #396]	@ (800151c <S2LP_Send+0x1bc>)
 8001390:	2200      	movs	r2, #0
 8001392:	701a      	strb	r2, [r3, #0]
	underflow = 0;
 8001394:	4b62      	ldr	r3, [pc, #392]	@ (8001520 <S2LP_Send+0x1c0>)
 8001396:	2200      	movs	r2, #0
 8001398:	701a      	strb	r2, [r3, #0]
	fifo_almost_empty = 0;
 800139a:	4b62      	ldr	r3, [pc, #392]	@ (8001524 <S2LP_Send+0x1c4>)
 800139c:	2200      	movs	r2, #0
 800139e:	701a      	strb	r2, [r3, #0]

	// Set the packet length
	S2LP_WriteReg(PCKTLEN1_ADDR, (uint8_t) (pay_len >> 8), NULL);
 80013a0:	887b      	ldrh	r3, [r7, #2]
 80013a2:	0a1b      	lsrs	r3, r3, #8
 80013a4:	b29b      	uxth	r3, r3
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	2200      	movs	r2, #0
 80013aa:	4619      	mov	r1, r3
 80013ac:	2031      	movs	r0, #49	@ 0x31
 80013ae:	f7ff ff59 	bl	8001264 <S2LP_WriteReg>
	S2LP_WriteReg(PCKTLEN0_ADDR, (uint8_t) (pay_len & 0xFF), NULL);
 80013b2:	887b      	ldrh	r3, [r7, #2]
 80013b4:	b2db      	uxtb	r3, r3
 80013b6:	2200      	movs	r2, #0
 80013b8:	4619      	mov	r1, r3
 80013ba:	2032      	movs	r0, #50	@ 0x32
 80013bc:	f7ff ff52 	bl	8001264 <S2LP_WriteReg>

	// Switch to lock Tx state
	while (radio_status.MC_STATE != MC_STATE_LOCKON) {
 80013c0:	e00f      	b.n	80013e2 <S2LP_Send+0x82>
		err = S2LP_Command(CMD_LOCKTX, &radio_status);
 80013c2:	f107 030c 	add.w	r3, r7, #12
 80013c6:	4619      	mov	r1, r3
 80013c8:	2066      	movs	r0, #102	@ 0x66
 80013ca:	f7ff fedb 	bl	8001184 <S2LP_Command>
 80013ce:	4603      	mov	r3, r0
 80013d0:	73bb      	strb	r3, [r7, #14]
		if (err) {
 80013d2:	7bbb      	ldrb	r3, [r7, #14]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d004      	beq.n	80013e2 <S2LP_Send+0x82>
			DEBUG_PRINT("[S2LP] Error: cannot lock on Tx\r\n");
 80013d8:	4853      	ldr	r0, [pc, #332]	@ (8001528 <S2LP_Send+0x1c8>)
 80013da:	f005 ff67 	bl	80072ac <puts>
			return HAL_ERROR;
 80013de:	2301      	movs	r3, #1
 80013e0:	e096      	b.n	8001510 <S2LP_Send+0x1b0>
	while (radio_status.MC_STATE != MC_STATE_LOCKON) {
 80013e2:	7b7b      	ldrb	r3, [r7, #13]
 80013e4:	f023 0301 	bic.w	r3, r3, #1
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	2b18      	cmp	r3, #24
 80013ec:	d1e9      	bne.n	80013c2 <S2LP_Send+0x62>
		}
	}

	// Fill Tx FIFO with payload chunks
	uint8_t sending = 0;
 80013ee:	2300      	movs	r3, #0
 80013f0:	75fb      	strb	r3, [r7, #23]
	uint16_t n_chunks = (pay_len / FIFO_CHUNK_SIZE) + (pay_len % FIFO_CHUNK_SIZE != 0);
 80013f2:	887b      	ldrh	r3, [r7, #2]
 80013f4:	08db      	lsrs	r3, r3, #3
 80013f6:	b29b      	uxth	r3, r3
 80013f8:	887a      	ldrh	r2, [r7, #2]
 80013fa:	f002 0207 	and.w	r2, r2, #7
 80013fe:	b292      	uxth	r2, r2
 8001400:	2a00      	cmp	r2, #0
 8001402:	bf14      	ite	ne
 8001404:	2201      	movne	r2, #1
 8001406:	2200      	moveq	r2, #0
 8001408:	b2d2      	uxtb	r2, r2
 800140a:	4413      	add	r3, r2
 800140c:	823b      	strh	r3, [r7, #16]

	uint16_t free_chunks = FIFO_SIZE / FIFO_CHUNK_SIZE;
 800140e:	2310      	movs	r3, #16
 8001410:	82bb      	strh	r3, [r7, #20]

	for(uint16_t i=0; i < n_chunks; i++) {
 8001412:	2300      	movs	r3, #0
 8001414:	827b      	strh	r3, [r7, #18]
 8001416:	e063      	b.n	80014e0 <S2LP_Send+0x180>
		if (underflow) {
 8001418:	4b41      	ldr	r3, [pc, #260]	@ (8001520 <S2LP_Send+0x1c0>)
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	b2db      	uxtb	r3, r3
 800141e:	2b00      	cmp	r3, #0
 8001420:	d02f      	beq.n	8001482 <S2LP_Send+0x122>
			DEBUG_PRINT("[S2LP] Error: Tx FIFO overflow or underflow!\r\n");
 8001422:	4842      	ldr	r0, [pc, #264]	@ (800152c <S2LP_Send+0x1cc>)
 8001424:	f005 ff42 	bl	80072ac <puts>
			err = S2LP_ReadReg(0, NULL, &radio_status); // fetch radio state
 8001428:	f107 030c 	add.w	r3, r7, #12
 800142c:	461a      	mov	r2, r3
 800142e:	2100      	movs	r1, #0
 8001430:	2000      	movs	r0, #0
 8001432:	f7ff fed9 	bl	80011e8 <S2LP_ReadReg>
 8001436:	4603      	mov	r3, r0
 8001438:	73bb      	strb	r3, [r7, #14]
			if (!err) {
 800143a:	7bbb      	ldrb	r3, [r7, #14]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d105      	bne.n	800144c <S2LP_Send+0xec>
				S2LP_PrintStatus(&radio_status);
 8001440:	f107 030c 	add.w	r3, r7, #12
 8001444:	4618      	mov	r0, r3
 8001446:	f000 f879 	bl	800153c <S2LP_PrintStatus>
 800144a:	e002      	b.n	8001452 <S2LP_Send+0xf2>
			} else {
				DEBUG_PRINT("[S2LP] Error: unable to fetch radio status!\r\n");
 800144c:	4838      	ldr	r0, [pc, #224]	@ (8001530 <S2LP_Send+0x1d0>)
 800144e:	f005 ff2d 	bl	80072ac <puts>
			}
			return HAL_ERROR;
 8001452:	2301      	movs	r3, #1
 8001454:	e05c      	b.n	8001510 <S2LP_Send+0x1b0>
		}

		while (free_chunks == 0) {
			if (!sending) {// if FIFO is full and we are not sending yet ...
 8001456:	7dfb      	ldrb	r3, [r7, #23]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d107      	bne.n	800146c <S2LP_Send+0x10c>
				S2LP_Command(CMD_TX, &radio_status); // start the transmission
 800145c:	f107 030c 	add.w	r3, r7, #12
 8001460:	4619      	mov	r1, r3
 8001462:	2060      	movs	r0, #96	@ 0x60
 8001464:	f7ff fe8e 	bl	8001184 <S2LP_Command>
				sending = 1;
 8001468:	2301      	movs	r3, #1
 800146a:	75fb      	strb	r3, [r7, #23]
			}

			__WFI();
 800146c:	bf30      	wfi
			if (fifo_almost_empty) {
 800146e:	4b2d      	ldr	r3, [pc, #180]	@ (8001524 <S2LP_Send+0x1c4>)
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	b2db      	uxtb	r3, r3
 8001474:	2b00      	cmp	r3, #0
 8001476:	d004      	beq.n	8001482 <S2LP_Send+0x122>
				free_chunks = FIFO_SIZE/FIFO_CHUNK_SIZE - FIFO_EMPTY_THRESH;
 8001478:	230c      	movs	r3, #12
 800147a:	82bb      	strh	r3, [r7, #20]
				fifo_almost_empty = 0;
 800147c:	4b29      	ldr	r3, [pc, #164]	@ (8001524 <S2LP_Send+0x1c4>)
 800147e:	2200      	movs	r2, #0
 8001480:	701a      	strb	r2, [r3, #0]
		while (free_chunks == 0) {
 8001482:	8abb      	ldrh	r3, [r7, #20]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d0e6      	beq.n	8001456 <S2LP_Send+0xf6>
			}
		}

		uint8_t chunk_len = (i == n_chunks-1) ? pay_len-(n_chunks-1)*FIFO_CHUNK_SIZE : FIFO_CHUNK_SIZE;
 8001488:	8a7a      	ldrh	r2, [r7, #18]
 800148a:	8a3b      	ldrh	r3, [r7, #16]
 800148c:	3b01      	subs	r3, #1
 800148e:	429a      	cmp	r2, r3
 8001490:	d109      	bne.n	80014a6 <S2LP_Send+0x146>
 8001492:	887b      	ldrh	r3, [r7, #2]
 8001494:	b2da      	uxtb	r2, r3
 8001496:	8a3b      	ldrh	r3, [r7, #16]
 8001498:	3b01      	subs	r3, #1
 800149a:	b2db      	uxtb	r3, r3
 800149c:	00db      	lsls	r3, r3, #3
 800149e:	b2db      	uxtb	r3, r3
 80014a0:	1ad3      	subs	r3, r2, r3
 80014a2:	b2db      	uxtb	r3, r3
 80014a4:	e000      	b.n	80014a8 <S2LP_Send+0x148>
 80014a6:	2308      	movs	r3, #8
 80014a8:	73fb      	strb	r3, [r7, #15]
		err = S2LP_WriteTxFIFO(&payload[i*FIFO_CHUNK_SIZE], chunk_len, &radio_status);
 80014aa:	8a7b      	ldrh	r3, [r7, #18]
 80014ac:	00db      	lsls	r3, r3, #3
 80014ae:	461a      	mov	r2, r3
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	4413      	add	r3, r2
 80014b4:	f107 020c 	add.w	r2, r7, #12
 80014b8:	7bf9      	ldrb	r1, [r7, #15]
 80014ba:	4618      	mov	r0, r3
 80014bc:	f7ff ff0c 	bl	80012d8 <S2LP_WriteTxFIFO>
 80014c0:	4603      	mov	r3, r0
 80014c2:	73bb      	strb	r3, [r7, #14]
		if (err) {
 80014c4:	7bbb      	ldrb	r3, [r7, #14]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d004      	beq.n	80014d4 <S2LP_Send+0x174>
			DEBUG_PRINT("[S2LP] Error: cannot fill Tx FIFO\r\n");
 80014ca:	481a      	ldr	r0, [pc, #104]	@ (8001534 <S2LP_Send+0x1d4>)
 80014cc:	f005 feee 	bl	80072ac <puts>
			return HAL_ERROR;
 80014d0:	2301      	movs	r3, #1
 80014d2:	e01d      	b.n	8001510 <S2LP_Send+0x1b0>
		}
		free_chunks--;
 80014d4:	8abb      	ldrh	r3, [r7, #20]
 80014d6:	3b01      	subs	r3, #1
 80014d8:	82bb      	strh	r3, [r7, #20]
	for(uint16_t i=0; i < n_chunks; i++) {
 80014da:	8a7b      	ldrh	r3, [r7, #18]
 80014dc:	3301      	adds	r3, #1
 80014de:	827b      	strh	r3, [r7, #18]
 80014e0:	8a7a      	ldrh	r2, [r7, #18]
 80014e2:	8a3b      	ldrh	r3, [r7, #16]
 80014e4:	429a      	cmp	r2, r3
 80014e6:	d397      	bcc.n	8001418 <S2LP_Send+0xb8>
	}

	// Start transmission (for short payloads)
	if (!sending) {
 80014e8:	7dfb      	ldrb	r3, [r7, #23]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d107      	bne.n	80014fe <S2LP_Send+0x19e>
		S2LP_Command(CMD_TX, &radio_status);
 80014ee:	f107 030c 	add.w	r3, r7, #12
 80014f2:	4619      	mov	r1, r3
 80014f4:	2060      	movs	r0, #96	@ 0x60
 80014f6:	f7ff fe45 	bl	8001184 <S2LP_Command>
	}

	while (!packet_sent) {
 80014fa:	e000      	b.n	80014fe <S2LP_Send+0x19e>
		__WFI(); // wait until packet has been fully transmitted
 80014fc:	bf30      	wfi
	while (!packet_sent) {
 80014fe:	4b07      	ldr	r3, [pc, #28]	@ (800151c <S2LP_Send+0x1bc>)
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	b2db      	uxtb	r3, r3
 8001504:	2b00      	cmp	r3, #0
 8001506:	d0f9      	beq.n	80014fc <S2LP_Send+0x19c>
	}

	DEBUG_PRINT("[S2LP] Packet transmitted!\r\n");
 8001508:	480b      	ldr	r0, [pc, #44]	@ (8001538 <S2LP_Send+0x1d8>)
 800150a:	f005 fecf 	bl	80072ac <puts>
	return HAL_OK;
 800150e:	2300      	movs	r3, #0
}
 8001510:	4618      	mov	r0, r3
 8001512:	3718      	adds	r7, #24
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	08007fb4 	.word	0x08007fb4
 800151c:	200010e4 	.word	0x200010e4
 8001520:	200010e6 	.word	0x200010e6
 8001524:	200010e5 	.word	0x200010e5
 8001528:	08007fd8 	.word	0x08007fd8
 800152c:	08007ffc 	.word	0x08007ffc
 8001530:	0800802c 	.word	0x0800802c
 8001534:	0800805c 	.word	0x0800805c
 8001538:	08008080 	.word	0x08008080

0800153c <S2LP_PrintStatus>:

void S2LP_PrintStatus(S2LPStatus *status)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b084      	sub	sp, #16
 8001540:	af02      	add	r7, sp, #8
 8001542:	6078      	str	r0, [r7, #4]
	DEBUG_PRINT("=== S2LP Status ===\r\n");
 8001544:	486f      	ldr	r0, [pc, #444]	@ (8001704 <S2LP_PrintStatus+0x1c8>)
 8001546:	f005 feb1 	bl	80072ac <puts>
	DEBUG_PRINT("  MC_STATE: ");
 800154a:	486f      	ldr	r0, [pc, #444]	@ (8001708 <S2LP_PrintStatus+0x1cc>)
 800154c:	f005 fe46 	bl	80071dc <iprintf>
	switch (status->MC_STATE) {
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	785b      	ldrb	r3, [r3, #1]
 8001554:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8001558:	b2db      	uxtb	r3, r3
 800155a:	2b5c      	cmp	r3, #92	@ 0x5c
 800155c:	f000 808f 	beq.w	800167e <S2LP_PrintStatus+0x142>
 8001560:	2b5c      	cmp	r3, #92	@ 0x5c
 8001562:	f300 8094 	bgt.w	800168e <S2LP_PrintStatus+0x152>
 8001566:	2b30      	cmp	r3, #48	@ 0x30
 8001568:	dc6a      	bgt.n	8001640 <S2LP_PrintStatus+0x104>
 800156a:	2b00      	cmp	r3, #0
 800156c:	f2c0 808f 	blt.w	800168e <S2LP_PrintStatus+0x152>
 8001570:	2b30      	cmp	r3, #48	@ 0x30
 8001572:	f200 808c 	bhi.w	800168e <S2LP_PrintStatus+0x152>
 8001576:	a201      	add	r2, pc, #4	@ (adr r2, 800157c <S2LP_PrintStatus+0x40>)
 8001578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800157c:	08001647 	.word	0x08001647
 8001580:	0800165f 	.word	0x0800165f
 8001584:	0800164f 	.word	0x0800164f
 8001588:	08001657 	.word	0x08001657
 800158c:	0800168f 	.word	0x0800168f
 8001590:	0800168f 	.word	0x0800168f
 8001594:	0800168f 	.word	0x0800168f
 8001598:	0800168f 	.word	0x0800168f
 800159c:	0800168f 	.word	0x0800168f
 80015a0:	0800168f 	.word	0x0800168f
 80015a4:	0800168f 	.word	0x0800168f
 80015a8:	0800168f 	.word	0x0800168f
 80015ac:	08001667 	.word	0x08001667
 80015b0:	0800168f 	.word	0x0800168f
 80015b4:	0800168f 	.word	0x0800168f
 80015b8:	0800168f 	.word	0x0800168f
 80015bc:	0800168f 	.word	0x0800168f
 80015c0:	0800168f 	.word	0x0800168f
 80015c4:	0800168f 	.word	0x0800168f
 80015c8:	0800168f 	.word	0x0800168f
 80015cc:	08001677 	.word	0x08001677
 80015d0:	0800168f 	.word	0x0800168f
 80015d4:	0800168f 	.word	0x0800168f
 80015d8:	0800168f 	.word	0x0800168f
 80015dc:	0800168f 	.word	0x0800168f
 80015e0:	0800168f 	.word	0x0800168f
 80015e4:	0800168f 	.word	0x0800168f
 80015e8:	0800168f 	.word	0x0800168f
 80015ec:	0800168f 	.word	0x0800168f
 80015f0:	0800168f 	.word	0x0800168f
 80015f4:	0800168f 	.word	0x0800168f
 80015f8:	0800168f 	.word	0x0800168f
 80015fc:	0800168f 	.word	0x0800168f
 8001600:	0800168f 	.word	0x0800168f
 8001604:	0800168f 	.word	0x0800168f
 8001608:	0800168f 	.word	0x0800168f
 800160c:	0800168f 	.word	0x0800168f
 8001610:	0800168f 	.word	0x0800168f
 8001614:	0800168f 	.word	0x0800168f
 8001618:	0800168f 	.word	0x0800168f
 800161c:	0800168f 	.word	0x0800168f
 8001620:	0800168f 	.word	0x0800168f
 8001624:	0800168f 	.word	0x0800168f
 8001628:	0800168f 	.word	0x0800168f
 800162c:	0800168f 	.word	0x0800168f
 8001630:	0800168f 	.word	0x0800168f
 8001634:	0800168f 	.word	0x0800168f
 8001638:	0800168f 	.word	0x0800168f
 800163c:	0800166f 	.word	0x0800166f
 8001640:	2b50      	cmp	r3, #80	@ 0x50
 8001642:	d020      	beq.n	8001686 <S2LP_PrintStatus+0x14a>
 8001644:	e023      	b.n	800168e <S2LP_PrintStatus+0x152>
		case (MC_STATE_READY):
			DEBUG_PRINT("READY");
 8001646:	4831      	ldr	r0, [pc, #196]	@ (800170c <S2LP_PrintStatus+0x1d0>)
 8001648:	f005 fdc8 	bl	80071dc <iprintf>
			break;
 800164c:	e023      	b.n	8001696 <S2LP_PrintStatus+0x15a>
		case (MC_STATE_STANDBY):
			DEBUG_PRINT("STANDBY");
 800164e:	4830      	ldr	r0, [pc, #192]	@ (8001710 <S2LP_PrintStatus+0x1d4>)
 8001650:	f005 fdc4 	bl	80071dc <iprintf>
			break;
 8001654:	e01f      	b.n	8001696 <S2LP_PrintStatus+0x15a>
		case (MC_STATE_SLEEP):
			DEBUG_PRINT("SLEEP");
 8001656:	482f      	ldr	r0, [pc, #188]	@ (8001714 <S2LP_PrintStatus+0x1d8>)
 8001658:	f005 fdc0 	bl	80071dc <iprintf>
			break;
 800165c:	e01b      	b.n	8001696 <S2LP_PrintStatus+0x15a>
		case (MC_STATE_SLEEP_NOFIFO):
			DEBUG_PRINT("SLEEP");
 800165e:	482d      	ldr	r0, [pc, #180]	@ (8001714 <S2LP_PrintStatus+0x1d8>)
 8001660:	f005 fdbc 	bl	80071dc <iprintf>
			break;
 8001664:	e017      	b.n	8001696 <S2LP_PrintStatus+0x15a>
		case (MC_STATE_LOCKON):
			DEBUG_PRINT("LOCKON");
 8001666:	482c      	ldr	r0, [pc, #176]	@ (8001718 <S2LP_PrintStatus+0x1dc>)
 8001668:	f005 fdb8 	bl	80071dc <iprintf>
			break;
 800166c:	e013      	b.n	8001696 <S2LP_PrintStatus+0x15a>
		case (MC_STATE_RX):
			DEBUG_PRINT("RX");
 800166e:	482b      	ldr	r0, [pc, #172]	@ (800171c <S2LP_PrintStatus+0x1e0>)
 8001670:	f005 fdb4 	bl	80071dc <iprintf>
			break;
 8001674:	e00f      	b.n	8001696 <S2LP_PrintStatus+0x15a>
		case (MC_STATE_LOCK_ST):
			DEBUG_PRINT("LOCK_ST");
 8001676:	482a      	ldr	r0, [pc, #168]	@ (8001720 <S2LP_PrintStatus+0x1e4>)
 8001678:	f005 fdb0 	bl	80071dc <iprintf>
			break;
 800167c:	e00b      	b.n	8001696 <S2LP_PrintStatus+0x15a>
		case (MC_STATE_TX):
			DEBUG_PRINT("TX");
 800167e:	4829      	ldr	r0, [pc, #164]	@ (8001724 <S2LP_PrintStatus+0x1e8>)
 8001680:	f005 fdac 	bl	80071dc <iprintf>
			break;
 8001684:	e007      	b.n	8001696 <S2LP_PrintStatus+0x15a>
		case (MC_STATE_SYNTH_SETUP):
			DEBUG_PRINT("SYNTH_SETUP");
 8001686:	4828      	ldr	r0, [pc, #160]	@ (8001728 <S2LP_PrintStatus+0x1ec>)
 8001688:	f005 fda8 	bl	80071dc <iprintf>
			break;
 800168c:	e003      	b.n	8001696 <S2LP_PrintStatus+0x15a>
		default:
			DEBUG_PRINT("UNKNOWN");
 800168e:	4827      	ldr	r0, [pc, #156]	@ (800172c <S2LP_PrintStatus+0x1f0>)
 8001690:	f005 fda4 	bl	80071dc <iprintf>
			break;
 8001694:	bf00      	nop
	}
	DEBUG_PRINT("\r\n");
 8001696:	4826      	ldr	r0, [pc, #152]	@ (8001730 <S2LP_PrintStatus+0x1f4>)
 8001698:	f005 fe08 	bl	80072ac <puts>
	DEBUG_PRINT("  XO_ON=%u, ERROR_LOCK=%u, RX_fifo_empty=%u, TX_FIFO_FULL=%u\r\n",
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	785b      	ldrb	r3, [r3, #1]
 80016a0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80016a4:	b2db      	uxtb	r3, r3
 80016a6:	4619      	mov	r1, r3
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	461a      	mov	r2, r3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80016bc:	b2db      	uxtb	r3, r3
 80016be:	4618      	mov	r0, r3
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80016c8:	b2db      	uxtb	r3, r3
 80016ca:	9300      	str	r3, [sp, #0]
 80016cc:	4603      	mov	r3, r0
 80016ce:	4819      	ldr	r0, [pc, #100]	@ (8001734 <S2LP_PrintStatus+0x1f8>)
 80016d0:	f005 fd84 	bl	80071dc <iprintf>
			status->XO_ON, status->ERROR_LOCK, status->RX_FIFO_EMPTY, status->TX_FIFO_FULL);
	DEBUG_PRINT("  ANT_SELECT=%u, RCCAL_OK=%u, RES=%u\r\n", status->ANT_SELECT, status->RCCAL_OK, status->RESERVED);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	4619      	mov	r1, r3
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80016e8:	b2db      	uxtb	r3, r3
 80016ea:	461a      	mov	r2, r3
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	4810      	ldr	r0, [pc, #64]	@ (8001738 <S2LP_PrintStatus+0x1fc>)
 80016f8:	f005 fd70 	bl	80071dc <iprintf>
}
 80016fc:	bf00      	nop
 80016fe:	3708      	adds	r7, #8
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	0800809c 	.word	0x0800809c
 8001708:	080080b4 	.word	0x080080b4
 800170c:	080080c4 	.word	0x080080c4
 8001710:	080080cc 	.word	0x080080cc
 8001714:	080080d4 	.word	0x080080d4
 8001718:	080080dc 	.word	0x080080dc
 800171c:	080080e4 	.word	0x080080e4
 8001720:	080080e8 	.word	0x080080e8
 8001724:	080080f0 	.word	0x080080f0
 8001728:	080080f4 	.word	0x080080f4
 800172c:	08008100 	.word	0x08008100
 8001730:	08008108 	.word	0x08008108
 8001734:	0800810c 	.word	0x0800810c
 8001738:	0800814c 	.word	0x0800814c
 800173c:	00000000 	.word	0x00000000

08001740 <S2LP_PLLConf>:
* @param  pfd_split pointer to the pfd register value.
* @param  lFc channel center frequency expressed in Hz (from 779 MHz to 915 MHz)
* @retval uint8_t Charge pump word.
*/
void S2LP_PLLConf(int32_t lFc)
{
 8001740:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001744:	b09e      	sub	sp, #120	@ 0x78
 8001746:	af00      	add	r7, sp, #0
 8001748:	63f8      	str	r0, [r7, #60]	@ 0x3c
  uint32_t vcofreq, lFRef;
  uint8_t BFactor = 4; // 779-915 MHz range
 800174a:	2304      	movs	r3, #4
 800174c:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
  uint8_t refdiv = 1; // REFDIV=0 (XO_RCO_CONF0) by default
 8001750:	2301      	movs	r3, #1
 8001752:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74

  /* Calculates the syntheziser band select */
  uint64_t tgt1,tgt2,tgt;
  uint32_t synth;

  tgt = (((uint64_t)lFc)<<19)*(BFactor*refdiv);
 8001756:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001758:	17da      	asrs	r2, r3, #31
 800175a:	469a      	mov	sl, r3
 800175c:	4693      	mov	fp, r2
 800175e:	ea4f 396a 	mov.w	r9, sl, asr #13
 8001762:	ea4f 48ca 	mov.w	r8, sl, lsl #19
 8001766:	f897 2075 	ldrb.w	r2, [r7, #117]	@ 0x75
 800176a:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 800176e:	fb02 f303 	mul.w	r3, r2, r3
 8001772:	17da      	asrs	r2, r3, #31
 8001774:	623b      	str	r3, [r7, #32]
 8001776:	627a      	str	r2, [r7, #36]	@ 0x24
 8001778:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800177c:	4603      	mov	r3, r0
 800177e:	fb03 f209 	mul.w	r2, r3, r9
 8001782:	460b      	mov	r3, r1
 8001784:	fb08 f303 	mul.w	r3, r8, r3
 8001788:	4413      	add	r3, r2
 800178a:	4602      	mov	r2, r0
 800178c:	fba8 4502 	umull	r4, r5, r8, r2
 8001790:	442b      	add	r3, r5
 8001792:	461d      	mov	r5, r3
 8001794:	e9c7 451a 	strd	r4, r5, [r7, #104]	@ 0x68
 8001798:	e9c7 451a 	strd	r4, r5, [r7, #104]	@ 0x68
  synth=(uint32_t)(tgt/XTAL_FREQ);
 800179c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80017a0:	a374      	add	r3, pc, #464	@ (adr r3, 8001974 <S2LP_PLLConf+0x234>)
 80017a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017a6:	f7fe fd73 	bl	8000290 <__aeabi_uldivmod>
 80017aa:	4602      	mov	r2, r0
 80017ac:	460b      	mov	r3, r1
 80017ae:	4613      	mov	r3, r2
 80017b0:	667b      	str	r3, [r7, #100]	@ 0x64
  tgt1 = (uint64_t)XTAL_FREQ*(synth);
 80017b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80017b4:	2200      	movs	r2, #0
 80017b6:	61bb      	str	r3, [r7, #24]
 80017b8:	61fa      	str	r2, [r7, #28]
 80017ba:	4b6b      	ldr	r3, [pc, #428]	@ (8001968 <S2LP_PLLConf+0x228>)
 80017bc:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 80017c0:	462a      	mov	r2, r5
 80017c2:	fb03 f202 	mul.w	r2, r3, r2
 80017c6:	2300      	movs	r3, #0
 80017c8:	4621      	mov	r1, r4
 80017ca:	fb01 f303 	mul.w	r3, r1, r3
 80017ce:	4413      	add	r3, r2
 80017d0:	4a65      	ldr	r2, [pc, #404]	@ (8001968 <S2LP_PLLConf+0x228>)
 80017d2:	4621      	mov	r1, r4
 80017d4:	fba1 1202 	umull	r1, r2, r1, r2
 80017d8:	637a      	str	r2, [r7, #52]	@ 0x34
 80017da:	460a      	mov	r2, r1
 80017dc:	633a      	str	r2, [r7, #48]	@ 0x30
 80017de:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80017e0:	4413      	add	r3, r2
 80017e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80017e4:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 80017e8:	e9c7 3416 	strd	r3, r4, [r7, #88]	@ 0x58
 80017ec:	e9c7 3416 	strd	r3, r4, [r7, #88]	@ 0x58
  tgt2 = (uint64_t)XTAL_FREQ*(synth+1);
 80017f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80017f2:	3301      	adds	r3, #1
 80017f4:	2200      	movs	r2, #0
 80017f6:	613b      	str	r3, [r7, #16]
 80017f8:	617a      	str	r2, [r7, #20]
 80017fa:	4b5b      	ldr	r3, [pc, #364]	@ (8001968 <S2LP_PLLConf+0x228>)
 80017fc:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001800:	462a      	mov	r2, r5
 8001802:	fb03 f202 	mul.w	r2, r3, r2
 8001806:	2300      	movs	r3, #0
 8001808:	4621      	mov	r1, r4
 800180a:	fb01 f303 	mul.w	r3, r1, r3
 800180e:	4413      	add	r3, r2
 8001810:	4a55      	ldr	r2, [pc, #340]	@ (8001968 <S2LP_PLLConf+0x228>)
 8001812:	4621      	mov	r1, r4
 8001814:	fba1 1202 	umull	r1, r2, r1, r2
 8001818:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800181a:	460a      	mov	r2, r1
 800181c:	62ba      	str	r2, [r7, #40]	@ 0x28
 800181e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001820:	4413      	add	r3, r2
 8001822:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001824:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8001828:	e9c7 3414 	strd	r3, r4, [r7, #80]	@ 0x50
 800182c:	e9c7 3414 	strd	r3, r4, [r7, #80]	@ 0x50

  synth=((tgt2-tgt)<(tgt-tgt1))?(synth+1):(synth);
 8001830:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8001834:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8001838:	1a84      	subs	r4, r0, r2
 800183a:	60bc      	str	r4, [r7, #8]
 800183c:	eb61 0303 	sbc.w	r3, r1, r3
 8001840:	60fb      	str	r3, [r7, #12]
 8001842:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8001846:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800184a:	1a84      	subs	r4, r0, r2
 800184c:	603c      	str	r4, [r7, #0]
 800184e:	eb61 0303 	sbc.w	r3, r1, r3
 8001852:	607b      	str	r3, [r7, #4]
 8001854:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001858:	4623      	mov	r3, r4
 800185a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800185e:	4602      	mov	r2, r0
 8001860:	4293      	cmp	r3, r2
 8001862:	462b      	mov	r3, r5
 8001864:	460a      	mov	r2, r1
 8001866:	4193      	sbcs	r3, r2
 8001868:	d202      	bcs.n	8001870 <S2LP_PLLConf+0x130>
 800186a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800186c:	3301      	adds	r3, #1
 800186e:	e000      	b.n	8001872 <S2LP_PLLConf+0x132>
 8001870:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001872:	667b      	str	r3, [r7, #100]	@ 0x64

  /* Calculates the VCO frequency VCOFreq = lFc*B */
  vcofreq = lFc*BFactor;
 8001874:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 8001878:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800187a:	fb02 f303 	mul.w	r3, r2, r3
 800187e:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* Calculates the reference frequency clock */
  lFRef = XTAL_FREQ/refdiv;
 8001880:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 8001884:	4a38      	ldr	r2, [pc, #224]	@ (8001968 <S2LP_PLLConf+0x228>)
 8001886:	fb92 f3f3 	sdiv	r3, r2, r3
 800188a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Set the correct charge pump word */
  if (vcofreq >= VCO_CENTER_FREQ) {
 800188c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800188e:	4a37      	ldr	r2, [pc, #220]	@ (800196c <S2LP_PLLConf+0x22c>)
 8001890:	4293      	cmp	r3, r2
 8001892:	d911      	bls.n	80018b8 <S2LP_PLLConf+0x178>
    if (lFRef > S2LP_DIG_DOMAIN_XTAL_THRESH) {
 8001894:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001896:	4a36      	ldr	r2, [pc, #216]	@ (8001970 <S2LP_PLLConf+0x230>)
 8001898:	4293      	cmp	r3, r2
 800189a:	d906      	bls.n	80018aa <S2LP_PLLConf+0x16a>
      cp_isel = 0x02;
 800189c:	2302      	movs	r3, #2
 800189e:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
      pfd_split = 0;
 80018a2:	2300      	movs	r3, #0
 80018a4:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 80018a8:	e017      	b.n	80018da <S2LP_PLLConf+0x19a>
    }
    else {
      cp_isel = 0x01;
 80018aa:	2301      	movs	r3, #1
 80018ac:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
      pfd_split = 1;
 80018b0:	2301      	movs	r3, #1
 80018b2:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 80018b6:	e010      	b.n	80018da <S2LP_PLLConf+0x19a>
    }
  }
  else {
    if (lFRef > S2LP_DIG_DOMAIN_XTAL_THRESH) {
 80018b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80018ba:	4a2d      	ldr	r2, [pc, #180]	@ (8001970 <S2LP_PLLConf+0x230>)
 80018bc:	4293      	cmp	r3, r2
 80018be:	d906      	bls.n	80018ce <S2LP_PLLConf+0x18e>
      cp_isel = 0x03;
 80018c0:	2303      	movs	r3, #3
 80018c2:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
      pfd_split = 0;
 80018c6:	2300      	movs	r3, #0
 80018c8:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 80018cc:	e005      	b.n	80018da <S2LP_PLLConf+0x19a>
    }
    else {
      cp_isel = 0x02;
 80018ce:	2302      	movs	r3, #2
 80018d0:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
      pfd_split = 1;
 80018d4:	2301      	movs	r3, #1
 80018d6:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
    }
  }

  //DEBUG_PRINT("SYNT: %lu, cp_ise=%u, pfd_split=%u\r\n", synth, cp_isel, pfd_split);

  uint8_t SYNT3 = (uint8_t) ((cp_isel << 5) | (synth >> 24));
 80018da:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80018de:	015b      	lsls	r3, r3, #5
 80018e0:	b2da      	uxtb	r2, r3
 80018e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80018e4:	0e1b      	lsrs	r3, r3, #24
 80018e6:	b2db      	uxtb	r3, r3
 80018e8:	4313      	orrs	r3, r2
 80018ea:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint8_t SYNT2 = (uint8_t) ((synth >> 16) & 0xFF);
 80018ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80018f0:	0c1b      	lsrs	r3, r3, #16
 80018f2:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  uint8_t SYNT1 = (uint8_t) ((synth >> 8) & 0xFF);
 80018f6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80018f8:	0a1b      	lsrs	r3, r3, #8
 80018fa:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  uint8_t SYNT0 = (uint8_t) ((synth >> 0) & 0xFF);
 80018fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001900:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44

  uint8_t SYNTH_CONFIG2 = 0xD0 + (pfd_split << 2);
 8001904:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	b2db      	uxtb	r3, r3
 800190c:	3b30      	subs	r3, #48	@ 0x30
 800190e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  S2LP_WriteReg(SYNT3_ADDR, SYNT3, NULL);
 8001912:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001916:	2200      	movs	r2, #0
 8001918:	4619      	mov	r1, r3
 800191a:	2005      	movs	r0, #5
 800191c:	f7ff fca2 	bl	8001264 <S2LP_WriteReg>
  S2LP_WriteReg(SYNT2_ADDR, SYNT2, NULL);
 8001920:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8001924:	2200      	movs	r2, #0
 8001926:	4619      	mov	r1, r3
 8001928:	2006      	movs	r0, #6
 800192a:	f7ff fc9b 	bl	8001264 <S2LP_WriteReg>
  S2LP_WriteReg(SYNT1_ADDR, SYNT1, NULL);
 800192e:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001932:	2200      	movs	r2, #0
 8001934:	4619      	mov	r1, r3
 8001936:	2007      	movs	r0, #7
 8001938:	f7ff fc94 	bl	8001264 <S2LP_WriteReg>
  S2LP_WriteReg(SYNT0_ADDR, SYNT0, NULL);
 800193c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001940:	2200      	movs	r2, #0
 8001942:	4619      	mov	r1, r3
 8001944:	2008      	movs	r0, #8
 8001946:	f7ff fc8d 	bl	8001264 <S2LP_WriteReg>
  S2LP_WriteReg(SYNTH_CONFIG2_ADDR, SYNTH_CONFIG2, NULL);
 800194a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800194e:	2200      	movs	r2, #0
 8001950:	4619      	mov	r1, r3
 8001952:	2065      	movs	r0, #101	@ 0x65
 8001954:	f7ff fc86 	bl	8001264 <S2LP_WriteReg>
}
 8001958:	bf00      	nop
 800195a:	3778      	adds	r7, #120	@ 0x78
 800195c:	46bd      	mov	sp, r7
 800195e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001962:	bf00      	nop
 8001964:	f3af 8000 	nop.w
 8001968:	02faf080 	.word	0x02faf080
 800196c:	d693a3ff 	.word	0xd693a3ff
 8001970:	01c9c380 	.word	0x01c9c380
 8001974:	02faf080 	.word	0x02faf080
 8001978:	00000000 	.word	0x00000000

0800197c <ComputeDatarate>:

uint32_t ComputeDatarate(uint16_t cM, uint8_t cE)
{
 800197c:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8001980:	b091      	sub	sp, #68	@ 0x44
 8001982:	af00      	add	r7, sp, #0
 8001984:	4603      	mov	r3, r0
 8001986:	460a      	mov	r2, r1
 8001988:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800198a:	4613      	mov	r3, r2
 800198c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  uint32_t f_dig=XTAL_FREQ;
 8001990:	4b3f      	ldr	r3, [pc, #252]	@ (8001a90 <ComputeDatarate+0x114>)
 8001992:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint64_t dr;

  if(f_dig>S2LP_DIG_DOMAIN_XTAL_THRESH) {
 8001994:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001996:	4b3f      	ldr	r3, [pc, #252]	@ (8001a94 <ComputeDatarate+0x118>)
 8001998:	429a      	cmp	r2, r3
 800199a:	d902      	bls.n	80019a2 <ComputeDatarate+0x26>
    f_dig >>= 1;
 800199c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800199e:	085b      	lsrs	r3, r3, #1
 80019a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  if(cE==0) {
 80019a2:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d128      	bne.n	80019fc <ComputeDatarate+0x80>
    dr=((uint64_t)f_dig*cM);
 80019aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019ac:	2200      	movs	r2, #0
 80019ae:	61bb      	str	r3, [r7, #24]
 80019b0:	61fa      	str	r2, [r7, #28]
 80019b2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80019b4:	2200      	movs	r2, #0
 80019b6:	613b      	str	r3, [r7, #16]
 80019b8:	617a      	str	r2, [r7, #20]
 80019ba:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 80019be:	462b      	mov	r3, r5
 80019c0:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80019c4:	4642      	mov	r2, r8
 80019c6:	fb02 f203 	mul.w	r2, r2, r3
 80019ca:	464b      	mov	r3, r9
 80019cc:	4621      	mov	r1, r4
 80019ce:	fb01 f303 	mul.w	r3, r1, r3
 80019d2:	4413      	add	r3, r2
 80019d4:	4622      	mov	r2, r4
 80019d6:	4641      	mov	r1, r8
 80019d8:	fba2 ab01 	umull	sl, fp, r2, r1
 80019dc:	445b      	add	r3, fp
 80019de:	469b      	mov	fp, r3
 80019e0:	e9c7 ab0c 	strd	sl, fp, [r7, #48]	@ 0x30
 80019e4:	e9c7 ab0c 	strd	sl, fp, [r7, #48]	@ 0x30
    return (uint32_t)(dr>>32);
 80019e8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80019ec:	f04f 0200 	mov.w	r2, #0
 80019f0:	f04f 0300 	mov.w	r3, #0
 80019f4:	000a      	movs	r2, r1
 80019f6:	2300      	movs	r3, #0
 80019f8:	4613      	mov	r3, r2
 80019fa:	e043      	b.n	8001a84 <ComputeDatarate+0x108>
  }

  dr=((uint64_t)f_dig)*((uint64_t)cM+65536);
 80019fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019fe:	2200      	movs	r2, #0
 8001a00:	60bb      	str	r3, [r7, #8]
 8001a02:	60fa      	str	r2, [r7, #12]
 8001a04:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001a06:	2200      	movs	r2, #0
 8001a08:	603b      	str	r3, [r7, #0]
 8001a0a:	607a      	str	r2, [r7, #4]
 8001a0c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8001a10:	460b      	mov	r3, r1
 8001a12:	f513 3380 	adds.w	r3, r3, #65536	@ 0x10000
 8001a16:	623b      	str	r3, [r7, #32]
 8001a18:	4613      	mov	r3, r2
 8001a1a:	f143 0300 	adc.w	r3, r3, #0
 8001a1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a20:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001a24:	460b      	mov	r3, r1
 8001a26:	e9d7 ab08 	ldrd	sl, fp, [r7, #32]
 8001a2a:	4652      	mov	r2, sl
 8001a2c:	fb02 f203 	mul.w	r2, r2, r3
 8001a30:	e9c7 ab08 	strd	sl, fp, [r7, #32]
 8001a34:	465b      	mov	r3, fp
 8001a36:	4682      	mov	sl, r0
 8001a38:	468b      	mov	fp, r1
 8001a3a:	4651      	mov	r1, sl
 8001a3c:	fb01 f303 	mul.w	r3, r1, r3
 8001a40:	4413      	add	r3, r2
 8001a42:	4652      	mov	r2, sl
 8001a44:	6a39      	ldr	r1, [r7, #32]
 8001a46:	fba2 4501 	umull	r4, r5, r2, r1
 8001a4a:	442b      	add	r3, r5
 8001a4c:	461d      	mov	r5, r3
 8001a4e:	e9c7 450c 	strd	r4, r5, [r7, #48]	@ 0x30
 8001a52:	e9c7 450c 	strd	r4, r5, [r7, #48]	@ 0x30

  return (uint32_t)(dr>>(33-cE));
 8001a56:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001a5a:	f1c3 0121 	rsb	r1, r3, #33	@ 0x21
 8001a5e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001a62:	f1c1 0420 	rsb	r4, r1, #32
 8001a66:	f1a1 0020 	sub.w	r0, r1, #32
 8001a6a:	fa22 f801 	lsr.w	r8, r2, r1
 8001a6e:	fa03 f404 	lsl.w	r4, r3, r4
 8001a72:	ea48 0804 	orr.w	r8, r8, r4
 8001a76:	fa23 f000 	lsr.w	r0, r3, r0
 8001a7a:	ea48 0800 	orr.w	r8, r8, r0
 8001a7e:	fa23 f901 	lsr.w	r9, r3, r1
 8001a82:	4643      	mov	r3, r8
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3744      	adds	r7, #68	@ 0x44
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8001a8e:	4770      	bx	lr
 8001a90:	02faf080 	.word	0x02faf080
 8001a94:	01c9c380 	.word	0x01c9c380

08001a98 <SearchDatarateME>:

void SearchDatarateME(uint32_t lDatarate, uint16_t* pcM, uint8_t* pcE)
{
 8001a98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a9c:	b0ae      	sub	sp, #184	@ 0xb8
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
 8001aa4:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8001aa8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
  uint32_t lDatarateTmp, f_dig=XTAL_FREQ;
 8001aac:	4ba5      	ldr	r3, [pc, #660]	@ (8001d44 <SearchDatarateME+0x2ac>)
 8001aae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint8_t uDrE;
  uint64_t tgt1,tgt2,tgt;

  if(f_dig>S2LP_DIG_DOMAIN_XTAL_THRESH) {
 8001ab2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001ab6:	4ba4      	ldr	r3, [pc, #656]	@ (8001d48 <SearchDatarateME+0x2b0>)
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d904      	bls.n	8001ac6 <SearchDatarateME+0x2e>
    f_dig >>= 1;
 8001abc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001ac0:	085b      	lsrs	r3, r3, #1
 8001ac2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  }

  /* Search the exponent value */
  for(uDrE = 0; uDrE != 12; uDrE++) {
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
 8001acc:	e013      	b.n	8001af6 <SearchDatarateME+0x5e>
    lDatarateTmp = ComputeDatarate(0xFFFF, uDrE);
 8001ace:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001ad8:	f7ff ff50 	bl	800197c <ComputeDatarate>
 8001adc:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
    if(lDatarate<=lDatarateTmp)
 8001ae0:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8001ae4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001ae8:	429a      	cmp	r2, r3
 8001aea:	d909      	bls.n	8001b00 <SearchDatarateME+0x68>
  for(uDrE = 0; uDrE != 12; uDrE++) {
 8001aec:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8001af0:	3301      	adds	r3, #1
 8001af2:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
 8001af6:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8001afa:	2b0c      	cmp	r3, #12
 8001afc:	d1e7      	bne.n	8001ace <SearchDatarateME+0x36>
 8001afe:	e000      	b.n	8001b02 <SearchDatarateME+0x6a>
      break;
 8001b00:	bf00      	nop
  }
  (*pcE) = (uint8_t)uDrE;
 8001b02:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8001b06:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8001b0a:	7013      	strb	r3, [r2, #0]

  if(uDrE==0) {
 8001b0c:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d16b      	bne.n	8001bec <SearchDatarateME+0x154>
    tgt=((uint64_t)lDatarate)<<32;
 8001b14:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001b18:	2200      	movs	r2, #0
 8001b1a:	663b      	str	r3, [r7, #96]	@ 0x60
 8001b1c:	667a      	str	r2, [r7, #100]	@ 0x64
 8001b1e:	f04f 0200 	mov.w	r2, #0
 8001b22:	f04f 0300 	mov.w	r3, #0
 8001b26:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8001b28:	000b      	movs	r3, r1
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
    (*pcM) = (uint16_t)(tgt/f_dig);
 8001b30:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001b34:	2200      	movs	r2, #0
 8001b36:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001b38:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001b3a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001b3e:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8001b42:	f7fe fba5 	bl	8000290 <__aeabi_uldivmod>
 8001b46:	4602      	mov	r2, r0
 8001b48:	460b      	mov	r3, r1
 8001b4a:	b293      	uxth	r3, r2
 8001b4c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8001b50:	8013      	strh	r3, [r2, #0]
    tgt1=(uint64_t)f_dig*(*pcM);
 8001b52:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001b56:	2200      	movs	r2, #0
 8001b58:	653b      	str	r3, [r7, #80]	@ 0x50
 8001b5a:	657a      	str	r2, [r7, #84]	@ 0x54
 8001b5c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001b60:	881b      	ldrh	r3, [r3, #0]
 8001b62:	b29b      	uxth	r3, r3
 8001b64:	2200      	movs	r2, #0
 8001b66:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001b68:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001b6a:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8001b6e:	462b      	mov	r3, r5
 8001b70:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 8001b74:	4642      	mov	r2, r8
 8001b76:	fb02 f203 	mul.w	r2, r2, r3
 8001b7a:	464b      	mov	r3, r9
 8001b7c:	4621      	mov	r1, r4
 8001b7e:	fb01 f303 	mul.w	r3, r1, r3
 8001b82:	4413      	add	r3, r2
 8001b84:	4622      	mov	r2, r4
 8001b86:	4641      	mov	r1, r8
 8001b88:	fba2 1201 	umull	r1, r2, r2, r1
 8001b8c:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001b8e:	460a      	mov	r2, r1
 8001b90:	67ba      	str	r2, [r7, #120]	@ 0x78
 8001b92:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8001b94:	4413      	add	r3, r2
 8001b96:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001b98:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	@ 0x78
 8001b9c:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
 8001ba0:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
    tgt2=(uint64_t)f_dig*((*pcM)+1);
 8001ba4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001ba8:	2200      	movs	r2, #0
 8001baa:	643b      	str	r3, [r7, #64]	@ 0x40
 8001bac:	647a      	str	r2, [r7, #68]	@ 0x44
 8001bae:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001bb2:	881b      	ldrh	r3, [r3, #0]
 8001bb4:	3301      	adds	r3, #1
 8001bb6:	17da      	asrs	r2, r3, #31
 8001bb8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001bba:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001bbc:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 8001bc0:	462b      	mov	r3, r5
 8001bc2:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001bc6:	4642      	mov	r2, r8
 8001bc8:	fb02 f203 	mul.w	r2, r2, r3
 8001bcc:	464b      	mov	r3, r9
 8001bce:	4621      	mov	r1, r4
 8001bd0:	fb01 f303 	mul.w	r3, r1, r3
 8001bd4:	4413      	add	r3, r2
 8001bd6:	4622      	mov	r2, r4
 8001bd8:	4641      	mov	r1, r8
 8001bda:	fba2 ab01 	umull	sl, fp, r2, r1
 8001bde:	445b      	add	r3, fp
 8001be0:	469b      	mov	fp, r3
 8001be2:	e9c7 ab28 	strd	sl, fp, [r7, #160]	@ 0xa0
 8001be6:	e9c7 ab28 	strd	sl, fp, [r7, #160]	@ 0xa0
 8001bea:	e07d      	b.n	8001ce8 <SearchDatarateME+0x250>
  }
  else {
    tgt=((uint64_t)lDatarate)<<(33-uDrE);
 8001bec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	4698      	mov	r8, r3
 8001bf4:	4691      	mov	r9, r2
 8001bf6:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8001bfa:	f1c3 0121 	rsb	r1, r3, #33	@ 0x21
 8001bfe:	f1a1 0320 	sub.w	r3, r1, #32
 8001c02:	f1c1 0220 	rsb	r2, r1, #32
 8001c06:	fa09 f501 	lsl.w	r5, r9, r1
 8001c0a:	fa08 f303 	lsl.w	r3, r8, r3
 8001c0e:	431d      	orrs	r5, r3
 8001c10:	fa28 f202 	lsr.w	r2, r8, r2
 8001c14:	4315      	orrs	r5, r2
 8001c16:	fa08 f401 	lsl.w	r4, r8, r1
 8001c1a:	e9c7 4526 	strd	r4, r5, [r7, #152]	@ 0x98
    (*pcM) = (uint16_t)((tgt/f_dig)-65536);
 8001c1e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001c22:	2200      	movs	r2, #0
 8001c24:	633b      	str	r3, [r7, #48]	@ 0x30
 8001c26:	637a      	str	r2, [r7, #52]	@ 0x34
 8001c28:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001c2c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8001c30:	f7fe fb2e 	bl	8000290 <__aeabi_uldivmod>
 8001c34:	4602      	mov	r2, r0
 8001c36:	460b      	mov	r3, r1
 8001c38:	b293      	uxth	r3, r2
 8001c3a:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8001c3e:	8013      	strh	r3, [r2, #0]
    tgt1=(uint64_t)f_dig*((*pcM)+65536);
 8001c40:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001c44:	2200      	movs	r2, #0
 8001c46:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001c48:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001c4a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001c4e:	881b      	ldrh	r3, [r3, #0]
 8001c50:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8001c54:	17da      	asrs	r2, r3, #31
 8001c56:	623b      	str	r3, [r7, #32]
 8001c58:	627a      	str	r2, [r7, #36]	@ 0x24
 8001c5a:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8001c5e:	462b      	mov	r3, r5
 8001c60:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001c64:	4642      	mov	r2, r8
 8001c66:	fb02 f203 	mul.w	r2, r2, r3
 8001c6a:	464b      	mov	r3, r9
 8001c6c:	4621      	mov	r1, r4
 8001c6e:	fb01 f303 	mul.w	r3, r1, r3
 8001c72:	4413      	add	r3, r2
 8001c74:	4622      	mov	r2, r4
 8001c76:	4641      	mov	r1, r8
 8001c78:	fba2 1201 	umull	r1, r2, r2, r1
 8001c7c:	677a      	str	r2, [r7, #116]	@ 0x74
 8001c7e:	460a      	mov	r2, r1
 8001c80:	673a      	str	r2, [r7, #112]	@ 0x70
 8001c82:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001c84:	4413      	add	r3, r2
 8001c86:	677b      	str	r3, [r7, #116]	@ 0x74
 8001c88:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	@ 0x70
 8001c8c:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
 8001c90:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
    tgt2=(uint64_t)f_dig*((*pcM)+1+65536);
 8001c94:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001c98:	2200      	movs	r2, #0
 8001c9a:	61bb      	str	r3, [r7, #24]
 8001c9c:	61fa      	str	r2, [r7, #28]
 8001c9e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001ca2:	881b      	ldrh	r3, [r3, #0]
 8001ca4:	f103 1301 	add.w	r3, r3, #65537	@ 0x10001
 8001ca8:	17da      	asrs	r2, r3, #31
 8001caa:	613b      	str	r3, [r7, #16]
 8001cac:	617a      	str	r2, [r7, #20]
 8001cae:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8001cb2:	462b      	mov	r3, r5
 8001cb4:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001cb8:	4642      	mov	r2, r8
 8001cba:	fb02 f203 	mul.w	r2, r2, r3
 8001cbe:	464b      	mov	r3, r9
 8001cc0:	4621      	mov	r1, r4
 8001cc2:	fb01 f303 	mul.w	r3, r1, r3
 8001cc6:	4413      	add	r3, r2
 8001cc8:	4622      	mov	r2, r4
 8001cca:	4641      	mov	r1, r8
 8001ccc:	fba2 1201 	umull	r1, r2, r2, r1
 8001cd0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001cd2:	460a      	mov	r2, r1
 8001cd4:	66ba      	str	r2, [r7, #104]	@ 0x68
 8001cd6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001cd8:	4413      	add	r3, r2
 8001cda:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001cdc:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	@ 0x68
 8001ce0:	e9c7 3428 	strd	r3, r4, [r7, #160]	@ 0xa0
 8001ce4:	e9c7 3428 	strd	r3, r4, [r7, #160]	@ 0xa0
  }


  (*pcM)=((tgt2-tgt)<(tgt-tgt1))?((*pcM)+1):(*pcM);
 8001ce8:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8001cec:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8001cf0:	1a84      	subs	r4, r0, r2
 8001cf2:	60bc      	str	r4, [r7, #8]
 8001cf4:	eb61 0303 	sbc.w	r3, r1, r3
 8001cf8:	60fb      	str	r3, [r7, #12]
 8001cfa:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8001cfe:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	@ 0xa8
 8001d02:	1a84      	subs	r4, r0, r2
 8001d04:	603c      	str	r4, [r7, #0]
 8001d06:	eb61 0303 	sbc.w	r3, r1, r3
 8001d0a:	607b      	str	r3, [r7, #4]
 8001d0c:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001d10:	4623      	mov	r3, r4
 8001d12:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001d16:	4602      	mov	r2, r0
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	462b      	mov	r3, r5
 8001d1c:	460a      	mov	r2, r1
 8001d1e:	4193      	sbcs	r3, r2
 8001d20:	d205      	bcs.n	8001d2e <SearchDatarateME+0x296>
 8001d22:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001d26:	881b      	ldrh	r3, [r3, #0]
 8001d28:	3301      	adds	r3, #1
 8001d2a:	b29b      	uxth	r3, r3
 8001d2c:	e002      	b.n	8001d34 <SearchDatarateME+0x29c>
 8001d2e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001d32:	881b      	ldrh	r3, [r3, #0]
 8001d34:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8001d38:	8013      	strh	r3, [r2, #0]

}
 8001d3a:	bf00      	nop
 8001d3c:	37b8      	adds	r7, #184	@ 0xb8
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d44:	02faf080 	.word	0x02faf080
 8001d48:	01c9c380 	.word	0x01c9c380

08001d4c <ComputeFreqDeviation>:

uint32_t ComputeFreqDeviation(uint8_t cM, uint8_t cE, uint8_t bs, uint8_t refdiv)
{
 8001d4c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001d50:	b08c      	sub	sp, #48	@ 0x30
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	461e      	mov	r6, r3
 8001d56:	4603      	mov	r3, r0
 8001d58:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001d5c:	460b      	mov	r3, r1
 8001d5e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001d62:	4613      	mov	r3, r2
 8001d64:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001d68:	4633      	mov	r3, r6
 8001d6a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  uint32_t f_xo=XTAL_FREQ;
 8001d6e:	4b35      	ldr	r3, [pc, #212]	@ (8001e44 <ComputeFreqDeviation+0xf8>)
 8001d70:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if(cE==0) {
 8001d72:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d127      	bne.n	8001dca <ComputeFreqDeviation+0x7e>
    return (uint32_t)(((uint64_t)f_xo*cM)>>22);
 8001d7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	613b      	str	r3, [r7, #16]
 8001d80:	617a      	str	r2, [r7, #20]
 8001d82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d86:	2200      	movs	r2, #0
 8001d88:	60bb      	str	r3, [r7, #8]
 8001d8a:	60fa      	str	r2, [r7, #12]
 8001d8c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001d90:	462b      	mov	r3, r5
 8001d92:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001d96:	4642      	mov	r2, r8
 8001d98:	fb02 f203 	mul.w	r2, r2, r3
 8001d9c:	464b      	mov	r3, r9
 8001d9e:	4621      	mov	r1, r4
 8001da0:	fb01 f303 	mul.w	r3, r1, r3
 8001da4:	4413      	add	r3, r2
 8001da6:	4622      	mov	r2, r4
 8001da8:	4641      	mov	r1, r8
 8001daa:	fba2 ab01 	umull	sl, fp, r2, r1
 8001dae:	445b      	add	r3, fp
 8001db0:	469b      	mov	fp, r3
 8001db2:	f04f 0200 	mov.w	r2, #0
 8001db6:	f04f 0300 	mov.w	r3, #0
 8001dba:	ea4f 529a 	mov.w	r2, sl, lsr #22
 8001dbe:	ea42 228b 	orr.w	r2, r2, fp, lsl #10
 8001dc2:	ea4f 539b 	mov.w	r3, fp, lsr #22
 8001dc6:	4613      	mov	r3, r2
 8001dc8:	e036      	b.n	8001e38 <ComputeFreqDeviation+0xec>
  }

  return (uint32_t)(((uint64_t)f_xo*(256+cM))>>(23-cE));
 8001dca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dcc:	2200      	movs	r2, #0
 8001dce:	603b      	str	r3, [r7, #0]
 8001dd0:	607a      	str	r2, [r7, #4]
 8001dd2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001dd6:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001dda:	17da      	asrs	r2, r3, #31
 8001ddc:	61bb      	str	r3, [r7, #24]
 8001dde:	61fa      	str	r2, [r7, #28]
 8001de0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001de4:	460b      	mov	r3, r1
 8001de6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001dea:	4652      	mov	r2, sl
 8001dec:	fb02 f203 	mul.w	r2, r2, r3
 8001df0:	e9c7 ab06 	strd	sl, fp, [r7, #24]
 8001df4:	465b      	mov	r3, fp
 8001df6:	4682      	mov	sl, r0
 8001df8:	468b      	mov	fp, r1
 8001dfa:	4651      	mov	r1, sl
 8001dfc:	fb01 f303 	mul.w	r3, r1, r3
 8001e00:	4413      	add	r3, r2
 8001e02:	4652      	mov	r2, sl
 8001e04:	69b9      	ldr	r1, [r7, #24]
 8001e06:	fba2 4501 	umull	r4, r5, r2, r1
 8001e0a:	442b      	add	r3, r5
 8001e0c:	461d      	mov	r5, r3
 8001e0e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001e12:	f1c3 0317 	rsb	r3, r3, #23
 8001e16:	f1c3 0120 	rsb	r1, r3, #32
 8001e1a:	f1a3 0220 	sub.w	r2, r3, #32
 8001e1e:	fa24 f803 	lsr.w	r8, r4, r3
 8001e22:	fa05 f101 	lsl.w	r1, r5, r1
 8001e26:	ea48 0801 	orr.w	r8, r8, r1
 8001e2a:	fa25 f202 	lsr.w	r2, r5, r2
 8001e2e:	ea48 0802 	orr.w	r8, r8, r2
 8001e32:	fa25 f903 	lsr.w	r9, r5, r3
 8001e36:	4643      	mov	r3, r8
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3730      	adds	r7, #48	@ 0x30
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001e42:	4770      	bx	lr
 8001e44:	02faf080 	.word	0x02faf080

08001e48 <SearchFreqDevME>:

void SearchFreqDevME(uint32_t lFDev, uint8_t* pcM, uint8_t* pcE)
{
 8001e48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e4c:	b0a2      	sub	sp, #136	@ 0x88
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	65f8      	str	r0, [r7, #92]	@ 0x5c
 8001e52:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001e54:	657a      	str	r2, [r7, #84]	@ 0x54
  uint8_t uFDevE, bs = 4, refdiv = 1;
 8001e56:	2304      	movs	r3, #4
 8001e58:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  uint32_t lFDevTmp;
  uint64_t tgt1,tgt2,tgt;

  /* Search the exponent of the frequency deviation value */
  for(uFDevE = 0; uFDevE != 12; uFDevE++) {
 8001e62:	2300      	movs	r3, #0
 8001e64:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8001e68:	e012      	b.n	8001e90 <SearchFreqDevME+0x48>
    lFDevTmp = ComputeFreqDeviation(255, uFDevE, bs, refdiv);
 8001e6a:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8001e6e:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8001e72:	f897 1087 	ldrb.w	r1, [r7, #135]	@ 0x87
 8001e76:	20ff      	movs	r0, #255	@ 0xff
 8001e78:	f7ff ff68 	bl	8001d4c <ComputeFreqDeviation>
 8001e7c:	6638      	str	r0, [r7, #96]	@ 0x60
    if(lFDev<lFDevTmp)
 8001e7e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8001e80:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001e82:	429a      	cmp	r2, r3
 8001e84:	d309      	bcc.n	8001e9a <SearchFreqDevME+0x52>
  for(uFDevE = 0; uFDevE != 12; uFDevE++) {
 8001e86:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001e8a:	3301      	adds	r3, #1
 8001e8c:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8001e90:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001e94:	2b0c      	cmp	r3, #12
 8001e96:	d1e8      	bne.n	8001e6a <SearchFreqDevME+0x22>
 8001e98:	e000      	b.n	8001e9c <SearchFreqDevME+0x54>
      break;
 8001e9a:	bf00      	nop
  }
  (*pcE) = (uint8_t)uFDevE;
 8001e9c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001e9e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001ea2:	7013      	strb	r3, [r2, #0]

  if(uFDevE==0)
 8001ea4:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d155      	bne.n	8001f58 <SearchFreqDevME+0x110>
  {
    tgt=((uint64_t)lFDev)<<22;
 8001eac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001eae:	2200      	movs	r2, #0
 8001eb0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001eb2:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001eb4:	f04f 0200 	mov.w	r2, #0
 8001eb8:	f04f 0300 	mov.w	r3, #0
 8001ebc:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 8001ec0:	4629      	mov	r1, r5
 8001ec2:	058b      	lsls	r3, r1, #22
 8001ec4:	4621      	mov	r1, r4
 8001ec6:	ea43 2391 	orr.w	r3, r3, r1, lsr #10
 8001eca:	4621      	mov	r1, r4
 8001ecc:	058a      	lsls	r2, r1, #22
 8001ece:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
    (*pcM)=(uint32_t)(tgt/XTAL_FREQ);
 8001ed2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8001ed6:	a36e      	add	r3, pc, #440	@ (adr r3, 8002090 <SearchFreqDevME+0x248>)
 8001ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001edc:	f7fe f9d8 	bl	8000290 <__aeabi_uldivmod>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	460b      	mov	r3, r1
 8001ee4:	b2d3      	uxtb	r3, r2
 8001ee6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001ee8:	7013      	strb	r3, [r2, #0]
    tgt1=(uint64_t)XTAL_FREQ*(*pcM);
 8001eea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001eec:	781b      	ldrb	r3, [r3, #0]
 8001eee:	b2db      	uxtb	r3, r3
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	633b      	str	r3, [r7, #48]	@ 0x30
 8001ef4:	637a      	str	r2, [r7, #52]	@ 0x34
 8001ef6:	4b68      	ldr	r3, [pc, #416]	@ (8002098 <SearchFreqDevME+0x250>)
 8001ef8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001efc:	462a      	mov	r2, r5
 8001efe:	fb03 f202 	mul.w	r2, r3, r2
 8001f02:	2300      	movs	r3, #0
 8001f04:	4621      	mov	r1, r4
 8001f06:	fb01 f303 	mul.w	r3, r1, r3
 8001f0a:	4413      	add	r3, r2
 8001f0c:	4a62      	ldr	r2, [pc, #392]	@ (8002098 <SearchFreqDevME+0x250>)
 8001f0e:	4621      	mov	r1, r4
 8001f10:	fba1 ab02 	umull	sl, fp, r1, r2
 8001f14:	445b      	add	r3, fp
 8001f16:	469b      	mov	fp, r3
 8001f18:	e9c7 ab1e 	strd	sl, fp, [r7, #120]	@ 0x78
 8001f1c:	e9c7 ab1e 	strd	sl, fp, [r7, #120]	@ 0x78
    tgt2=(uint64_t)XTAL_FREQ*((*pcM)+1);
 8001f20:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	3301      	adds	r3, #1
 8001f26:	17da      	asrs	r2, r3, #31
 8001f28:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f2a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001f2c:	4b5a      	ldr	r3, [pc, #360]	@ (8002098 <SearchFreqDevME+0x250>)
 8001f2e:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8001f32:	462a      	mov	r2, r5
 8001f34:	fb03 f202 	mul.w	r2, r3, r2
 8001f38:	2300      	movs	r3, #0
 8001f3a:	4621      	mov	r1, r4
 8001f3c:	fb01 f303 	mul.w	r3, r1, r3
 8001f40:	4413      	add	r3, r2
 8001f42:	4a55      	ldr	r2, [pc, #340]	@ (8002098 <SearchFreqDevME+0x250>)
 8001f44:	4621      	mov	r1, r4
 8001f46:	fba1 8902 	umull	r8, r9, r1, r2
 8001f4a:	444b      	add	r3, r9
 8001f4c:	4699      	mov	r9, r3
 8001f4e:	e9c7 891c 	strd	r8, r9, [r7, #112]	@ 0x70
 8001f52:	e9c7 891c 	strd	r8, r9, [r7, #112]	@ 0x70
 8001f56:	e06d      	b.n	8002034 <SearchFreqDevME+0x1ec>
  }
  else
  {
    tgt=((uint64_t)lFDev)<<(23-uFDevE);
 8001f58:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	623b      	str	r3, [r7, #32]
 8001f5e:	627a      	str	r2, [r7, #36]	@ 0x24
 8001f60:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8001f64:	f1c3 0117 	rsb	r1, r3, #23
 8001f68:	f1a1 0320 	sub.w	r3, r1, #32
 8001f6c:	f1c1 0220 	rsb	r2, r1, #32
 8001f70:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001f74:	4648      	mov	r0, r9
 8001f76:	fa00 f501 	lsl.w	r5, r0, r1
 8001f7a:	4640      	mov	r0, r8
 8001f7c:	fa00 f303 	lsl.w	r3, r0, r3
 8001f80:	431d      	orrs	r5, r3
 8001f82:	4643      	mov	r3, r8
 8001f84:	fa23 f202 	lsr.w	r2, r3, r2
 8001f88:	4315      	orrs	r5, r2
 8001f8a:	4643      	mov	r3, r8
 8001f8c:	408b      	lsls	r3, r1
 8001f8e:	461c      	mov	r4, r3
 8001f90:	e9c7 451a 	strd	r4, r5, [r7, #104]	@ 0x68
    (*pcM)=(uint32_t)(tgt/XTAL_FREQ)-256;
 8001f94:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8001f98:	a33d      	add	r3, pc, #244	@ (adr r3, 8002090 <SearchFreqDevME+0x248>)
 8001f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f9e:	f7fe f977 	bl	8000290 <__aeabi_uldivmod>
 8001fa2:	4602      	mov	r2, r0
 8001fa4:	460b      	mov	r3, r1
 8001fa6:	b2d3      	uxtb	r3, r2
 8001fa8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001faa:	7013      	strb	r3, [r2, #0]
    tgt1=(uint64_t)XTAL_FREQ*((*pcM)+256);
 8001fac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001fb4:	17da      	asrs	r2, r3, #31
 8001fb6:	61bb      	str	r3, [r7, #24]
 8001fb8:	61fa      	str	r2, [r7, #28]
 8001fba:	4b37      	ldr	r3, [pc, #220]	@ (8002098 <SearchFreqDevME+0x250>)
 8001fbc:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8001fc0:	462a      	mov	r2, r5
 8001fc2:	fb03 f202 	mul.w	r2, r3, r2
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	4621      	mov	r1, r4
 8001fca:	fb01 f303 	mul.w	r3, r1, r3
 8001fce:	4413      	add	r3, r2
 8001fd0:	4a31      	ldr	r2, [pc, #196]	@ (8002098 <SearchFreqDevME+0x250>)
 8001fd2:	4621      	mov	r1, r4
 8001fd4:	fba1 1202 	umull	r1, r2, r1, r2
 8001fd8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001fda:	460a      	mov	r2, r1
 8001fdc:	64ba      	str	r2, [r7, #72]	@ 0x48
 8001fde:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001fe0:	4413      	add	r3, r2
 8001fe2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001fe4:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	@ 0x48
 8001fe8:	e9c7 341e 	strd	r3, r4, [r7, #120]	@ 0x78
 8001fec:	e9c7 341e 	strd	r3, r4, [r7, #120]	@ 0x78
    tgt2=(uint64_t)XTAL_FREQ*((*pcM)+1+256);
 8001ff0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	f203 1301 	addw	r3, r3, #257	@ 0x101
 8001ff8:	17da      	asrs	r2, r3, #31
 8001ffa:	613b      	str	r3, [r7, #16]
 8001ffc:	617a      	str	r2, [r7, #20]
 8001ffe:	4b26      	ldr	r3, [pc, #152]	@ (8002098 <SearchFreqDevME+0x250>)
 8002000:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002004:	462a      	mov	r2, r5
 8002006:	fb03 f202 	mul.w	r2, r3, r2
 800200a:	2300      	movs	r3, #0
 800200c:	4621      	mov	r1, r4
 800200e:	fb01 f303 	mul.w	r3, r1, r3
 8002012:	4413      	add	r3, r2
 8002014:	4a20      	ldr	r2, [pc, #128]	@ (8002098 <SearchFreqDevME+0x250>)
 8002016:	4621      	mov	r1, r4
 8002018:	fba1 1202 	umull	r1, r2, r1, r2
 800201c:	647a      	str	r2, [r7, #68]	@ 0x44
 800201e:	460a      	mov	r2, r1
 8002020:	643a      	str	r2, [r7, #64]	@ 0x40
 8002022:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002024:	4413      	add	r3, r2
 8002026:	647b      	str	r3, [r7, #68]	@ 0x44
 8002028:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 800202c:	e9c7 341c 	strd	r3, r4, [r7, #112]	@ 0x70
 8002030:	e9c7 341c 	strd	r3, r4, [r7, #112]	@ 0x70
  }

  (*pcM)=((tgt2-tgt)<(tgt-tgt1))?((*pcM)+1):(*pcM);
 8002034:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002038:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800203c:	1a84      	subs	r4, r0, r2
 800203e:	60bc      	str	r4, [r7, #8]
 8002040:	eb61 0303 	sbc.w	r3, r1, r3
 8002044:	60fb      	str	r3, [r7, #12]
 8002046:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800204a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 800204e:	1a84      	subs	r4, r0, r2
 8002050:	603c      	str	r4, [r7, #0]
 8002052:	eb61 0303 	sbc.w	r3, r1, r3
 8002056:	607b      	str	r3, [r7, #4]
 8002058:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800205c:	4623      	mov	r3, r4
 800205e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002062:	4602      	mov	r2, r0
 8002064:	4293      	cmp	r3, r2
 8002066:	462b      	mov	r3, r5
 8002068:	460a      	mov	r2, r1
 800206a:	4193      	sbcs	r3, r2
 800206c:	d204      	bcs.n	8002078 <SearchFreqDevME+0x230>
 800206e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002070:	781b      	ldrb	r3, [r3, #0]
 8002072:	3301      	adds	r3, #1
 8002074:	b2db      	uxtb	r3, r3
 8002076:	e001      	b.n	800207c <SearchFreqDevME+0x234>
 8002078:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800207a:	781b      	ldrb	r3, [r3, #0]
 800207c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800207e:	7013      	strb	r3, [r2, #0]
}
 8002080:	bf00      	nop
 8002082:	3788      	adds	r7, #136	@ 0x88
 8002084:	46bd      	mov	sp, r7
 8002086:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800208a:	bf00      	nop
 800208c:	f3af 8000 	nop.w
 8002090:	02faf080 	.word	0x02faf080
 8002094:	00000000 	.word	0x00000000
 8002098:	02faf080 	.word	0x02faf080

0800209c <S2LP_SetModulation>:
*         [100 500000].
*         Frequency deviation expressed in Hz.
* @retval None.
*/
void S2LP_SetModulation(uint8_t mod_type, uint32_t datarate, uint32_t fdev)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b086      	sub	sp, #24
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	4603      	mov	r3, r0
 80020a4:	60b9      	str	r1, [r7, #8]
 80020a6:	607a      	str	r2, [r7, #4]
 80020a8:	73fb      	strb	r3, [r7, #15]
  uint8_t dr_e;
  uint16_t dr_m;
  uint8_t uFDevM, uFDevE;

  /* Calculates the datarate mantissa and exponent */
  SearchDatarateME(datarate, &dr_m, &dr_e);
 80020aa:	f107 0217 	add.w	r2, r7, #23
 80020ae:	f107 0314 	add.w	r3, r7, #20
 80020b2:	4619      	mov	r1, r3
 80020b4:	68b8      	ldr	r0, [r7, #8]
 80020b6:	f7ff fcef 	bl	8001a98 <SearchDatarateME>
  /* Calculates the frequency deviation mantissa and exponent */
  SearchFreqDevME(fdev, &uFDevM, &uFDevE);
 80020ba:	f107 0212 	add.w	r2, r7, #18
 80020be:	f107 0313 	add.w	r3, r7, #19
 80020c2:	4619      	mov	r1, r3
 80020c4:	6878      	ldr	r0, [r7, #4]
 80020c6:	f7ff febf 	bl	8001e48 <SearchFreqDevME>

  S2LP_WriteReg(MOD4_ADDR, (uint8_t)(dr_m >> 8), NULL);
 80020ca:	8abb      	ldrh	r3, [r7, #20]
 80020cc:	0a1b      	lsrs	r3, r3, #8
 80020ce:	b29b      	uxth	r3, r3
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	2200      	movs	r2, #0
 80020d4:	4619      	mov	r1, r3
 80020d6:	200e      	movs	r0, #14
 80020d8:	f7ff f8c4 	bl	8001264 <S2LP_WriteReg>
  S2LP_WriteReg(MOD3_ADDR, (uint8_t)dr_m, NULL);
 80020dc:	8abb      	ldrh	r3, [r7, #20]
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	2200      	movs	r2, #0
 80020e2:	4619      	mov	r1, r3
 80020e4:	200f      	movs	r0, #15
 80020e6:	f7ff f8bd 	bl	8001264 <S2LP_WriteReg>
  S2LP_WriteReg(MOD2_ADDR, mod_type | dr_e, NULL);
 80020ea:	7dfa      	ldrb	r2, [r7, #23]
 80020ec:	7bfb      	ldrb	r3, [r7, #15]
 80020ee:	4313      	orrs	r3, r2
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	2200      	movs	r2, #0
 80020f4:	4619      	mov	r1, r3
 80020f6:	2010      	movs	r0, #16
 80020f8:	f7ff f8b4 	bl	8001264 <S2LP_WriteReg>

  S2LP_WriteReg(MOD0_ADDR, uFDevM, NULL);
 80020fc:	7cfb      	ldrb	r3, [r7, #19]
 80020fe:	2200      	movs	r2, #0
 8002100:	4619      	mov	r1, r3
 8002102:	2012      	movs	r0, #18
 8002104:	f7ff f8ae 	bl	8001264 <S2LP_WriteReg>
  S2LP_WriteReg(MOD1_ADDR, uFDevE, NULL);
 8002108:	7cbb      	ldrb	r3, [r7, #18]
 800210a:	2200      	movs	r2, #0
 800210c:	4619      	mov	r1, r3
 800210e:	2011      	movs	r0, #17
 8002110:	f7ff f8a8 	bl	8001264 <S2LP_WriteReg>
}
 8002114:	bf00      	nop
 8002116:	3718      	adds	r7, #24
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}

0800211c <S2LP_SetPALeveldBm>:

void S2LP_SetPALeveldBm(int32_t lPowerdBm)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b084      	sub	sp, #16
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  uint8_t paLevelValue;
  if(lPowerdBm> 14)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2b0e      	cmp	r3, #14
 8002128:	dd02      	ble.n	8002130 <S2LP_SetPALeveldBm+0x14>
  {
    paLevelValue = 1;
 800212a:	2301      	movs	r3, #1
 800212c:	73fb      	strb	r3, [r7, #15]
 800212e:	e006      	b.n	800213e <S2LP_SetPALeveldBm+0x22>
  }
  else {
    paLevelValue = (uint8_t)((int32_t)29-2*lPowerdBm);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	b2db      	uxtb	r3, r3
 8002134:	005b      	lsls	r3, r3, #1
 8002136:	b2db      	uxtb	r3, r3
 8002138:	f1c3 031d 	rsb	r3, r3, #29
 800213c:	73fb      	strb	r3, [r7, #15]
  }

  S2LP_WriteReg(PA_POWER0_ADDR, 0, NULL);
 800213e:	2200      	movs	r2, #0
 8002140:	2100      	movs	r1, #0
 8002142:	2062      	movs	r0, #98	@ 0x62
 8002144:	f7ff f88e 	bl	8001264 <S2LP_WriteReg>
  S2LP_WriteReg(PA_CONFIG1_ADDR+1, 0, NULL); // disable degeneration mode
 8002148:	2200      	movs	r2, #0
 800214a:	2100      	movs	r1, #0
 800214c:	2064      	movs	r0, #100	@ 0x64
 800214e:	f7ff f889 	bl	8001264 <S2LP_WriteReg>
  S2LP_WriteReg(PA_CONFIG1_ADDR, 0, NULL); // disable Tx Bessel FIR
 8002152:	2200      	movs	r2, #0
 8002154:	2100      	movs	r1, #0
 8002156:	2063      	movs	r0, #99	@ 0x63
 8002158:	f7ff f884 	bl	8001264 <S2LP_WriteReg>
  S2LP_WriteReg(PA_POWER1_ADDR, paLevelValue, NULL);
 800215c:	7bfb      	ldrb	r3, [r7, #15]
 800215e:	2200      	movs	r2, #0
 8002160:	4619      	mov	r1, r3
 8002162:	2061      	movs	r0, #97	@ 0x61
 8002164:	f7ff f87e 	bl	8001264 <S2LP_WriteReg>
}
 8002168:	bf00      	nop
 800216a:	3710      	adds	r7, #16
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}

08002170 <S2LP_Init>:

	return HAL_OK;
}

HAL_StatusTypeDef S2LP_Init(SPI_HandleTypeDef *spi_handle)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b086      	sub	sp, #24
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
	gSPI = spi_handle;
 8002178:	4a48      	ldr	r2, [pc, #288]	@ (800229c <S2LP_Init+0x12c>)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6013      	str	r3, [r2, #0]
	uint32_t ncycles_start = HAL_RCC_GetHCLKFreq()/9600;
 800217e:	f002 fbbd 	bl	80048fc <HAL_RCC_GetHCLKFreq>
 8002182:	4603      	mov	r3, r0
 8002184:	4a46      	ldr	r2, [pc, #280]	@ (80022a0 <S2LP_Init+0x130>)
 8002186:	fba2 2303 	umull	r2, r3, r2, r3
 800218a:	0a9b      	lsrs	r3, r3, #10
 800218c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800218e:	b672      	cpsid	i
}
 8002190:	bf00      	nop

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_SDN_GPIO_Port, RADIO_SDN_Pin, GPIO_PIN_RESET); // Power up S2LP
 8002192:	2200      	movs	r2, #0
 8002194:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002198:	4842      	ldr	r0, [pc, #264]	@ (80022a4 <S2LP_Init+0x134>)
 800219a:	f001 feeb 	bl	8003f74 <HAL_GPIO_WritePin>
	for(uint32_t i=0; i < ncycles_start; i++) // Wait for S2LP to start
 800219e:	2300      	movs	r3, #0
 80021a0:	617b      	str	r3, [r7, #20]
 80021a2:	e003      	b.n	80021ac <S2LP_Init+0x3c>
		asm volatile("nop");
 80021a4:	bf00      	nop
	for(uint32_t i=0; i < ncycles_start; i++) // Wait for S2LP to start
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	3301      	adds	r3, #1
 80021aa:	617b      	str	r3, [r7, #20]
 80021ac:	697a      	ldr	r2, [r7, #20]
 80021ae:	693b      	ldr	r3, [r7, #16]
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d3f7      	bcc.n	80021a4 <S2LP_Init+0x34>
  __ASM volatile ("cpsie i" : : : "memory");
 80021b4:	b662      	cpsie	i
}
 80021b6:	bf00      	nop
	__enable_irq();

	S2LP_WriteReg(GPIO0_CONF_ADDR, 3, NULL); // Set GPIO as interrupt line
 80021b8:	2200      	movs	r2, #0
 80021ba:	2103      	movs	r1, #3
 80021bc:	2000      	movs	r0, #0
 80021be:	f7ff f851 	bl	8001264 <S2LP_WriteReg>
	S2LP_WriteReg(IRQ_MASK0_ADDR, 0x80 | 0x20 | 0x04, NULL); // Enable "Tx Data sent" and "TX FIFO almost full" interrupts
 80021c2:	2200      	movs	r2, #0
 80021c4:	21a4      	movs	r1, #164	@ 0xa4
 80021c6:	2053      	movs	r0, #83	@ 0x53
 80021c8:	f7ff f84c 	bl	8001264 <S2LP_WriteReg>
	S2LP_WriteReg(IRQ_MASK1_ADDR, 0x01, NULL); // Enable "TX FIFO almost empty" interrupt
 80021cc:	2200      	movs	r2, #0
 80021ce:	2101      	movs	r1, #1
 80021d0:	2052      	movs	r0, #82	@ 0x52
 80021d2:	f7ff f847 	bl	8001264 <S2LP_WriteReg>
	S2LP_WriteReg(IRQ_MASK2_ADDR, 0x00, NULL);
 80021d6:	2200      	movs	r2, #0
 80021d8:	2100      	movs	r1, #0
 80021da:	2051      	movs	r0, #81	@ 0x51
 80021dc:	f7ff f842 	bl	8001264 <S2LP_WriteReg>
	S2LP_WriteReg(IRQ_MASK3_ADDR, 0x00, NULL);
 80021e0:	2200      	movs	r2, #0
 80021e2:	2100      	movs	r1, #0
 80021e4:	2050      	movs	r0, #80	@ 0x50
 80021e6:	f7ff f83d 	bl	8001264 <S2LP_WriteReg>
	S2LP_WriteReg(FIFO_CONFIG0_ADDR, FIFO_EMPTY_THRESH * FIFO_CHUNK_SIZE, NULL);
 80021ea:	2200      	movs	r2, #0
 80021ec:	2120      	movs	r1, #32
 80021ee:	203f      	movs	r0, #63	@ 0x3f
 80021f0:	f7ff f838 	bl	8001264 <S2LP_WriteReg>

	// Change sync word bytes
	S2LP_WriteReg(SYNC3_ADDR, 0xB7, NULL);
 80021f4:	2200      	movs	r2, #0
 80021f6:	21b7      	movs	r1, #183	@ 0xb7
 80021f8:	2033      	movs	r0, #51	@ 0x33
 80021fa:	f7ff f833 	bl	8001264 <S2LP_WriteReg>
	S2LP_WriteReg(SYNC2_ADDR, 0x54, NULL);
 80021fe:	2200      	movs	r2, #0
 8002200:	2154      	movs	r1, #84	@ 0x54
 8002202:	2034      	movs	r0, #52	@ 0x34
 8002204:	f7ff f82e 	bl	8001264 <S2LP_WriteReg>
	S2LP_WriteReg(SYNC1_ADDR, 0x2A, NULL);
 8002208:	2200      	movs	r2, #0
 800220a:	212a      	movs	r1, #42	@ 0x2a
 800220c:	2035      	movs	r0, #53	@ 0x35
 800220e:	f7ff f829 	bl	8001264 <S2LP_WriteReg>
	S2LP_WriteReg(SYNC0_ADDR, 0x3E, NULL);
 8002212:	2200      	movs	r2, #0
 8002214:	213e      	movs	r1, #62	@ 0x3e
 8002216:	2036      	movs	r0, #54	@ 0x36
 8002218:	f7ff f824 	bl	8001264 <S2LP_WriteReg>

	// PLL and PA configuration
	S2LP_PLLConf(BASE_FREQ);
 800221c:	4822      	ldr	r0, [pc, #136]	@ (80022a8 <S2LP_Init+0x138>)
 800221e:	f7ff fa8f 	bl	8001740 <S2LP_PLLConf>
	S2LP_SetPALeveldBm(PA_LEVEL);
 8002222:	2000      	movs	r0, #0
 8002224:	f7ff ff7a 	bl	800211c <S2LP_SetPALeveldBm>

	// Modulation and packet configuration
	S2LP_SetModulation(MOD_2FSK, DATARATE, FREQDEV);
 8002228:	f243 02d4 	movw	r2, #12500	@ 0x30d4
 800222c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8002230:	2000      	movs	r0, #0
 8002232:	f7ff ff33 	bl	800209c <S2LP_SetModulation>
	S2LP_WriteReg(PCKTCTRL1_ADDR, 0x20, NULL); // No whitening, CRC with poly 0x07
 8002236:	2200      	movs	r2, #0
 8002238:	2120      	movs	r1, #32
 800223a:	2030      	movs	r0, #48	@ 0x30
 800223c:	f7ff f812 	bl	8001264 <S2LP_WriteReg>
	S2LP_WriteReg(PCKTCTRL3_ADDR, 0x00, NULL); // Enable basic packet structure
 8002240:	2200      	movs	r2, #0
 8002242:	2100      	movs	r1, #0
 8002244:	202e      	movs	r0, #46	@ 0x2e
 8002246:	f7ff f80d 	bl	8001264 <S2LP_WriteReg>

	S2LPStatus radio_status;
	uint8_t rco_conf;
	HAL_StatusTypeDef err = S2LP_ReadReg(XO_RCO_CONF1_ADDR, &rco_conf, &radio_status); // fetch radio state
 800224a:	f107 020c 	add.w	r2, r7, #12
 800224e:	f107 030b 	add.w	r3, r7, #11
 8002252:	4619      	mov	r1, r3
 8002254:	206c      	movs	r0, #108	@ 0x6c
 8002256:	f7fe ffc7 	bl	80011e8 <S2LP_ReadReg>
 800225a:	4603      	mov	r3, r0
 800225c:	73fb      	strb	r3, [r7, #15]
	if (err) {
 800225e:	7bfb      	ldrb	r3, [r7, #15]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d001      	beq.n	8002268 <S2LP_Init+0xf8>
		return err;
 8002264:	7bfb      	ldrb	r3, [r7, #15]
 8002266:	e015      	b.n	8002294 <S2LP_Init+0x124>
	} else if (rco_conf != 0x45) {
 8002268:	7afb      	ldrb	r3, [r7, #11]
 800226a:	2b45      	cmp	r3, #69	@ 0x45
 800226c:	d006      	beq.n	800227c <S2LP_Init+0x10c>
		DEBUG_PRINT("[S2LP] Error: XO_RCO_CONF1 register is invalid (0x%X instead of 0x45), faulty SPI bus?\r\n", rco_conf);
 800226e:	7afb      	ldrb	r3, [r7, #11]
 8002270:	4619      	mov	r1, r3
 8002272:	480e      	ldr	r0, [pc, #56]	@ (80022ac <S2LP_Init+0x13c>)
 8002274:	f004 ffb2 	bl	80071dc <iprintf>
		return HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	e00b      	b.n	8002294 <S2LP_Init+0x124>
	}

	if (radio_status.MC_STATE != MC_STATE_READY) {
 800227c:	7b7b      	ldrb	r3, [r7, #13]
 800227e:	f023 0301 	bic.w	r3, r3, #1
 8002282:	b2db      	uxtb	r3, r3
 8002284:	2b00      	cmp	r3, #0
 8002286:	d004      	beq.n	8002292 <S2LP_Init+0x122>
		DEBUG_PRINT("[S2LP] Error: radio is not ready after initialization\r\n");
 8002288:	4809      	ldr	r0, [pc, #36]	@ (80022b0 <S2LP_Init+0x140>)
 800228a:	f005 f80f 	bl	80072ac <puts>
		return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	e000      	b.n	8002294 <S2LP_Init+0x124>
	}

	return HAL_OK;
 8002292:	2300      	movs	r3, #0
}
 8002294:	4618      	mov	r0, r3
 8002296:	3718      	adds	r7, #24
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	200010e8 	.word	0x200010e8
 80022a0:	1b4e81b5 	.word	0x1b4e81b5
 80022a4:	48001400 	.word	0x48001400
 80022a8:	33bca100 	.word	0x33bca100
 80022ac:	080081c4 	.word	0x080081c4
 80022b0:	08008220 	.word	0x08008220

080022b4 <S2LP_IRQ_Handler>:

void S2LP_IRQ_Handler(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
	uint8_t irq_status1, irq_status0;
	S2LP_ReadReg(IRQ_STATUS1_ADDR, &irq_status1, NULL);
 80022ba:	1dfb      	adds	r3, r7, #7
 80022bc:	2200      	movs	r2, #0
 80022be:	4619      	mov	r1, r3
 80022c0:	20fc      	movs	r0, #252	@ 0xfc
 80022c2:	f7fe ff91 	bl	80011e8 <S2LP_ReadReg>
	S2LP_ReadReg(IRQ_STATUS0_ADDR, &irq_status0, NULL);
 80022c6:	1dbb      	adds	r3, r7, #6
 80022c8:	2200      	movs	r2, #0
 80022ca:	4619      	mov	r1, r3
 80022cc:	20fd      	movs	r0, #253	@ 0xfd
 80022ce:	f7fe ff8b 	bl	80011e8 <S2LP_ReadReg>

	if (irq_status1 & 0x01) // TX FIFO almost empty
 80022d2:	79fb      	ldrb	r3, [r7, #7]
 80022d4:	f003 0301 	and.w	r3, r3, #1
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d002      	beq.n	80022e2 <S2LP_IRQ_Handler+0x2e>
		fifo_almost_empty = 1;
 80022dc:	4b0b      	ldr	r3, [pc, #44]	@ (800230c <S2LP_IRQ_Handler+0x58>)
 80022de:	2201      	movs	r2, #1
 80022e0:	701a      	strb	r2, [r3, #0]

	if (irq_status0 & 0x20) // TX/RX FIFO underflow or overflow
 80022e2:	79bb      	ldrb	r3, [r7, #6]
 80022e4:	f003 0320 	and.w	r3, r3, #32
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d002      	beq.n	80022f2 <S2LP_IRQ_Handler+0x3e>
		underflow = 1;
 80022ec:	4b08      	ldr	r3, [pc, #32]	@ (8002310 <S2LP_IRQ_Handler+0x5c>)
 80022ee:	2201      	movs	r2, #1
 80022f0:	701a      	strb	r2, [r3, #0]

	if (irq_status0 & 0x04) // Packet transmitted
 80022f2:	79bb      	ldrb	r3, [r7, #6]
 80022f4:	f003 0304 	and.w	r3, r3, #4
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d002      	beq.n	8002302 <S2LP_IRQ_Handler+0x4e>
		packet_sent = 1;
 80022fc:	4b05      	ldr	r3, [pc, #20]	@ (8002314 <S2LP_IRQ_Handler+0x60>)
 80022fe:	2201      	movs	r2, #1
 8002300:	701a      	strb	r2, [r3, #0]
}
 8002302:	bf00      	nop
 8002304:	3708      	adds	r7, #8
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	200010e5 	.word	0x200010e5
 8002310:	200010e6 	.word	0x200010e6
 8002314:	200010e4 	.word	0x200010e4

08002318 <Spectrogram_Format>:
    }
}

// Convert 12-bit DC ADC samples to Q1.15 fixed point signal and remove DC component
void Spectrogram_Format(q15_t *buf)
{
 8002318:	b510      	push	{r4, lr}

	// /!\ When multiplying/dividing by a power 2, always prefer shifting left/right instead, ARM instructions to do so are more efficient.
	// Here we should shift left by 3.

	START_CYCLE_COUNT_SIGNAL_PROC_OP();
	arm_shift_q15(buf, 3, buf, SAMPLES_PER_MELVEC);
 800231a:	f44f 7300 	mov.w	r3, #512	@ 0x200
{
 800231e:	4604      	mov	r4, r0
	arm_shift_q15(buf, 3, buf, SAMPLES_PER_MELVEC);
 8002320:	2103      	movs	r1, #3
 8002322:	4602      	mov	r2, r0
 8002324:	f003 ffb0 	bl	8006288 <arm_shift_q15>

	// Since we use a signed representation, we should now center the value around zero, we can do this by substracting 2**14.
	// Now the value of buf[i] is in [-2**14 , 2**14 - 1]

	START_CYCLE_COUNT_SIGNAL_PROC_OP();
	for(uint16_t i=0; i < SAMPLES_PER_MELVEC; i++) { // Remove DC component
 8002328:	1ea3      	subs	r3, r4, #2
 800232a:	f204 31fe 	addw	r1, r4, #1022	@ 0x3fe
		buf[i] -= (1 << 14);
 800232e:	f833 2f02 	ldrh.w	r2, [r3, #2]!
 8002332:	f5a2 4280 	sub.w	r2, r2, #16384	@ 0x4000
	for(uint16_t i=0; i < SAMPLES_PER_MELVEC; i++) { // Remove DC component
 8002336:	4299      	cmp	r1, r3
		buf[i] -= (1 << 14);
 8002338:	801a      	strh	r2, [r3, #0]
	for(uint16_t i=0; i < SAMPLES_PER_MELVEC; i++) { // Remove DC component
 800233a:	d1f8      	bne.n	800232e <Spectrogram_Format+0x16>
	}
	STOP_CYCLE_COUNT_SIGNAL_PROC_OP("Step 0.2 - Remove DC Component");
}
 800233c:	bd10      	pop	{r4, pc}
 800233e:	bf00      	nop

08002340 <Spectrogram_Compute>:

// Compute spectrogram of samples and transform into MEL vectors.
void Spectrogram_Compute(q15_t *samples, q15_t *melvec)
{
 8002340:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	// STEP 1  : Windowing of input samples
	//           --> Pointwise product
	//           Complexity: O(N)
	//           Number of cycles: <TODO>
	START_CYCLE_COUNT_SIGNAL_PROC_OP();
	arm_mult_q15(samples, hamming_window, buf, SAMPLES_PER_MELVEC);
 8002344:	4a40      	ldr	r2, [pc, #256]	@ (8002448 <Spectrogram_Compute+0x108>)
 8002346:	4c41      	ldr	r4, [pc, #260]	@ (800244c <Spectrogram_Compute+0x10c>)
{
 8002348:	b08a      	sub	sp, #40	@ 0x28
	arm_mult_q15(samples, hamming_window, buf, SAMPLES_PER_MELVEC);
 800234a:	f44f 7300 	mov.w	r3, #512	@ 0x200
{
 800234e:	460d      	mov	r5, r1
	arm_mult_q15(samples, hamming_window, buf, SAMPLES_PER_MELVEC);
 8002350:	493f      	ldr	r1, [pc, #252]	@ (8002450 <Spectrogram_Compute+0x110>)
 8002352:	f004 f82b 	bl	80063ac <arm_mult_q15>

	START_CYCLE_COUNT_FFT();

	// Since the FFT is a recursive algorithm, the values are rescaled in the function to ensure that overflow cannot happen.
	arm_rfft_instance_q15 rfft_inst;
	arm_rfft_init_q15(&rfft_inst, SAMPLES_PER_MELVEC, 0, 1);
 8002356:	2301      	movs	r3, #1
 8002358:	2200      	movs	r2, #0
 800235a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800235e:	a804      	add	r0, sp, #16
 8002360:	f003 fe6c 	bl	800603c <arm_rfft_init_q15>
	arm_rfft_q15(&rfft_inst, buf, buf_fft);
 8002364:	4a3b      	ldr	r2, [pc, #236]	@ (8002454 <Spectrogram_Compute+0x114>)
 8002366:	4938      	ldr	r1, [pc, #224]	@ (8002448 <Spectrogram_Compute+0x108>)
 8002368:	a804      	add	r0, sp, #16
 800236a:	f003 fdeb 	bl	8005f44 <arm_rfft_q15>
	// STEP 3.1: Find the extremum value (maximum of absolute values)
	//           Complexity: O(N)
	//           Number of cycles: <TODO>

	q15_t vmax;
	uint32_t pIndex=0;
 800236e:	2100      	movs	r1, #0

	START_CYCLE_COUNT_SIGNAL_PROC_OP();
	arm_absmax_q15(buf_fft, SAMPLES_PER_MELVEC, &vmax, &pIndex);
 8002370:	4838      	ldr	r0, [pc, #224]	@ (8002454 <Spectrogram_Compute+0x114>)
	uint32_t pIndex=0;
 8002372:	9101      	str	r1, [sp, #4]
	arm_absmax_q15(buf_fft, SAMPLES_PER_MELVEC, &vmax, &pIndex);
 8002374:	f10d 0202 	add.w	r2, sp, #2
 8002378:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800237c:	ab01      	add	r3, sp, #4
 800237e:	f7fe fb11 	bl	80009a4 <arm_absmax_q15>
	// STEP 3.2: Normalize the vector - Dynamic range increase
	//           Complexity: O(N)
	//           Number of cycles: <TODO>

	START_CYCLE_COUNT_SIGNAL_PROC_OP();
	for (int i=0; i < SAMPLES_PER_MELVEC; i++) // We don't use the second half of the symmetric spectrum
 8002382:	4a35      	ldr	r2, [pc, #212]	@ (8002458 <Spectrogram_Compute+0x118>)
	{
		buf[i] = (q15_t) (((q31_t) buf_fft[i] << 15) /((q31_t)vmax));
 8002384:	f9bd c002 	ldrsh.w	ip, [sp, #2]
 8002388:	f502 6080 	add.w	r0, r2, #1024	@ 0x400
 800238c:	4621      	mov	r1, r4
 800238e:	f932 3f02 	ldrsh.w	r3, [r2, #2]!
	for (int i=0; i < SAMPLES_PER_MELVEC; i++) // We don't use the second half of the symmetric spectrum
 8002392:	4282      	cmp	r2, r0
		buf[i] = (q15_t) (((q31_t) buf_fft[i] << 15) /((q31_t)vmax));
 8002394:	ea4f 33c3 	mov.w	r3, r3, lsl #15
 8002398:	fb93 f3fc 	sdiv	r3, r3, ip
 800239c:	f821 3f02 	strh.w	r3, [r1, #2]!
	for (int i=0; i < SAMPLES_PER_MELVEC; i++) // We don't use the second half of the symmetric spectrum
 80023a0:	d1f5      	bne.n	800238e <Spectrogram_Compute+0x4e>
	//           --> The output buffer is now two times smaller because (real|imag) --> (mag)
	//           Complexity: O(N)
	//           Number of cycles: <TODO>

	START_CYCLE_COUNT_SIGNAL_PROC_OP();
	arm_cmplx_mag_q15(buf, buf, SAMPLES_PER_MELVEC/2);
 80023a2:	4929      	ldr	r1, [pc, #164]	@ (8002448 <Spectrogram_Compute+0x108>)
 80023a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80023a8:	4608      	mov	r0, r1
 80023aa:	f003 fec3 	bl	8006134 <arm_cmplx_mag_q15>
	//           Number of cycles: <TODO>

	START_CYCLE_COUNT_SIGNAL_PROC_OP();
	for (int i=0; i < SAMPLES_PER_MELVEC/2; i++)
	{
		buf[i] = (q15_t) ((((q31_t) buf[i]) * ((q31_t) vmax) ) >> 15 );
 80023ae:	f9bd 1002 	ldrsh.w	r1, [sp, #2]
 80023b2:	4a2a      	ldr	r2, [pc, #168]	@ (800245c <Spectrogram_Compute+0x11c>)
 80023b4:	f834 3f02 	ldrh.w	r3, [r4, #2]!
 80023b8:	fb13 f301 	smulbb	r3, r3, r1
 80023bc:	13db      	asrs	r3, r3, #15
	for (int i=0; i < SAMPLES_PER_MELVEC/2; i++)
 80023be:	4294      	cmp	r4, r2
		buf[i] = (q15_t) ((((q31_t) buf[i]) * ((q31_t) vmax) ) >> 15 );
 80023c0:	8023      	strh	r3, [r4, #0]
	for (int i=0; i < SAMPLES_PER_MELVEC/2; i++)
 80023c2:	d1f7      	bne.n	80023b4 <Spectrogram_Compute+0x74>
	// less precision since it discards the low 16 bits of each multiplication result.

	// /!\ In order to avoid overflows completely the input signals should be scaled down. Scale down one of the input matrices by log2(numColsA) bits to avoid overflows,
	// as a total of numColsA additions are computed internally for each output element. Because our hz2mel_mat matrix contains lots of zeros in its rows, this is not necessary.
	
	START_CYCLE_COUNT_MEL();
 80023c4:	f000 f9a0 	bl	8002708 <start_cycle_count>
 80023c8:	4b25      	ldr	r3, [pc, #148]	@ (8002460 <Spectrogram_Compute+0x120>)
    for (size_t i = 0; i < mel_len; i++) {
 80023ca:	2100      	movs	r1, #0
 80023cc:	e002      	b.n	80023d4 <Spectrogram_Compute+0x94>
 80023ce:	3101      	adds	r1, #1
 80023d0:	2914      	cmp	r1, #20
 80023d2:	d010      	beq.n	80023f6 <Spectrogram_Compute+0xb6>
        if (mel_triangles[i].idx_offset + mel_triangles[i].triangle_len > fft_len) {
 80023d4:	e9d3 0200 	ldrd	r0, r2, [r3]
 80023d8:	4402      	add	r2, r0
 80023da:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
    for (size_t i = 0; i < mel_len; i++) {
 80023de:	f103 037c 	add.w	r3, r3, #124	@ 0x7c
        if (mel_triangles[i].idx_offset + mel_triangles[i].triangle_len > fft_len) {
 80023e2:	d9f4      	bls.n	80023ce <Spectrogram_Compute+0x8e>
            DEBUG_PRINT("Error: Mel triangle %d is too large\n", i);
 80023e4:	481f      	ldr	r0, [pc, #124]	@ (8002464 <Spectrogram_Compute+0x124>)
 80023e6:	f004 fef9 	bl	80071dc <iprintf>
	#if MEL_MODE == MEL_MODE_FILTERBANK
		mel_filter_apply(buf, melvec, SAMPLES_PER_MELVEC, MELVEC_LENGTH);
		STOP_CYCLE_COUNT_MEL("Step 4 - Mel filter bank");
 80023ea:	481f      	ldr	r0, [pc, #124]	@ (8002468 <Spectrogram_Compute+0x128>)
 80023ec:	f000 f98e 	bl	800270c <stop_cycle_count>

		arm_mat_mult_fast_q15(&hz2mel_inst, &fftmag_inst, &melvec_inst, buf_tmp);
		STOP_CYCLE_COUNT_MEL("Step 4 - Mel matrix");
	#endif
	
}
 80023f0:	b00a      	add	sp, #40	@ 0x28
 80023f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80023f6:	4c1d      	ldr	r4, [pc, #116]	@ (800246c <Spectrogram_Compute+0x12c>)
 80023f8:	4f13      	ldr	r7, [pc, #76]	@ (8002448 <Spectrogram_Compute+0x108>)
 80023fa:	3d02      	subs	r5, #2
 80023fc:	f504 681b 	add.w	r8, r4, #2480	@ 0x9b0
   */
  __STATIC_FORCEINLINE q15_t clip_q63_to_q15(
  q63_t x)
  {
    return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ?
      ((0x7FFF ^ ((q15_t) (x >> 63)))) : (q15_t) (x >> 15);
 8002400:	f647 76ff 	movw	r6, #32767	@ 0x7fff
        arm_dot_prod_q15(fft_samples,  mel_triangles[i].values,  mel_triangles[i].triangle_len, &mel_result);
 8002404:	e954 2002 	ldrd	r2, r0, [r4, #-8]
 8002408:	4621      	mov	r1, r4
 800240a:	ab02      	add	r3, sp, #8
 800240c:	eb07 0040 	add.w	r0, r7, r0, lsl #1
 8002410:	f004 f82a 	bl	8006468 <arm_dot_prod_q15>
		mel_array[i] = clip_q63_to_q15(mel_result);
 8002414:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8002418:	ebb2 7fe3 	cmp.w	r2, r3, asr #31
 800241c:	ea86 71e2 	eor.w	r1, r6, r2, asr #31
 8002420:	d005      	beq.n	800242e <Spectrogram_Compute+0xee>
    for (size_t i = 0; i < mel_len; i++) {
 8002422:	347c      	adds	r4, #124	@ 0x7c
 8002424:	45a0      	cmp	r8, r4
		mel_array[i] = clip_q63_to_q15(mel_result);
 8002426:	f825 1f02 	strh.w	r1, [r5, #2]!
    for (size_t i = 0; i < mel_len; i++) {
 800242a:	d1eb      	bne.n	8002404 <Spectrogram_Compute+0xc4>
 800242c:	e7dd      	b.n	80023ea <Spectrogram_Compute+0xaa>
 800242e:	347c      	adds	r4, #124	@ 0x7c
 8002430:	0bdb      	lsrs	r3, r3, #15
 8002432:	4544      	cmp	r4, r8
 8002434:	f825 3f02 	strh.w	r3, [r5, #2]!
 8002438:	d1e4      	bne.n	8002404 <Spectrogram_Compute+0xc4>
		STOP_CYCLE_COUNT_MEL("Step 4 - Mel filter bank");
 800243a:	480b      	ldr	r0, [pc, #44]	@ (8002468 <Spectrogram_Compute+0x128>)
 800243c:	f000 f966 	bl	800270c <stop_cycle_count>
}
 8002440:	b00a      	add	sp, #40	@ 0x28
 8002442:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002446:	bf00      	nop
 8002448:	200018ec 	.word	0x200018ec
 800244c:	200018ea 	.word	0x200018ea
 8002450:	20000000 	.word	0x20000000
 8002454:	200010ec 	.word	0x200010ec
 8002458:	200010ea 	.word	0x200010ea
 800245c:	20001aea 	.word	0x20001aea
 8002460:	080083fc 	.word	0x080083fc
 8002464:	080083b8 	.word	0x080083b8
 8002468:	080083e0 	.word	0x080083e0
 800246c:	08008404 	.word	0x08008404

08002470 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002470:	b510      	push	{r4, lr}
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002472:	4810      	ldr	r0, [pc, #64]	@ (80024b4 <MX_SPI1_Init+0x44>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002474:	4c10      	ldr	r4, [pc, #64]	@ (80024b8 <MX_SPI1_Init+0x48>)
 8002476:	f44f 7182 	mov.w	r1, #260	@ 0x104
 800247a:	e9c0 4100 	strd	r4, r1, [r0]
 800247e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002482:	2300      	movs	r3, #0
 8002484:	2208      	movs	r2, #8
 8002486:	f44f 64e0 	mov.w	r4, #1792	@ 0x700
 800248a:	6181      	str	r1, [r0, #24]
 800248c:	2107      	movs	r1, #7
 800248e:	e9c0 3402 	strd	r3, r4, [r0, #8]
 8002492:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002496:	e9c0 2307 	strd	r2, r3, [r0, #28]
 800249a:	e9c0 3309 	strd	r3, r3, [r0, #36]	@ 0x24
 800249e:	e9c0 130b 	strd	r1, r3, [r0, #44]	@ 0x2c
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 7;
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80024a2:	6342      	str	r2, [r0, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80024a4:	f002 fe88 	bl	80051b8 <HAL_SPI_Init>
 80024a8:	b900      	cbnz	r0, 80024ac <MX_SPI1_Init+0x3c>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80024aa:	bd10      	pop	{r4, pc}
 80024ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 80024b0:	f7fe bcb2 	b.w	8000e18 <Error_Handler>
 80024b4:	20001cf0 	.word	0x20001cf0
 80024b8:	40013000 	.word	0x40013000

080024bc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80024bc:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(spiHandle->Instance==SPI1)
 80024be:	4b22      	ldr	r3, [pc, #136]	@ (8002548 <HAL_SPI_MspInit+0x8c>)
 80024c0:	6802      	ldr	r2, [r0, #0]
{
 80024c2:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024c4:	2400      	movs	r4, #0
  if(spiHandle->Instance==SPI1)
 80024c6:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024c8:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80024cc:	e9cd 4406 	strd	r4, r4, [sp, #24]
 80024d0:	9408      	str	r4, [sp, #32]
  if(spiHandle->Instance==SPI1)
 80024d2:	d001      	beq.n	80024d8 <HAL_SPI_MspInit+0x1c>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80024d4:	b00a      	add	sp, #40	@ 0x28
 80024d6:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 80024d8:	f503 4360 	add.w	r3, r3, #57344	@ 0xe000
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024dc:	2603      	movs	r6, #3
    __HAL_RCC_SPI1_CLK_ENABLE();
 80024de:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80024e0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80024e4:	661a      	str	r2, [r3, #96]	@ 0x60
 80024e6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80024e8:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80024ec:	9201      	str	r2, [sp, #4]
 80024ee:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024f0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80024f2:	f042 0201 	orr.w	r2, r2, #1
 80024f6:	64da      	str	r2, [r3, #76]	@ 0x4c
 80024f8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80024fa:	f002 0201 	and.w	r2, r2, #1
 80024fe:	9202      	str	r2, [sp, #8]
 8002500:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002502:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002504:	f042 0210 	orr.w	r2, r2, #16
 8002508:	64da      	str	r2, [r3, #76]	@ 0x4c
 800250a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800250c:	f003 0310 	and.w	r3, r3, #16
 8002510:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002512:	22c0      	movs	r2, #192	@ 0xc0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002514:	2505      	movs	r5, #5
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002516:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002518:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800251a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800251e:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002522:	e9cd 6507 	strd	r6, r5, [sp, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002526:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002528:	f001 fc00 	bl	8003d2c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800252c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002530:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002532:	4806      	ldr	r0, [pc, #24]	@ (800254c <HAL_SPI_MspInit+0x90>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002534:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002536:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002538:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800253a:	e9cd 4606 	strd	r4, r6, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800253e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002540:	f001 fbf4 	bl	8003d2c <HAL_GPIO_Init>
}
 8002544:	b00a      	add	sp, #40	@ 0x28
 8002546:	bd70      	pop	{r4, r5, r6, pc}
 8002548:	40013000 	.word	0x40013000
 800254c:	48001000 	.word	0x48001000

08002550 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002550:	4b0a      	ldr	r3, [pc, #40]	@ (800257c <HAL_MspInit+0x2c>)
 8002552:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002554:	f042 0201 	orr.w	r2, r2, #1
 8002558:	661a      	str	r2, [r3, #96]	@ 0x60
 800255a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
{
 800255c:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800255e:	f002 0201 	and.w	r2, r2, #1
 8002562:	9200      	str	r2, [sp, #0]
 8002564:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002566:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002568:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800256c:	659a      	str	r2, [r3, #88]	@ 0x58
 800256e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002570:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002574:	9301      	str	r3, [sp, #4]
 8002576:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002578:	b002      	add	sp, #8
 800257a:	4770      	bx	lr
 800257c:	40021000 	.word	0x40021000

08002580 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002580:	e7fe      	b.n	8002580 <NMI_Handler>
 8002582:	bf00      	nop

08002584 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002584:	e7fe      	b.n	8002584 <HardFault_Handler>
 8002586:	bf00      	nop

08002588 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002588:	e7fe      	b.n	8002588 <MemManage_Handler>
 800258a:	bf00      	nop

0800258c <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800258c:	e7fe      	b.n	800258c <BusFault_Handler>
 800258e:	bf00      	nop

08002590 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002590:	e7fe      	b.n	8002590 <UsageFault_Handler>
 8002592:	bf00      	nop

08002594 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002594:	4770      	bx	lr
 8002596:	bf00      	nop

08002598 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop

0800259c <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop

080025a0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025a0:	f000 b916 	b.w	80027d0 <HAL_IncTick>

080025a4 <EXTI3_IRQHandler>:
  */
void EXTI3_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI3_IRQn 0 */
  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RADIO_INT_Pin);
 80025a4:	2008      	movs	r0, #8
 80025a6:	f001 bceb 	b.w	8003f80 <HAL_GPIO_EXTI_IRQHandler>
 80025aa:	bf00      	nop

080025ac <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80025ac:	4801      	ldr	r0, [pc, #4]	@ (80025b4 <DMA1_Channel1_IRQHandler+0x8>)
 80025ae:	f001 bb6f 	b.w	8003c90 <HAL_DMA_IRQHandler>
 80025b2:	bf00      	nop
 80025b4:	20000484 	.word	0x20000484

080025b8 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80025b8:	4801      	ldr	r0, [pc, #4]	@ (80025c0 <TIM3_IRQHandler+0x8>)
 80025ba:	f003 b987 	b.w	80058cc <HAL_TIM_IRQHandler>
 80025be:	bf00      	nop
 80025c0:	20001d58 	.word	0x20001d58

080025c4 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80025c4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80025c8:	f001 bcda 	b.w	8003f80 <HAL_GPIO_EXTI_IRQHandler>

080025cc <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025cc:	490c      	ldr	r1, [pc, #48]	@ (8002600 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025ce:	4a0d      	ldr	r2, [pc, #52]	@ (8002604 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 80025d0:	680b      	ldr	r3, [r1, #0]
{
 80025d2:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025d4:	4c0c      	ldr	r4, [pc, #48]	@ (8002608 <_sbrk+0x3c>)
 80025d6:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 80025d8:	b12b      	cbz	r3, 80025e6 <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025da:	4418      	add	r0, r3
 80025dc:	4290      	cmp	r0, r2
 80025de:	d807      	bhi.n	80025f0 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80025e0:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80025e6:	4b09      	ldr	r3, [pc, #36]	@ (800260c <_sbrk+0x40>)
 80025e8:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 80025ea:	4418      	add	r0, r3
 80025ec:	4290      	cmp	r0, r2
 80025ee:	d9f7      	bls.n	80025e0 <_sbrk+0x14>
    errno = ENOMEM;
 80025f0:	f005 f84e 	bl	8007690 <__errno>
 80025f4:	230c      	movs	r3, #12
 80025f6:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80025f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	bd10      	pop	{r4, pc}
 8002600:	20001d54 	.word	0x20001d54
 8002604:	20050000 	.word	0x20050000
 8002608:	00000400 	.word	0x00000400
 800260c:	20001f80 	.word	0x20001f80

08002610 <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002610:	480e      	ldr	r0, [pc, #56]	@ (800264c <SystemInit+0x3c>)
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002612:	4b0f      	ldr	r3, [pc, #60]	@ (8002650 <SystemInit+0x40>)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002614:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
 8002618:	f442 0270 	orr.w	r2, r2, #15728640	@ 0xf00000
 800261c:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  RCC->CR |= RCC_CR_MSION;
 8002620:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002622:	2100      	movs	r1, #0
  RCC->CR |= RCC_CR_MSION;
 8002624:	f042 0201 	orr.w	r2, r2, #1
 8002628:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 800262a:	6099      	str	r1, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	f022 52a8 	bic.w	r2, r2, #352321536	@ 0x15000000
 8002632:	f422 2210 	bic.w	r2, r2, #589824	@ 0x90000

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002636:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
  RCC->CR &= 0xEAF6FFFFU;
 800263a:	601a      	str	r2, [r3, #0]
  RCC->PLLCFGR = 0x00001000U;
 800263c:	60d8      	str	r0, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002644:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002646:	6199      	str	r1, [r3, #24]
}
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	e000ed00 	.word	0xe000ed00
 8002650:	40021000 	.word	0x40021000

08002654 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002654:	b500      	push	{lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002656:	481a      	ldr	r0, [pc, #104]	@ (80026c0 <MX_TIM3_Init+0x6c>)
 8002658:	4a1a      	ldr	r2, [pc, #104]	@ (80026c4 <MX_TIM3_Init+0x70>)
 800265a:	6002      	str	r2, [r0, #0]
{
 800265c:	b089      	sub	sp, #36	@ 0x24
  htim3.Init.Prescaler = 23;
 800265e:	2217      	movs	r2, #23
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002660:	2300      	movs	r3, #0
  htim3.Init.Prescaler = 23;
 8002662:	6042      	str	r2, [r0, #4]
 8002664:	22c3      	movs	r2, #195	@ 0xc3
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002666:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800266a:	e9cd 3306 	strd	r3, r3, [sp, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800266e:	e9cd 3301 	strd	r3, r3, [sp, #4]
  htim3.Init.Prescaler = 23;
 8002672:	e9c0 3202 	strd	r3, r2, [r0, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002676:	9303      	str	r3, [sp, #12]
  htim3.Init.Prescaler = 23;
 8002678:	6103      	str	r3, [r0, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 195;
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800267a:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800267c:	f002 ffa4 	bl	80055c8 <HAL_TIM_Base_Init>
 8002680:	b998      	cbnz	r0, 80026aa <MX_TIM3_Init+0x56>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002682:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002686:	480e      	ldr	r0, [pc, #56]	@ (80026c0 <MX_TIM3_Init+0x6c>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002688:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800268a:	a904      	add	r1, sp, #16
 800268c:	f003 f86a 	bl	8005764 <HAL_TIM_ConfigClockSource>
 8002690:	b998      	cbnz	r0, 80026ba <MX_TIM3_Init+0x66>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002692:	2220      	movs	r2, #32
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002694:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002696:	480a      	ldr	r0, [pc, #40]	@ (80026c0 <MX_TIM3_Init+0x6c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002698:	9201      	str	r2, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800269a:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800269c:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800269e:	f003 f9c1 	bl	8005a24 <HAL_TIMEx_MasterConfigSynchronization>
 80026a2:	b928      	cbnz	r0, 80026b0 <MX_TIM3_Init+0x5c>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80026a4:	b009      	add	sp, #36	@ 0x24
 80026a6:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80026aa:	f7fe fbb5 	bl	8000e18 <Error_Handler>
 80026ae:	e7e8      	b.n	8002682 <MX_TIM3_Init+0x2e>
    Error_Handler();
 80026b0:	f7fe fbb2 	bl	8000e18 <Error_Handler>
}
 80026b4:	b009      	add	sp, #36	@ 0x24
 80026b6:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80026ba:	f7fe fbad 	bl	8000e18 <Error_Handler>
 80026be:	e7e8      	b.n	8002692 <MX_TIM3_Init+0x3e>
 80026c0:	20001d58 	.word	0x20001d58
 80026c4:	40000400 	.word	0x40000400

080026c8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM3)
 80026c8:	4b0e      	ldr	r3, [pc, #56]	@ (8002704 <HAL_TIM_Base_MspInit+0x3c>)
 80026ca:	6802      	ldr	r2, [r0, #0]
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d000      	beq.n	80026d2 <HAL_TIM_Base_MspInit+0xa>
 80026d0:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80026d2:	f503 3303 	add.w	r3, r3, #134144	@ 0x20c00
{
 80026d6:	b500      	push	{lr}
    __HAL_RCC_TIM3_CLK_ENABLE();
 80026d8:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 80026da:	f041 0102 	orr.w	r1, r1, #2
 80026de:	6599      	str	r1, [r3, #88]	@ 0x58
 80026e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
{
 80026e2:	b083      	sub	sp, #12

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80026e4:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 80026e6:	f003 0302 	and.w	r3, r3, #2
 80026ea:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80026ec:	201d      	movs	r0, #29
 80026ee:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 80026f0:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80026f2:	f000 fec3 	bl	800347c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80026f6:	201d      	movs	r0, #29
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80026f8:	b003      	add	sp, #12
 80026fa:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80026fe:	f000 bef9 	b.w	80034f4 <HAL_NVIC_EnableIRQ>
 8002702:	bf00      	nop
 8002704:	40000400 	.word	0x40000400

08002708 <start_cycle_count>:
	printf(" %lu cycles.\r\n", res);
}

#else

void start_cycle_count() {}
 8002708:	4770      	bx	lr
 800270a:	bf00      	nop

0800270c <stop_cycle_count>:
void stop_cycle_count(char *s) {}
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop

08002710 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002710:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002748 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002714:	f7ff ff7c 	bl	8002610 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002718:	480c      	ldr	r0, [pc, #48]	@ (800274c <LoopForever+0x6>)
  ldr r1, =_edata
 800271a:	490d      	ldr	r1, [pc, #52]	@ (8002750 <LoopForever+0xa>)
  ldr r2, =_sidata
 800271c:	4a0d      	ldr	r2, [pc, #52]	@ (8002754 <LoopForever+0xe>)
  movs r3, #0
 800271e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002720:	e002      	b.n	8002728 <LoopCopyDataInit>

08002722 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002722:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002724:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002726:	3304      	adds	r3, #4

08002728 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002728:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800272a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800272c:	d3f9      	bcc.n	8002722 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800272e:	4a0a      	ldr	r2, [pc, #40]	@ (8002758 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002730:	4c0a      	ldr	r4, [pc, #40]	@ (800275c <LoopForever+0x16>)
  movs r3, #0
 8002732:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002734:	e001      	b.n	800273a <LoopFillZerobss>

08002736 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002736:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002738:	3204      	adds	r2, #4

0800273a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800273a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800273c:	d3fb      	bcc.n	8002736 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800273e:	f004 ffad 	bl	800769c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002742:	f7fe fbe1 	bl	8000f08 <main>

08002746 <LoopForever>:

LoopForever:
    b LoopForever
 8002746:	e7fe      	b.n	8002746 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002748:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800274c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002750:	20000468 	.word	0x20000468
  ldr r2, =_sidata
 8002754:	0801ac98 	.word	0x0801ac98
  ldr r2, =_sbss
 8002758:	20000468 	.word	0x20000468
  ldr r4, =_ebss
 800275c:	20001f80 	.word	0x20001f80

08002760 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002760:	e7fe      	b.n	8002760 <ADC1_2_IRQHandler>
	...

08002764 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002764:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002766:	4b0f      	ldr	r3, [pc, #60]	@ (80027a4 <HAL_InitTick+0x40>)
 8002768:	781b      	ldrb	r3, [r3, #0]
 800276a:	b90b      	cbnz	r3, 8002770 <HAL_InitTick+0xc>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 800276c:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 800276e:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002770:	490d      	ldr	r1, [pc, #52]	@ (80027a8 <HAL_InitTick+0x44>)
 8002772:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002776:	4605      	mov	r5, r0
 8002778:	fbb2 f3f3 	udiv	r3, r2, r3
 800277c:	6808      	ldr	r0, [r1, #0]
 800277e:	fbb0 f0f3 	udiv	r0, r0, r3
 8002782:	f000 fec5 	bl	8003510 <HAL_SYSTICK_Config>
 8002786:	4604      	mov	r4, r0
 8002788:	2800      	cmp	r0, #0
 800278a:	d1ef      	bne.n	800276c <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800278c:	2d0f      	cmp	r5, #15
 800278e:	d8ed      	bhi.n	800276c <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002790:	4602      	mov	r2, r0
 8002792:	4629      	mov	r1, r5
 8002794:	f04f 30ff 	mov.w	r0, #4294967295
 8002798:	f000 fe70 	bl	800347c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800279c:	4b03      	ldr	r3, [pc, #12]	@ (80027ac <HAL_InitTick+0x48>)
 800279e:	4620      	mov	r0, r4
 80027a0:	601d      	str	r5, [r3, #0]
}
 80027a2:	bd38      	pop	{r3, r4, r5, pc}
 80027a4:	20000404 	.word	0x20000404
 80027a8:	20000400 	.word	0x20000400
 80027ac:	20000408 	.word	0x20000408

080027b0 <HAL_Init>:
{
 80027b0:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027b2:	2003      	movs	r0, #3
 80027b4:	f000 fe50 	bl	8003458 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80027b8:	2000      	movs	r0, #0
 80027ba:	f7ff ffd3 	bl	8002764 <HAL_InitTick>
 80027be:	b110      	cbz	r0, 80027c6 <HAL_Init+0x16>
    status = HAL_ERROR;
 80027c0:	2401      	movs	r4, #1
}
 80027c2:	4620      	mov	r0, r4
 80027c4:	bd10      	pop	{r4, pc}
 80027c6:	4604      	mov	r4, r0
    HAL_MspInit();
 80027c8:	f7ff fec2 	bl	8002550 <HAL_MspInit>
}
 80027cc:	4620      	mov	r0, r4
 80027ce:	bd10      	pop	{r4, pc}

080027d0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80027d0:	4a03      	ldr	r2, [pc, #12]	@ (80027e0 <HAL_IncTick+0x10>)
 80027d2:	4b04      	ldr	r3, [pc, #16]	@ (80027e4 <HAL_IncTick+0x14>)
 80027d4:	6811      	ldr	r1, [r2, #0]
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	440b      	add	r3, r1
 80027da:	6013      	str	r3, [r2, #0]
}
 80027dc:	4770      	bx	lr
 80027de:	bf00      	nop
 80027e0:	20001e30 	.word	0x20001e30
 80027e4:	20000404 	.word	0x20000404

080027e8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80027e8:	4b01      	ldr	r3, [pc, #4]	@ (80027f0 <HAL_GetTick+0x8>)
 80027ea:	6818      	ldr	r0, [r3, #0]
}
 80027ec:	4770      	bx	lr
 80027ee:	bf00      	nop
 80027f0:	20001e30 	.word	0x20001e30

080027f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027f4:	b538      	push	{r3, r4, r5, lr}
 80027f6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80027f8:	f7ff fff6 	bl	80027e8 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027fc:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 80027fe:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8002800:	d002      	beq.n	8002808 <HAL_Delay+0x14>
  {
    wait += (uint32_t)uwTickFreq;
 8002802:	4b04      	ldr	r3, [pc, #16]	@ (8002814 <HAL_Delay+0x20>)
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002808:	f7ff ffee 	bl	80027e8 <HAL_GetTick>
 800280c:	1b40      	subs	r0, r0, r5
 800280e:	42a0      	cmp	r0, r4
 8002810:	d3fa      	bcc.n	8002808 <HAL_Delay+0x14>
  {
  }
}
 8002812:	bd38      	pop	{r3, r4, r5, pc}
 8002814:	20000404 	.word	0x20000404

08002818 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002818:	b530      	push	{r4, r5, lr}
 800281a:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800281c:	2300      	movs	r3, #0
 800281e:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8002820:	2800      	cmp	r0, #0
 8002822:	f000 809f 	beq.w	8002964 <HAL_ADC_Init+0x14c>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002826:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 8002828:	4604      	mov	r4, r0
 800282a:	2d00      	cmp	r5, #0
 800282c:	f000 809f 	beq.w	800296e <HAL_ADC_Init+0x156>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002830:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002832:	6893      	ldr	r3, [r2, #8]
 8002834:	009d      	lsls	r5, r3, #2
 8002836:	d505      	bpl.n	8002844 <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002838:	6893      	ldr	r3, [r2, #8]
 800283a:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800283e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002842:	6093      	str	r3, [r2, #8]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002844:	6893      	ldr	r3, [r2, #8]
 8002846:	00d8      	lsls	r0, r3, #3
 8002848:	d419      	bmi.n	800287e <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800284a:	4b5b      	ldr	r3, [pc, #364]	@ (80029b8 <HAL_ADC_Init+0x1a0>)
 800284c:	485b      	ldr	r0, [pc, #364]	@ (80029bc <HAL_ADC_Init+0x1a4>)
 800284e:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8002850:	6891      	ldr	r1, [r2, #8]
 8002852:	099b      	lsrs	r3, r3, #6
 8002854:	fba0 0303 	umull	r0, r3, r0, r3
 8002858:	f021 4110 	bic.w	r1, r1, #2415919104	@ 0x90000000
 800285c:	099b      	lsrs	r3, r3, #6
 800285e:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 8002862:	3301      	adds	r3, #1
 8002864:	005b      	lsls	r3, r3, #1
 8002866:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 800286a:	6091      	str	r1, [r2, #8]
 800286c:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800286e:	9b01      	ldr	r3, [sp, #4]
 8002870:	b12b      	cbz	r3, 800287e <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 8002872:	9b01      	ldr	r3, [sp, #4]
 8002874:	3b01      	subs	r3, #1
 8002876:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8002878:	9b01      	ldr	r3, [sp, #4]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d1f9      	bne.n	8002872 <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800287e:	6893      	ldr	r3, [r2, #8]
 8002880:	00d9      	lsls	r1, r3, #3
 8002882:	d472      	bmi.n	800296a <HAL_ADC_Init+0x152>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002884:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002886:	f043 0310 	orr.w	r3, r3, #16
 800288a:	65a3      	str	r3, [r4, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800288c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800288e:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002890:	4303      	orrs	r3, r0
 8002892:	65e3      	str	r3, [r4, #92]	@ 0x5c
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002894:	6893      	ldr	r3, [r2, #8]
 8002896:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800289a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800289c:	d15e      	bne.n	800295c <HAL_ADC_Init+0x144>
 800289e:	06db      	lsls	r3, r3, #27
 80028a0:	d45c      	bmi.n	800295c <HAL_ADC_Init+0x144>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028a2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80028a4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80028a8:	f043 0302 	orr.w	r3, r3, #2
 80028ac:	65a3      	str	r3, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80028ae:	6893      	ldr	r3, [r2, #8]
 80028b0:	07dd      	lsls	r5, r3, #31
 80028b2:	d410      	bmi.n	80028d6 <HAL_ADC_Init+0xbe>
 80028b4:	4942      	ldr	r1, [pc, #264]	@ (80029c0 <HAL_ADC_Init+0x1a8>)
 80028b6:	4b43      	ldr	r3, [pc, #268]	@ (80029c4 <HAL_ADC_Init+0x1ac>)
 80028b8:	6889      	ldr	r1, [r1, #8]
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	430b      	orrs	r3, r1
 80028be:	4942      	ldr	r1, [pc, #264]	@ (80029c8 <HAL_ADC_Init+0x1b0>)
 80028c0:	6889      	ldr	r1, [r1, #8]
 80028c2:	430b      	orrs	r3, r1
 80028c4:	07d9      	lsls	r1, r3, #31
 80028c6:	d406      	bmi.n	80028d6 <HAL_ADC_Init+0xbe>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80028c8:	4940      	ldr	r1, [pc, #256]	@ (80029cc <HAL_ADC_Init+0x1b4>)
 80028ca:	6865      	ldr	r5, [r4, #4]
 80028cc:	688b      	ldr	r3, [r1, #8]
 80028ce:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 80028d2:	432b      	orrs	r3, r5
 80028d4:	608b      	str	r3, [r1, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                 hadc->Init.Overrun                                                     |
                 hadc->Init.DataAlign                                                   |
 80028d6:	68e5      	ldr	r5, [r4, #12]
 80028d8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
                 hadc->Init.Resolution                                                  |
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80028da:	f894 1020 	ldrb.w	r1, [r4, #32]
                 hadc->Init.DataAlign                                                   |
 80028de:	432b      	orrs	r3, r5
 80028e0:	68a5      	ldr	r5, [r4, #8]
 80028e2:	432b      	orrs	r3, r5
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80028e4:	7e65      	ldrb	r5, [r4, #25]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80028e6:	2901      	cmp	r1, #1
                 hadc->Init.DataAlign                                                   |
 80028e8:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80028ec:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80028f0:	d04b      	beq.n	800298a <HAL_ADC_Init+0x172>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80028f2:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80028f4:	b121      	cbz	r1, 8002900 <HAL_ADC_Init+0xe8>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                   | hadc->Init.ExternalTrigConvEdge
 80028f6:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80028f8:	f401 7170 	and.w	r1, r1, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80028fc:	4329      	orrs	r1, r5
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80028fe:	430b      	orrs	r3, r1
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002900:	68d5      	ldr	r5, [r2, #12]
 8002902:	4933      	ldr	r1, [pc, #204]	@ (80029d0 <HAL_ADC_Init+0x1b8>)
 8002904:	4029      	ands	r1, r5
 8002906:	4319      	orrs	r1, r3
 8002908:	60d1      	str	r1, [r2, #12]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800290a:	6893      	ldr	r3, [r2, #8]
 800290c:	071b      	lsls	r3, r3, #28
 800290e:	d416      	bmi.n	800293e <HAL_ADC_Init+0x126>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002910:	f894 3030 	ldrb.w	r3, [r4, #48]	@ 0x30
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002914:	7e25      	ldrb	r5, [r4, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002916:	68d1      	ldr	r1, [r2, #12]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002918:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800291a:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
 800291e:	6ce5      	ldr	r5, [r4, #76]	@ 0x4c
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002920:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 8002924:	f021 0106 	bic.w	r1, r1, #6
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002928:	432b      	orrs	r3, r5
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800292a:	430b      	orrs	r3, r1
 800292c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800292e:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 8002932:	2b01      	cmp	r3, #1
 8002934:	d02e      	beq.n	8002994 <HAL_ADC_Init+0x17c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002936:	6913      	ldr	r3, [r2, #16]
 8002938:	f023 0301 	bic.w	r3, r3, #1
 800293c:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800293e:	6923      	ldr	r3, [r4, #16]
 8002940:	2b01      	cmp	r3, #1
 8002942:	d01a      	beq.n	800297a <HAL_ADC_Init+0x162>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002944:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8002946:	f023 030f 	bic.w	r3, r3, #15
 800294a:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800294c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800294e:	f023 0303 	bic.w	r3, r3, #3
 8002952:	f043 0301 	orr.w	r3, r3, #1
 8002956:	65a3      	str	r3, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8002958:	b003      	add	sp, #12
 800295a:	bd30      	pop	{r4, r5, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800295c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800295e:	f043 0310 	orr.w	r3, r3, #16
 8002962:	65a3      	str	r3, [r4, #88]	@ 0x58
    return HAL_ERROR;
 8002964:	2001      	movs	r0, #1
}
 8002966:	b003      	add	sp, #12
 8002968:	bd30      	pop	{r4, r5, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800296a:	2000      	movs	r0, #0
 800296c:	e792      	b.n	8002894 <HAL_ADC_Init+0x7c>
    HAL_ADC_MspInit(hadc);
 800296e:	f7fd fe5b 	bl	8000628 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8002972:	65e5      	str	r5, [r4, #92]	@ 0x5c
    hadc->Lock = HAL_UNLOCKED;
 8002974:	f884 5054 	strb.w	r5, [r4, #84]	@ 0x54
 8002978:	e75a      	b.n	8002830 <HAL_ADC_Init+0x18>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800297a:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800297c:	69e3      	ldr	r3, [r4, #28]
 800297e:	f021 010f 	bic.w	r1, r1, #15
 8002982:	3b01      	subs	r3, #1
 8002984:	430b      	orrs	r3, r1
 8002986:	6313      	str	r3, [r2, #48]	@ 0x30
 8002988:	e7e0      	b.n	800294c <HAL_ADC_Init+0x134>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800298a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800298c:	3901      	subs	r1, #1
 800298e:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8002992:	e7ae      	b.n	80028f2 <HAL_ADC_Init+0xda>
        MODIFY_REG(hadc->Instance->CFGR2,
 8002994:	6911      	ldr	r1, [r2, #16]
 8002996:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002998:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 800299a:	f421 61ff 	bic.w	r1, r1, #2040	@ 0x7f8
 800299e:	f021 0104 	bic.w	r1, r1, #4
 80029a2:	432b      	orrs	r3, r5
 80029a4:	430b      	orrs	r3, r1
 80029a6:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80029a8:	430b      	orrs	r3, r1
 80029aa:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80029ac:	430b      	orrs	r3, r1
 80029ae:	f043 0301 	orr.w	r3, r3, #1
 80029b2:	6113      	str	r3, [r2, #16]
 80029b4:	e7c3      	b.n	800293e <HAL_ADC_Init+0x126>
 80029b6:	bf00      	nop
 80029b8:	20000400 	.word	0x20000400
 80029bc:	053e2d63 	.word	0x053e2d63
 80029c0:	50040000 	.word	0x50040000
 80029c4:	50040100 	.word	0x50040100
 80029c8:	50040200 	.word	0x50040200
 80029cc:	50040300 	.word	0x50040300
 80029d0:	fff0c007 	.word	0xfff0c007

080029d4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80029d4:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80029d6:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 80029d8:	f7fd ff7c 	bl	80008d4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80029dc:	bd08      	pop	{r3, pc}
 80029de:	bf00      	nop

080029e0 <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 80029e0:	4770      	bx	lr
 80029e2:	bf00      	nop

080029e4 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80029e4:	6a83      	ldr	r3, [r0, #40]	@ 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80029e6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80029e8:	f012 0f50 	tst.w	r2, #80	@ 0x50
{
 80029ec:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80029ee:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80029f0:	d11d      	bne.n	8002a2e <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80029f2:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80029f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029f8:	659a      	str	r2, [r3, #88]	@ 0x58
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80029fa:	680a      	ldr	r2, [r1, #0]
 80029fc:	f012 0f08 	tst.w	r2, #8
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002a00:	68ca      	ldr	r2, [r1, #12]
 8002a02:	d01b      	beq.n	8002a3c <ADC_DMAConvCplt+0x58>
 8002a04:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 8002a08:	d10d      	bne.n	8002a26 <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002a0a:	68ca      	ldr	r2, [r1, #12]
 8002a0c:	0494      	lsls	r4, r2, #18
 8002a0e:	d40a      	bmi.n	8002a26 <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002a10:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002a12:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002a16:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002a18:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002a1a:	04d1      	lsls	r1, r2, #19
 8002a1c:	d403      	bmi.n	8002a26 <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a1e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002a20:	f042 0201 	orr.w	r2, r2, #1
 8002a24:	659a      	str	r2, [r3, #88]	@ 0x58
    HAL_ADC_ConvCpltCallback(hadc);
 8002a26:	4618      	mov	r0, r3
 8002a28:	f7fd ff50 	bl	80008cc <HAL_ADC_ConvCpltCallback>
}
 8002a2c:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002a2e:	06d2      	lsls	r2, r2, #27
 8002a30:	d40a      	bmi.n	8002a48 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002a32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
}
 8002a34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002a38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a3a:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002a3c:	0790      	lsls	r0, r2, #30
 8002a3e:	d5e7      	bpl.n	8002a10 <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 8002a40:	4618      	mov	r0, r3
 8002a42:	f7fd ff43 	bl	80008cc <HAL_ADC_ConvCpltCallback>
 8002a46:	e7f1      	b.n	8002a2c <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f7ff ffc9 	bl	80029e0 <HAL_ADC_ErrorCallback>
}
 8002a4e:	bd10      	pop	{r4, pc}

08002a50 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a50:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 8002a52:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002a54:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8002a56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002a5a:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002a5c:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8002a5e:	f043 0304 	orr.w	r3, r3, #4
 8002a62:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002a64:	f7ff ffbc 	bl	80029e0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002a68:	bd08      	pop	{r3, pc}
 8002a6a:	bf00      	nop

08002a6c <HAL_ADC_ConfigChannel>:
{
 8002a6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hadc);
 8002a70:	f890 2054 	ldrb.w	r2, [r0, #84]	@ 0x54
{
 8002a74:	b082      	sub	sp, #8
 8002a76:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8002a78:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 8002a7a:	f04f 0000 	mov.w	r0, #0
 8002a7e:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8002a80:	f000 812f 	beq.w	8002ce2 <HAL_ADC_ConfigChannel+0x276>
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a84:	681c      	ldr	r4, [r3, #0]
  __HAL_LOCK(hadc);
 8002a86:	2001      	movs	r0, #1
 8002a88:	f883 0054 	strb.w	r0, [r3, #84]	@ 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002a8c:	68a2      	ldr	r2, [r4, #8]
 8002a8e:	f012 0c04 	ands.w	ip, r2, #4
 8002a92:	d155      	bne.n	8002b40 <HAL_ADC_ConfigChannel+0xd4>
    uint32_t config_rank = pConfig->Rank;
 8002a94:	6848      	ldr	r0, [r1, #4]
    if (pConfig->Rank <= 5U)
 8002a96:	2805      	cmp	r0, #5
 8002a98:	f240 8096 	bls.w	8002bc8 <HAL_ADC_ConfigChannel+0x15c>
  MODIFY_REG(*preg,
 8002a9c:	f000 051f 	and.w	r5, r0, #31
 8002aa0:	f04f 0e1f 	mov.w	lr, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002aa4:	0982      	lsrs	r2, r0, #6
  MODIFY_REG(*preg,
 8002aa6:	fa0e fe05 	lsl.w	lr, lr, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002aaa:	f002 0c0c 	and.w	ip, r2, #12
  MODIFY_REG(*preg,
 8002aae:	ea6f 0e0e 	mvn.w	lr, lr
 8002ab2:	680a      	ldr	r2, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002ab4:	f104 0030 	add.w	r0, r4, #48	@ 0x30
  MODIFY_REG(*preg,
 8002ab8:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8002abc:	40aa      	lsls	r2, r5
 8002abe:	f850 500c 	ldr.w	r5, [r0, ip]
 8002ac2:	ea05 050e 	and.w	r5, r5, lr
 8002ac6:	432a      	orrs	r2, r5
 8002ac8:	f840 200c 	str.w	r2, [r0, ip]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002acc:	68a2      	ldr	r2, [r4, #8]
 8002ace:	0757      	lsls	r7, r2, #29
 8002ad0:	d540      	bpl.n	8002b54 <HAL_ADC_ConfigChannel+0xe8>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002ad2:	68a2      	ldr	r2, [r4, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002ad4:	680a      	ldr	r2, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002ad6:	68a0      	ldr	r0, [r4, #8]
 8002ad8:	07c5      	lsls	r5, r0, #31
 8002ada:	d412      	bmi.n	8002b02 <HAL_ADC_ConfigChannel+0x96>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002adc:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8002ade:	48af      	ldr	r0, [pc, #700]	@ (8002d9c <HAL_ADC_ConfigChannel+0x330>)
 8002ae0:	f8d4 50b0 	ldr.w	r5, [r4, #176]	@ 0xb0
 8002ae4:	f006 0718 	and.w	r7, r6, #24
 8002ae8:	40f8      	lsrs	r0, r7
 8002aea:	f3c2 0712 	ubfx	r7, r2, #0, #19
 8002aee:	4010      	ands	r0, r2
 8002af0:	ea25 0507 	bic.w	r5, r5, r7
 8002af4:	4328      	orrs	r0, r5
 8002af6:	f8c4 00b0 	str.w	r0, [r4, #176]	@ 0xb0
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002afa:	48a9      	ldr	r0, [pc, #676]	@ (8002da0 <HAL_ADC_ConfigChannel+0x334>)
 8002afc:	4286      	cmp	r6, r0
 8002afe:	f000 80a0 	beq.w	8002c42 <HAL_ADC_ConfigChannel+0x1d6>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002b02:	49a8      	ldr	r1, [pc, #672]	@ (8002da4 <HAL_ADC_ConfigChannel+0x338>)
 8002b04:	420a      	tst	r2, r1
 8002b06:	d019      	beq.n	8002b3c <HAL_ADC_ConfigChannel+0xd0>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002b08:	48a7      	ldr	r0, [pc, #668]	@ (8002da8 <HAL_ADC_ConfigChannel+0x33c>)
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b0a:	4da8      	ldr	r5, [pc, #672]	@ (8002dac <HAL_ADC_ConfigChannel+0x340>)
 8002b0c:	6881      	ldr	r1, [r0, #8]
 8002b0e:	42aa      	cmp	r2, r5
 8002b10:	f001 76e0 	and.w	r6, r1, #29360128	@ 0x1c00000
 8002b14:	d06e      	beq.n	8002bf4 <HAL_ADC_ConfigChannel+0x188>
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002b16:	4da6      	ldr	r5, [pc, #664]	@ (8002db0 <HAL_ADC_ConfigChannel+0x344>)
 8002b18:	42aa      	cmp	r2, r5
 8002b1a:	f000 80e6 	beq.w	8002cea <HAL_ADC_ConfigChannel+0x27e>
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002b1e:	4da5      	ldr	r5, [pc, #660]	@ (8002db4 <HAL_ADC_ConfigChannel+0x348>)
 8002b20:	42aa      	cmp	r2, r5
 8002b22:	d10b      	bne.n	8002b3c <HAL_ADC_ConfigChannel+0xd0>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002b24:	024a      	lsls	r2, r1, #9
 8002b26:	d409      	bmi.n	8002b3c <HAL_ADC_ConfigChannel+0xd0>
        if (ADC_VREFINT_INSTANCE(hadc))
 8002b28:	4aa3      	ldr	r2, [pc, #652]	@ (8002db8 <HAL_ADC_ConfigChannel+0x34c>)
 8002b2a:	4294      	cmp	r4, r2
 8002b2c:	d106      	bne.n	8002b3c <HAL_ADC_ConfigChannel+0xd0>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002b2e:	6882      	ldr	r2, [r0, #8]
 8002b30:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8002b34:	4332      	orrs	r2, r6
 8002b36:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8002b3a:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b3c:	2000      	movs	r0, #0
 8002b3e:	e003      	b.n	8002b48 <HAL_ADC_ConfigChannel+0xdc>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b40:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002b42:	f042 0220 	orr.w	r2, r2, #32
 8002b46:	659a      	str	r2, [r3, #88]	@ 0x58
  __HAL_UNLOCK(hadc);
 8002b48:	2200      	movs	r2, #0
 8002b4a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
}
 8002b4e:	b002      	add	sp, #8
 8002b50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002b54:	68a0      	ldr	r0, [r4, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002b56:	680a      	ldr	r2, [r1, #0]
 8002b58:	0706      	lsls	r6, r0, #28
 8002b5a:	d4bc      	bmi.n	8002ad6 <HAL_ADC_ConfigChannel+0x6a>
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002b5c:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(*preg,
 8002b5e:	f3c2 5604 	ubfx	r6, r2, #20, #5
 8002b62:	2007      	movs	r0, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002b64:	0dd2      	lsrs	r2, r2, #23
  MODIFY_REG(*preg,
 8002b66:	40b0      	lsls	r0, r6
 8002b68:	f1b5 4f00 	cmp.w	r5, #2147483648	@ 0x80000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002b6c:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 8002b70:	ea6f 0000 	mvn.w	r0, r0
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002b74:	f104 0714 	add.w	r7, r4, #20
 8002b78:	f000 8107 	beq.w	8002d8a <HAL_ADC_ConfigChannel+0x31e>
  MODIFY_REG(*preg,
 8002b7c:	40b5      	lsls	r5, r6
 8002b7e:	58be      	ldr	r6, [r7, r2]
 8002b80:	4030      	ands	r0, r6
 8002b82:	4328      	orrs	r0, r5
 8002b84:	50b8      	str	r0, [r7, r2]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002b86:	6962      	ldr	r2, [r4, #20]
 8002b88:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002b8c:	6162      	str	r2, [r4, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002b8e:	e9d1 7004 	ldrd	r7, r0, [r1, #16]
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002b92:	680a      	ldr	r2, [r1, #0]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002b94:	68e5      	ldr	r5, [r4, #12]
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002b96:	2f04      	cmp	r7, #4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b98:	f104 0660 	add.w	r6, r4, #96	@ 0x60
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002b9c:	4694      	mov	ip, r2
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002b9e:	f000 80cc 	beq.w	8002d3a <HAL_ADC_ConfigChannel+0x2ce>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002ba2:	f3c5 05c1 	ubfx	r5, r5, #3, #2
 8002ba6:	006d      	lsls	r5, r5, #1
  MODIFY_REG(*preg,
 8002ba8:	f856 c027 	ldr.w	ip, [r6, r7, lsl #2]
 8002bac:	40a8      	lsls	r0, r5
 8002bae:	4d83      	ldr	r5, [pc, #524]	@ (8002dbc <HAL_ADC_ConfigChannel+0x350>)
 8002bb0:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 8002bb4:	ea0c 0505 	and.w	r5, ip, r5
 8002bb8:	4315      	orrs	r5, r2
 8002bba:	4328      	orrs	r0, r5
 8002bbc:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8002bc0:	f846 0027 	str.w	r0, [r6, r7, lsl #2]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002bc4:	680a      	ldr	r2, [r1, #0]
}
 8002bc6:	e786      	b.n	8002ad6 <HAL_ADC_ConfigChannel+0x6a>
      switch (pConfig->Rank)
 8002bc8:	3802      	subs	r0, #2
 8002bca:	2803      	cmp	r0, #3
 8002bcc:	d903      	bls.n	8002bd6 <HAL_ADC_ConfigChannel+0x16a>
    if (pConfig->Rank <= 5U)
 8002bce:	f46f 6ef8 	mvn.w	lr, #1984	@ 0x7c0
 8002bd2:	2506      	movs	r5, #6
 8002bd4:	e76d      	b.n	8002ab2 <HAL_ADC_ConfigChannel+0x46>
 8002bd6:	4a7a      	ldr	r2, [pc, #488]	@ (8002dc0 <HAL_ADC_ConfigChannel+0x354>)
 8002bd8:	f852 5020 	ldr.w	r5, [r2, r0, lsl #2]
  MODIFY_REG(*preg,
 8002bdc:	f04f 0e1f 	mov.w	lr, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002be0:	09aa      	lsrs	r2, r5, #6
  MODIFY_REG(*preg,
 8002be2:	f005 051f 	and.w	r5, r5, #31
 8002be6:	fa0e fe05 	lsl.w	lr, lr, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002bea:	f002 0c0c 	and.w	ip, r2, #12
  MODIFY_REG(*preg,
 8002bee:	ea6f 0e0e 	mvn.w	lr, lr
 8002bf2:	e75e      	b.n	8002ab2 <HAL_ADC_ConfigChannel+0x46>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002bf4:	0208      	lsls	r0, r1, #8
 8002bf6:	d4a1      	bmi.n	8002b3c <HAL_ADC_ConfigChannel+0xd0>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002bf8:	4a6f      	ldr	r2, [pc, #444]	@ (8002db8 <HAL_ADC_ConfigChannel+0x34c>)
 8002bfa:	4294      	cmp	r4, r2
 8002bfc:	d003      	beq.n	8002c06 <HAL_ADC_ConfigChannel+0x19a>
 8002bfe:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 8002c02:	4294      	cmp	r4, r2
 8002c04:	d19a      	bne.n	8002b3c <HAL_ADC_ConfigChannel+0xd0>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002c06:	4968      	ldr	r1, [pc, #416]	@ (8002da8 <HAL_ADC_ConfigChannel+0x33c>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c08:	486e      	ldr	r0, [pc, #440]	@ (8002dc4 <HAL_ADC_ConfigChannel+0x358>)
 8002c0a:	688a      	ldr	r2, [r1, #8]
 8002c0c:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8002c10:	4332      	orrs	r2, r6
 8002c12:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002c16:	608a      	str	r2, [r1, #8]
 8002c18:	6802      	ldr	r2, [r0, #0]
 8002c1a:	496b      	ldr	r1, [pc, #428]	@ (8002dc8 <HAL_ADC_ConfigChannel+0x35c>)
 8002c1c:	0992      	lsrs	r2, r2, #6
 8002c1e:	fba1 1202 	umull	r1, r2, r1, r2
 8002c22:	0992      	lsrs	r2, r2, #6
 8002c24:	3201      	adds	r2, #1
 8002c26:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002c2a:	0092      	lsls	r2, r2, #2
 8002c2c:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8002c2e:	9a01      	ldr	r2, [sp, #4]
 8002c30:	2a00      	cmp	r2, #0
 8002c32:	d083      	beq.n	8002b3c <HAL_ADC_ConfigChannel+0xd0>
            wait_loop_index--;
 8002c34:	9a01      	ldr	r2, [sp, #4]
 8002c36:	3a01      	subs	r2, #1
 8002c38:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8002c3a:	9a01      	ldr	r2, [sp, #4]
 8002c3c:	2a00      	cmp	r2, #0
 8002c3e:	d1f9      	bne.n	8002c34 <HAL_ADC_ConfigChannel+0x1c8>
 8002c40:	e77c      	b.n	8002b3c <HAL_ADC_ConfigChannel+0xd0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002c42:	2f00      	cmp	r7, #0
 8002c44:	d065      	beq.n	8002d12 <HAL_ADC_ConfigChannel+0x2a6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c46:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8002c4a:	2800      	cmp	r0, #0
 8002c4c:	f000 80be 	beq.w	8002dcc <HAL_ADC_ConfigChannel+0x360>
  return __builtin_clz(value);
 8002c50:	fab0 f080 	clz	r0, r0
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c54:	3001      	adds	r0, #1
 8002c56:	f000 001f 	and.w	r0, r0, #31
 8002c5a:	2809      	cmp	r0, #9
 8002c5c:	f240 80b6 	bls.w	8002dcc <HAL_ADC_ConfigChannel+0x360>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c60:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8002c64:	2800      	cmp	r0, #0
 8002c66:	f000 814d 	beq.w	8002f04 <HAL_ADC_ConfigChannel+0x498>
  return __builtin_clz(value);
 8002c6a:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002c6e:	3001      	adds	r0, #1
 8002c70:	0680      	lsls	r0, r0, #26
 8002c72:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c76:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8002c7a:	2d00      	cmp	r5, #0
 8002c7c:	f000 8147 	beq.w	8002f0e <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8002c80:	fab5 f585 	clz	r5, r5
 8002c84:	3501      	adds	r5, #1
 8002c86:	f005 051f 	and.w	r5, r5, #31
 8002c8a:	2601      	movs	r6, #1
 8002c8c:	fa06 f505 	lsl.w	r5, r6, r5
 8002c90:	4328      	orrs	r0, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c92:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8002c96:	2a00      	cmp	r2, #0
 8002c98:	f000 8137 	beq.w	8002f0a <HAL_ADC_ConfigChannel+0x49e>
  return __builtin_clz(value);
 8002c9c:	fab2 f282 	clz	r2, r2
 8002ca0:	1c55      	adds	r5, r2, #1
 8002ca2:	f005 051f 	and.w	r5, r5, #31
 8002ca6:	2203      	movs	r2, #3
 8002ca8:	f06f 061d 	mvn.w	r6, #29
 8002cac:	fb12 6205 	smlabb	r2, r2, r5, r6
 8002cb0:	0512      	lsls	r2, r2, #20
 8002cb2:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002cb6:	4302      	orrs	r2, r0
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002cb8:	0dd6      	lsrs	r6, r2, #23
  MODIFY_REG(*preg,
 8002cba:	6888      	ldr	r0, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002cbc:	f006 0604 	and.w	r6, r6, #4
 8002cc0:	f104 0514 	add.w	r5, r4, #20
  MODIFY_REG(*preg,
 8002cc4:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8002cc8:	fa00 f702 	lsl.w	r7, r0, r2
 8002ccc:	f04f 0c07 	mov.w	ip, #7
 8002cd0:	59a8      	ldr	r0, [r5, r6]
 8002cd2:	fa0c f202 	lsl.w	r2, ip, r2
 8002cd6:	ea20 0202 	bic.w	r2, r0, r2
 8002cda:	433a      	orrs	r2, r7
 8002cdc:	51aa      	str	r2, [r5, r6]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002cde:	680a      	ldr	r2, [r1, #0]
}
 8002ce0:	e70f      	b.n	8002b02 <HAL_ADC_ConfigChannel+0x96>
  __HAL_LOCK(hadc);
 8002ce2:	2002      	movs	r0, #2
}
 8002ce4:	b002      	add	sp, #8
 8002ce6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002cea:	01c9      	lsls	r1, r1, #7
 8002cec:	f53f af26 	bmi.w	8002b3c <HAL_ADC_ConfigChannel+0xd0>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002cf0:	4a31      	ldr	r2, [pc, #196]	@ (8002db8 <HAL_ADC_ConfigChannel+0x34c>)
 8002cf2:	4294      	cmp	r4, r2
 8002cf4:	d004      	beq.n	8002d00 <HAL_ADC_ConfigChannel+0x294>
 8002cf6:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 8002cfa:	4294      	cmp	r4, r2
 8002cfc:	f47f af1e 	bne.w	8002b3c <HAL_ADC_ConfigChannel+0xd0>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002d00:	4929      	ldr	r1, [pc, #164]	@ (8002da8 <HAL_ADC_ConfigChannel+0x33c>)
 8002d02:	688a      	ldr	r2, [r1, #8]
 8002d04:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8002d08:	4332      	orrs	r2, r6
 8002d0a:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8002d0e:	608a      	str	r2, [r1, #8]
}
 8002d10:	e714      	b.n	8002b3c <HAL_ADC_ConfigChannel+0xd0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002d12:	0e92      	lsrs	r2, r2, #26
 8002d14:	3201      	adds	r2, #1
 8002d16:	f002 051f 	and.w	r5, r2, #31
 8002d1a:	2001      	movs	r0, #1
 8002d1c:	0692      	lsls	r2, r2, #26
 8002d1e:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 8002d22:	40a8      	lsls	r0, r5
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d24:	2d09      	cmp	r5, #9
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002d26:	ea40 0002 	orr.w	r0, r0, r2
 8002d2a:	eb05 0245 	add.w	r2, r5, r5, lsl #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d2e:	d971      	bls.n	8002e14 <HAL_ADC_ConfigChannel+0x3a8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002d30:	3a1e      	subs	r2, #30
 8002d32:	0512      	lsls	r2, r2, #20
 8002d34:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8002d38:	e7bd      	b.n	8002cb6 <HAL_ADC_ConfigChannel+0x24a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002d3a:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8002d3c:	6e20      	ldr	r0, [r4, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002d3e:	f3c2 0512 	ubfx	r5, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002d42:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002d46:	2d00      	cmp	r5, #0
 8002d48:	d166      	bne.n	8002e18 <HAL_ADC_ConfigChannel+0x3ac>
 8002d4a:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002d4e:	4290      	cmp	r0, r2
 8002d50:	f000 80a8 	beq.w	8002ea4 <HAL_ADC_ConfigChannel+0x438>
 8002d54:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8002d56:	6e60      	ldr	r0, [r4, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002d58:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8002d5c:	4290      	cmp	r0, r2
 8002d5e:	f000 808c 	beq.w	8002e7a <HAL_ADC_ConfigChannel+0x40e>
 8002d62:	68b0      	ldr	r0, [r6, #8]
 8002d64:	68b0      	ldr	r0, [r6, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002d66:	f106 0708 	add.w	r7, r6, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002d6a:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8002d6e:	4290      	cmp	r0, r2
 8002d70:	f000 80aa 	beq.w	8002ec8 <HAL_ADC_ConfigChannel+0x45c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002d74:	68f0      	ldr	r0, [r6, #12]
 8002d76:	68f0      	ldr	r0, [r6, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002d78:	f106 050c 	add.w	r5, r6, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002d7c:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8002d80:	4282      	cmp	r2, r0
 8002d82:	f000 80b6 	beq.w	8002ef2 <HAL_ADC_ConfigChannel+0x486>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002d86:	4662      	mov	r2, ip
 8002d88:	e6a5      	b.n	8002ad6 <HAL_ADC_ConfigChannel+0x6a>
  MODIFY_REG(*preg,
 8002d8a:	58bd      	ldr	r5, [r7, r2]
 8002d8c:	4028      	ands	r0, r5
 8002d8e:	50b8      	str	r0, [r7, r2]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002d90:	6962      	ldr	r2, [r4, #20]
 8002d92:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002d96:	6162      	str	r2, [r4, #20]
}
 8002d98:	e6f9      	b.n	8002b8e <HAL_ADC_ConfigChannel+0x122>
 8002d9a:	bf00      	nop
 8002d9c:	0007ffff 	.word	0x0007ffff
 8002da0:	407f0000 	.word	0x407f0000
 8002da4:	80080000 	.word	0x80080000
 8002da8:	50040300 	.word	0x50040300
 8002dac:	c7520000 	.word	0xc7520000
 8002db0:	cb840000 	.word	0xcb840000
 8002db4:	80000001 	.word	0x80000001
 8002db8:	50040000 	.word	0x50040000
 8002dbc:	03fff000 	.word	0x03fff000
 8002dc0:	08008dec 	.word	0x08008dec
 8002dc4:	20000400 	.word	0x20000400
 8002dc8:	053e2d63 	.word	0x053e2d63
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dcc:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8002dd0:	2800      	cmp	r0, #0
 8002dd2:	f000 80a0 	beq.w	8002f16 <HAL_ADC_ConfigChannel+0x4aa>
  return __builtin_clz(value);
 8002dd6:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002dda:	3001      	adds	r0, #1
 8002ddc:	0680      	lsls	r0, r0, #26
 8002dde:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de2:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8002de6:	2d00      	cmp	r5, #0
 8002de8:	f000 8093 	beq.w	8002f12 <HAL_ADC_ConfigChannel+0x4a6>
  return __builtin_clz(value);
 8002dec:	fab5 f585 	clz	r5, r5
 8002df0:	3501      	adds	r5, #1
 8002df2:	f005 051f 	and.w	r5, r5, #31
 8002df6:	2601      	movs	r6, #1
 8002df8:	fa06 f505 	lsl.w	r5, r6, r5
 8002dfc:	4328      	orrs	r0, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dfe:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8002e02:	2a00      	cmp	r2, #0
 8002e04:	d07b      	beq.n	8002efe <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8002e06:	fab2 f282 	clz	r2, r2
 8002e0a:	3201      	adds	r2, #1
 8002e0c:	f002 021f 	and.w	r2, r2, #31
 8002e10:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002e14:	0512      	lsls	r2, r2, #20
 8002e16:	e74e      	b.n	8002cb6 <HAL_ADC_ConfigChannel+0x24a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e18:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8002e1c:	b11d      	cbz	r5, 8002e26 <HAL_ADC_ConfigChannel+0x3ba>
  return __builtin_clz(value);
 8002e1e:	fab5 f585 	clz	r5, r5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002e22:	42a8      	cmp	r0, r5
 8002e24:	d03e      	beq.n	8002ea4 <HAL_ADC_ConfigChannel+0x438>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002e26:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8002e28:	6e60      	ldr	r0, [r4, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002e2a:	f3c0 6084 	ubfx	r0, r0, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2e:	fa9c f5ac 	rbit	r5, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e32:	f106 0708 	add.w	r7, r6, #8
 8002e36:	46be      	mov	lr, r7
  if (value == 0U)
 8002e38:	b11d      	cbz	r5, 8002e42 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8002e3a:	fab5 f585 	clz	r5, r5
 8002e3e:	4285      	cmp	r5, r0
 8002e40:	d01d      	beq.n	8002e7e <HAL_ADC_ConfigChannel+0x412>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002e42:	68b0      	ldr	r0, [r6, #8]
 8002e44:	68b0      	ldr	r0, [r6, #8]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002e46:	f3c0 6084 	ubfx	r0, r0, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e4a:	fa9c feac 	rbit	lr, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e4e:	f106 050c 	add.w	r5, r6, #12
 8002e52:	46a8      	mov	r8, r5
  if (value == 0U)
 8002e54:	f1be 0f00 	cmp.w	lr, #0
 8002e58:	d003      	beq.n	8002e62 <HAL_ADC_ConfigChannel+0x3f6>
  return __builtin_clz(value);
 8002e5a:	fabe fe8e 	clz	lr, lr
 8002e5e:	4586      	cmp	lr, r0
 8002e60:	d034      	beq.n	8002ecc <HAL_ADC_ConfigChannel+0x460>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002e62:	68f0      	ldr	r0, [r6, #12]
 8002e64:	68f0      	ldr	r0, [r6, #12]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002e66:	f3c0 6084 	ubfx	r0, r0, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e6a:	fa9c f6ac 	rbit	r6, ip
  if (value == 0U)
 8002e6e:	2e00      	cmp	r6, #0
 8002e70:	f43f ae31 	beq.w	8002ad6 <HAL_ADC_ConfigChannel+0x6a>
  return __builtin_clz(value);
 8002e74:	fab6 f286 	clz	r2, r6
 8002e78:	e782      	b.n	8002d80 <HAL_ADC_ConfigChannel+0x314>
 8002e7a:	f106 0e08 	add.w	lr, r6, #8
  MODIFY_REG(*preg,
 8002e7e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002e80:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002e84:	6662      	str	r2, [r4, #100]	@ 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002e86:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002e8a:	68b2      	ldr	r2, [r6, #8]
 8002e8c:	68b0      	ldr	r0, [r6, #8]
 8002e8e:	f3cc 0512 	ubfx	r5, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e92:	4677      	mov	r7, lr
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002e94:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002e98:	4662      	mov	r2, ip
 8002e9a:	2d00      	cmp	r5, #0
 8002e9c:	d1d5      	bne.n	8002e4a <HAL_ADC_ConfigChannel+0x3de>
 8002e9e:	f3cc 6284 	ubfx	r2, ip, #26, #5
 8002ea2:	e764      	b.n	8002d6e <HAL_ADC_ConfigChannel+0x302>
  MODIFY_REG(*preg,
 8002ea4:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8002ea6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002eaa:	6622      	str	r2, [r4, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002eac:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002eb0:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002eb2:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8002eb4:	f3cc 0512 	ubfx	r5, ip, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002eb8:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ebc:	4662      	mov	r2, ip
 8002ebe:	2d00      	cmp	r5, #0
 8002ec0:	d1b5      	bne.n	8002e2e <HAL_ADC_ConfigChannel+0x3c2>
 8002ec2:	f3cc 6284 	ubfx	r2, ip, #26, #5
 8002ec6:	e749      	b.n	8002d5c <HAL_ADC_ConfigChannel+0x2f0>
 8002ec8:	f106 080c 	add.w	r8, r6, #12
  MODIFY_REG(*preg,
 8002ecc:	683a      	ldr	r2, [r7, #0]
 8002ece:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002ed2:	603a      	str	r2, [r7, #0]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ed4:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002ed8:	68f2      	ldr	r2, [r6, #12]
 8002eda:	68f0      	ldr	r0, [r6, #12]
 8002edc:	f3cc 0612 	ubfx	r6, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ee0:	4645      	mov	r5, r8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002ee2:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ee6:	4662      	mov	r2, ip
 8002ee8:	2e00      	cmp	r6, #0
 8002eea:	d1be      	bne.n	8002e6a <HAL_ADC_ConfigChannel+0x3fe>
 8002eec:	f3cc 6284 	ubfx	r2, ip, #26, #5
 8002ef0:	e746      	b.n	8002d80 <HAL_ADC_ConfigChannel+0x314>
  MODIFY_REG(*preg,
 8002ef2:	682a      	ldr	r2, [r5, #0]
 8002ef4:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002ef8:	602a      	str	r2, [r5, #0]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002efa:	680a      	ldr	r2, [r1, #0]
}
 8002efc:	e5eb      	b.n	8002ad6 <HAL_ADC_ConfigChannel+0x6a>
 8002efe:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 8002f02:	e6d8      	b.n	8002cb6 <HAL_ADC_ConfigChannel+0x24a>
 8002f04:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8002f08:	e6b5      	b.n	8002c76 <HAL_ADC_ConfigChannel+0x20a>
 8002f0a:	4a04      	ldr	r2, [pc, #16]	@ (8002f1c <HAL_ADC_ConfigChannel+0x4b0>)
 8002f0c:	e6d3      	b.n	8002cb6 <HAL_ADC_ConfigChannel+0x24a>
 8002f0e:	2502      	movs	r5, #2
 8002f10:	e6be      	b.n	8002c90 <HAL_ADC_ConfigChannel+0x224>
 8002f12:	2502      	movs	r5, #2
 8002f14:	e772      	b.n	8002dfc <HAL_ADC_ConfigChannel+0x390>
 8002f16:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8002f1a:	e762      	b.n	8002de2 <HAL_ADC_ConfigChannel+0x376>
 8002f1c:	fe500000 	.word	0xfe500000

08002f20 <ADC_ConversionStop>:
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f20:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002f22:	689a      	ldr	r2, [r3, #8]
 8002f24:	f012 0f04 	tst.w	r2, #4
{
 8002f28:	b570      	push	{r4, r5, r6, lr}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002f2a:	689a      	ldr	r2, [r3, #8]
 8002f2c:	4604      	mov	r4, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002f2e:	d101      	bne.n	8002f34 <ADC_ConversionStop+0x14>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002f30:	0716      	lsls	r6, r2, #28
 8002f32:	d53c      	bpl.n	8002fae <ADC_ConversionStop+0x8e>
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8002f34:	68da      	ldr	r2, [r3, #12]
 8002f36:	0195      	lsls	r5, r2, #6
 8002f38:	d504      	bpl.n	8002f44 <ADC_ConversionStop+0x24>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8002f3a:	8b20      	ldrh	r0, [r4, #24]
 8002f3c:	f240 1201 	movw	r2, #257	@ 0x101
 8002f40:	4290      	cmp	r0, r2
 8002f42:	d045      	beq.n	8002fd0 <ADC_ConversionStop+0xb0>
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8002f44:	2902      	cmp	r1, #2
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002f46:	689a      	ldr	r2, [r3, #8]
 8002f48:	d033      	beq.n	8002fb2 <ADC_ConversionStop+0x92>
 8002f4a:	0750      	lsls	r0, r2, #29
 8002f4c:	d502      	bpl.n	8002f54 <ADC_ConversionStop+0x34>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002f4e:	689a      	ldr	r2, [r3, #8]
 8002f50:	0792      	lsls	r2, r2, #30
 8002f52:	d559      	bpl.n	8003008 <ADC_ConversionStop+0xe8>
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8002f54:	2901      	cmp	r1, #1
 8002f56:	d055      	beq.n	8003004 <ADC_ConversionStop+0xe4>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002f58:	689a      	ldr	r2, [r3, #8]
 8002f5a:	0710      	lsls	r0, r2, #28
 8002f5c:	d50a      	bpl.n	8002f74 <ADC_ConversionStop+0x54>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002f5e:	689a      	ldr	r2, [r3, #8]
 8002f60:	0792      	lsls	r2, r2, #30
 8002f62:	d407      	bmi.n	8002f74 <ADC_ConversionStop+0x54>
  MODIFY_REG(ADCx->CR,
 8002f64:	689a      	ldr	r2, [r3, #8]
 8002f66:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002f6a:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8002f6e:	f042 0220 	orr.w	r2, r2, #32
 8002f72:	609a      	str	r2, [r3, #8]
    switch (conversion_group_reassigned)
 8002f74:	2903      	cmp	r1, #3
 8002f76:	d145      	bne.n	8003004 <ADC_ConversionStop+0xe4>
 8002f78:	250c      	movs	r5, #12
    tickstart = HAL_GetTick();
 8002f7a:	f7ff fc35 	bl	80027e8 <HAL_GetTick>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002f7e:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8002f80:	4606      	mov	r6, r0
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	421d      	tst	r5, r3
 8002f86:	d012      	beq.n	8002fae <ADC_ConversionStop+0x8e>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002f88:	f7ff fc2e 	bl	80027e8 <HAL_GetTick>
 8002f8c:	1b80      	subs	r0, r0, r6
 8002f8e:	2805      	cmp	r0, #5
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002f90:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002f92:	d9f6      	bls.n	8002f82 <ADC_ConversionStop+0x62>
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002f94:	689a      	ldr	r2, [r3, #8]
 8002f96:	422a      	tst	r2, r5
 8002f98:	d0f3      	beq.n	8002f82 <ADC_ConversionStop+0x62>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f9a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002f9c:	f043 0310 	orr.w	r3, r3, #16
 8002fa0:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fa2:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002fa4:	f043 0301 	orr.w	r3, r3, #1
 8002fa8:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 8002faa:	2001      	movs	r0, #1
}
 8002fac:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8002fae:	2000      	movs	r0, #0
}
 8002fb0:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002fb2:	0716      	lsls	r6, r2, #28
 8002fb4:	d50a      	bpl.n	8002fcc <ADC_ConversionStop+0xac>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002fb6:	689a      	ldr	r2, [r3, #8]
 8002fb8:	0795      	lsls	r5, r2, #30
 8002fba:	d407      	bmi.n	8002fcc <ADC_ConversionStop+0xac>
  MODIFY_REG(ADCx->CR,
 8002fbc:	689a      	ldr	r2, [r3, #8]
 8002fbe:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002fc2:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8002fc6:	f042 0220 	orr.w	r2, r2, #32
 8002fca:	609a      	str	r2, [r3, #8]
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8002fcc:	2508      	movs	r5, #8
 8002fce:	e7d4      	b.n	8002f7a <ADC_ConversionStop+0x5a>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	0650      	lsls	r0, r2, #25
 8002fd4:	d406      	bmi.n	8002fe4 <ADC_ConversionStop+0xc4>
 8002fd6:	4a11      	ldr	r2, [pc, #68]	@ (800301c <ADC_ConversionStop+0xfc>)
 8002fd8:	e001      	b.n	8002fde <ADC_ConversionStop+0xbe>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8002fda:	3a01      	subs	r2, #1
 8002fdc:	d0dd      	beq.n	8002f9a <ADC_ConversionStop+0x7a>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002fde:	6819      	ldr	r1, [r3, #0]
 8002fe0:	0649      	lsls	r1, r1, #25
 8002fe2:	d5fa      	bpl.n	8002fda <ADC_ConversionStop+0xba>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002fe4:	2240      	movs	r2, #64	@ 0x40
 8002fe6:	601a      	str	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002fe8:	689a      	ldr	r2, [r3, #8]
 8002fea:	0756      	lsls	r6, r2, #29
 8002fec:	d50a      	bpl.n	8003004 <ADC_ConversionStop+0xe4>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002fee:	689a      	ldr	r2, [r3, #8]
 8002ff0:	0795      	lsls	r5, r2, #30
 8002ff2:	d407      	bmi.n	8003004 <ADC_ConversionStop+0xe4>
  MODIFY_REG(ADCx->CR,
 8002ff4:	689a      	ldr	r2, [r3, #8]
 8002ff6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002ffa:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8002ffe:	f042 0210 	orr.w	r2, r2, #16
 8003002:	609a      	str	r2, [r3, #8]
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003004:	2504      	movs	r5, #4
 8003006:	e7b8      	b.n	8002f7a <ADC_ConversionStop+0x5a>
 8003008:	689a      	ldr	r2, [r3, #8]
 800300a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800300e:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8003012:	f042 0210 	orr.w	r2, r2, #16
 8003016:	609a      	str	r2, [r3, #8]
}
 8003018:	e79c      	b.n	8002f54 <ADC_ConversionStop+0x34>
 800301a:	bf00      	nop
 800301c:	a3400000 	.word	0xa3400000

08003020 <ADC_Enable>:
{
 8003020:	b570      	push	{r4, r5, r6, lr}
 8003022:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 8003024:	2200      	movs	r2, #0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003026:	6803      	ldr	r3, [r0, #0]
  __IO uint32_t wait_loop_index = 0UL;
 8003028:	9201      	str	r2, [sp, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800302a:	689a      	ldr	r2, [r3, #8]
 800302c:	07d2      	lsls	r2, r2, #31
 800302e:	d42c      	bmi.n	800308a <ADC_Enable+0x6a>
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003030:	6899      	ldr	r1, [r3, #8]
 8003032:	4a28      	ldr	r2, [pc, #160]	@ (80030d4 <ADC_Enable+0xb4>)
 8003034:	4211      	tst	r1, r2
 8003036:	4604      	mov	r4, r0
 8003038:	d12a      	bne.n	8003090 <ADC_Enable+0x70>
  MODIFY_REG(ADCx->CR,
 800303a:	689a      	ldr	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800303c:	4926      	ldr	r1, [pc, #152]	@ (80030d8 <ADC_Enable+0xb8>)
  MODIFY_REG(ADCx->CR,
 800303e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003042:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8003046:	f042 0201 	orr.w	r2, r2, #1
 800304a:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800304c:	688b      	ldr	r3, [r1, #8]
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800304e:	021b      	lsls	r3, r3, #8
 8003050:	d429      	bmi.n	80030a6 <ADC_Enable+0x86>
    tickstart = HAL_GetTick();
 8003052:	f7ff fbc9 	bl	80027e8 <HAL_GetTick>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003056:	6823      	ldr	r3, [r4, #0]
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	07d6      	lsls	r6, r2, #31
    tickstart = HAL_GetTick();
 800305c:	4605      	mov	r5, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800305e:	d414      	bmi.n	800308a <ADC_Enable+0x6a>
  MODIFY_REG(ADCx->CR,
 8003060:	4e1e      	ldr	r6, [pc, #120]	@ (80030dc <ADC_Enable+0xbc>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003062:	689a      	ldr	r2, [r3, #8]
 8003064:	07d0      	lsls	r0, r2, #31
 8003066:	d404      	bmi.n	8003072 <ADC_Enable+0x52>
  MODIFY_REG(ADCx->CR,
 8003068:	689a      	ldr	r2, [r3, #8]
 800306a:	4032      	ands	r2, r6
 800306c:	f042 0201 	orr.w	r2, r2, #1
 8003070:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003072:	f7ff fbb9 	bl	80027e8 <HAL_GetTick>
 8003076:	1b43      	subs	r3, r0, r5
 8003078:	2b02      	cmp	r3, #2
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800307a:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800307c:	d902      	bls.n	8003084 <ADC_Enable+0x64>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	07d1      	lsls	r1, r2, #31
 8003082:	d505      	bpl.n	8003090 <ADC_Enable+0x70>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	07d2      	lsls	r2, r2, #31
 8003088:	d5eb      	bpl.n	8003062 <ADC_Enable+0x42>
  return HAL_OK;
 800308a:	2000      	movs	r0, #0
}
 800308c:	b002      	add	sp, #8
 800308e:	bd70      	pop	{r4, r5, r6, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003090:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003092:	f043 0310 	orr.w	r3, r3, #16
 8003096:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003098:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
      return HAL_ERROR;
 800309a:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800309c:	f043 0301 	orr.w	r3, r3, #1
 80030a0:	65e3      	str	r3, [r4, #92]	@ 0x5c
}
 80030a2:	b002      	add	sp, #8
 80030a4:	bd70      	pop	{r4, r5, r6, pc}
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80030a6:	4b0e      	ldr	r3, [pc, #56]	@ (80030e0 <ADC_Enable+0xc0>)
 80030a8:	4a0e      	ldr	r2, [pc, #56]	@ (80030e4 <ADC_Enable+0xc4>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	099b      	lsrs	r3, r3, #6
 80030ae:	fba2 2303 	umull	r2, r3, r2, r3
 80030b2:	099b      	lsrs	r3, r3, #6
 80030b4:	3301      	adds	r3, #1
 80030b6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 80030be:	9b01      	ldr	r3, [sp, #4]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d0c6      	beq.n	8003052 <ADC_Enable+0x32>
        wait_loop_index--;
 80030c4:	9b01      	ldr	r3, [sp, #4]
 80030c6:	3b01      	subs	r3, #1
 80030c8:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 80030ca:	9b01      	ldr	r3, [sp, #4]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d1f9      	bne.n	80030c4 <ADC_Enable+0xa4>
 80030d0:	e7bf      	b.n	8003052 <ADC_Enable+0x32>
 80030d2:	bf00      	nop
 80030d4:	8000003f 	.word	0x8000003f
 80030d8:	50040300 	.word	0x50040300
 80030dc:	7fffffc0 	.word	0x7fffffc0
 80030e0:	20000400 	.word	0x20000400
 80030e4:	053e2d63 	.word	0x053e2d63

080030e8 <HAL_ADC_Start_DMA>:
{
 80030e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80030ec:	4b36      	ldr	r3, [pc, #216]	@ (80031c8 <HAL_ADC_Start_DMA+0xe0>)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80030ee:	6806      	ldr	r6, [r0, #0]
 80030f0:	689b      	ldr	r3, [r3, #8]
{
 80030f2:	460d      	mov	r5, r1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80030f4:	68b1      	ldr	r1, [r6, #8]
 80030f6:	0749      	lsls	r1, r1, #29
 80030f8:	d417      	bmi.n	800312a <HAL_ADC_Start_DMA+0x42>
 80030fa:	4617      	mov	r7, r2
    __HAL_LOCK(hadc);
 80030fc:	f890 2054 	ldrb.w	r2, [r0, #84]	@ 0x54
 8003100:	2a01      	cmp	r2, #1
 8003102:	4604      	mov	r4, r0
 8003104:	d011      	beq.n	800312a <HAL_ADC_Start_DMA+0x42>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003106:	f003 081f 	and.w	r8, r3, #31
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800310a:	4b30      	ldr	r3, [pc, #192]	@ (80031cc <HAL_ADC_Start_DMA+0xe4>)
    __HAL_LOCK(hadc);
 800310c:	2001      	movs	r0, #1
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800310e:	429e      	cmp	r6, r3
    __HAL_LOCK(hadc);
 8003110:	f884 0054 	strb.w	r0, [r4, #84]	@ 0x54
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003114:	d00c      	beq.n	8003130 <HAL_ADC_Start_DMA+0x48>
 8003116:	f240 2121 	movw	r1, #545	@ 0x221
 800311a:	fa21 f108 	lsr.w	r1, r1, r8
 800311e:	4001      	ands	r1, r0
 8003120:	d106      	bne.n	8003130 <HAL_ADC_Start_DMA+0x48>
      __HAL_UNLOCK(hadc);
 8003122:	f884 1054 	strb.w	r1, [r4, #84]	@ 0x54
}
 8003126:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_LOCK(hadc);
 800312a:	2002      	movs	r0, #2
}
 800312c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmp_hal_status = ADC_Enable(hadc);
 8003130:	4620      	mov	r0, r4
 8003132:	f7ff ff75 	bl	8003020 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8003136:	2800      	cmp	r0, #0
 8003138:	d13c      	bne.n	80031b4 <HAL_ADC_Start_DMA+0xcc>
        ADC_STATE_CLR_SET(hadc->State,
 800313a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800313c:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 800313e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003142:	f023 0301 	bic.w	r3, r3, #1
 8003146:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800314a:	65a3      	str	r3, [r4, #88]	@ 0x58
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800314c:	4b20      	ldr	r3, [pc, #128]	@ (80031d0 <HAL_ADC_Start_DMA+0xe8>)
 800314e:	4299      	cmp	r1, r3
 8003150:	d035      	beq.n	80031be <HAL_ADC_Start_DMA+0xd6>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003152:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003154:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003158:	65a3      	str	r3, [r4, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800315a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800315c:	6d20      	ldr	r0, [r4, #80]	@ 0x50
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800315e:	f413 5380 	ands.w	r3, r3, #4096	@ 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003162:	bf18      	it	ne
 8003164:	6de3      	ldrne	r3, [r4, #92]	@ 0x5c
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003166:	462a      	mov	r2, r5
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003168:	bf18      	it	ne
 800316a:	f023 0306 	bicne.w	r3, r3, #6
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800316e:	4d19      	ldr	r5, [pc, #100]	@ (80031d4 <HAL_ADC_Start_DMA+0xec>)
          ADC_CLEAR_ERRORCODE(hadc);
 8003170:	65e3      	str	r3, [r4, #92]	@ 0x5c
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003172:	62c5      	str	r5, [r0, #44]	@ 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003174:	4d18      	ldr	r5, [pc, #96]	@ (80031d8 <HAL_ADC_Start_DMA+0xf0>)
 8003176:	6305      	str	r5, [r0, #48]	@ 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003178:	4d18      	ldr	r5, [pc, #96]	@ (80031dc <HAL_ADC_Start_DMA+0xf4>)
 800317a:	6345      	str	r5, [r0, #52]	@ 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800317c:	251c      	movs	r5, #28
 800317e:	600d      	str	r5, [r1, #0]
        __HAL_UNLOCK(hadc);
 8003180:	2500      	movs	r5, #0
 8003182:	f884 5054 	strb.w	r5, [r4, #84]	@ 0x54
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003186:	684d      	ldr	r5, [r1, #4]
 8003188:	f045 0510 	orr.w	r5, r5, #16
 800318c:	604d      	str	r5, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800318e:	68cd      	ldr	r5, [r1, #12]
 8003190:	f045 0501 	orr.w	r5, r5, #1
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003194:	463b      	mov	r3, r7
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003196:	60cd      	str	r5, [r1, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003198:	3140      	adds	r1, #64	@ 0x40
 800319a:	f000 fd0f 	bl	8003bbc <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 800319e:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 80031a0:	6893      	ldr	r3, [r2, #8]
 80031a2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80031a6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80031aa:	f043 0304 	orr.w	r3, r3, #4
 80031ae:	6093      	str	r3, [r2, #8]
}
 80031b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_UNLOCK(hadc);
 80031b4:	2300      	movs	r3, #0
 80031b6:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
}
 80031ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80031be:	f1b8 0f00 	cmp.w	r8, #0
 80031c2:	d1ca      	bne.n	800315a <HAL_ADC_Start_DMA+0x72>
 80031c4:	e7c5      	b.n	8003152 <HAL_ADC_Start_DMA+0x6a>
 80031c6:	bf00      	nop
 80031c8:	50040300 	.word	0x50040300
 80031cc:	50040200 	.word	0x50040200
 80031d0:	50040100 	.word	0x50040100
 80031d4:	080029e5 	.word	0x080029e5
 80031d8:	080029d5 	.word	0x080029d5
 80031dc:	08002a51 	.word	0x08002a51

080031e0 <ADC_Disable>:
{
 80031e0:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80031e2:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80031e4:	689a      	ldr	r2, [r3, #8]
 80031e6:	0795      	lsls	r5, r2, #30
 80031e8:	d502      	bpl.n	80031f0 <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80031ea:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 80031ec:	2000      	movs	r0, #0
}
 80031ee:	bd38      	pop	{r3, r4, r5, pc}
 80031f0:	689a      	ldr	r2, [r3, #8]
 80031f2:	07d4      	lsls	r4, r2, #31
 80031f4:	d5fa      	bpl.n	80031ec <ADC_Disable+0xc>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80031f6:	689a      	ldr	r2, [r3, #8]
 80031f8:	f002 020d 	and.w	r2, r2, #13
 80031fc:	2a01      	cmp	r2, #1
 80031fe:	4604      	mov	r4, r0
 8003200:	d009      	beq.n	8003216 <ADC_Disable+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003202:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003204:	f043 0310 	orr.w	r3, r3, #16
 8003208:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800320a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800320c:	f043 0301 	orr.w	r3, r3, #1
 8003210:	65e3      	str	r3, [r4, #92]	@ 0x5c
      return HAL_ERROR;
 8003212:	2001      	movs	r0, #1
}
 8003214:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 8003216:	689a      	ldr	r2, [r3, #8]
 8003218:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800321c:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003220:	2103      	movs	r1, #3
 8003222:	f042 0202 	orr.w	r2, r2, #2
 8003226:	609a      	str	r2, [r3, #8]
 8003228:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 800322a:	f7ff fadd 	bl	80027e8 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800322e:	6823      	ldr	r3, [r4, #0]
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	07d9      	lsls	r1, r3, #31
    tickstart = HAL_GetTick();
 8003234:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003236:	d403      	bmi.n	8003240 <ADC_Disable+0x60>
 8003238:	e7d8      	b.n	80031ec <ADC_Disable+0xc>
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	07db      	lsls	r3, r3, #31
 800323e:	d5d5      	bpl.n	80031ec <ADC_Disable+0xc>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003240:	f7ff fad2 	bl	80027e8 <HAL_GetTick>
 8003244:	1b40      	subs	r0, r0, r5
 8003246:	2802      	cmp	r0, #2
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003248:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800324a:	d9f6      	bls.n	800323a <ADC_Disable+0x5a>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800324c:	689a      	ldr	r2, [r3, #8]
 800324e:	07d2      	lsls	r2, r2, #31
 8003250:	d5f3      	bpl.n	800323a <ADC_Disable+0x5a>
 8003252:	e7d6      	b.n	8003202 <ADC_Disable+0x22>

08003254 <HAL_ADC_Stop_DMA>:
{
 8003254:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hadc);
 8003256:	f890 3054 	ldrb.w	r3, [r0, #84]	@ 0x54
 800325a:	2b01      	cmp	r3, #1
 800325c:	d028      	beq.n	80032b0 <HAL_ADC_Stop_DMA+0x5c>
 800325e:	2301      	movs	r3, #1
 8003260:	f880 3054 	strb.w	r3, [r0, #84]	@ 0x54
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003264:	2103      	movs	r1, #3
 8003266:	4604      	mov	r4, r0
 8003268:	f7ff fe5a 	bl	8002f20 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 800326c:	4605      	mov	r5, r0
 800326e:	b9d0      	cbnz	r0, 80032a6 <HAL_ADC_Stop_DMA+0x52>
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003270:	6823      	ldr	r3, [r4, #0]
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8003272:	6d20      	ldr	r0, [r4, #80]	@ 0x50
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003274:	68da      	ldr	r2, [r3, #12]
 8003276:	f022 0201 	bic.w	r2, r2, #1
 800327a:	60da      	str	r2, [r3, #12]
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 800327c:	f890 2025 	ldrb.w	r2, [r0, #37]	@ 0x25
 8003280:	2a02      	cmp	r2, #2
 8003282:	d018      	beq.n	80032b6 <HAL_ADC_Stop_DMA+0x62>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8003284:	685a      	ldr	r2, [r3, #4]
 8003286:	f022 0210 	bic.w	r2, r2, #16
 800328a:	605a      	str	r2, [r3, #4]
      tmp_hal_status = ADC_Disable(hadc);
 800328c:	4620      	mov	r0, r4
 800328e:	f7ff ffa7 	bl	80031e0 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8003292:	4605      	mov	r5, r0
 8003294:	b938      	cbnz	r0, 80032a6 <HAL_ADC_Stop_DMA+0x52>
      ADC_STATE_CLR_SET(hadc->State,
 8003296:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003298:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800329c:	f023 0301 	bic.w	r3, r3, #1
 80032a0:	f043 0301 	orr.w	r3, r3, #1
 80032a4:	65a3      	str	r3, [r4, #88]	@ 0x58
  __HAL_UNLOCK(hadc);
 80032a6:	2300      	movs	r3, #0
 80032a8:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
}
 80032ac:	4628      	mov	r0, r5
 80032ae:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hadc);
 80032b0:	2502      	movs	r5, #2
}
 80032b2:	4628      	mov	r0, r5
 80032b4:	bd38      	pop	{r3, r4, r5, pc}
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80032b6:	f000 fcc5 	bl	8003c44 <HAL_DMA_Abort>
      if (tmp_hal_status != HAL_OK)
 80032ba:	4605      	mov	r5, r0
 80032bc:	b160      	cbz	r0, 80032d8 <HAL_ADC_Stop_DMA+0x84>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80032be:	6da3      	ldr	r3, [r4, #88]	@ 0x58
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80032c0:	6822      	ldr	r2, [r4, #0]
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80032c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80032c6:	65a3      	str	r3, [r4, #88]	@ 0x58
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80032c8:	6853      	ldr	r3, [r2, #4]
 80032ca:	f023 0310 	bic.w	r3, r3, #16
      (void)ADC_Disable(hadc);
 80032ce:	4620      	mov	r0, r4
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80032d0:	6053      	str	r3, [r2, #4]
      (void)ADC_Disable(hadc);
 80032d2:	f7ff ff85 	bl	80031e0 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 80032d6:	e7e6      	b.n	80032a6 <HAL_ADC_Stop_DMA+0x52>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80032d8:	6822      	ldr	r2, [r4, #0]
 80032da:	6853      	ldr	r3, [r2, #4]
 80032dc:	f023 0310 	bic.w	r3, r3, #16
 80032e0:	6053      	str	r3, [r2, #4]
    if (tmp_hal_status == HAL_OK)
 80032e2:	e7d3      	b.n	800328c <HAL_ADC_Stop_DMA+0x38>

080032e4 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80032e4:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80032e6:	f890 3054 	ldrb.w	r3, [r0, #84]	@ 0x54
{
 80032ea:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 80032ec:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 80032ee:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0UL;
 80032f0:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80032f2:	d03f      	beq.n	8003374 <HAL_ADCEx_Calibration_Start+0x90>
 80032f4:	2301      	movs	r3, #1
 80032f6:	f880 3054 	strb.w	r3, [r0, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80032fa:	4604      	mov	r4, r0
 80032fc:	460d      	mov	r5, r1
 80032fe:	f7ff ff6f 	bl	80031e0 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003302:	6da3      	ldr	r3, [r4, #88]	@ 0x58
  if (tmp_hal_status == HAL_OK)
 8003304:	b9e0      	cbnz	r0, 8003340 <HAL_ADCEx_Calibration_Start+0x5c>
    ADC_STATE_CLR_SET(hadc->State,
 8003306:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800330a:	f023 0302 	bic.w	r3, r3, #2
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800330e:	6822      	ldr	r2, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 8003310:	f043 0302 	orr.w	r3, r3, #2
 8003314:	65a3      	str	r3, [r4, #88]	@ 0x58
  MODIFY_REG(ADCx->CR,
 8003316:	6893      	ldr	r3, [r2, #8]
 8003318:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800331c:	f005 4180 	and.w	r1, r5, #1073741824	@ 0x40000000
 8003320:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003324:	430b      	orrs	r3, r1
 8003326:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800332a:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800332c:	6893      	ldr	r3, [r2, #8]
 800332e:	2b00      	cmp	r3, #0
 8003330:	db0e      	blt.n	8003350 <HAL_ADCEx_Calibration_Start+0x6c>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003332:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003334:	f023 0303 	bic.w	r3, r3, #3
 8003338:	f043 0301 	orr.w	r3, r3, #1
 800333c:	65a3      	str	r3, [r4, #88]	@ 0x58
 800333e:	e002      	b.n	8003346 <HAL_ADCEx_Calibration_Start+0x62>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003340:	f043 0310 	orr.w	r3, r3, #16
 8003344:	65a3      	str	r3, [r4, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003346:	2300      	movs	r3, #0
 8003348:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
}
 800334c:	b003      	add	sp, #12
 800334e:	bd30      	pop	{r4, r5, pc}
      wait_loop_index++;
 8003350:	9b01      	ldr	r3, [sp, #4]
 8003352:	3301      	adds	r3, #1
 8003354:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003356:	9b01      	ldr	r3, [sp, #4]
 8003358:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 800335c:	d3e6      	bcc.n	800332c <HAL_ADCEx_Calibration_Start+0x48>
        ADC_STATE_CLR_SET(hadc->State,
 800335e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003360:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 8003364:	2200      	movs	r2, #0
        ADC_STATE_CLR_SET(hadc->State,
 8003366:	f043 0310 	orr.w	r3, r3, #16
 800336a:	65a3      	str	r3, [r4, #88]	@ 0x58
        __HAL_UNLOCK(hadc);
 800336c:	f884 2054 	strb.w	r2, [r4, #84]	@ 0x54
        return HAL_ERROR;
 8003370:	2001      	movs	r0, #1
 8003372:	e7eb      	b.n	800334c <HAL_ADCEx_Calibration_Start+0x68>
  __HAL_LOCK(hadc);
 8003374:	2002      	movs	r0, #2
}
 8003376:	b003      	add	sp, #12
 8003378:	bd30      	pop	{r4, r5, pc}
 800337a:	bf00      	nop

0800337c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800337c:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800337e:	f890 2054 	ldrb.w	r2, [r0, #84]	@ 0x54
  if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003382:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 8003384:	2a01      	cmp	r2, #1
{
 8003386:	b09a      	sub	sp, #104	@ 0x68
  __HAL_LOCK(hadc);
 8003388:	d044      	beq.n	8003414 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 800338a:	4603      	mov	r3, r0

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800338c:	4d2e      	ldr	r5, [pc, #184]	@ (8003448 <HAL_ADCEx_MultiModeConfigChannel+0xcc>)
 800338e:	681c      	ldr	r4, [r3, #0]
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003390:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8003392:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003394:	42ac      	cmp	r4, r5
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003396:	9216      	str	r2, [sp, #88]	@ 0x58
  __HAL_LOCK(hadc);
 8003398:	f883 0054 	strb.w	r0, [r3, #84]	@ 0x54
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800339c:	9217      	str	r2, [sp, #92]	@ 0x5c
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800339e:	d008      	beq.n	80033b2 <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmp_hadc_slave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033a0:	6d99      	ldr	r1, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80033a2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033a6:	f041 0120 	orr.w	r1, r1, #32
 80033aa:	6599      	str	r1, [r3, #88]	@ 0x58
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 80033ac:	b01a      	add	sp, #104	@ 0x68
 80033ae:	bcf0      	pop	{r4, r5, r6, r7}
 80033b0:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80033b2:	4a26      	ldr	r2, [pc, #152]	@ (800344c <HAL_ADCEx_MultiModeConfigChannel+0xd0>)
 80033b4:	6890      	ldr	r0, [r2, #8]
 80033b6:	0740      	lsls	r0, r0, #29
 80033b8:	d50b      	bpl.n	80033d2 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80033ba:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033bc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80033be:	f042 0220 	orr.w	r2, r2, #32
    tmp_hal_status = HAL_ERROR;
 80033c2:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033c4:	659a      	str	r2, [r3, #88]	@ 0x58
  __HAL_UNLOCK(hadc);
 80033c6:	2200      	movs	r2, #0
 80033c8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
}
 80033cc:	b01a      	add	sp, #104	@ 0x68
 80033ce:	bcf0      	pop	{r4, r5, r6, r7}
 80033d0:	4770      	bx	lr
 80033d2:	68a0      	ldr	r0, [r4, #8]
 80033d4:	0747      	lsls	r7, r0, #29
 80033d6:	d4f1      	bmi.n	80033bc <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80033d8:	b306      	cbz	r6, 800341c <HAL_ADCEx_MultiModeConfigChannel+0xa0>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80033da:	4f1d      	ldr	r7, [pc, #116]	@ (8003450 <HAL_ADCEx_MultiModeConfigChannel+0xd4>)
 80033dc:	684d      	ldr	r5, [r1, #4]
 80033de:	68b8      	ldr	r0, [r7, #8]
 80033e0:	f420 4060 	bic.w	r0, r0, #57344	@ 0xe000
 80033e4:	4328      	orrs	r0, r5
 80033e6:	f893 5030 	ldrb.w	r5, [r3, #48]	@ 0x30
 80033ea:	ea40 3045 	orr.w	r0, r0, r5, lsl #13
 80033ee:	60b8      	str	r0, [r7, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80033f0:	68a0      	ldr	r0, [r4, #8]
 80033f2:	6892      	ldr	r2, [r2, #8]
 80033f4:	4302      	orrs	r2, r0
 80033f6:	4817      	ldr	r0, [pc, #92]	@ (8003454 <HAL_ADCEx_MultiModeConfigChannel+0xd8>)
 80033f8:	6880      	ldr	r0, [r0, #8]
 80033fa:	4302      	orrs	r2, r0
 80033fc:	07d5      	lsls	r5, r2, #31
 80033fe:	d420      	bmi.n	8003442 <HAL_ADCEx_MultiModeConfigChannel+0xc6>
        MODIFY_REG(tmpADC_Common->CCR,
 8003400:	68b8      	ldr	r0, [r7, #8]
 8003402:	688a      	ldr	r2, [r1, #8]
 8003404:	f420 6171 	bic.w	r1, r0, #3856	@ 0xf10
 8003408:	4332      	orrs	r2, r6
 800340a:	f021 010f 	bic.w	r1, r1, #15
 800340e:	430a      	orrs	r2, r1
 8003410:	60ba      	str	r2, [r7, #8]
 8003412:	e016      	b.n	8003442 <HAL_ADCEx_MultiModeConfigChannel+0xc6>
  __HAL_LOCK(hadc);
 8003414:	2002      	movs	r0, #2
}
 8003416:	b01a      	add	sp, #104	@ 0x68
 8003418:	bcf0      	pop	{r4, r5, r6, r7}
 800341a:	4770      	bx	lr
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800341c:	480c      	ldr	r0, [pc, #48]	@ (8003450 <HAL_ADCEx_MultiModeConfigChannel+0xd4>)
 800341e:	6881      	ldr	r1, [r0, #8]
 8003420:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 8003424:	6081      	str	r1, [r0, #8]
 8003426:	490b      	ldr	r1, [pc, #44]	@ (8003454 <HAL_ADCEx_MultiModeConfigChannel+0xd8>)
 8003428:	68a4      	ldr	r4, [r4, #8]
 800342a:	6892      	ldr	r2, [r2, #8]
 800342c:	6889      	ldr	r1, [r1, #8]
 800342e:	4322      	orrs	r2, r4
 8003430:	430a      	orrs	r2, r1
 8003432:	07d4      	lsls	r4, r2, #31
 8003434:	d405      	bmi.n	8003442 <HAL_ADCEx_MultiModeConfigChannel+0xc6>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003436:	6882      	ldr	r2, [r0, #8]
 8003438:	f422 6271 	bic.w	r2, r2, #3856	@ 0xf10
 800343c:	f022 020f 	bic.w	r2, r2, #15
 8003440:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003442:	2000      	movs	r0, #0
 8003444:	e7bf      	b.n	80033c6 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8003446:	bf00      	nop
 8003448:	50040000 	.word	0x50040000
 800344c:	50040100 	.word	0x50040100
 8003450:	50040300 	.word	0x50040300
 8003454:	50040200 	.word	0x50040200

08003458 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003458:	4907      	ldr	r1, [pc, #28]	@ (8003478 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800345a:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800345c:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800345e:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003462:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003466:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003468:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800346a:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800346e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8003472:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8003474:	4770      	bx	lr
 8003476:	bf00      	nop
 8003478:	e000ed00 	.word	0xe000ed00

0800347c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800347c:	4b1b      	ldr	r3, [pc, #108]	@ (80034ec <HAL_NVIC_SetPriority+0x70>)
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003484:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003486:	f1c3 0e07 	rsb	lr, r3, #7
 800348a:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800348e:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003492:	bf28      	it	cs
 8003494:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003498:	f1bc 0f06 	cmp.w	ip, #6
 800349c:	d91c      	bls.n	80034d8 <HAL_NVIC_SetPriority+0x5c>
 800349e:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034a2:	f04f 33ff 	mov.w	r3, #4294967295
 80034a6:	fa03 f30c 	lsl.w	r3, r3, ip
 80034aa:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034ae:	f04f 33ff 	mov.w	r3, #4294967295
 80034b2:	fa03 f30e 	lsl.w	r3, r3, lr
 80034b6:	ea21 0303 	bic.w	r3, r1, r3
 80034ba:	fa03 f30c 	lsl.w	r3, r3, ip
 80034be:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034c0:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 80034c2:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034c4:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 80034c6:	db0a      	blt.n	80034de <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034c8:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80034cc:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 80034d0:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80034d4:	f85d fb04 	ldr.w	pc, [sp], #4
 80034d8:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034da:	4694      	mov	ip, r2
 80034dc:	e7e7      	b.n	80034ae <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034de:	4a04      	ldr	r2, [pc, #16]	@ (80034f0 <HAL_NVIC_SetPriority+0x74>)
 80034e0:	f000 000f 	and.w	r0, r0, #15
 80034e4:	4402      	add	r2, r0
 80034e6:	7613      	strb	r3, [r2, #24]
 80034e8:	f85d fb04 	ldr.w	pc, [sp], #4
 80034ec:	e000ed00 	.word	0xe000ed00
 80034f0:	e000ecfc 	.word	0xe000ecfc

080034f4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80034f4:	2800      	cmp	r0, #0
 80034f6:	db07      	blt.n	8003508 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034f8:	4a04      	ldr	r2, [pc, #16]	@ (800350c <HAL_NVIC_EnableIRQ+0x18>)
 80034fa:	0941      	lsrs	r1, r0, #5
 80034fc:	2301      	movs	r3, #1
 80034fe:	f000 001f 	and.w	r0, r0, #31
 8003502:	4083      	lsls	r3, r0
 8003504:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003508:	4770      	bx	lr
 800350a:	bf00      	nop
 800350c:	e000e100 	.word	0xe000e100

08003510 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003510:	3801      	subs	r0, #1
 8003512:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8003516:	d301      	bcc.n	800351c <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003518:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800351a:	4770      	bx	lr
{
 800351c:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800351e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003522:	4c07      	ldr	r4, [pc, #28]	@ (8003540 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003524:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003526:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 800352a:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800352e:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003530:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003532:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003534:	619a      	str	r2, [r3, #24]
}
 8003536:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800353a:	6119      	str	r1, [r3, #16]
 800353c:	4770      	bx	lr
 800353e:	bf00      	nop
 8003540:	e000ed00 	.word	0xe000ed00

08003544 <CRYP_SetKey>:
  */
static HAL_StatusTypeDef  CRYP_SetKey(CRYP_HandleTypeDef *hcryp)
{
  uint32_t keyaddr;

  if (hcryp->Init.pKey == NULL)
 8003544:	6a03      	ldr	r3, [r0, #32]
 8003546:	b32b      	cbz	r3, 8003594 <CRYP_SetKey+0x50>
{
 8003548:	b410      	push	{r4}
  }


  keyaddr = (uint32_t)(hcryp->Init.pKey);

  if (hcryp->Init.KeySize == CRYP_KEYSIZE_256B)
 800354a:	68c4      	ldr	r4, [r0, #12]
  {
    hcryp->Instance->KEYR7 = __REV(*(uint32_t*)(keyaddr));
 800354c:	6802      	ldr	r2, [r0, #0]
  if (hcryp->Init.KeySize == CRYP_KEYSIZE_256B)
 800354e:	f5b4 2f80 	cmp.w	r4, #262144	@ 0x40000
  keyaddr = (uint32_t)(hcryp->Init.pKey);
 8003552:	4619      	mov	r1, r3
  if (hcryp->Init.KeySize == CRYP_KEYSIZE_256B)
 8003554:	d10e      	bne.n	8003574 <CRYP_SetKey+0x30>
  return __builtin_bswap32(value);
 8003556:	6818      	ldr	r0, [r3, #0]
 8003558:	ba00      	rev	r0, r0
    hcryp->Instance->KEYR7 = __REV(*(uint32_t*)(keyaddr));
 800355a:	63d0      	str	r0, [r2, #60]	@ 0x3c
 800355c:	6858      	ldr	r0, [r3, #4]
 800355e:	ba00      	rev	r0, r0
    keyaddr+=4U;
    hcryp->Instance->KEYR6 = __REV(*(uint32_t*)(keyaddr));
 8003560:	6390      	str	r0, [r2, #56]	@ 0x38
 8003562:	6898      	ldr	r0, [r3, #8]
 8003564:	ba00      	rev	r0, r0
    keyaddr+=4U;
    hcryp->Instance->KEYR5 = __REV(*(uint32_t*)(keyaddr));
 8003566:	6350      	str	r0, [r2, #52]	@ 0x34
 8003568:	68d8      	ldr	r0, [r3, #12]
    keyaddr+=4U;
    hcryp->Instance->KEYR4 = __REV(*(uint32_t*)(keyaddr));
    keyaddr+=4U;
 800356a:	f103 0110 	add.w	r1, r3, #16
 800356e:	ba00      	rev	r0, r0
  }

  hcryp->Instance->KEYR3 = __REV(*(uint32_t*)(keyaddr));
 8003570:	460b      	mov	r3, r1
    hcryp->Instance->KEYR4 = __REV(*(uint32_t*)(keyaddr));
 8003572:	6310      	str	r0, [r2, #48]	@ 0x30
 8003574:	681b      	ldr	r3, [r3, #0]
  hcryp->Instance->KEYR1 = __REV(*(uint32_t*)(keyaddr));
  keyaddr+=4U;
  hcryp->Instance->KEYR0 = __REV(*(uint32_t*)(keyaddr));

  return HAL_OK;
}
 8003576:	f85d 4b04 	ldr.w	r4, [sp], #4
 800357a:	ba1b      	rev	r3, r3
  hcryp->Instance->KEYR3 = __REV(*(uint32_t*)(keyaddr));
 800357c:	61d3      	str	r3, [r2, #28]
 800357e:	684b      	ldr	r3, [r1, #4]
 8003580:	ba1b      	rev	r3, r3
  hcryp->Instance->KEYR2 = __REV(*(uint32_t*)(keyaddr));
 8003582:	6193      	str	r3, [r2, #24]
 8003584:	688b      	ldr	r3, [r1, #8]
 8003586:	ba1b      	rev	r3, r3
  hcryp->Instance->KEYR1 = __REV(*(uint32_t*)(keyaddr));
 8003588:	6153      	str	r3, [r2, #20]
 800358a:	68cb      	ldr	r3, [r1, #12]
 800358c:	ba1b      	rev	r3, r3
  return HAL_OK;
 800358e:	2000      	movs	r0, #0
  hcryp->Instance->KEYR0 = __REV(*(uint32_t*)(keyaddr));
 8003590:	6113      	str	r3, [r2, #16]
}
 8003592:	4770      	bx	lr
    return HAL_ERROR;
 8003594:	2001      	movs	r0, #1
}
 8003596:	4770      	bx	lr

08003598 <HAL_CRYP_Init>:
  if(hcryp == NULL)
 8003598:	2800      	cmp	r0, #0
 800359a:	f000 80a3 	beq.w	80036e4 <HAL_CRYP_Init+0x14c>
  if (hcryp->Init.OperatingMode != CRYP_ALGOMODE_KEYDERIVATION)
 800359e:	6902      	ldr	r2, [r0, #16]
  if ((hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION_DECRYPT) &&\
 80035a0:	2a18      	cmp	r2, #24
{
 80035a2:	b570      	push	{r4, r5, r6, lr}
 80035a4:	4604      	mov	r4, r0
  if ((hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION_DECRYPT) &&\
 80035a6:	d04d      	beq.n	8003644 <HAL_CRYP_Init+0xac>
  if ((hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 80035a8:	2a08      	cmp	r2, #8
 80035aa:	d03e      	beq.n	800362a <HAL_CRYP_Init+0x92>
  if(hcryp->State == HAL_CRYP_STATE_RESET)
 80035ac:	f894 3055 	ldrb.w	r3, [r4, #85]	@ 0x55
 80035b0:	f003 01ff 	and.w	r1, r3, #255	@ 0xff
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d03e      	beq.n	8003636 <HAL_CRYP_Init+0x9e>
  __HAL_CRYP_DISABLE(hcryp);
 80035b8:	6825      	ldr	r5, [r4, #0]
  MODIFY_REG(hcryp->Instance->CR, AES_CR_KEYSIZE, hcryp->Init.KeySize);
 80035ba:	68e1      	ldr	r1, [r4, #12]
  hcryp->State = HAL_CRYP_STATE_BUSY;
 80035bc:	2302      	movs	r3, #2
 80035be:	f884 3055 	strb.w	r3, [r4, #85]	@ 0x55
  __HAL_CRYP_DISABLE(hcryp);
 80035c2:	682b      	ldr	r3, [r5, #0]
 80035c4:	f023 0301 	bic.w	r3, r3, #1
 80035c8:	602b      	str	r3, [r5, #0]
  MODIFY_REG(hcryp->Instance->CR, AES_CR_KEYSIZE, hcryp->Init.KeySize);
 80035ca:	682b      	ldr	r3, [r5, #0]
 80035cc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035d0:	430b      	orrs	r3, r1
  if (hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 80035d2:	2a08      	cmp	r2, #8
  hcryp->Phase = HAL_CRYP_PHASE_NOT_USED;
 80035d4:	f04f 010a 	mov.w	r1, #10
  MODIFY_REG(hcryp->Instance->CR, AES_CR_KEYSIZE, hcryp->Init.KeySize);
 80035d8:	602b      	str	r3, [r5, #0]
  hcryp->Phase = HAL_CRYP_PHASE_NOT_USED;
 80035da:	f884 1048 	strb.w	r1, [r4, #72]	@ 0x48
  if (hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 80035de:	d065      	beq.n	80036ac <HAL_CRYP_Init+0x114>
    if (hcryp->Init.KeyWriteFlag == CRYP_KEY_WRITE_ENABLE)
 80035e0:	e9d4 6005 	ldrd	r6, r0, [r4, #20]
    if (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_GCM_GMAC)
 80035e4:	2e60      	cmp	r6, #96	@ 0x60
 80035e6:	d033      	beq.n	8003650 <HAL_CRYP_Init+0xb8>
      MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE|AES_CR_MODE|AES_CR_CHMOD, hcryp->Init.DataType|hcryp->Init.OperatingMode|hcryp->Init.ChainingMode);
 80035e8:	6829      	ldr	r1, [r5, #0]
 80035ea:	68a3      	ldr	r3, [r4, #8]
 80035ec:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 80035f0:	f021 017e 	bic.w	r1, r1, #126	@ 0x7e
 80035f4:	4333      	orrs	r3, r6
 80035f6:	430b      	orrs	r3, r1
 80035f8:	4313      	orrs	r3, r2
    || (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CMAC))
 80035fa:	f5b6 3f80 	cmp.w	r6, #65536	@ 0x10000
      MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE|AES_CR_MODE|AES_CR_CHMOD, hcryp->Init.DataType|hcryp->Init.OperatingMode|hcryp->Init.ChainingMode);
 80035fe:	602b      	str	r3, [r5, #0]
    || (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CMAC))
 8003600:	d060      	beq.n	80036c4 <HAL_CRYP_Init+0x12c>
    if (hcryp->Init.KeyWriteFlag == CRYP_KEY_WRITE_ENABLE)
 8003602:	2800      	cmp	r0, #0
 8003604:	d04c      	beq.n	80036a0 <HAL_CRYP_Init+0x108>
    if (hcryp->Init.ChainingMode != CRYP_CHAINMODE_AES_ECB)
 8003606:	2e00      	cmp	r6, #0
 8003608:	d13a      	bne.n	8003680 <HAL_CRYP_Init+0xe8>
  hcryp->CrypInCount = 0;
 800360a:	2200      	movs	r2, #0
 800360c:	2300      	movs	r3, #0
 800360e:	e9c4 2310 	strd	r2, r3, [r4, #64]	@ 0x40
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 8003612:	2000      	movs	r0, #0
  hcryp->State = HAL_CRYP_STATE_READY;
 8003614:	2301      	movs	r3, #1
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 8003616:	65a0      	str	r0, [r4, #88]	@ 0x58
  hcryp->SuspendRequest = HAL_CRYP_SUSPEND_NONE;
 8003618:	f884 005c 	strb.w	r0, [r4, #92]	@ 0x5c
  hcryp->State = HAL_CRYP_STATE_READY;
 800361c:	f884 3055 	strb.w	r3, [r4, #85]	@ 0x55
  __HAL_CRYP_ENABLE(hcryp);
 8003620:	682b      	ldr	r3, [r5, #0]
 8003622:	f043 0301 	orr.w	r3, r3, #1
 8003626:	602b      	str	r3, [r5, #0]
}
 8003628:	bd70      	pop	{r4, r5, r6, pc}
   && (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CMAC))
 800362a:	6943      	ldr	r3, [r0, #20]
 800362c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003630:	d1bc      	bne.n	80035ac <HAL_CRYP_Init+0x14>
    return HAL_ERROR;
 8003632:	2001      	movs	r0, #1
}
 8003634:	bd70      	pop	{r4, r5, r6, pc}
    hcryp->Lock = HAL_UNLOCKED;
 8003636:	f884 1054 	strb.w	r1, [r4, #84]	@ 0x54
    HAL_CRYP_MspInit(hcryp);
 800363a:	4620      	mov	r0, r4
 800363c:	f7fd f98a 	bl	8000954 <HAL_CRYP_MspInit>
  if (hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 8003640:	6922      	ldr	r2, [r4, #16]
 8003642:	e7b9      	b.n	80035b8 <HAL_CRYP_Init+0x20>
         ((hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CTR)           \
 8003644:	6943      	ldr	r3, [r0, #20]
  if ((hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION_DECRYPT) &&\
 8003646:	f023 0120 	bic.w	r1, r3, #32
 800364a:	2940      	cmp	r1, #64	@ 0x40
 800364c:	d1ee      	bne.n	800362c <HAL_CRYP_Init+0x94>
 800364e:	e7f0      	b.n	8003632 <HAL_CRYP_Init+0x9a>
      MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE|AES_CR_MODE|AES_CR_CHMOD, hcryp->Init.OperatingMode|hcryp->Init.ChainingMode);
 8003650:	682b      	ldr	r3, [r5, #0]
 8003652:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003656:	f023 037e 	bic.w	r3, r3, #126	@ 0x7e
 800365a:	4313      	orrs	r3, r2
 800365c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003660:	602b      	str	r3, [r5, #0]
      MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, hcryp->Init.GCMCMACPhase);
 8003662:	682b      	ldr	r3, [r5, #0]
 8003664:	69e2      	ldr	r2, [r4, #28]
 8003666:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 800366a:	4313      	orrs	r3, r2
      hcryp->Phase = HAL_CRYP_PHASE_START;
 800366c:	2203      	movs	r2, #3
      MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, hcryp->Init.GCMCMACPhase);
 800366e:	602b      	str	r3, [r5, #0]
      hcryp->Phase = HAL_CRYP_PHASE_START;
 8003670:	f884 2048 	strb.w	r2, [r4, #72]	@ 0x48
    if (hcryp->Init.KeyWriteFlag == CRYP_KEY_WRITE_ENABLE)
 8003674:	b920      	cbnz	r0, 8003680 <HAL_CRYP_Init+0xe8>
      if (CRYP_SetKey(hcryp) != HAL_OK)
 8003676:	4620      	mov	r0, r4
 8003678:	f7ff ff64 	bl	8003544 <CRYP_SetKey>
 800367c:	2800      	cmp	r0, #0
 800367e:	d1d8      	bne.n	8003632 <HAL_CRYP_Init+0x9a>
    hcryp->Instance->IVR0 = 0;
  }
  else
#endif
  {
    if (hcryp->Init.pInitVect == NULL)
 8003680:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003682:	2b00      	cmp	r3, #0
 8003684:	d0d5      	beq.n	8003632 <HAL_CRYP_Init+0x9a>
 8003686:	681a      	ldr	r2, [r3, #0]
 8003688:	ba12      	rev	r2, r2
      return HAL_ERROR;
    }

    ivaddr = (uint32_t)(hcryp->Init.pInitVect);

    hcryp->Instance->IVR3 = __REV(*(uint32_t*)(ivaddr));
 800368a:	62ea      	str	r2, [r5, #44]	@ 0x2c
 800368c:	685a      	ldr	r2, [r3, #4]
 800368e:	ba12      	rev	r2, r2
    ivaddr+=4U;
    hcryp->Instance->IVR2 = __REV(*(uint32_t*)(ivaddr));
 8003690:	62aa      	str	r2, [r5, #40]	@ 0x28
 8003692:	689a      	ldr	r2, [r3, #8]
 8003694:	ba12      	rev	r2, r2
    ivaddr+=4U;
    hcryp->Instance->IVR1 = __REV(*(uint32_t*)(ivaddr));
 8003696:	626a      	str	r2, [r5, #36]	@ 0x24
 8003698:	68db      	ldr	r3, [r3, #12]
 800369a:	ba1b      	rev	r3, r3
    ivaddr+=4U;
    hcryp->Instance->IVR0 = __REV(*(uint32_t*)(ivaddr));
 800369c:	622b      	str	r3, [r5, #32]
 800369e:	e7b4      	b.n	800360a <HAL_CRYP_Init+0x72>
      if (CRYP_SetKey(hcryp) != HAL_OK)
 80036a0:	4620      	mov	r0, r4
 80036a2:	f7ff ff4f 	bl	8003544 <CRYP_SetKey>
 80036a6:	2800      	cmp	r0, #0
 80036a8:	d0ad      	beq.n	8003606 <HAL_CRYP_Init+0x6e>
 80036aa:	e7c2      	b.n	8003632 <HAL_CRYP_Init+0x9a>
    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_ALGOMODE_KEYDERIVATION);
 80036ac:	682b      	ldr	r3, [r5, #0]
 80036ae:	f023 0318 	bic.w	r3, r3, #24
 80036b2:	f043 0308 	orr.w	r3, r3, #8
    if (CRYP_SetKey(hcryp) != HAL_OK)
 80036b6:	4620      	mov	r0, r4
    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_ALGOMODE_KEYDERIVATION);
 80036b8:	602b      	str	r3, [r5, #0]
    if (CRYP_SetKey(hcryp) != HAL_OK)
 80036ba:	f7ff ff43 	bl	8003544 <CRYP_SetKey>
 80036be:	2800      	cmp	r0, #0
 80036c0:	d0a3      	beq.n	800360a <HAL_CRYP_Init+0x72>
 80036c2:	e7b6      	b.n	8003632 <HAL_CRYP_Init+0x9a>
      MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, hcryp->Init.GCMCMACPhase);
 80036c4:	682b      	ldr	r3, [r5, #0]
 80036c6:	69e2      	ldr	r2, [r4, #28]
 80036c8:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 80036cc:	4313      	orrs	r3, r2
      hcryp->Phase = HAL_CRYP_PHASE_START;
 80036ce:	2203      	movs	r2, #3
      MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, hcryp->Init.GCMCMACPhase);
 80036d0:	602b      	str	r3, [r5, #0]
      hcryp->Phase = HAL_CRYP_PHASE_START;
 80036d2:	f884 2048 	strb.w	r2, [r4, #72]	@ 0x48
    if (hcryp->Init.KeyWriteFlag == CRYP_KEY_WRITE_ENABLE)
 80036d6:	b138      	cbz	r0, 80036e8 <HAL_CRYP_Init+0x150>
    hcryp->Instance->IVR3 = 0;
 80036d8:	2300      	movs	r3, #0
 80036da:	62eb      	str	r3, [r5, #44]	@ 0x2c
    hcryp->Instance->IVR2 = 0;
 80036dc:	62ab      	str	r3, [r5, #40]	@ 0x28
    hcryp->Instance->IVR1 = 0;
 80036de:	626b      	str	r3, [r5, #36]	@ 0x24
    hcryp->Instance->IVR0 = 0;
 80036e0:	622b      	str	r3, [r5, #32]
 80036e2:	e792      	b.n	800360a <HAL_CRYP_Init+0x72>
    return HAL_ERROR;
 80036e4:	2001      	movs	r0, #1
}
 80036e6:	4770      	bx	lr
      if (CRYP_SetKey(hcryp) != HAL_OK)
 80036e8:	4620      	mov	r0, r4
 80036ea:	f7ff ff2b 	bl	8003544 <CRYP_SetKey>
 80036ee:	2800      	cmp	r0, #0
 80036f0:	d19f      	bne.n	8003632 <HAL_CRYP_Init+0x9a>
 80036f2:	e7f1      	b.n	80036d8 <HAL_CRYP_Init+0x140>

080036f4 <HAL_CRYP_DeInit>:
  if(hcryp == NULL)
 80036f4:	b1c0      	cbz	r0, 8003728 <HAL_CRYP_DeInit+0x34>
  hcryp->CrypInCount = 0;
 80036f6:	2200      	movs	r2, #0
 80036f8:	2300      	movs	r3, #0
{
 80036fa:	b510      	push	{r4, lr}
  hcryp->CrypInCount = 0;
 80036fc:	e9c0 2310 	strd	r2, r3, [r0, #64]	@ 0x40
  hcryp->State = HAL_CRYP_STATE_BUSY;
 8003700:	2102      	movs	r1, #2
  __HAL_CRYP_DISABLE(hcryp);
 8003702:	6802      	ldr	r2, [r0, #0]
  hcryp->State = HAL_CRYP_STATE_BUSY;
 8003704:	f880 1055 	strb.w	r1, [r0, #85]	@ 0x55
  hcryp->Phase = HAL_CRYP_PHASE_READY;
 8003708:	2301      	movs	r3, #1
 800370a:	f880 3048 	strb.w	r3, [r0, #72]	@ 0x48
  __HAL_CRYP_DISABLE(hcryp);
 800370e:	6813      	ldr	r3, [r2, #0]
 8003710:	f023 0301 	bic.w	r3, r3, #1
 8003714:	4604      	mov	r4, r0
 8003716:	6013      	str	r3, [r2, #0]
  HAL_CRYP_MspDeInit(hcryp);
 8003718:	f7fd f934 	bl	8000984 <HAL_CRYP_MspDeInit>
  hcryp->State = HAL_CRYP_STATE_RESET;
 800371c:	2000      	movs	r0, #0
 800371e:	f884 0055 	strb.w	r0, [r4, #85]	@ 0x55
  __HAL_UNLOCK(hcryp);
 8003722:	f884 0054 	strb.w	r0, [r4, #84]	@ 0x54
}
 8003726:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003728:	2001      	movs	r0, #1
}
 800372a:	4770      	bx	lr
 800372c:	0000      	movs	r0, r0
	...

08003730 <HAL_CRYP_AESCBC_Encrypt>:
{
 8003730:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003734:	b083      	sub	sp, #12
 8003736:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
  if(hcryp == NULL)
 800373a:	2800      	cmp	r0, #0
 800373c:	d073      	beq.n	8003826 <HAL_CRYP_AESCBC_Encrypt+0xf6>
  hcryp->CrypInCount = 0;
 800373e:	ed9f 7b7a 	vldr	d7, [pc, #488]	@ 8003928 <HAL_CRYP_AESCBC_Encrypt+0x1f8>
 8003742:	ed80 7b10 	vstr	d7, [r0, #64]	@ 0x40
 8003746:	4616      	mov	r6, r2
 8003748:	461f      	mov	r7, r3
  __HAL_CRYP_DISABLE(hcryp);
 800374a:	6802      	ldr	r2, [r0, #0]
  hcryp->Phase = HAL_CRYP_PHASE_READY;
 800374c:	2301      	movs	r3, #1
  hcryp->State = HAL_CRYP_STATE_BUSY;
 800374e:	f04f 0902 	mov.w	r9, #2
 8003752:	f880 9055 	strb.w	r9, [r0, #85]	@ 0x55
  hcryp->Phase = HAL_CRYP_PHASE_READY;
 8003756:	f880 3048 	strb.w	r3, [r0, #72]	@ 0x48
  __HAL_CRYP_DISABLE(hcryp);
 800375a:	6813      	ldr	r3, [r2, #0]
 800375c:	f023 0301 	bic.w	r3, r3, #1
 8003760:	4604      	mov	r4, r0
 8003762:	6013      	str	r3, [r2, #0]
  HAL_CRYP_MspDeInit(hcryp);
 8003764:	460d      	mov	r5, r1
 8003766:	f7fd f90d 	bl	8000984 <HAL_CRYP_MspDeInit>
  hcryp->State = HAL_CRYP_STATE_RESET;
 800376a:	2000      	movs	r0, #0
  hcryp->Init.OperatingMode = CRYP_ALGOMODE_ENCRYPT;
 800376c:	ed9f 7b70 	vldr	d7, [pc, #448]	@ 8003930 <HAL_CRYP_AESCBC_Encrypt+0x200>
  hcryp->State = HAL_CRYP_STATE_RESET;
 8003770:	f884 0055 	strb.w	r0, [r4, #85]	@ 0x55
  if(hcryp->State == HAL_CRYP_STATE_RESET)
 8003774:	f894 3055 	ldrb.w	r3, [r4, #85]	@ 0x55
  __HAL_UNLOCK(hcryp);
 8003778:	f884 0054 	strb.w	r0, [r4, #84]	@ 0x54
  hcryp->Init.OperatingMode = CRYP_ALGOMODE_ENCRYPT;
 800377c:	ed84 7b04 	vstr	d7, [r4, #16]
  hcryp->Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 8003780:	61a0      	str	r0, [r4, #24]
  if(hcryp->State == HAL_CRYP_STATE_RESET)
 8003782:	2b00      	cmp	r3, #0
 8003784:	d053      	beq.n	800382e <HAL_CRYP_AESCBC_Encrypt+0xfe>
  hcryp->State = HAL_CRYP_STATE_BUSY;
 8003786:	f884 9055 	strb.w	r9, [r4, #85]	@ 0x55
  __HAL_CRYP_DISABLE(hcryp);
 800378a:	f8d4 9000 	ldr.w	r9, [r4]
  MODIFY_REG(hcryp->Instance->CR, AES_CR_KEYSIZE, hcryp->Init.KeySize);
 800378e:	68e2      	ldr	r2, [r4, #12]
  __HAL_CRYP_DISABLE(hcryp);
 8003790:	f8d9 3000 	ldr.w	r3, [r9]
 8003794:	f023 0301 	bic.w	r3, r3, #1
 8003798:	f8c9 3000 	str.w	r3, [r9]
  MODIFY_REG(hcryp->Instance->CR, AES_CR_KEYSIZE, hcryp->Init.KeySize);
 800379c:	f8d9 3000 	ldr.w	r3, [r9]
 80037a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037a4:	4313      	orrs	r3, r2
 80037a6:	f8c9 3000 	str.w	r3, [r9]
  hcryp->Phase = HAL_CRYP_PHASE_NOT_USED;
 80037aa:	230a      	movs	r3, #10
 80037ac:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
    if (hcryp->Init.KeyWriteFlag == CRYP_KEY_WRITE_ENABLE)
 80037b0:	e9d4 2c05 	ldrd	r2, ip, [r4, #20]
    if (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_GCM_GMAC)
 80037b4:	2a60      	cmp	r2, #96	@ 0x60
 80037b6:	d064      	beq.n	8003882 <HAL_CRYP_AESCBC_Encrypt+0x152>
      MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE|AES_CR_MODE|AES_CR_CHMOD, hcryp->Init.DataType|hcryp->Init.OperatingMode|hcryp->Init.ChainingMode);
 80037b8:	f8d9 1000 	ldr.w	r1, [r9]
 80037bc:	68a3      	ldr	r3, [r4, #8]
 80037be:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 80037c2:	f021 017e 	bic.w	r1, r1, #126	@ 0x7e
 80037c6:	4313      	orrs	r3, r2
 80037c8:	430b      	orrs	r3, r1
 80037ca:	4303      	orrs	r3, r0
    || (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CMAC))
 80037cc:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
      MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE|AES_CR_MODE|AES_CR_CHMOD, hcryp->Init.DataType|hcryp->Init.OperatingMode|hcryp->Init.ChainingMode);
 80037d0:	f8c9 3000 	str.w	r3, [r9]
    || (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CMAC))
 80037d4:	f000 808f 	beq.w	80038f6 <HAL_CRYP_AESCBC_Encrypt+0x1c6>
    if (hcryp->Init.KeyWriteFlag == CRYP_KEY_WRITE_ENABLE)
 80037d8:	f1bc 0f00 	cmp.w	ip, #0
 80037dc:	f000 8083 	beq.w	80038e6 <HAL_CRYP_AESCBC_Encrypt+0x1b6>
    if (hcryp->Init.ChainingMode != CRYP_CHAINMODE_AES_ECB)
 80037e0:	2a00      	cmp	r2, #0
 80037e2:	d16c      	bne.n	80038be <HAL_CRYP_AESCBC_Encrypt+0x18e>
  return HAL_CRYPEx_AES(hcryp, pPlainData, Size, pCypherData, Timeout);
 80037e4:	463b      	mov	r3, r7
 80037e6:	4632      	mov	r2, r6
  hcryp->CrypInCount = 0;
 80037e8:	2700      	movs	r7, #0
 80037ea:	2600      	movs	r6, #0
 80037ec:	e9c4 6710 	strd	r6, r7, [r4, #64]	@ 0x40
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 80037f0:	2000      	movs	r0, #0
 80037f2:	65a0      	str	r0, [r4, #88]	@ 0x58
  hcryp->SuspendRequest = HAL_CRYP_SUSPEND_NONE;
 80037f4:	f884 005c 	strb.w	r0, [r4, #92]	@ 0x5c
  hcryp->State = HAL_CRYP_STATE_READY;
 80037f8:	2001      	movs	r0, #1
 80037fa:	f884 0055 	strb.w	r0, [r4, #85]	@ 0x55
  return HAL_CRYPEx_AES(hcryp, pPlainData, Size, pCypherData, Timeout);
 80037fe:	4620      	mov	r0, r4
  __HAL_CRYP_ENABLE(hcryp);
 8003800:	f8d9 4000 	ldr.w	r4, [r9]
  return HAL_CRYPEx_AES(hcryp, pPlainData, Size, pCypherData, Timeout);
 8003804:	4629      	mov	r1, r5
  __HAL_CRYP_ENABLE(hcryp);
 8003806:	f044 0401 	orr.w	r4, r4, #1
 800380a:	f8c9 4000 	str.w	r4, [r9]
  return HAL_CRYPEx_AES(hcryp, pPlainData, Size, pCypherData, Timeout);
 800380e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
}
 8003812:	b003      	add	sp, #12
 8003814:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
  return HAL_CRYPEx_AES(hcryp, pPlainData, Size, pCypherData, Timeout);
 8003818:	f000 b88e 	b.w	8003938 <HAL_CRYPEx_AES>
      if (CRYP_SetKey(hcryp) != HAL_OK)
 800381c:	4620      	mov	r0, r4
 800381e:	f7ff fe91 	bl	8003544 <CRYP_SetKey>
 8003822:	2800      	cmp	r0, #0
 8003824:	d075      	beq.n	8003912 <HAL_CRYP_AESCBC_Encrypt+0x1e2>
}
 8003826:	2001      	movs	r0, #1
 8003828:	b003      	add	sp, #12
 800382a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    HAL_CRYP_MspInit(hcryp);
 800382e:	4620      	mov	r0, r4
 8003830:	f7fd f890 	bl	8000954 <HAL_CRYP_MspInit>
  hcryp->State = HAL_CRYP_STATE_BUSY;
 8003834:	f884 9055 	strb.w	r9, [r4, #85]	@ 0x55
  __HAL_CRYP_DISABLE(hcryp);
 8003838:	f8d4 9000 	ldr.w	r9, [r4]
  if (hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 800383c:	6920      	ldr	r0, [r4, #16]
  __HAL_CRYP_DISABLE(hcryp);
 800383e:	f8d9 3000 	ldr.w	r3, [r9]
  MODIFY_REG(hcryp->Instance->CR, AES_CR_KEYSIZE, hcryp->Init.KeySize);
 8003842:	68e2      	ldr	r2, [r4, #12]
  __HAL_CRYP_DISABLE(hcryp);
 8003844:	f023 0301 	bic.w	r3, r3, #1
 8003848:	f8c9 3000 	str.w	r3, [r9]
  MODIFY_REG(hcryp->Instance->CR, AES_CR_KEYSIZE, hcryp->Init.KeySize);
 800384c:	f8d9 3000 	ldr.w	r3, [r9]
 8003850:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003854:	4313      	orrs	r3, r2
 8003856:	f8c9 3000 	str.w	r3, [r9]
  if (hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 800385a:	2808      	cmp	r0, #8
  hcryp->Phase = HAL_CRYP_PHASE_NOT_USED;
 800385c:	f04f 030a 	mov.w	r3, #10
 8003860:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  if (hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 8003864:	d1a4      	bne.n	80037b0 <HAL_CRYP_AESCBC_Encrypt+0x80>
    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_ALGOMODE_KEYDERIVATION);
 8003866:	f8d9 3000 	ldr.w	r3, [r9]
 800386a:	f023 0318 	bic.w	r3, r3, #24
 800386e:	f043 0308 	orr.w	r3, r3, #8
 8003872:	f8c9 3000 	str.w	r3, [r9]
    if (CRYP_SetKey(hcryp) != HAL_OK)
 8003876:	4620      	mov	r0, r4
 8003878:	f7ff fe64 	bl	8003544 <CRYP_SetKey>
 800387c:	2800      	cmp	r0, #0
 800387e:	d0b1      	beq.n	80037e4 <HAL_CRYP_AESCBC_Encrypt+0xb4>
 8003880:	e7d1      	b.n	8003826 <HAL_CRYP_AESCBC_Encrypt+0xf6>
      MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE|AES_CR_MODE|AES_CR_CHMOD, hcryp->Init.OperatingMode|hcryp->Init.ChainingMode);
 8003882:	f8d9 3000 	ldr.w	r3, [r9]
      MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, hcryp->Init.GCMCMACPhase);
 8003886:	69e2      	ldr	r2, [r4, #28]
      MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE|AES_CR_MODE|AES_CR_CHMOD, hcryp->Init.OperatingMode|hcryp->Init.ChainingMode);
 8003888:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800388c:	f023 037e 	bic.w	r3, r3, #126	@ 0x7e
 8003890:	4303      	orrs	r3, r0
 8003892:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003896:	f8c9 3000 	str.w	r3, [r9]
      MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, hcryp->Init.GCMCMACPhase);
 800389a:	f8d9 3000 	ldr.w	r3, [r9]
 800389e:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 80038a2:	4313      	orrs	r3, r2
 80038a4:	f8c9 3000 	str.w	r3, [r9]
      hcryp->Phase = HAL_CRYP_PHASE_START;
 80038a8:	2303      	movs	r3, #3
 80038aa:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
    if (hcryp->Init.KeyWriteFlag == CRYP_KEY_WRITE_ENABLE)
 80038ae:	f1bc 0f00 	cmp.w	ip, #0
 80038b2:	d104      	bne.n	80038be <HAL_CRYP_AESCBC_Encrypt+0x18e>
      if (CRYP_SetKey(hcryp) != HAL_OK)
 80038b4:	4620      	mov	r0, r4
 80038b6:	f7ff fe45 	bl	8003544 <CRYP_SetKey>
 80038ba:	2800      	cmp	r0, #0
 80038bc:	d1b3      	bne.n	8003826 <HAL_CRYP_AESCBC_Encrypt+0xf6>
    if (hcryp->Init.pInitVect == NULL)
 80038be:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d0b0      	beq.n	8003826 <HAL_CRYP_AESCBC_Encrypt+0xf6>
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	ba12      	rev	r2, r2
    hcryp->Instance->IVR3 = __REV(*(uint32_t*)(ivaddr));
 80038c8:	f8c9 202c 	str.w	r2, [r9, #44]	@ 0x2c
 80038cc:	685a      	ldr	r2, [r3, #4]
 80038ce:	ba12      	rev	r2, r2
    hcryp->Instance->IVR2 = __REV(*(uint32_t*)(ivaddr));
 80038d0:	f8c9 2028 	str.w	r2, [r9, #40]	@ 0x28
 80038d4:	689a      	ldr	r2, [r3, #8]
 80038d6:	ba12      	rev	r2, r2
    hcryp->Instance->IVR1 = __REV(*(uint32_t*)(ivaddr));
 80038d8:	f8c9 2024 	str.w	r2, [r9, #36]	@ 0x24
 80038dc:	68db      	ldr	r3, [r3, #12]
 80038de:	ba1b      	rev	r3, r3
    hcryp->Instance->IVR0 = __REV(*(uint32_t*)(ivaddr));
 80038e0:	f8c9 3020 	str.w	r3, [r9, #32]
 80038e4:	e77e      	b.n	80037e4 <HAL_CRYP_AESCBC_Encrypt+0xb4>
      if (CRYP_SetKey(hcryp) != HAL_OK)
 80038e6:	4620      	mov	r0, r4
 80038e8:	9201      	str	r2, [sp, #4]
 80038ea:	f7ff fe2b 	bl	8003544 <CRYP_SetKey>
 80038ee:	2800      	cmp	r0, #0
 80038f0:	d199      	bne.n	8003826 <HAL_CRYP_AESCBC_Encrypt+0xf6>
    if (hcryp->Init.ChainingMode != CRYP_CHAINMODE_AES_ECB)
 80038f2:	9a01      	ldr	r2, [sp, #4]
 80038f4:	e774      	b.n	80037e0 <HAL_CRYP_AESCBC_Encrypt+0xb0>
      MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, hcryp->Init.GCMCMACPhase);
 80038f6:	f8d9 3000 	ldr.w	r3, [r9]
 80038fa:	69e2      	ldr	r2, [r4, #28]
 80038fc:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 8003900:	4313      	orrs	r3, r2
 8003902:	f8c9 3000 	str.w	r3, [r9]
      hcryp->Phase = HAL_CRYP_PHASE_START;
 8003906:	2303      	movs	r3, #3
 8003908:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
    if (hcryp->Init.KeyWriteFlag == CRYP_KEY_WRITE_ENABLE)
 800390c:	f1bc 0f00 	cmp.w	ip, #0
 8003910:	d084      	beq.n	800381c <HAL_CRYP_AESCBC_Encrypt+0xec>
    hcryp->Instance->IVR3 = 0;
 8003912:	2300      	movs	r3, #0
 8003914:	f8c9 302c 	str.w	r3, [r9, #44]	@ 0x2c
    hcryp->Instance->IVR2 = 0;
 8003918:	f8c9 3028 	str.w	r3, [r9, #40]	@ 0x28
    hcryp->Instance->IVR1 = 0;
 800391c:	f8c9 3024 	str.w	r3, [r9, #36]	@ 0x24
    hcryp->Instance->IVR0 = 0;
 8003920:	f8c9 3020 	str.w	r3, [r9, #32]
 8003924:	e75e      	b.n	80037e4 <HAL_CRYP_AESCBC_Encrypt+0xb4>
 8003926:	bf00      	nop
	...
 8003934:	00000020 	.word	0x00000020

08003938 <HAL_CRYPEx_AES>:
  *                     case of key derivation only.
  * @param  Timeout Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYPEx_AES(CRYP_HandleTypeDef *hcryp, uint8_t *pInputData, uint16_t Size, uint8_t *pOutputData, uint32_t Timeout)
{
 8003938:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800393c:	461c      	mov	r4, r3

  if (hcryp->State == HAL_CRYP_STATE_READY)
 800393e:	f890 3055 	ldrb.w	r3, [r0, #85]	@ 0x55
{
 8003942:	f8dd 8020 	ldr.w	r8, [sp, #32]
  if (hcryp->State == HAL_CRYP_STATE_READY)
 8003946:	2b01      	cmp	r3, #1
 8003948:	f040 809b 	bne.w	8003a82 <HAL_CRYPEx_AES+0x14a>
 800394c:	4606      	mov	r6, r0
 800394e:	b2d8      	uxtb	r0, r3
  {
    /* Check parameters setting */
    if (hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 8003950:	6933      	ldr	r3, [r6, #16]
 8003952:	2b08      	cmp	r3, #8
 8003954:	d04d      	beq.n	80039f2 <HAL_CRYPEx_AES+0xba>
        return  HAL_ERROR;
      }
    }
    else
    {
      if ((pInputData == NULL) || (pOutputData == NULL) || (Size == 0U))
 8003956:	2900      	cmp	r1, #0
 8003958:	f000 8091 	beq.w	8003a7e <HAL_CRYPEx_AES+0x146>
 800395c:	2c00      	cmp	r4, #0
 800395e:	f000 808e 	beq.w	8003a7e <HAL_CRYPEx_AES+0x146>
 8003962:	4617      	mov	r7, r2
 8003964:	2a00      	cmp	r2, #0
 8003966:	f000 808a 	beq.w	8003a7e <HAL_CRYPEx_AES+0x146>
        return  HAL_ERROR;
      }
    }

    /* Process Locked */
    __HAL_LOCK(hcryp);
 800396a:	f896 3054 	ldrb.w	r3, [r6, #84]	@ 0x54
 800396e:	2b01      	cmp	r3, #1
 8003970:	f000 8087 	beq.w	8003a82 <HAL_CRYPEx_AES+0x14a>

    /* Change the CRYP state */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 8003974:	2302      	movs	r3, #2
 8003976:	f886 3055 	strb.w	r3, [r6, #85]	@ 0x55


  for(index=0U ; (index < Ilength); index += 16U)
  {
    /* Write the Input block in the Data Input register */
    hcryp->Instance->DINR = *(uint32_t*)(inputaddr);
 800397a:	6833      	ldr	r3, [r6, #0]
    __HAL_LOCK(hcryp);
 800397c:	f886 0054 	strb.w	r0, [r6, #84]	@ 0x54
  for(index=0U ; (index < Ilength); index += 16U)
 8003980:	f101 0510 	add.w	r5, r1, #16
 8003984:	3410      	adds	r4, #16
 8003986:	f04f 0900 	mov.w	r9, #0
    hcryp->Instance->DINR = *(uint32_t*)(inputaddr);
 800398a:	f855 2c10 	ldr.w	r2, [r5, #-16]
 800398e:	609a      	str	r2, [r3, #8]
    inputaddr+=4U;
    hcryp->Instance->DINR = *(uint32_t*)(inputaddr);
 8003990:	f855 2c0c 	ldr.w	r2, [r5, #-12]
 8003994:	609a      	str	r2, [r3, #8]
    inputaddr+=4U;
    hcryp->Instance->DINR  = *(uint32_t*)(inputaddr);
 8003996:	f855 2c08 	ldr.w	r2, [r5, #-8]
 800399a:	609a      	str	r2, [r3, #8]
    inputaddr+=4U;
    hcryp->Instance->DINR = *(uint32_t*)(inputaddr);
 800399c:	f855 2c04 	ldr.w	r2, [r5, #-4]
 80039a0:	609a      	str	r2, [r3, #8]
static HAL_StatusTypeDef CRYP_WaitOnCCFlag(CRYP_HandleTypeDef const * const hcryp, uint32_t Timeout)
{
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 80039a2:	f7fe ff21 	bl	80027e8 <HAL_GetTick>
 80039a6:	f1b8 3fff 	cmp.w	r8, #4294967295

  while(HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
 80039aa:	6833      	ldr	r3, [r6, #0]
  tickstart = HAL_GetTick();
 80039ac:	4682      	mov	sl, r0
  while(HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
 80039ae:	d172      	bne.n	8003a96 <HAL_CRYPEx_AES+0x15e>
 80039b0:	6859      	ldr	r1, [r3, #4]
 80039b2:	07c9      	lsls	r1, r1, #31
 80039b4:	d5fc      	bpl.n	80039b0 <HAL_CRYPEx_AES+0x78>
    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80039bc:	601a      	str	r2, [r3, #0]
    *(uint32_t*)(outputaddr) = hcryp->Instance->DOUTR;
 80039be:	68da      	ldr	r2, [r3, #12]
 80039c0:	f844 2c10 	str.w	r2, [r4, #-16]
    *(uint32_t*)(outputaddr) = hcryp->Instance->DOUTR;
 80039c4:	68da      	ldr	r2, [r3, #12]
 80039c6:	f844 2c0c 	str.w	r2, [r4, #-12]
    *(uint32_t*)(outputaddr) = hcryp->Instance->DOUTR;
 80039ca:	68da      	ldr	r2, [r3, #12]
 80039cc:	f844 2c08 	str.w	r2, [r4, #-8]
    *(uint32_t*)(outputaddr) = hcryp->Instance->DOUTR;
 80039d0:	68da      	ldr	r2, [r3, #12]
 80039d2:	f844 2c04 	str.w	r2, [r4, #-4]
    if ((hcryp->SuspendRequest == HAL_CRYP_SUSPEND) && ((index+16U) < Ilength))
 80039d6:	f896 205c 	ldrb.w	r2, [r6, #92]	@ 0x5c
 80039da:	2a01      	cmp	r2, #1
 80039dc:	f109 0110 	add.w	r1, r9, #16
 80039e0:	d067      	beq.n	8003ab2 <HAL_CRYPEx_AES+0x17a>
  for(index=0U ; (index < Ilength); index += 16U)
 80039e2:	428f      	cmp	r7, r1
 80039e4:	f105 0510 	add.w	r5, r5, #16
 80039e8:	f104 0410 	add.w	r4, r4, #16
 80039ec:	d93b      	bls.n	8003a66 <HAL_CRYPEx_AES+0x12e>
    if ((hcryp->SuspendRequest == HAL_CRYP_SUSPEND) && ((index+16U) < Ilength))
 80039ee:	4689      	mov	r9, r1
 80039f0:	e7cb      	b.n	800398a <HAL_CRYPEx_AES+0x52>
      if (pOutputData == NULL)
 80039f2:	2c00      	cmp	r4, #0
 80039f4:	d043      	beq.n	8003a7e <HAL_CRYPEx_AES+0x146>
    __HAL_LOCK(hcryp);
 80039f6:	f896 3054 	ldrb.w	r3, [r6, #84]	@ 0x54
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d041      	beq.n	8003a82 <HAL_CRYPEx_AES+0x14a>
    hcryp->State = HAL_CRYP_STATE_BUSY;
 80039fe:	2302      	movs	r3, #2
    __HAL_LOCK(hcryp);
 8003a00:	f886 0054 	strb.w	r0, [r6, #84]	@ 0x54
    hcryp->State = HAL_CRYP_STATE_BUSY;
 8003a04:	f886 3055 	strb.w	r3, [r6, #85]	@ 0x55
  tickstart = HAL_GetTick();
 8003a08:	f7fe feee 	bl	80027e8 <HAL_GetTick>
 8003a0c:	f1b8 3fff 	cmp.w	r8, #4294967295
  while(HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
 8003a10:	6832      	ldr	r2, [r6, #0]
  tickstart = HAL_GetTick();
 8003a12:	4605      	mov	r5, r0
  while(HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
 8003a14:	d149      	bne.n	8003aaa <HAL_CRYPEx_AES+0x172>
 8003a16:	6853      	ldr	r3, [r2, #4]
 8003a18:	07dd      	lsls	r5, r3, #31
 8003a1a:	d5fc      	bpl.n	8003a16 <HAL_CRYPEx_AES+0xde>
  __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 8003a1c:	6813      	ldr	r3, [r2, #0]
  if (hcryp->Init.KeySize == CRYP_KEYSIZE_256B)
 8003a1e:	68f1      	ldr	r1, [r6, #12]
  __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 8003a20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
  if (hcryp->Init.KeySize == CRYP_KEYSIZE_256B)
 8003a24:	f5b1 2f80 	cmp.w	r1, #262144	@ 0x40000
  __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 8003a28:	6013      	str	r3, [r2, #0]
  if (hcryp->Init.KeySize == CRYP_KEYSIZE_256B)
 8003a2a:	d110      	bne.n	8003a4e <HAL_CRYPEx_AES+0x116>
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR7);
 8003a2c:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
    outputaddr+=4U;
 8003a2e:	3410      	adds	r4, #16
 8003a30:	ba1b      	rev	r3, r3
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR7);
 8003a32:	f844 3c10 	str.w	r3, [r4, #-16]
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR6);
 8003a36:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8003a38:	ba1b      	rev	r3, r3
 8003a3a:	f844 3c0c 	str.w	r3, [r4, #-12]
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR5);
 8003a3e:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8003a40:	ba1b      	rev	r3, r3
 8003a42:	f844 3c08 	str.w	r3, [r4, #-8]
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR4);
 8003a46:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8003a48:	ba1b      	rev	r3, r3
 8003a4a:	f844 3c04 	str.w	r3, [r4, #-4]
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR3);
 8003a4e:	69d3      	ldr	r3, [r2, #28]
 8003a50:	ba1b      	rev	r3, r3
 8003a52:	6023      	str	r3, [r4, #0]
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR2);
 8003a54:	6993      	ldr	r3, [r2, #24]
 8003a56:	ba1b      	rev	r3, r3
 8003a58:	6063      	str	r3, [r4, #4]
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR1);
 8003a5a:	6953      	ldr	r3, [r2, #20]
 8003a5c:	ba1b      	rev	r3, r3
 8003a5e:	60a3      	str	r3, [r4, #8]
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR0);
 8003a60:	6913      	ldr	r3, [r2, #16]
 8003a62:	ba1b      	rev	r3, r3
 8003a64:	60e3      	str	r3, [r4, #12]
    if (hcryp->State != HAL_CRYP_STATE_SUSPENDED)
 8003a66:	f896 3055 	ldrb.w	r3, [r6, #85]	@ 0x55
 8003a6a:	2b05      	cmp	r3, #5
      hcryp->State = HAL_CRYP_STATE_READY;
 8003a6c:	bf18      	it	ne
 8003a6e:	2301      	movne	r3, #1
    __HAL_UNLOCK(hcryp);
 8003a70:	f04f 0000 	mov.w	r0, #0
      hcryp->State = HAL_CRYP_STATE_READY;
 8003a74:	bf18      	it	ne
 8003a76:	f886 3055 	strbne.w	r3, [r6, #85]	@ 0x55
    __HAL_UNLOCK(hcryp);
 8003a7a:	f886 0054 	strb.w	r0, [r6, #84]	@ 0x54
}
 8003a7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_LOCK(hcryp);
 8003a82:	2002      	movs	r0, #2
}
 8003a84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((HAL_GetTick() - tickstart ) > Timeout)
 8003a88:	f7fe feae 	bl	80027e8 <HAL_GetTick>
 8003a8c:	eba0 000a 	sub.w	r0, r0, sl
 8003a90:	4580      	cmp	r8, r0
 8003a92:	d31e      	bcc.n	8003ad2 <HAL_CRYPEx_AES+0x19a>
  while(HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
 8003a94:	6833      	ldr	r3, [r6, #0]
 8003a96:	685a      	ldr	r2, [r3, #4]
 8003a98:	07d2      	lsls	r2, r2, #31
 8003a9a:	d5f5      	bpl.n	8003a88 <HAL_CRYPEx_AES+0x150>
 8003a9c:	e78b      	b.n	80039b6 <HAL_CRYPEx_AES+0x7e>
      if((HAL_GetTick() - tickstart ) > Timeout)
 8003a9e:	f7fe fea3 	bl	80027e8 <HAL_GetTick>
 8003aa2:	1b43      	subs	r3, r0, r5
 8003aa4:	4598      	cmp	r8, r3
 8003aa6:	d314      	bcc.n	8003ad2 <HAL_CRYPEx_AES+0x19a>
  while(HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
 8003aa8:	6832      	ldr	r2, [r6, #0]
 8003aaa:	6853      	ldr	r3, [r2, #4]
 8003aac:	07d8      	lsls	r0, r3, #31
 8003aae:	d5f6      	bpl.n	8003a9e <HAL_CRYPEx_AES+0x166>
 8003ab0:	e7b4      	b.n	8003a1c <HAL_CRYPEx_AES+0xe4>
    if ((hcryp->SuspendRequest == HAL_CRYP_SUSPEND) && ((index+16U) < Ilength))
 8003ab2:	428f      	cmp	r7, r1
 8003ab4:	d9d7      	bls.n	8003a66 <HAL_CRYPEx_AES+0x12e>
      hcryp->CrypInCount     =  Ilength - (index+16U);
 8003ab6:	f1a7 0310 	sub.w	r3, r7, #16
 8003aba:	eba3 0309 	sub.w	r3, r3, r9
      hcryp->State = HAL_CRYP_STATE_SUSPENDED;
 8003abe:	2205      	movs	r2, #5
      hcryp->CrypInCount     =  Ilength - (index+16U);
 8003ac0:	6433      	str	r3, [r6, #64]	@ 0x40
      hcryp->SuspendRequest = HAL_CRYP_SUSPEND_NONE;
 8003ac2:	2300      	movs	r3, #0
      hcryp->pCrypOutBuffPtr =  (uint8_t *)outputaddr;
 8003ac4:	63f4      	str	r4, [r6, #60]	@ 0x3c
      hcryp->pCrypInBuffPtr  =  (uint8_t *)inputaddr;
 8003ac6:	63b5      	str	r5, [r6, #56]	@ 0x38
      hcryp->State = HAL_CRYP_STATE_SUSPENDED;
 8003ac8:	f886 2055 	strb.w	r2, [r6, #85]	@ 0x55
      hcryp->SuspendRequest = HAL_CRYP_SUSPEND_NONE;
 8003acc:	f886 305c 	strb.w	r3, [r6, #92]	@ 0x5c
      return HAL_OK;
 8003ad0:	e7c9      	b.n	8003a66 <HAL_CRYPEx_AES+0x12e>
    hcryp->State = HAL_CRYP_STATE_READY;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	f886 3055 	strb.w	r3, [r6, #85]	@ 0x55
    __HAL_UNLOCK(hcryp);
 8003ad8:	2300      	movs	r3, #0
 8003ada:	f886 3054 	strb.w	r3, [r6, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003ade:	2003      	movs	r0, #3
}
 8003ae0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003ae4 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003ae4:	2800      	cmp	r0, #0
 8003ae6:	d050      	beq.n	8003b8a <HAL_DMA_Init+0xa6>
{
 8003ae8:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003aea:	4a2e      	ldr	r2, [pc, #184]	@ (8003ba4 <HAL_DMA_Init+0xc0>)
 8003aec:	6804      	ldr	r4, [r0, #0]
 8003aee:	4294      	cmp	r4, r2
 8003af0:	4603      	mov	r3, r0
 8003af2:	d941      	bls.n	8003b78 <HAL_DMA_Init+0x94>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003af4:	492c      	ldr	r1, [pc, #176]	@ (8003ba8 <HAL_DMA_Init+0xc4>)
 8003af6:	4a2d      	ldr	r2, [pc, #180]	@ (8003bac <HAL_DMA_Init+0xc8>)
    hdma->DmaBaseAddress = DMA2;
 8003af8:	4d2d      	ldr	r5, [pc, #180]	@ (8003bb0 <HAL_DMA_Init+0xcc>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003afa:	4421      	add	r1, r4
 8003afc:	fba2 2101 	umull	r2, r1, r2, r1
 8003b00:	0909      	lsrs	r1, r1, #4
 8003b02:	0089      	lsls	r1, r1, #2
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b04:	2202      	movs	r2, #2
 8003b06:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003b0a:	e9d3 6202 	ldrd	r6, r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b0e:	691f      	ldr	r7, [r3, #16]
  tmp = hdma->Instance->CCR;
 8003b10:	6820      	ldr	r0, [r4, #0]
 8003b12:	641d      	str	r5, [r3, #64]	@ 0x40
  tmp |=  hdma->Init.Direction        |
 8003b14:	4332      	orrs	r2, r6
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b16:	433a      	orrs	r2, r7
 8003b18:	695f      	ldr	r7, [r3, #20]
 8003b1a:	6459      	str	r1, [r3, #68]	@ 0x44
 8003b1c:	433a      	orrs	r2, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b1e:	699f      	ldr	r7, [r3, #24]
 8003b20:	433a      	orrs	r2, r7
 8003b22:	69df      	ldr	r7, [r3, #28]
 8003b24:	433a      	orrs	r2, r7
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b26:	6a1f      	ldr	r7, [r3, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003b28:	f420 40ff 	bic.w	r0, r0, #32640	@ 0x7f80
 8003b2c:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b30:	433a      	orrs	r2, r7
  tmp |=  hdma->Init.Direction        |
 8003b32:	4302      	orrs	r2, r0
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003b34:	f5b6 4f80 	cmp.w	r6, #16384	@ 0x4000
  hdma->Instance->CCR = tmp;
 8003b38:	6022      	str	r2, [r4, #0]
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003b3a:	d014      	beq.n	8003b66 <HAL_DMA_Init+0x82>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003b3c:	6858      	ldr	r0, [r3, #4]
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003b3e:	f001 011c 	and.w	r1, r1, #28
 8003b42:	220f      	movs	r2, #15
 8003b44:	408a      	lsls	r2, r1
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003b46:	4088      	lsls	r0, r1
    if (DMA1 == hdma->DmaBaseAddress)
 8003b48:	491a      	ldr	r1, [pc, #104]	@ (8003bb4 <HAL_DMA_Init+0xd0>)
 8003b4a:	428d      	cmp	r5, r1
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003b4c:	ea6f 0202 	mvn.w	r2, r2
    if (DMA1 == hdma->DmaBaseAddress)
 8003b50:	d01d      	beq.n	8003b8e <HAL_DMA_Init+0xaa>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003b52:	f8d1 44a8 	ldr.w	r4, [r1, #1192]	@ 0x4a8
 8003b56:	4022      	ands	r2, r4
 8003b58:	f8c1 24a8 	str.w	r2, [r1, #1192]	@ 0x4a8

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003b5c:	f8d1 24a8 	ldr.w	r2, [r1, #1192]	@ 0x4a8
 8003b60:	4302      	orrs	r2, r0
 8003b62:	f8c1 24a8 	str.w	r2, [r1, #1192]	@ 0x4a8
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b66:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003b68:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b6a:	63d8      	str	r0, [r3, #60]	@ 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003b6c:	f883 0024 	strb.w	r0, [r3, #36]	@ 0x24
  hdma->State = HAL_DMA_STATE_READY;
 8003b70:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  return HAL_OK;
}
 8003b74:	bcf0      	pop	{r4, r5, r6, r7}
 8003b76:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003b78:	490f      	ldr	r1, [pc, #60]	@ (8003bb8 <HAL_DMA_Init+0xd4>)
 8003b7a:	4a0c      	ldr	r2, [pc, #48]	@ (8003bac <HAL_DMA_Init+0xc8>)
    hdma->DmaBaseAddress = DMA1;
 8003b7c:	4d0d      	ldr	r5, [pc, #52]	@ (8003bb4 <HAL_DMA_Init+0xd0>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003b7e:	4421      	add	r1, r4
 8003b80:	fba2 2101 	umull	r2, r1, r2, r1
 8003b84:	0909      	lsrs	r1, r1, #4
 8003b86:	0089      	lsls	r1, r1, #2
    hdma->DmaBaseAddress = DMA1;
 8003b88:	e7bc      	b.n	8003b04 <HAL_DMA_Init+0x20>
    return HAL_ERROR;
 8003b8a:	2001      	movs	r0, #1
}
 8003b8c:	4770      	bx	lr
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003b8e:	f8d5 10a8 	ldr.w	r1, [r5, #168]	@ 0xa8
 8003b92:	400a      	ands	r2, r1
 8003b94:	f8c5 20a8 	str.w	r2, [r5, #168]	@ 0xa8
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003b98:	f8d5 20a8 	ldr.w	r2, [r5, #168]	@ 0xa8
 8003b9c:	4302      	orrs	r2, r0
 8003b9e:	f8c5 20a8 	str.w	r2, [r5, #168]	@ 0xa8
 8003ba2:	e7e0      	b.n	8003b66 <HAL_DMA_Init+0x82>
 8003ba4:	40020407 	.word	0x40020407
 8003ba8:	bffdfbf8 	.word	0xbffdfbf8
 8003bac:	cccccccd 	.word	0xcccccccd
 8003bb0:	40020400 	.word	0x40020400
 8003bb4:	40020000 	.word	0x40020000
 8003bb8:	bffdfff8 	.word	0xbffdfff8

08003bbc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003bbc:	b470      	push	{r4, r5, r6}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003bbe:	f890 4024 	ldrb.w	r4, [r0, #36]	@ 0x24
 8003bc2:	2c01      	cmp	r4, #1
 8003bc4:	d00b      	beq.n	8003bde <HAL_DMA_Start_IT+0x22>
 8003bc6:	2401      	movs	r4, #1
 8003bc8:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003bcc:	f890 4025 	ldrb.w	r4, [r0, #37]	@ 0x25
 8003bd0:	2c01      	cmp	r4, #1
 8003bd2:	fa5f fc84 	uxtb.w	ip, r4
 8003bd6:	d005      	beq.n	8003be4 <HAL_DMA_Start_IT+0x28>
    __HAL_DMA_ENABLE(hdma);
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bd8:	2300      	movs	r3, #0
 8003bda:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  __HAL_LOCK(hdma);
 8003bde:	2002      	movs	r0, #2

    /* Remain BUSY */
    status = HAL_BUSY;
  }
  return status;
}
 8003be0:	bc70      	pop	{r4, r5, r6}
 8003be2:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8003be4:	2502      	movs	r5, #2
 8003be6:	f880 5025 	strb.w	r5, [r0, #37]	@ 0x25
    __HAL_DMA_DISABLE(hdma);
 8003bea:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bec:	2500      	movs	r5, #0
 8003bee:	63c5      	str	r5, [r0, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 8003bf0:	6826      	ldr	r6, [r4, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003bf2:	6c45      	ldr	r5, [r0, #68]	@ 0x44
    __HAL_DMA_DISABLE(hdma);
 8003bf4:	f026 0601 	bic.w	r6, r6, #1
 8003bf8:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003bfa:	f005 051c 	and.w	r5, r5, #28
 8003bfe:	6c06      	ldr	r6, [r0, #64]	@ 0x40
 8003c00:	fa0c f505 	lsl.w	r5, ip, r5
 8003c04:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003c06:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c08:	6883      	ldr	r3, [r0, #8]
 8003c0a:	2b10      	cmp	r3, #16
    if (NULL != hdma->XferHalfCpltCallback)
 8003c0c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003c0e:	bf0b      	itete	eq
 8003c10:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8003c12:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8003c14:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8003c16:	60e2      	strne	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 8003c18:	b153      	cbz	r3, 8003c30 <HAL_DMA_Start_IT+0x74>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c1a:	6823      	ldr	r3, [r4, #0]
 8003c1c:	f043 030e 	orr.w	r3, r3, #14
 8003c20:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8003c22:	6823      	ldr	r3, [r4, #0]
 8003c24:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8003c28:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8003c2a:	6023      	str	r3, [r4, #0]
}
 8003c2c:	bc70      	pop	{r4, r5, r6}
 8003c2e:	4770      	bx	lr
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003c30:	6823      	ldr	r3, [r4, #0]
 8003c32:	f023 0304 	bic.w	r3, r3, #4
 8003c36:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003c38:	6823      	ldr	r3, [r4, #0]
 8003c3a:	f043 030a 	orr.w	r3, r3, #10
 8003c3e:	6023      	str	r3, [r4, #0]
 8003c40:	e7ef      	b.n	8003c22 <HAL_DMA_Start_IT+0x66>
 8003c42:	bf00      	nop

08003c44 <HAL_DMA_Abort>:
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003c44:	f890 2025 	ldrb.w	r2, [r0, #37]	@ 0x25
 8003c48:	2a02      	cmp	r2, #2
{
 8003c4a:	4603      	mov	r3, r0
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003c4c:	d006      	beq.n	8003c5c <HAL_DMA_Abort+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c4e:	2204      	movs	r2, #4
 8003c50:	63c2      	str	r2, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8003c52:	2200      	movs	r2, #0
    return HAL_ERROR;
 8003c54:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 8003c56:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 8003c5a:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c5c:	6801      	ldr	r1, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003c5e:	6c42      	ldr	r2, [r0, #68]	@ 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c60:	6808      	ldr	r0, [r1, #0]
 8003c62:	f020 000e 	bic.w	r0, r0, #14
 8003c66:	6008      	str	r0, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 8003c68:	6808      	ldr	r0, [r1, #0]
 8003c6a:	f020 0001 	bic.w	r0, r0, #1
 8003c6e:	6008      	str	r0, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003c70:	f04f 0c01 	mov.w	ip, #1
 8003c74:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8003c76:	f002 021c 	and.w	r2, r2, #28
 8003c7a:	fa0c f202 	lsl.w	r2, ip, r2
 8003c7e:	604a      	str	r2, [r1, #4]
    __HAL_UNLOCK(hdma);
 8003c80:	2200      	movs	r2, #0
    return status;
 8003c82:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_READY;
 8003c84:	f883 c025 	strb.w	ip, [r3, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 8003c88:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 8003c8c:	4770      	bx	lr
 8003c8e:	bf00      	nop

08003c90 <HAL_DMA_IRQHandler>:
{
 8003c90:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003c92:	6c43      	ldr	r3, [r0, #68]	@ 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003c94:	6c06      	ldr	r6, [r0, #64]	@ 0x40
  uint32_t source_it = hdma->Instance->CCR;
 8003c96:	6805      	ldr	r5, [r0, #0]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003c98:	6831      	ldr	r1, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8003c9a:	682c      	ldr	r4, [r5, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003c9c:	f003 031c 	and.w	r3, r3, #28
 8003ca0:	2204      	movs	r2, #4
 8003ca2:	409a      	lsls	r2, r3
 8003ca4:	420a      	tst	r2, r1
 8003ca6:	d00e      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0x36>
 8003ca8:	f014 0f04 	tst.w	r4, #4
 8003cac:	d00b      	beq.n	8003cc6 <HAL_DMA_IRQHandler+0x36>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003cae:	682b      	ldr	r3, [r5, #0]
 8003cb0:	069b      	lsls	r3, r3, #26
 8003cb2:	d403      	bmi.n	8003cbc <HAL_DMA_IRQHandler+0x2c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003cb4:	682b      	ldr	r3, [r5, #0]
 8003cb6:	f023 0304 	bic.w	r3, r3, #4
 8003cba:	602b      	str	r3, [r5, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8003cbc:	6b03      	ldr	r3, [r0, #48]	@ 0x30
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003cbe:	6072      	str	r2, [r6, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8003cc0:	b1cb      	cbz	r3, 8003cf6 <HAL_DMA_IRQHandler+0x66>
}
 8003cc2:	bc70      	pop	{r4, r5, r6}
      hdma->XferCpltCallback(hdma);
 8003cc4:	4718      	bx	r3
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003cc6:	2202      	movs	r2, #2
 8003cc8:	409a      	lsls	r2, r3
 8003cca:	420a      	tst	r2, r1
 8003ccc:	d015      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x6a>
 8003cce:	f014 0f02 	tst.w	r4, #2
 8003cd2:	d012      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x6a>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003cd4:	682b      	ldr	r3, [r5, #0]
 8003cd6:	0699      	lsls	r1, r3, #26
 8003cd8:	d406      	bmi.n	8003ce8 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003cda:	682b      	ldr	r3, [r5, #0]
 8003cdc:	f023 030a 	bic.w	r3, r3, #10
 8003ce0:	602b      	str	r3, [r5, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    if (hdma->XferCpltCallback != NULL)
 8003ce8:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003cea:	6072      	str	r2, [r6, #4]
    __HAL_UNLOCK(hdma);
 8003cec:	2100      	movs	r1, #0
 8003cee:	f880 1024 	strb.w	r1, [r0, #36]	@ 0x24
    if (hdma->XferCpltCallback != NULL)
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d1e5      	bne.n	8003cc2 <HAL_DMA_IRQHandler+0x32>
}
 8003cf6:	bc70      	pop	{r4, r5, r6}
 8003cf8:	4770      	bx	lr
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003cfa:	2208      	movs	r2, #8
 8003cfc:	409a      	lsls	r2, r3
 8003cfe:	420a      	tst	r2, r1
 8003d00:	d0f9      	beq.n	8003cf6 <HAL_DMA_IRQHandler+0x66>
 8003d02:	0722      	lsls	r2, r4, #28
 8003d04:	d5f7      	bpl.n	8003cf6 <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d06:	682a      	ldr	r2, [r5, #0]
    if (hdma->XferErrorCallback != NULL)
 8003d08:	6b41      	ldr	r1, [r0, #52]	@ 0x34
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d0a:	f022 020e 	bic.w	r2, r2, #14
 8003d0e:	602a      	str	r2, [r5, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003d10:	2201      	movs	r2, #1
 8003d12:	fa02 f303 	lsl.w	r3, r2, r3
    __HAL_UNLOCK(hdma);
 8003d16:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003d18:	6073      	str	r3, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003d1a:	63c2      	str	r2, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8003d1c:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24
    hdma->State = HAL_DMA_STATE_READY;
 8003d20:	f880 2025 	strb.w	r2, [r0, #37]	@ 0x25
    if (hdma->XferErrorCallback != NULL)
 8003d24:	2900      	cmp	r1, #0
 8003d26:	d0e6      	beq.n	8003cf6 <HAL_DMA_IRQHandler+0x66>
}
 8003d28:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8003d2a:	4708      	bx	r1

08003d2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d30:	680c      	ldr	r4, [r1, #0]
{
 8003d32:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d34:	2c00      	cmp	r4, #0
 8003d36:	f000 8094 	beq.w	8003e62 <HAL_GPIO_Init+0x136>
  uint32_t position = 0x00u;
 8003d3a:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003d3c:	f04f 0b01 	mov.w	fp, #1
 8003d40:	fa0b fe03 	lsl.w	lr, fp, r3

    if (iocurrent != 0x00u)
 8003d44:	ea1e 0a04 	ands.w	sl, lr, r4
 8003d48:	f000 8086 	beq.w	8003e58 <HAL_GPIO_Init+0x12c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003d4c:	684d      	ldr	r5, [r1, #4]
 8003d4e:	f005 0203 	and.w	r2, r5, #3
 8003d52:	ea4f 0c43 	mov.w	ip, r3, lsl #1
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003d56:	2603      	movs	r6, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003d58:	f102 38ff 	add.w	r8, r2, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003d5c:	fa06 f70c 	lsl.w	r7, r6, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003d60:	f1b8 0f01 	cmp.w	r8, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003d64:	ea6f 0707 	mvn.w	r7, r7
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003d68:	d97e      	bls.n	8003e68 <HAL_GPIO_Init+0x13c>
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d6a:	2a03      	cmp	r2, #3
 8003d6c:	f040 80ba 	bne.w	8003ee4 <HAL_GPIO_Init+0x1b8>
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003d70:	fa02 f20c 	lsl.w	r2, r2, ip
      temp = GPIOx->MODER;
 8003d74:	f8d0 c000 	ldr.w	ip, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003d78:	ea0c 0707 	and.w	r7, ip, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003d7c:	433a      	orrs	r2, r7
      GPIOx->MODER = temp;

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003d7e:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8003d82:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003d84:	d068      	beq.n	8003e58 <HAL_GPIO_Init+0x12c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d86:	4f72      	ldr	r7, [pc, #456]	@ (8003f50 <HAL_GPIO_Init+0x224>)
 8003d88:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003d8a:	f042 0201 	orr.w	r2, r2, #1
 8003d8e:	663a      	str	r2, [r7, #96]	@ 0x60
 8003d90:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003d92:	f002 0201 	and.w	r2, r2, #1
 8003d96:	9203      	str	r2, [sp, #12]
 8003d98:	9a03      	ldr	r2, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003d9a:	f023 0203 	bic.w	r2, r3, #3
 8003d9e:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8003da2:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003da6:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2u];
 8003daa:	6897      	ldr	r7, [r2, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003dac:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8003db0:	260f      	movs	r6, #15
 8003db2:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003db6:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003dba:	ea27 070e 	bic.w	r7, r7, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003dbe:	d027      	beq.n	8003e10 <HAL_GPIO_Init+0xe4>
 8003dc0:	4e64      	ldr	r6, [pc, #400]	@ (8003f54 <HAL_GPIO_Init+0x228>)
 8003dc2:	42b0      	cmp	r0, r6
 8003dc4:	f000 80a1 	beq.w	8003f0a <HAL_GPIO_Init+0x1de>
 8003dc8:	4e63      	ldr	r6, [pc, #396]	@ (8003f58 <HAL_GPIO_Init+0x22c>)
 8003dca:	42b0      	cmp	r0, r6
 8003dcc:	f000 80a4 	beq.w	8003f18 <HAL_GPIO_Init+0x1ec>
 8003dd0:	f8df e18c 	ldr.w	lr, [pc, #396]	@ 8003f60 <HAL_GPIO_Init+0x234>
 8003dd4:	4570      	cmp	r0, lr
 8003dd6:	f000 8091 	beq.w	8003efc <HAL_GPIO_Init+0x1d0>
 8003dda:	f8df e188 	ldr.w	lr, [pc, #392]	@ 8003f64 <HAL_GPIO_Init+0x238>
 8003dde:	4570      	cmp	r0, lr
 8003de0:	f000 80a8 	beq.w	8003f34 <HAL_GPIO_Init+0x208>
 8003de4:	f8df e180 	ldr.w	lr, [pc, #384]	@ 8003f68 <HAL_GPIO_Init+0x23c>
 8003de8:	4570      	cmp	r0, lr
 8003dea:	f000 80aa 	beq.w	8003f42 <HAL_GPIO_Init+0x216>
 8003dee:	f8df e17c 	ldr.w	lr, [pc, #380]	@ 8003f6c <HAL_GPIO_Init+0x240>
 8003df2:	4570      	cmp	r0, lr
 8003df4:	f000 8097 	beq.w	8003f26 <HAL_GPIO_Init+0x1fa>
 8003df8:	f8df e174 	ldr.w	lr, [pc, #372]	@ 8003f70 <HAL_GPIO_Init+0x244>
 8003dfc:	4570      	cmp	r0, lr
 8003dfe:	bf0c      	ite	eq
 8003e00:	f04f 0e07 	moveq.w	lr, #7
 8003e04:	f04f 0e08 	movne.w	lr, #8
 8003e08:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003e0c:	ea47 070c 	orr.w	r7, r7, ip
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003e10:	6097      	str	r7, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003e12:	4a52      	ldr	r2, [pc, #328]	@ (8003f5c <HAL_GPIO_Init+0x230>)
 8003e14:	6892      	ldr	r2, [r2, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003e16:	02ee      	lsls	r6, r5, #11
        temp &= ~(iocurrent);
 8003e18:	ea6f 070a 	mvn.w	r7, sl
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8003e1c:	4e4f      	ldr	r6, [pc, #316]	@ (8003f5c <HAL_GPIO_Init+0x230>)
        temp &= ~(iocurrent);
 8003e1e:	bf54      	ite	pl
 8003e20:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8003e22:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->RTSR1 = temp;
 8003e26:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR1;
 8003e28:	68f2      	ldr	r2, [r6, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003e2a:	02ae      	lsls	r6, r5, #10
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8003e2c:	4e4b      	ldr	r6, [pc, #300]	@ (8003f5c <HAL_GPIO_Init+0x230>)
        temp &= ~(iocurrent);
 8003e2e:	bf54      	ite	pl
 8003e30:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8003e32:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->FTSR1 = temp;
 8003e36:	60f2      	str	r2, [r6, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003e38:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003e3a:	03ae      	lsls	r6, r5, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 8003e3c:	4e47      	ldr	r6, [pc, #284]	@ (8003f5c <HAL_GPIO_Init+0x230>)
        temp &= ~(iocurrent);
 8003e3e:	bf54      	ite	pl
 8003e40:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8003e42:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->EMR1 = temp;
 8003e46:	6072      	str	r2, [r6, #4]

        temp = EXTI->IMR1;
 8003e48:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003e4a:	03ed      	lsls	r5, r5, #15
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 8003e4c:	4d43      	ldr	r5, [pc, #268]	@ (8003f5c <HAL_GPIO_Init+0x230>)
        temp &= ~(iocurrent);
 8003e4e:	bf54      	ite	pl
 8003e50:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8003e52:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->IMR1 = temp;
 8003e56:	602a      	str	r2, [r5, #0]
      }
    }

    position++;
 8003e58:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e5a:	fa34 f203 	lsrs.w	r2, r4, r3
 8003e5e:	f47f af6f 	bne.w	8003d40 <HAL_GPIO_Init+0x14>
  }
}
 8003e62:	b005      	add	sp, #20
 8003e64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 8003e68:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003e6c:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003e6e:	ea09 0907 	and.w	r9, r9, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003e72:	fa06 f80c 	lsl.w	r8, r6, ip
 8003e76:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 8003e7a:	f8c0 8008 	str.w	r8, [r0, #8]
        temp = GPIOx->OTYPER;
 8003e7e:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e82:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003e84:	ea28 080e 	bic.w	r8, r8, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e88:	f3c5 1e00 	ubfx	lr, r5, #4, #1
 8003e8c:	fa0e fe03 	lsl.w	lr, lr, r3
 8003e90:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->OTYPER = temp;
 8003e94:	f8c0 e004 	str.w	lr, [r0, #4]
        temp = GPIOx->PUPDR;
 8003e98:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e9c:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003ea0:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ea4:	ea4e 0e08 	orr.w	lr, lr, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ea8:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8003eaa:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003eae:	f47f af5f 	bne.w	8003d70 <HAL_GPIO_Init+0x44>
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003eb2:	690e      	ldr	r6, [r1, #16]
        temp = GPIOx->AFR[position >> 3u];
 8003eb4:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003eb8:	f003 0e07 	and.w	lr, r3, #7
 8003ebc:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8003ec0:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003ec4:	fa06 f60e 	lsl.w	r6, r6, lr
        temp = GPIOx->AFR[position >> 3u];
 8003ec8:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003ecc:	9601      	str	r6, [sp, #4]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003ece:	260f      	movs	r6, #15
 8003ed0:	fa06 fe0e 	lsl.w	lr, r6, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003ed4:	9e01      	ldr	r6, [sp, #4]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003ed6:	ea29 090e 	bic.w	r9, r9, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003eda:	ea46 0e09 	orr.w	lr, r6, r9
        GPIOx->AFR[position >> 3u] = temp;
 8003ede:	f8c8 e020 	str.w	lr, [r8, #32]
 8003ee2:	e745      	b.n	8003d70 <HAL_GPIO_Init+0x44>
        temp = GPIOx->PUPDR;
 8003ee4:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ee8:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003eea:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003eee:	fa06 fe0c 	lsl.w	lr, r6, ip
 8003ef2:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->PUPDR = temp;
 8003ef6:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003efa:	e739      	b.n	8003d70 <HAL_GPIO_Init+0x44>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003efc:	f04f 0e03 	mov.w	lr, #3
 8003f00:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003f04:	ea47 070c 	orr.w	r7, r7, ip
 8003f08:	e782      	b.n	8003e10 <HAL_GPIO_Init+0xe4>
 8003f0a:	f04f 0e01 	mov.w	lr, #1
 8003f0e:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003f12:	ea47 070c 	orr.w	r7, r7, ip
 8003f16:	e77b      	b.n	8003e10 <HAL_GPIO_Init+0xe4>
 8003f18:	f04f 0e02 	mov.w	lr, #2
 8003f1c:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003f20:	ea47 070c 	orr.w	r7, r7, ip
 8003f24:	e774      	b.n	8003e10 <HAL_GPIO_Init+0xe4>
 8003f26:	f04f 0e06 	mov.w	lr, #6
 8003f2a:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003f2e:	ea47 070c 	orr.w	r7, r7, ip
 8003f32:	e76d      	b.n	8003e10 <HAL_GPIO_Init+0xe4>
 8003f34:	f04f 0e04 	mov.w	lr, #4
 8003f38:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003f3c:	ea47 070c 	orr.w	r7, r7, ip
 8003f40:	e766      	b.n	8003e10 <HAL_GPIO_Init+0xe4>
 8003f42:	f04f 0e05 	mov.w	lr, #5
 8003f46:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003f4a:	ea47 070c 	orr.w	r7, r7, ip
 8003f4e:	e75f      	b.n	8003e10 <HAL_GPIO_Init+0xe4>
 8003f50:	40021000 	.word	0x40021000
 8003f54:	48000400 	.word	0x48000400
 8003f58:	48000800 	.word	0x48000800
 8003f5c:	40010400 	.word	0x40010400
 8003f60:	48000c00 	.word	0x48000c00
 8003f64:	48001000 	.word	0x48001000
 8003f68:	48001400 	.word	0x48001400
 8003f6c:	48001800 	.word	0x48001800
 8003f70:	48001c00 	.word	0x48001c00

08003f74 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f74:	b10a      	cbz	r2, 8003f7a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003f76:	6181      	str	r1, [r0, #24]
 8003f78:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003f7a:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 8003f7c:	4770      	bx	lr
 8003f7e:	bf00      	nop

08003f80 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003f80:	4a04      	ldr	r2, [pc, #16]	@ (8003f94 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8003f82:	6951      	ldr	r1, [r2, #20]
 8003f84:	4201      	tst	r1, r0
 8003f86:	d100      	bne.n	8003f8a <HAL_GPIO_EXTI_IRQHandler+0xa>
 8003f88:	4770      	bx	lr
{
 8003f8a:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003f8c:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003f8e:	f7fc fefd 	bl	8000d8c <HAL_GPIO_EXTI_Callback>
  }
}
 8003f92:	bd08      	pop	{r3, pc}
 8003f94:	40010400 	.word	0x40010400

08003f98 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003f98:	4b02      	ldr	r3, [pc, #8]	@ (8003fa4 <HAL_PWREx_GetVoltageRange+0xc>)
 8003f9a:	6818      	ldr	r0, [r3, #0]
#endif
}
 8003f9c:	f400 60c0 	and.w	r0, r0, #1536	@ 0x600
 8003fa0:	4770      	bx	lr
 8003fa2:	bf00      	nop
 8003fa4:	40007000 	.word	0x40007000

08003fa8 <HAL_PWREx_ControlVoltageScaling>:
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003fa8:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8003fac:	d00e      	beq.n	8003fcc <HAL_PWREx_ControlVoltageScaling+0x24>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003fae:	4a1b      	ldr	r2, [pc, #108]	@ (800401c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8003fb0:	6813      	ldr	r3, [r2, #0]
 8003fb2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003fb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fba:	d005      	beq.n	8003fc8 <HAL_PWREx_ControlVoltageScaling+0x20>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003fbc:	6813      	ldr	r3, [r2, #0]
 8003fbe:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003fc2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003fc6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003fc8:	2000      	movs	r0, #0
 8003fca:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003fcc:	4913      	ldr	r1, [pc, #76]	@ (800401c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8003fce:	680b      	ldr	r3, [r1, #0]
 8003fd0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003fd4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003fd8:	d0f6      	beq.n	8003fc8 <HAL_PWREx_ControlVoltageScaling+0x20>
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003fda:	680b      	ldr	r3, [r1, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003fdc:	4a10      	ldr	r2, [pc, #64]	@ (8004020 <HAL_PWREx_ControlVoltageScaling+0x78>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003fde:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003fe2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003fe6:	600b      	str	r3, [r1, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003fe8:	6813      	ldr	r3, [r2, #0]
 8003fea:	4a0e      	ldr	r2, [pc, #56]	@ (8004024 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8003fec:	2032      	movs	r0, #50	@ 0x32
 8003fee:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ff2:	6948      	ldr	r0, [r1, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003ff4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ff8:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ffa:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003ffc:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004000:	d506      	bpl.n	8004010 <HAL_PWREx_ControlVoltageScaling+0x68>
 8004002:	e000      	b.n	8004006 <HAL_PWREx_ControlVoltageScaling+0x5e>
 8004004:	b123      	cbz	r3, 8004010 <HAL_PWREx_ControlVoltageScaling+0x68>
 8004006:	694a      	ldr	r2, [r1, #20]
 8004008:	0552      	lsls	r2, r2, #21
        wait_loop_index--;
 800400a:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800400e:	d4f9      	bmi.n	8004004 <HAL_PWREx_ControlVoltageScaling+0x5c>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004010:	4b02      	ldr	r3, [pc, #8]	@ (800401c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004012:	695b      	ldr	r3, [r3, #20]
 8004014:	055b      	lsls	r3, r3, #21
 8004016:	d5d7      	bpl.n	8003fc8 <HAL_PWREx_ControlVoltageScaling+0x20>
        return HAL_TIMEOUT;
 8004018:	2003      	movs	r0, #3
}
 800401a:	4770      	bx	lr
 800401c:	40007000 	.word	0x40007000
 8004020:	20000400 	.word	0x20000400
 8004024:	431bde83 	.word	0x431bde83

08004028 <HAL_PWREx_EnableVddIO2>:
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8004028:	4a02      	ldr	r2, [pc, #8]	@ (8004034 <HAL_PWREx_EnableVddIO2+0xc>)
 800402a:	6853      	ldr	r3, [r2, #4]
 800402c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004030:	6053      	str	r3, [r2, #4]
}
 8004032:	4770      	bx	lr
 8004034:	40007000 	.word	0x40007000

08004038 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004038:	b530      	push	{r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800403a:	4d20      	ldr	r5, [pc, #128]	@ (80040bc <RCC_SetFlashLatencyFromMSIRange+0x84>)
 800403c:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 800403e:	00db      	lsls	r3, r3, #3
{
 8004040:	b083      	sub	sp, #12
 8004042:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004044:	d51a      	bpl.n	800407c <RCC_SetFlashLatencyFromMSIRange+0x44>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004046:	f7ff ffa7 	bl	8003f98 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800404a:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 800404e:	d027      	beq.n	80040a0 <RCC_SetFlashLatencyFromMSIRange+0x68>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004050:	2c80      	cmp	r4, #128	@ 0x80
 8004052:	d82c      	bhi.n	80040ae <RCC_SetFlashLatencyFromMSIRange+0x76>
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004054:	d02f      	beq.n	80040b6 <RCC_SetFlashLatencyFromMSIRange+0x7e>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004056:	f1a4 0470 	sub.w	r4, r4, #112	@ 0x70
 800405a:	fab4 f484 	clz	r4, r4
 800405e:	0964      	lsrs	r4, r4, #5
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004060:	4917      	ldr	r1, [pc, #92]	@ (80040c0 <RCC_SetFlashLatencyFromMSIRange+0x88>)
 8004062:	680b      	ldr	r3, [r1, #0]
 8004064:	f023 0307 	bic.w	r3, r3, #7
 8004068:	4323      	orrs	r3, r4
 800406a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800406c:	6808      	ldr	r0, [r1, #0]
 800406e:	f000 0007 	and.w	r0, r0, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8004072:	1b00      	subs	r0, r0, r4
 8004074:	bf18      	it	ne
 8004076:	2001      	movne	r0, #1
 8004078:	b003      	add	sp, #12
 800407a:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 800407c:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 800407e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004082:	65ab      	str	r3, [r5, #88]	@ 0x58
 8004084:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8004086:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800408a:	9301      	str	r3, [sp, #4]
 800408c:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 800408e:	f7ff ff83 	bl	8003f98 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8004092:	6dab      	ldr	r3, [r5, #88]	@ 0x58
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004094:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
    __HAL_RCC_PWR_CLK_DISABLE();
 8004098:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800409c:	65ab      	str	r3, [r5, #88]	@ 0x58
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800409e:	d1d7      	bne.n	8004050 <RCC_SetFlashLatencyFromMSIRange+0x18>
    if(msirange > RCC_MSIRANGE_8)
 80040a0:	2c80      	cmp	r4, #128	@ 0x80
 80040a2:	d906      	bls.n	80040b2 <RCC_SetFlashLatencyFromMSIRange+0x7a>
        latency = FLASH_LATENCY_2; /* 2WS */
 80040a4:	2ca1      	cmp	r4, #161	@ 0xa1
 80040a6:	bf34      	ite	cc
 80040a8:	2401      	movcc	r4, #1
 80040aa:	2402      	movcs	r4, #2
 80040ac:	e7d8      	b.n	8004060 <RCC_SetFlashLatencyFromMSIRange+0x28>
      latency = FLASH_LATENCY_3; /* 3WS */
 80040ae:	2403      	movs	r4, #3
 80040b0:	e7d6      	b.n	8004060 <RCC_SetFlashLatencyFromMSIRange+0x28>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80040b2:	2400      	movs	r4, #0
 80040b4:	e7d4      	b.n	8004060 <RCC_SetFlashLatencyFromMSIRange+0x28>
        latency = FLASH_LATENCY_2; /* 2WS */
 80040b6:	2402      	movs	r4, #2
 80040b8:	e7d2      	b.n	8004060 <RCC_SetFlashLatencyFromMSIRange+0x28>
 80040ba:	bf00      	nop
 80040bc:	40021000 	.word	0x40021000
 80040c0:	40022000 	.word	0x40022000

080040c4 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80040c4:	4a28      	ldr	r2, [pc, #160]	@ (8004168 <HAL_RCC_GetSysClockFreq+0xa4>)
 80040c6:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80040c8:	68d2      	ldr	r2, [r2, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80040ca:	f013 030c 	ands.w	r3, r3, #12
 80040ce:	d005      	beq.n	80040dc <HAL_RCC_GetSysClockFreq+0x18>
 80040d0:	2b0c      	cmp	r3, #12
 80040d2:	d035      	beq.n	8004140 <HAL_RCC_GetSysClockFreq+0x7c>
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80040d4:	2b04      	cmp	r3, #4
 80040d6:	d141      	bne.n	800415c <HAL_RCC_GetSysClockFreq+0x98>
    sysclockfreq = HSI_VALUE;
 80040d8:	4824      	ldr	r0, [pc, #144]	@ (800416c <HAL_RCC_GetSysClockFreq+0xa8>)
 80040da:	4770      	bx	lr
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80040dc:	4a22      	ldr	r2, [pc, #136]	@ (8004168 <HAL_RCC_GetSysClockFreq+0xa4>)
 80040de:	6811      	ldr	r1, [r2, #0]
 80040e0:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80040e2:	bf54      	ite	pl
 80040e4:	f8d2 2094 	ldrpl.w	r2, [r2, #148]	@ 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80040e8:	6812      	ldrmi	r2, [r2, #0]
    msirange = MSIRangeTable[msirange];
 80040ea:	4921      	ldr	r1, [pc, #132]	@ (8004170 <HAL_RCC_GetSysClockFreq+0xac>)
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80040ec:	bf54      	ite	pl
 80040ee:	f3c2 2203 	ubfxpl	r2, r2, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80040f2:	f3c2 1203 	ubfxmi	r2, r2, #4, #4
    msirange = MSIRangeTable[msirange];
 80040f6:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80040fa:	b303      	cbz	r3, 800413e <HAL_RCC_GetSysClockFreq+0x7a>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80040fc:	2b0c      	cmp	r3, #12
 80040fe:	d11d      	bne.n	800413c <HAL_RCC_GetSysClockFreq+0x78>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004100:	4b19      	ldr	r3, [pc, #100]	@ (8004168 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004102:	68db      	ldr	r3, [r3, #12]
 8004104:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 8004108:	2b02      	cmp	r3, #2
 800410a:	d025      	beq.n	8004158 <HAL_RCC_GetSysClockFreq+0x94>
 800410c:	4a19      	ldr	r2, [pc, #100]	@ (8004174 <HAL_RCC_GetSysClockFreq+0xb0>)
 800410e:	2b03      	cmp	r3, #3
 8004110:	bf08      	it	eq
 8004112:	4610      	moveq	r0, r2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004114:	4b14      	ldr	r3, [pc, #80]	@ (8004168 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004116:	68d9      	ldr	r1, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004118:	68da      	ldr	r2, [r3, #12]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800411a:	68db      	ldr	r3, [r3, #12]
 800411c:	f3c3 6341 	ubfx	r3, r3, #25, #2
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004120:	f3c2 2206 	ubfx	r2, r2, #8, #7
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004124:	f3c1 1102 	ubfx	r1, r1, #4, #3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004128:	3301      	adds	r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800412a:	fb00 f202 	mul.w	r2, r0, r2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800412e:	3101      	adds	r1, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004130:	005b      	lsls	r3, r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004132:	fbb2 f2f1 	udiv	r2, r2, r1
    sysclockfreq = pllvco / pllr;
 8004136:	fbb2 f0f3 	udiv	r0, r2, r3
 800413a:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800413c:	2000      	movs	r0, #0
}
 800413e:	4770      	bx	lr
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004140:	f002 0203 	and.w	r2, r2, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004144:	2a01      	cmp	r2, #1
 8004146:	d0c9      	beq.n	80040dc <HAL_RCC_GetSysClockFreq+0x18>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004148:	4b07      	ldr	r3, [pc, #28]	@ (8004168 <HAL_RCC_GetSysClockFreq+0xa4>)
 800414a:	68db      	ldr	r3, [r3, #12]
 800414c:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 8004150:	2b02      	cmp	r3, #2
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004152:	f04f 0000 	mov.w	r0, #0
    switch (pllsource)
 8004156:	d1d9      	bne.n	800410c <HAL_RCC_GetSysClockFreq+0x48>
      pllvco = HSI_VALUE;
 8004158:	4804      	ldr	r0, [pc, #16]	@ (800416c <HAL_RCC_GetSysClockFreq+0xa8>)
 800415a:	e7db      	b.n	8004114 <HAL_RCC_GetSysClockFreq+0x50>
    sysclockfreq = HSE_VALUE;
 800415c:	2b08      	cmp	r3, #8
 800415e:	4805      	ldr	r0, [pc, #20]	@ (8004174 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004160:	bf18      	it	ne
 8004162:	2000      	movne	r0, #0
 8004164:	4770      	bx	lr
 8004166:	bf00      	nop
 8004168:	40021000 	.word	0x40021000
 800416c:	00f42400 	.word	0x00f42400
 8004170:	08008dac 	.word	0x08008dac
 8004174:	007a1200 	.word	0x007a1200

08004178 <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 8004178:	2800      	cmp	r0, #0
 800417a:	f000 822f 	beq.w	80045dc <HAL_RCC_OscConfig+0x464>
{
 800417e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004182:	4a93      	ldr	r2, [pc, #588]	@ (80043d0 <HAL_RCC_OscConfig+0x258>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004184:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004186:	6895      	ldr	r5, [r2, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004188:	68d6      	ldr	r6, [r2, #12]
 800418a:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800418c:	06d8      	lsls	r0, r3, #27
{
 800418e:	b083      	sub	sp, #12
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004190:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004194:	f006 0603 	and.w	r6, r6, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004198:	d52e      	bpl.n	80041f8 <HAL_RCC_OscConfig+0x80>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800419a:	2d00      	cmp	r5, #0
 800419c:	f000 8121 	beq.w	80043e2 <HAL_RCC_OscConfig+0x26a>
 80041a0:	2d0c      	cmp	r5, #12
 80041a2:	f000 811b 	beq.w	80043dc <HAL_RCC_OscConfig+0x264>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80041a6:	69a3      	ldr	r3, [r4, #24]
        __HAL_RCC_MSI_ENABLE();
 80041a8:	4f89      	ldr	r7, [pc, #548]	@ (80043d0 <HAL_RCC_OscConfig+0x258>)
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	f000 8191 	beq.w	80044d2 <HAL_RCC_OscConfig+0x35a>
        __HAL_RCC_MSI_ENABLE();
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	f043 0301 	orr.w	r3, r3, #1
 80041b6:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 80041b8:	f7fe fb16 	bl	80027e8 <HAL_GetTick>
 80041bc:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80041be:	e006      	b.n	80041ce <HAL_RCC_OscConfig+0x56>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80041c0:	f7fe fb12 	bl	80027e8 <HAL_GetTick>
 80041c4:	eba0 0008 	sub.w	r0, r0, r8
 80041c8:	2802      	cmp	r0, #2
 80041ca:	f200 8192 	bhi.w	80044f2 <HAL_RCC_OscConfig+0x37a>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	079b      	lsls	r3, r3, #30
 80041d2:	d5f5      	bpl.n	80041c0 <HAL_RCC_OscConfig+0x48>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	f043 0308 	orr.w	r3, r3, #8
 80041da:	603b      	str	r3, [r7, #0]
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	6a22      	ldr	r2, [r4, #32]
 80041e0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80041e4:	4313      	orrs	r3, r2
 80041e6:	603b      	str	r3, [r7, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	69e2      	ldr	r2, [r4, #28]
 80041ec:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80041f0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80041f4:	607b      	str	r3, [r7, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041f6:	6823      	ldr	r3, [r4, #0]
 80041f8:	07d9      	lsls	r1, r3, #31
 80041fa:	f100 80bf 	bmi.w	800437c <HAL_RCC_OscConfig+0x204>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041fe:	0799      	lsls	r1, r3, #30
 8004200:	d523      	bpl.n	800424a <HAL_RCC_OscConfig+0xd2>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004202:	2d04      	cmp	r5, #4
 8004204:	f000 8155 	beq.w	80044b2 <HAL_RCC_OscConfig+0x33a>
 8004208:	2d0c      	cmp	r5, #12
 800420a:	f000 814f 	beq.w	80044ac <HAL_RCC_OscConfig+0x334>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800420e:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 8004210:	4e6f      	ldr	r6, [pc, #444]	@ (80043d0 <HAL_RCC_OscConfig+0x258>)
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004212:	2b00      	cmp	r3, #0
 8004214:	f000 8188 	beq.w	8004528 <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_HSI_ENABLE();
 8004218:	6833      	ldr	r3, [r6, #0]
 800421a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800421e:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8004220:	f7fe fae2 	bl	80027e8 <HAL_GetTick>
 8004224:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004226:	e005      	b.n	8004234 <HAL_RCC_OscConfig+0xbc>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004228:	f7fe fade 	bl	80027e8 <HAL_GetTick>
 800422c:	1bc0      	subs	r0, r0, r7
 800422e:	2802      	cmp	r0, #2
 8004230:	f200 815f 	bhi.w	80044f2 <HAL_RCC_OscConfig+0x37a>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004234:	6833      	ldr	r3, [r6, #0]
 8004236:	055b      	lsls	r3, r3, #21
 8004238:	d5f6      	bpl.n	8004228 <HAL_RCC_OscConfig+0xb0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800423a:	6873      	ldr	r3, [r6, #4]
 800423c:	6922      	ldr	r2, [r4, #16]
 800423e:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004242:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8004246:	6073      	str	r3, [r6, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004248:	6823      	ldr	r3, [r4, #0]
 800424a:	0719      	lsls	r1, r3, #28
 800424c:	d519      	bpl.n	8004282 <HAL_RCC_OscConfig+0x10a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800424e:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 8004250:	4e5f      	ldr	r6, [pc, #380]	@ (80043d0 <HAL_RCC_OscConfig+0x258>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004252:	2b00      	cmp	r3, #0
 8004254:	f000 8116 	beq.w	8004484 <HAL_RCC_OscConfig+0x30c>
      __HAL_RCC_LSI_ENABLE();
 8004258:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 800425c:	f043 0301 	orr.w	r3, r3, #1
 8004260:	f8c6 3094 	str.w	r3, [r6, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8004264:	f7fe fac0 	bl	80027e8 <HAL_GetTick>
 8004268:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800426a:	e005      	b.n	8004278 <HAL_RCC_OscConfig+0x100>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800426c:	f7fe fabc 	bl	80027e8 <HAL_GetTick>
 8004270:	1bc0      	subs	r0, r0, r7
 8004272:	2802      	cmp	r0, #2
 8004274:	f200 813d 	bhi.w	80044f2 <HAL_RCC_OscConfig+0x37a>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004278:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 800427c:	079a      	lsls	r2, r3, #30
 800427e:	d5f5      	bpl.n	800426c <HAL_RCC_OscConfig+0xf4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004280:	6823      	ldr	r3, [r4, #0]
 8004282:	075f      	lsls	r7, r3, #29
 8004284:	d53f      	bpl.n	8004306 <HAL_RCC_OscConfig+0x18e>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004286:	4b52      	ldr	r3, [pc, #328]	@ (80043d0 <HAL_RCC_OscConfig+0x258>)
 8004288:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800428a:	00d6      	lsls	r6, r2, #3
 800428c:	f100 814a 	bmi.w	8004524 <HAL_RCC_OscConfig+0x3ac>
      __HAL_RCC_PWR_CLK_ENABLE();
 8004290:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004292:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004296:	659a      	str	r2, [r3, #88]	@ 0x58
 8004298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800429a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800429e:	9301      	str	r3, [sp, #4]
 80042a0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80042a2:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80042a4:	4f4b      	ldr	r7, [pc, #300]	@ (80043d4 <HAL_RCC_OscConfig+0x25c>)
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	05d8      	lsls	r0, r3, #23
 80042aa:	f140 8199 	bpl.w	80045e0 <HAL_RCC_OscConfig+0x468>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042ae:	68a3      	ldr	r3, [r4, #8]
 80042b0:	2b01      	cmp	r3, #1
 80042b2:	f000 814b 	beq.w	800454c <HAL_RCC_OscConfig+0x3d4>
 80042b6:	2b05      	cmp	r3, #5
 80042b8:	f000 81bd 	beq.w	8004636 <HAL_RCC_OscConfig+0x4be>
 80042bc:	4f44      	ldr	r7, [pc, #272]	@ (80043d0 <HAL_RCC_OscConfig+0x258>)
 80042be:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80042c2:	f022 0201 	bic.w	r2, r2, #1
 80042c6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 80042ca:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80042ce:	f022 0204 	bic.w	r2, r2, #4
 80042d2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	f040 813f 	bne.w	800455a <HAL_RCC_OscConfig+0x3e2>
      tickstart = HAL_GetTick();
 80042dc:	f7fe fa84 	bl	80027e8 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042e0:	f241 3988 	movw	r9, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 80042e4:	4680      	mov	r8, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80042e6:	e006      	b.n	80042f6 <HAL_RCC_OscConfig+0x17e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042e8:	f7fe fa7e 	bl	80027e8 <HAL_GetTick>
 80042ec:	eba0 0008 	sub.w	r0, r0, r8
 80042f0:	4548      	cmp	r0, r9
 80042f2:	f200 80fe 	bhi.w	80044f2 <HAL_RCC_OscConfig+0x37a>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80042f6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80042fa:	079b      	lsls	r3, r3, #30
 80042fc:	d4f4      	bmi.n	80042e8 <HAL_RCC_OscConfig+0x170>
    if(pwrclkchanged == SET)
 80042fe:	2e00      	cmp	r6, #0
 8004300:	f040 8180 	bne.w	8004604 <HAL_RCC_OscConfig+0x48c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004304:	6823      	ldr	r3, [r4, #0]
 8004306:	069e      	lsls	r6, r3, #26
 8004308:	d518      	bpl.n	800433c <HAL_RCC_OscConfig+0x1c4>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800430a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      __HAL_RCC_HSI48_ENABLE();
 800430c:	4e30      	ldr	r6, [pc, #192]	@ (80043d0 <HAL_RCC_OscConfig+0x258>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800430e:	2b00      	cmp	r3, #0
 8004310:	f000 8150 	beq.w	80045b4 <HAL_RCC_OscConfig+0x43c>
      __HAL_RCC_HSI48_ENABLE();
 8004314:	f8d6 3098 	ldr.w	r3, [r6, #152]	@ 0x98
 8004318:	f043 0301 	orr.w	r3, r3, #1
 800431c:	f8c6 3098 	str.w	r3, [r6, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8004320:	f7fe fa62 	bl	80027e8 <HAL_GetTick>
 8004324:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004326:	e005      	b.n	8004334 <HAL_RCC_OscConfig+0x1bc>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004328:	f7fe fa5e 	bl	80027e8 <HAL_GetTick>
 800432c:	1bc0      	subs	r0, r0, r7
 800432e:	2802      	cmp	r0, #2
 8004330:	f200 80df 	bhi.w	80044f2 <HAL_RCC_OscConfig+0x37a>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004334:	f8d6 3098 	ldr.w	r3, [r6, #152]	@ 0x98
 8004338:	0798      	lsls	r0, r3, #30
 800433a:	d5f5      	bpl.n	8004328 <HAL_RCC_OscConfig+0x1b0>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800433c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800433e:	b1db      	cbz	r3, 8004378 <HAL_RCC_OscConfig+0x200>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004340:	2b02      	cmp	r3, #2
 8004342:	f000 8186 	beq.w	8004652 <HAL_RCC_OscConfig+0x4da>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004346:	2d0c      	cmp	r5, #12
 8004348:	f000 808c 	beq.w	8004464 <HAL_RCC_OscConfig+0x2ec>
        __HAL_RCC_PLL_DISABLE();
 800434c:	4c20      	ldr	r4, [pc, #128]	@ (80043d0 <HAL_RCC_OscConfig+0x258>)
 800434e:	6823      	ldr	r3, [r4, #0]
 8004350:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004354:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004356:	f7fe fa47 	bl	80027e8 <HAL_GetTick>
 800435a:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800435c:	e005      	b.n	800436a <HAL_RCC_OscConfig+0x1f2>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800435e:	f7fe fa43 	bl	80027e8 <HAL_GetTick>
 8004362:	1b40      	subs	r0, r0, r5
 8004364:	2802      	cmp	r0, #2
 8004366:	f200 80c4 	bhi.w	80044f2 <HAL_RCC_OscConfig+0x37a>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800436a:	6823      	ldr	r3, [r4, #0]
 800436c:	019b      	lsls	r3, r3, #6
 800436e:	d4f6      	bmi.n	800435e <HAL_RCC_OscConfig+0x1e6>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004370:	68e2      	ldr	r2, [r4, #12]
 8004372:	4b19      	ldr	r3, [pc, #100]	@ (80043d8 <HAL_RCC_OscConfig+0x260>)
 8004374:	4013      	ands	r3, r2
 8004376:	60e3      	str	r3, [r4, #12]
  return HAL_OK;
 8004378:	2000      	movs	r0, #0
 800437a:	e074      	b.n	8004466 <HAL_RCC_OscConfig+0x2ee>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800437c:	2d08      	cmp	r5, #8
 800437e:	d077      	beq.n	8004470 <HAL_RCC_OscConfig+0x2f8>
 8004380:	2d0c      	cmp	r5, #12
 8004382:	d073      	beq.n	800446c <HAL_RCC_OscConfig+0x2f4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004384:	6863      	ldr	r3, [r4, #4]
 8004386:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800438a:	f000 80b6 	beq.w	80044fa <HAL_RCC_OscConfig+0x382>
 800438e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004392:	f000 8143 	beq.w	800461c <HAL_RCC_OscConfig+0x4a4>
 8004396:	4f0e      	ldr	r7, [pc, #56]	@ (80043d0 <HAL_RCC_OscConfig+0x258>)
 8004398:	683a      	ldr	r2, [r7, #0]
 800439a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800439e:	603a      	str	r2, [r7, #0]
 80043a0:	683a      	ldr	r2, [r7, #0]
 80043a2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80043a6:	603a      	str	r2, [r7, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	f040 80ab 	bne.w	8004504 <HAL_RCC_OscConfig+0x38c>
        tickstart = HAL_GetTick();
 80043ae:	f7fe fa1b 	bl	80027e8 <HAL_GetTick>
 80043b2:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80043b4:	e006      	b.n	80043c4 <HAL_RCC_OscConfig+0x24c>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043b6:	f7fe fa17 	bl	80027e8 <HAL_GetTick>
 80043ba:	eba0 0008 	sub.w	r0, r0, r8
 80043be:	2864      	cmp	r0, #100	@ 0x64
 80043c0:	f200 8097 	bhi.w	80044f2 <HAL_RCC_OscConfig+0x37a>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	0398      	lsls	r0, r3, #14
 80043c8:	d4f5      	bmi.n	80043b6 <HAL_RCC_OscConfig+0x23e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043ca:	6823      	ldr	r3, [r4, #0]
 80043cc:	e717      	b.n	80041fe <HAL_RCC_OscConfig+0x86>
 80043ce:	bf00      	nop
 80043d0:	40021000 	.word	0x40021000
 80043d4:	40007000 	.word	0x40007000
 80043d8:	feeefffc 	.word	0xfeeefffc
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80043dc:	2e01      	cmp	r6, #1
 80043de:	f47f aee2 	bne.w	80041a6 <HAL_RCC_OscConfig+0x2e>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80043e2:	4ba9      	ldr	r3, [pc, #676]	@ (8004688 <HAL_RCC_OscConfig+0x510>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	0799      	lsls	r1, r3, #30
 80043e8:	d439      	bmi.n	800445e <HAL_RCC_OscConfig+0x2e6>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80043ea:	4ba7      	ldr	r3, [pc, #668]	@ (8004688 <HAL_RCC_OscConfig+0x510>)
 80043ec:	6a20      	ldr	r0, [r4, #32]
 80043ee:	681a      	ldr	r2, [r3, #0]
 80043f0:	0712      	lsls	r2, r2, #28
 80043f2:	bf56      	itet	pl
 80043f4:	f8d3 3094 	ldrpl.w	r3, [r3, #148]	@ 0x94
 80043f8:	681b      	ldrmi	r3, [r3, #0]
 80043fa:	091b      	lsrpl	r3, r3, #4
 80043fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004400:	4298      	cmp	r0, r3
 8004402:	f200 80bf 	bhi.w	8004584 <HAL_RCC_OscConfig+0x40c>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004406:	4ba0      	ldr	r3, [pc, #640]	@ (8004688 <HAL_RCC_OscConfig+0x510>)
 8004408:	681a      	ldr	r2, [r3, #0]
 800440a:	f042 0208 	orr.w	r2, r2, #8
 800440e:	601a      	str	r2, [r3, #0]
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8004416:	4302      	orrs	r2, r0
 8004418:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800441a:	685a      	ldr	r2, [r3, #4]
 800441c:	69e1      	ldr	r1, [r4, #28]
 800441e:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 8004422:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004426:	605a      	str	r2, [r3, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004428:	2d00      	cmp	r5, #0
 800442a:	f000 80f1 	beq.w	8004610 <HAL_RCC_OscConfig+0x498>
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800442e:	f7ff fe49 	bl	80040c4 <HAL_RCC_GetSysClockFreq>
 8004432:	4b95      	ldr	r3, [pc, #596]	@ (8004688 <HAL_RCC_OscConfig+0x510>)
 8004434:	4a95      	ldr	r2, [pc, #596]	@ (800468c <HAL_RCC_OscConfig+0x514>)
 8004436:	689b      	ldr	r3, [r3, #8]
 8004438:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800443c:	5cd3      	ldrb	r3, [r2, r3]
        status = HAL_InitTick(uwTickPrio);
 800443e:	4a94      	ldr	r2, [pc, #592]	@ (8004690 <HAL_RCC_OscConfig+0x518>)
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004440:	f003 031f 	and.w	r3, r3, #31
 8004444:	fa20 f303 	lsr.w	r3, r0, r3
        status = HAL_InitTick(uwTickPrio);
 8004448:	6810      	ldr	r0, [r2, #0]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800444a:	4a92      	ldr	r2, [pc, #584]	@ (8004694 <HAL_RCC_OscConfig+0x51c>)
 800444c:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick(uwTickPrio);
 800444e:	f7fe f989 	bl	8002764 <HAL_InitTick>
        if(status != HAL_OK)
 8004452:	b940      	cbnz	r0, 8004466 <HAL_RCC_OscConfig+0x2ee>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004454:	6823      	ldr	r3, [r4, #0]
 8004456:	07d9      	lsls	r1, r3, #31
 8004458:	f57f aed1 	bpl.w	80041fe <HAL_RCC_OscConfig+0x86>
 800445c:	e78e      	b.n	800437c <HAL_RCC_OscConfig+0x204>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800445e:	69a3      	ldr	r3, [r4, #24]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d1c2      	bne.n	80043ea <HAL_RCC_OscConfig+0x272>
    return HAL_ERROR;
 8004464:	2001      	movs	r0, #1
}
 8004466:	b003      	add	sp, #12
 8004468:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800446c:	2e03      	cmp	r6, #3
 800446e:	d189      	bne.n	8004384 <HAL_RCC_OscConfig+0x20c>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004470:	4a85      	ldr	r2, [pc, #532]	@ (8004688 <HAL_RCC_OscConfig+0x510>)
 8004472:	6812      	ldr	r2, [r2, #0]
 8004474:	0392      	lsls	r2, r2, #14
 8004476:	f57f aec2 	bpl.w	80041fe <HAL_RCC_OscConfig+0x86>
 800447a:	6862      	ldr	r2, [r4, #4]
 800447c:	2a00      	cmp	r2, #0
 800447e:	f47f aebe 	bne.w	80041fe <HAL_RCC_OscConfig+0x86>
 8004482:	e7ef      	b.n	8004464 <HAL_RCC_OscConfig+0x2ec>
      __HAL_RCC_LSI_DISABLE();
 8004484:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 8004488:	f023 0301 	bic.w	r3, r3, #1
 800448c:	f8c6 3094 	str.w	r3, [r6, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8004490:	f7fe f9aa 	bl	80027e8 <HAL_GetTick>
 8004494:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004496:	e004      	b.n	80044a2 <HAL_RCC_OscConfig+0x32a>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004498:	f7fe f9a6 	bl	80027e8 <HAL_GetTick>
 800449c:	1bc0      	subs	r0, r0, r7
 800449e:	2802      	cmp	r0, #2
 80044a0:	d827      	bhi.n	80044f2 <HAL_RCC_OscConfig+0x37a>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80044a2:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 80044a6:	079b      	lsls	r3, r3, #30
 80044a8:	d4f6      	bmi.n	8004498 <HAL_RCC_OscConfig+0x320>
 80044aa:	e6e9      	b.n	8004280 <HAL_RCC_OscConfig+0x108>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80044ac:	2e02      	cmp	r6, #2
 80044ae:	f47f aeae 	bne.w	800420e <HAL_RCC_OscConfig+0x96>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044b2:	4a75      	ldr	r2, [pc, #468]	@ (8004688 <HAL_RCC_OscConfig+0x510>)
 80044b4:	6812      	ldr	r2, [r2, #0]
 80044b6:	0552      	lsls	r2, r2, #21
 80044b8:	d502      	bpl.n	80044c0 <HAL_RCC_OscConfig+0x348>
 80044ba:	68e2      	ldr	r2, [r4, #12]
 80044bc:	2a00      	cmp	r2, #0
 80044be:	d0d1      	beq.n	8004464 <HAL_RCC_OscConfig+0x2ec>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044c0:	4971      	ldr	r1, [pc, #452]	@ (8004688 <HAL_RCC_OscConfig+0x510>)
 80044c2:	6920      	ldr	r0, [r4, #16]
 80044c4:	684a      	ldr	r2, [r1, #4]
 80044c6:	f022 42fe 	bic.w	r2, r2, #2130706432	@ 0x7f000000
 80044ca:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 80044ce:	604a      	str	r2, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044d0:	e6bb      	b.n	800424a <HAL_RCC_OscConfig+0xd2>
        __HAL_RCC_MSI_DISABLE();
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	f023 0301 	bic.w	r3, r3, #1
 80044d8:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 80044da:	f7fe f985 	bl	80027e8 <HAL_GetTick>
 80044de:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	0798      	lsls	r0, r3, #30
 80044e4:	d5b6      	bpl.n	8004454 <HAL_RCC_OscConfig+0x2dc>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80044e6:	f7fe f97f 	bl	80027e8 <HAL_GetTick>
 80044ea:	eba0 0008 	sub.w	r0, r0, r8
 80044ee:	2802      	cmp	r0, #2
 80044f0:	d9f6      	bls.n	80044e0 <HAL_RCC_OscConfig+0x368>
            return HAL_TIMEOUT;
 80044f2:	2003      	movs	r0, #3
}
 80044f4:	b003      	add	sp, #12
 80044f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044fa:	4a63      	ldr	r2, [pc, #396]	@ (8004688 <HAL_RCC_OscConfig+0x510>)
 80044fc:	6813      	ldr	r3, [r2, #0]
 80044fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004502:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004504:	f7fe f970 	bl	80027e8 <HAL_GetTick>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004508:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8004688 <HAL_RCC_OscConfig+0x510>
        tickstart = HAL_GetTick();
 800450c:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800450e:	e004      	b.n	800451a <HAL_RCC_OscConfig+0x3a2>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004510:	f7fe f96a 	bl	80027e8 <HAL_GetTick>
 8004514:	1bc0      	subs	r0, r0, r7
 8004516:	2864      	cmp	r0, #100	@ 0x64
 8004518:	d8eb      	bhi.n	80044f2 <HAL_RCC_OscConfig+0x37a>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800451a:	f8d8 3000 	ldr.w	r3, [r8]
 800451e:	039b      	lsls	r3, r3, #14
 8004520:	d5f6      	bpl.n	8004510 <HAL_RCC_OscConfig+0x398>
 8004522:	e752      	b.n	80043ca <HAL_RCC_OscConfig+0x252>
    FlagStatus       pwrclkchanged = RESET;
 8004524:	2600      	movs	r6, #0
 8004526:	e6bd      	b.n	80042a4 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_DISABLE();
 8004528:	6833      	ldr	r3, [r6, #0]
 800452a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800452e:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8004530:	f7fe f95a 	bl	80027e8 <HAL_GetTick>
 8004534:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004536:	e004      	b.n	8004542 <HAL_RCC_OscConfig+0x3ca>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004538:	f7fe f956 	bl	80027e8 <HAL_GetTick>
 800453c:	1bc0      	subs	r0, r0, r7
 800453e:	2802      	cmp	r0, #2
 8004540:	d8d7      	bhi.n	80044f2 <HAL_RCC_OscConfig+0x37a>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004542:	6833      	ldr	r3, [r6, #0]
 8004544:	0558      	lsls	r0, r3, #21
 8004546:	d4f7      	bmi.n	8004538 <HAL_RCC_OscConfig+0x3c0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004548:	6823      	ldr	r3, [r4, #0]
 800454a:	e67e      	b.n	800424a <HAL_RCC_OscConfig+0xd2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800454c:	4a4e      	ldr	r2, [pc, #312]	@ (8004688 <HAL_RCC_OscConfig+0x510>)
 800454e:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8004552:	f043 0301 	orr.w	r3, r3, #1
 8004556:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      tickstart = HAL_GetTick();
 800455a:	f7fe f945 	bl	80027e8 <HAL_GetTick>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800455e:	f8df 8128 	ldr.w	r8, [pc, #296]	@ 8004688 <HAL_RCC_OscConfig+0x510>
      tickstart = HAL_GetTick();
 8004562:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004564:	f241 3988 	movw	r9, #5000	@ 0x1388
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004568:	e004      	b.n	8004574 <HAL_RCC_OscConfig+0x3fc>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800456a:	f7fe f93d 	bl	80027e8 <HAL_GetTick>
 800456e:	1bc0      	subs	r0, r0, r7
 8004570:	4548      	cmp	r0, r9
 8004572:	d8be      	bhi.n	80044f2 <HAL_RCC_OscConfig+0x37a>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004574:	f8d8 3090 	ldr.w	r3, [r8, #144]	@ 0x90
 8004578:	079a      	lsls	r2, r3, #30
 800457a:	d5f6      	bpl.n	800456a <HAL_RCC_OscConfig+0x3f2>
    if(pwrclkchanged == SET)
 800457c:	2e00      	cmp	r6, #0
 800457e:	f43f aec1 	beq.w	8004304 <HAL_RCC_OscConfig+0x18c>
 8004582:	e03f      	b.n	8004604 <HAL_RCC_OscConfig+0x48c>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004584:	f7ff fd58 	bl	8004038 <RCC_SetFlashLatencyFromMSIRange>
 8004588:	2800      	cmp	r0, #0
 800458a:	f47f af6b 	bne.w	8004464 <HAL_RCC_OscConfig+0x2ec>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800458e:	4b3e      	ldr	r3, [pc, #248]	@ (8004688 <HAL_RCC_OscConfig+0x510>)
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	f042 0208 	orr.w	r2, r2, #8
 8004596:	601a      	str	r2, [r3, #0]
 8004598:	681a      	ldr	r2, [r3, #0]
 800459a:	6a21      	ldr	r1, [r4, #32]
 800459c:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 80045a0:	430a      	orrs	r2, r1
 80045a2:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80045a4:	685a      	ldr	r2, [r3, #4]
 80045a6:	69e1      	ldr	r1, [r4, #28]
 80045a8:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 80045ac:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80045b0:	605a      	str	r2, [r3, #4]
 80045b2:	e73c      	b.n	800442e <HAL_RCC_OscConfig+0x2b6>
      __HAL_RCC_HSI48_DISABLE();
 80045b4:	f8d6 3098 	ldr.w	r3, [r6, #152]	@ 0x98
 80045b8:	f023 0301 	bic.w	r3, r3, #1
 80045bc:	f8c6 3098 	str.w	r3, [r6, #152]	@ 0x98
      tickstart = HAL_GetTick();
 80045c0:	f7fe f912 	bl	80027e8 <HAL_GetTick>
 80045c4:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80045c6:	e004      	b.n	80045d2 <HAL_RCC_OscConfig+0x45a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80045c8:	f7fe f90e 	bl	80027e8 <HAL_GetTick>
 80045cc:	1bc0      	subs	r0, r0, r7
 80045ce:	2802      	cmp	r0, #2
 80045d0:	d88f      	bhi.n	80044f2 <HAL_RCC_OscConfig+0x37a>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80045d2:	f8d6 3098 	ldr.w	r3, [r6, #152]	@ 0x98
 80045d6:	0799      	lsls	r1, r3, #30
 80045d8:	d4f6      	bmi.n	80045c8 <HAL_RCC_OscConfig+0x450>
 80045da:	e6af      	b.n	800433c <HAL_RCC_OscConfig+0x1c4>
    return HAL_ERROR;
 80045dc:	2001      	movs	r0, #1
}
 80045de:	4770      	bx	lr
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045e6:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 80045e8:	f7fe f8fe 	bl	80027e8 <HAL_GetTick>
 80045ec:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	05d9      	lsls	r1, r3, #23
 80045f2:	f53f ae5c 	bmi.w	80042ae <HAL_RCC_OscConfig+0x136>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045f6:	f7fe f8f7 	bl	80027e8 <HAL_GetTick>
 80045fa:	eba0 0008 	sub.w	r0, r0, r8
 80045fe:	2802      	cmp	r0, #2
 8004600:	d9f5      	bls.n	80045ee <HAL_RCC_OscConfig+0x476>
 8004602:	e776      	b.n	80044f2 <HAL_RCC_OscConfig+0x37a>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004604:	4a20      	ldr	r2, [pc, #128]	@ (8004688 <HAL_RCC_OscConfig+0x510>)
 8004606:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8004608:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800460c:	6593      	str	r3, [r2, #88]	@ 0x58
 800460e:	e679      	b.n	8004304 <HAL_RCC_OscConfig+0x18c>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004610:	f7ff fd12 	bl	8004038 <RCC_SetFlashLatencyFromMSIRange>
 8004614:	2800      	cmp	r0, #0
 8004616:	f43f af0a 	beq.w	800442e <HAL_RCC_OscConfig+0x2b6>
 800461a:	e723      	b.n	8004464 <HAL_RCC_OscConfig+0x2ec>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800461c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004620:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800462a:	601a      	str	r2, [r3, #0]
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004632:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004634:	e766      	b.n	8004504 <HAL_RCC_OscConfig+0x38c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004636:	4b14      	ldr	r3, [pc, #80]	@ (8004688 <HAL_RCC_OscConfig+0x510>)
 8004638:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800463c:	f042 0204 	orr.w	r2, r2, #4
 8004640:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8004644:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8004648:	f042 0201 	orr.w	r2, r2, #1
 800464c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004650:	e783      	b.n	800455a <HAL_RCC_OscConfig+0x3e2>
      pll_config = RCC->PLLCFGR;
 8004652:	4e0d      	ldr	r6, [pc, #52]	@ (8004688 <HAL_RCC_OscConfig+0x510>)
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004654:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
      pll_config = RCC->PLLCFGR;
 8004656:	68f3      	ldr	r3, [r6, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004658:	f003 0103 	and.w	r1, r3, #3
 800465c:	4291      	cmp	r1, r2
 800465e:	d055      	beq.n	800470c <HAL_RCC_OscConfig+0x594>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004660:	2d0c      	cmp	r5, #12
 8004662:	f43f aeff 	beq.w	8004464 <HAL_RCC_OscConfig+0x2ec>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004666:	4d08      	ldr	r5, [pc, #32]	@ (8004688 <HAL_RCC_OscConfig+0x510>)
 8004668:	682b      	ldr	r3, [r5, #0]
 800466a:	015a      	lsls	r2, r3, #5
 800466c:	f53f aefa 	bmi.w	8004464 <HAL_RCC_OscConfig+0x2ec>
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004670:	682b      	ldr	r3, [r5, #0]
 8004672:	00db      	lsls	r3, r3, #3
 8004674:	f53f aef6 	bmi.w	8004464 <HAL_RCC_OscConfig+0x2ec>
            __HAL_RCC_PLL_DISABLE();
 8004678:	682b      	ldr	r3, [r5, #0]
 800467a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800467e:	602b      	str	r3, [r5, #0]
            tickstart = HAL_GetTick();
 8004680:	f7fe f8b2 	bl	80027e8 <HAL_GetTick>
 8004684:	4606      	mov	r6, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004686:	e00d      	b.n	80046a4 <HAL_RCC_OscConfig+0x52c>
 8004688:	40021000 	.word	0x40021000
 800468c:	08008ddc 	.word	0x08008ddc
 8004690:	20000408 	.word	0x20000408
 8004694:	20000400 	.word	0x20000400
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004698:	f7fe f8a6 	bl	80027e8 <HAL_GetTick>
 800469c:	1b80      	subs	r0, r0, r6
 800469e:	2802      	cmp	r0, #2
 80046a0:	f63f af27 	bhi.w	80044f2 <HAL_RCC_OscConfig+0x37a>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80046a4:	682b      	ldr	r3, [r5, #0]
 80046a6:	019f      	lsls	r7, r3, #6
 80046a8:	d4f6      	bmi.n	8004698 <HAL_RCC_OscConfig+0x520>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80046aa:	68e9      	ldr	r1, [r5, #12]
 80046ac:	4b36      	ldr	r3, [pc, #216]	@ (8004788 <HAL_RCC_OscConfig+0x610>)
 80046ae:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80046b0:	6b20      	ldr	r0, [r4, #48]	@ 0x30
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80046b2:	4e36      	ldr	r6, [pc, #216]	@ (800478c <HAL_RCC_OscConfig+0x614>)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80046b4:	400b      	ands	r3, r1
 80046b6:	4313      	orrs	r3, r2
 80046b8:	e9d4 120d 	ldrd	r1, r2, [r4, #52]	@ 0x34
 80046bc:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80046c0:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 80046c4:	e9d4 120f 	ldrd	r1, r2, [r4, #60]	@ 0x3c
 80046c8:	3801      	subs	r0, #1
 80046ca:	0849      	lsrs	r1, r1, #1
 80046cc:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 80046d0:	3901      	subs	r1, #1
 80046d2:	0852      	lsrs	r2, r2, #1
 80046d4:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 80046d8:	3a01      	subs	r2, #1
 80046da:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 80046de:	60eb      	str	r3, [r5, #12]
            __HAL_RCC_PLL_ENABLE();
 80046e0:	682b      	ldr	r3, [r5, #0]
 80046e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80046e6:	602b      	str	r3, [r5, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80046e8:	68eb      	ldr	r3, [r5, #12]
 80046ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80046ee:	60eb      	str	r3, [r5, #12]
            tickstart = HAL_GetTick();
 80046f0:	f7fe f87a 	bl	80027e8 <HAL_GetTick>
 80046f4:	4604      	mov	r4, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80046f6:	e005      	b.n	8004704 <HAL_RCC_OscConfig+0x58c>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046f8:	f7fe f876 	bl	80027e8 <HAL_GetTick>
 80046fc:	1b00      	subs	r0, r0, r4
 80046fe:	2802      	cmp	r0, #2
 8004700:	f63f aef7 	bhi.w	80044f2 <HAL_RCC_OscConfig+0x37a>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004704:	6833      	ldr	r3, [r6, #0]
 8004706:	0198      	lsls	r0, r3, #6
 8004708:	d5f6      	bpl.n	80046f8 <HAL_RCC_OscConfig+0x580>
 800470a:	e635      	b.n	8004378 <HAL_RCC_OscConfig+0x200>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800470c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800470e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004712:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004714:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8004718:	d1a2      	bne.n	8004660 <HAL_RCC_OscConfig+0x4e8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800471a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800471c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004720:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8004724:	d19c      	bne.n	8004660 <HAL_RCC_OscConfig+0x4e8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004726:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8004728:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800472c:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8004730:	d196      	bne.n	8004660 <HAL_RCC_OscConfig+0x4e8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004732:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8004734:	0852      	lsrs	r2, r2, #1
 8004736:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 800473a:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800473c:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8004740:	d18e      	bne.n	8004660 <HAL_RCC_OscConfig+0x4e8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004742:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8004744:	0852      	lsrs	r2, r2, #1
 8004746:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 800474a:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800474c:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8004750:	d186      	bne.n	8004660 <HAL_RCC_OscConfig+0x4e8>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004752:	6833      	ldr	r3, [r6, #0]
 8004754:	0199      	lsls	r1, r3, #6
 8004756:	f53f ae0f 	bmi.w	8004378 <HAL_RCC_OscConfig+0x200>
          __HAL_RCC_PLL_ENABLE();
 800475a:	6833      	ldr	r3, [r6, #0]
 800475c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004760:	6033      	str	r3, [r6, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004762:	68f3      	ldr	r3, [r6, #12]
 8004764:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004768:	60f3      	str	r3, [r6, #12]
          tickstart = HAL_GetTick();
 800476a:	f7fe f83d 	bl	80027e8 <HAL_GetTick>
 800476e:	4604      	mov	r4, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004770:	e005      	b.n	800477e <HAL_RCC_OscConfig+0x606>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004772:	f7fe f839 	bl	80027e8 <HAL_GetTick>
 8004776:	1b03      	subs	r3, r0, r4
 8004778:	2b02      	cmp	r3, #2
 800477a:	f63f aeba 	bhi.w	80044f2 <HAL_RCC_OscConfig+0x37a>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800477e:	6833      	ldr	r3, [r6, #0]
 8004780:	019a      	lsls	r2, r3, #6
 8004782:	d5f6      	bpl.n	8004772 <HAL_RCC_OscConfig+0x5fa>
 8004784:	e5f8      	b.n	8004378 <HAL_RCC_OscConfig+0x200>
 8004786:	bf00      	nop
 8004788:	019d808c 	.word	0x019d808c
 800478c:	40021000 	.word	0x40021000

08004790 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8004790:	2800      	cmp	r0, #0
 8004792:	f000 80a0 	beq.w	80048d6 <HAL_RCC_ClockConfig+0x146>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004796:	4a54      	ldr	r2, [pc, #336]	@ (80048e8 <HAL_RCC_ClockConfig+0x158>)
 8004798:	6813      	ldr	r3, [r2, #0]
 800479a:	f003 0307 	and.w	r3, r3, #7
 800479e:	428b      	cmp	r3, r1
{
 80047a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047a4:	460d      	mov	r5, r1
 80047a6:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80047a8:	d20c      	bcs.n	80047c4 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047aa:	6813      	ldr	r3, [r2, #0]
 80047ac:	f023 0307 	bic.w	r3, r3, #7
 80047b0:	430b      	orrs	r3, r1
 80047b2:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047b4:	6813      	ldr	r3, [r2, #0]
 80047b6:	f003 0307 	and.w	r3, r3, #7
 80047ba:	428b      	cmp	r3, r1
 80047bc:	d002      	beq.n	80047c4 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 80047be:	2001      	movs	r0, #1
}
 80047c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047c4:	6823      	ldr	r3, [r4, #0]
 80047c6:	0799      	lsls	r1, r3, #30
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047c8:	f003 0201 	and.w	r2, r3, #1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047cc:	d570      	bpl.n	80048b0 <HAL_RCC_ClockConfig+0x120>
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80047ce:	4e47      	ldr	r6, [pc, #284]	@ (80048ec <HAL_RCC_ClockConfig+0x15c>)
 80047d0:	68a0      	ldr	r0, [r4, #8]
 80047d2:	68b1      	ldr	r1, [r6, #8]
 80047d4:	f001 01f0 	and.w	r1, r1, #240	@ 0xf0
 80047d8:	4288      	cmp	r0, r1
 80047da:	d904      	bls.n	80047e6 <HAL_RCC_ClockConfig+0x56>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047dc:	68b1      	ldr	r1, [r6, #8]
 80047de:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
 80047e2:	4301      	orrs	r1, r0
 80047e4:	60b1      	str	r1, [r6, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047e6:	b332      	cbz	r2, 8004836 <HAL_RCC_ClockConfig+0xa6>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80047e8:	6862      	ldr	r2, [r4, #4]
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047ea:	4b40      	ldr	r3, [pc, #256]	@ (80048ec <HAL_RCC_ClockConfig+0x15c>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80047ec:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047ee:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80047f0:	d065      	beq.n	80048be <HAL_RCC_ClockConfig+0x12e>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047f2:	2a02      	cmp	r2, #2
 80047f4:	d06c      	beq.n	80048d0 <HAL_RCC_ClockConfig+0x140>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80047f6:	2a00      	cmp	r2, #0
 80047f8:	d171      	bne.n	80048de <HAL_RCC_ClockConfig+0x14e>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80047fa:	079e      	lsls	r6, r3, #30
 80047fc:	d5df      	bpl.n	80047be <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80047fe:	4e3b      	ldr	r6, [pc, #236]	@ (80048ec <HAL_RCC_ClockConfig+0x15c>)
 8004800:	68b3      	ldr	r3, [r6, #8]
 8004802:	f023 0303 	bic.w	r3, r3, #3
 8004806:	4313      	orrs	r3, r2
 8004808:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800480a:	f7fd ffed 	bl	80027e8 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800480e:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8004812:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004814:	e004      	b.n	8004820 <HAL_RCC_ClockConfig+0x90>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004816:	f7fd ffe7 	bl	80027e8 <HAL_GetTick>
 800481a:	1bc0      	subs	r0, r0, r7
 800481c:	4540      	cmp	r0, r8
 800481e:	d85c      	bhi.n	80048da <HAL_RCC_ClockConfig+0x14a>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004820:	68b3      	ldr	r3, [r6, #8]
 8004822:	6862      	ldr	r2, [r4, #4]
 8004824:	f003 030c 	and.w	r3, r3, #12
 8004828:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800482c:	d1f3      	bne.n	8004816 <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800482e:	6823      	ldr	r3, [r4, #0]
 8004830:	0799      	lsls	r1, r3, #30
 8004832:	d506      	bpl.n	8004842 <HAL_RCC_ClockConfig+0xb2>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004834:	68a0      	ldr	r0, [r4, #8]
 8004836:	492d      	ldr	r1, [pc, #180]	@ (80048ec <HAL_RCC_ClockConfig+0x15c>)
 8004838:	688a      	ldr	r2, [r1, #8]
 800483a:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 800483e:	4282      	cmp	r2, r0
 8004840:	d840      	bhi.n	80048c4 <HAL_RCC_ClockConfig+0x134>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004842:	4929      	ldr	r1, [pc, #164]	@ (80048e8 <HAL_RCC_ClockConfig+0x158>)
 8004844:	680a      	ldr	r2, [r1, #0]
 8004846:	f002 0207 	and.w	r2, r2, #7
 800484a:	42aa      	cmp	r2, r5
 800484c:	d909      	bls.n	8004862 <HAL_RCC_ClockConfig+0xd2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800484e:	680a      	ldr	r2, [r1, #0]
 8004850:	f022 0207 	bic.w	r2, r2, #7
 8004854:	432a      	orrs	r2, r5
 8004856:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004858:	680a      	ldr	r2, [r1, #0]
 800485a:	f002 0207 	and.w	r2, r2, #7
 800485e:	42aa      	cmp	r2, r5
 8004860:	d1ad      	bne.n	80047be <HAL_RCC_ClockConfig+0x2e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004862:	075a      	lsls	r2, r3, #29
 8004864:	d506      	bpl.n	8004874 <HAL_RCC_ClockConfig+0xe4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004866:	4921      	ldr	r1, [pc, #132]	@ (80048ec <HAL_RCC_ClockConfig+0x15c>)
 8004868:	68e0      	ldr	r0, [r4, #12]
 800486a:	688a      	ldr	r2, [r1, #8]
 800486c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004870:	4302      	orrs	r2, r0
 8004872:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004874:	071b      	lsls	r3, r3, #28
 8004876:	d507      	bpl.n	8004888 <HAL_RCC_ClockConfig+0xf8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004878:	4a1c      	ldr	r2, [pc, #112]	@ (80048ec <HAL_RCC_ClockConfig+0x15c>)
 800487a:	6921      	ldr	r1, [r4, #16]
 800487c:	6893      	ldr	r3, [r2, #8]
 800487e:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8004882:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004886:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004888:	f7ff fc1c 	bl	80040c4 <HAL_RCC_GetSysClockFreq>
 800488c:	4a17      	ldr	r2, [pc, #92]	@ (80048ec <HAL_RCC_ClockConfig+0x15c>)
 800488e:	4c18      	ldr	r4, [pc, #96]	@ (80048f0 <HAL_RCC_ClockConfig+0x160>)
 8004890:	6892      	ldr	r2, [r2, #8]
 8004892:	4918      	ldr	r1, [pc, #96]	@ (80048f4 <HAL_RCC_ClockConfig+0x164>)
 8004894:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8004898:	4603      	mov	r3, r0
 800489a:	5ca2      	ldrb	r2, [r4, r2]
  status = HAL_InitTick(uwTickPrio);
 800489c:	4816      	ldr	r0, [pc, #88]	@ (80048f8 <HAL_RCC_ClockConfig+0x168>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800489e:	f002 021f 	and.w	r2, r2, #31
 80048a2:	40d3      	lsrs	r3, r2
}
 80048a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  status = HAL_InitTick(uwTickPrio);
 80048a8:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80048aa:	600b      	str	r3, [r1, #0]
  status = HAL_InitTick(uwTickPrio);
 80048ac:	f7fd bf5a 	b.w	8002764 <HAL_InitTick>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048b0:	2a00      	cmp	r2, #0
 80048b2:	d0c6      	beq.n	8004842 <HAL_RCC_ClockConfig+0xb2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048b4:	6862      	ldr	r2, [r4, #4]
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048b6:	4b0d      	ldr	r3, [pc, #52]	@ (80048ec <HAL_RCC_ClockConfig+0x15c>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048b8:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048ba:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048bc:	d199      	bne.n	80047f2 <HAL_RCC_ClockConfig+0x62>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048be:	019b      	lsls	r3, r3, #6
 80048c0:	d49d      	bmi.n	80047fe <HAL_RCC_ClockConfig+0x6e>
 80048c2:	e77c      	b.n	80047be <HAL_RCC_ClockConfig+0x2e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048c4:	688a      	ldr	r2, [r1, #8]
 80048c6:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 80048ca:	4302      	orrs	r2, r0
 80048cc:	608a      	str	r2, [r1, #8]
 80048ce:	e7b8      	b.n	8004842 <HAL_RCC_ClockConfig+0xb2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048d0:	039f      	lsls	r7, r3, #14
 80048d2:	d494      	bmi.n	80047fe <HAL_RCC_ClockConfig+0x6e>
 80048d4:	e773      	b.n	80047be <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 80048d6:	2001      	movs	r0, #1
}
 80048d8:	4770      	bx	lr
        return HAL_TIMEOUT;
 80048da:	2003      	movs	r0, #3
 80048dc:	e770      	b.n	80047c0 <HAL_RCC_ClockConfig+0x30>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048de:	0558      	lsls	r0, r3, #21
 80048e0:	f57f af6d 	bpl.w	80047be <HAL_RCC_ClockConfig+0x2e>
 80048e4:	e78b      	b.n	80047fe <HAL_RCC_ClockConfig+0x6e>
 80048e6:	bf00      	nop
 80048e8:	40022000 	.word	0x40022000
 80048ec:	40021000 	.word	0x40021000
 80048f0:	08008ddc 	.word	0x08008ddc
 80048f4:	20000400 	.word	0x20000400
 80048f8:	20000408 	.word	0x20000408

080048fc <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 80048fc:	4b01      	ldr	r3, [pc, #4]	@ (8004904 <HAL_RCC_GetHCLKFreq+0x8>)
}
 80048fe:	6818      	ldr	r0, [r3, #0]
 8004900:	4770      	bx	lr
 8004902:	bf00      	nop
 8004904:	20000400 	.word	0x20000400

08004908 <RCCEx_PLLSAI1_Config>:
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004908:	4a45      	ldr	r2, [pc, #276]	@ (8004a20 <RCCEx_PLLSAI1_Config+0x118>)
{
 800490a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800490c:	68d6      	ldr	r6, [r2, #12]
{
 800490e:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004910:	07b1      	lsls	r1, r6, #30
{
 8004912:	4604      	mov	r4, r0
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004914:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004916:	d006      	beq.n	8004926 <RCCEx_PLLSAI1_Config+0x1e>
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004918:	68d1      	ldr	r1, [r2, #12]
 800491a:	f001 0103 	and.w	r1, r1, #3
 800491e:	4281      	cmp	r1, r0
 8004920:	d04b      	beq.n	80049ba <RCCEx_PLLSAI1_Config+0xb2>
 8004922:	2001      	movs	r0, #1
      }
    }
  }

  return status;
}
 8004924:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch(PllSai1->PLLSAI1Source)
 8004926:	2802      	cmp	r0, #2
 8004928:	d058      	beq.n	80049dc <RCCEx_PLLSAI1_Config+0xd4>
 800492a:	2803      	cmp	r0, #3
 800492c:	d04f      	beq.n	80049ce <RCCEx_PLLSAI1_Config+0xc6>
 800492e:	2801      	cmp	r0, #1
 8004930:	d1f7      	bne.n	8004922 <RCCEx_PLLSAI1_Config+0x1a>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004932:	6812      	ldr	r2, [r2, #0]
 8004934:	0793      	lsls	r3, r2, #30
 8004936:	d5f5      	bpl.n	8004924 <RCCEx_PLLSAI1_Config+0x1c>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004938:	4939      	ldr	r1, [pc, #228]	@ (8004a20 <RCCEx_PLLSAI1_Config+0x118>)
 800493a:	68ca      	ldr	r2, [r1, #12]
 800493c:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 8004940:	ea42 0300 	orr.w	r3, r2, r0
 8004944:	6862      	ldr	r2, [r4, #4]
 8004946:	3a01      	subs	r2, #1
 8004948:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800494c:	60cb      	str	r3, [r1, #12]
    __HAL_RCC_PLLSAI1_DISABLE();
 800494e:	4e34      	ldr	r6, [pc, #208]	@ (8004a20 <RCCEx_PLLSAI1_Config+0x118>)
 8004950:	6833      	ldr	r3, [r6, #0]
 8004952:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004956:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8004958:	f7fd ff46 	bl	80027e8 <HAL_GetTick>
 800495c:	4607      	mov	r7, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800495e:	e004      	b.n	800496a <RCCEx_PLLSAI1_Config+0x62>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004960:	f7fd ff42 	bl	80027e8 <HAL_GetTick>
 8004964:	1bc3      	subs	r3, r0, r7
 8004966:	2b02      	cmp	r3, #2
 8004968:	d83c      	bhi.n	80049e4 <RCCEx_PLLSAI1_Config+0xdc>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800496a:	6833      	ldr	r3, [r6, #0]
 800496c:	011a      	lsls	r2, r3, #4
 800496e:	d4f7      	bmi.n	8004960 <RCCEx_PLLSAI1_Config+0x58>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004970:	68a3      	ldr	r3, [r4, #8]
 8004972:	0219      	lsls	r1, r3, #8
      if(Divider == DIVIDER_P_UPDATE)
 8004974:	2d00      	cmp	r5, #0
 8004976:	d137      	bne.n	80049e8 <RCCEx_PLLSAI1_Config+0xe0>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004978:	6932      	ldr	r2, [r6, #16]
 800497a:	68e3      	ldr	r3, [r4, #12]
 800497c:	f022 4278 	bic.w	r2, r2, #4160749568	@ 0xf8000000
 8004980:	ea41 63c3 	orr.w	r3, r1, r3, lsl #27
 8004984:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 8004988:	4313      	orrs	r3, r2
 800498a:	6133      	str	r3, [r6, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 800498c:	4d24      	ldr	r5, [pc, #144]	@ (8004a20 <RCCEx_PLLSAI1_Config+0x118>)
 800498e:	682b      	ldr	r3, [r5, #0]
 8004990:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004994:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8004996:	f7fd ff27 	bl	80027e8 <HAL_GetTick>
 800499a:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800499c:	e004      	b.n	80049a8 <RCCEx_PLLSAI1_Config+0xa0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800499e:	f7fd ff23 	bl	80027e8 <HAL_GetTick>
 80049a2:	1b80      	subs	r0, r0, r6
 80049a4:	2802      	cmp	r0, #2
 80049a6:	d81d      	bhi.n	80049e4 <RCCEx_PLLSAI1_Config+0xdc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80049a8:	682b      	ldr	r3, [r5, #0]
 80049aa:	011b      	lsls	r3, r3, #4
 80049ac:	d5f7      	bpl.n	800499e <RCCEx_PLLSAI1_Config+0x96>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80049ae:	692b      	ldr	r3, [r5, #16]
 80049b0:	69a2      	ldr	r2, [r4, #24]
 80049b2:	4313      	orrs	r3, r2
 80049b4:	2000      	movs	r0, #0
 80049b6:	612b      	str	r3, [r5, #16]
}
 80049b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ||
 80049ba:	2900      	cmp	r1, #0
 80049bc:	d0b1      	beq.n	8004922 <RCCEx_PLLSAI1_Config+0x1a>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80049be:	68d3      	ldr	r3, [r2, #12]
       ||
 80049c0:	6862      	ldr	r2, [r4, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80049c2:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80049c6:	3301      	adds	r3, #1
       ||
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d1aa      	bne.n	8004922 <RCCEx_PLLSAI1_Config+0x1a>
 80049cc:	e7bf      	b.n	800494e <RCCEx_PLLSAI1_Config+0x46>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80049ce:	6811      	ldr	r1, [r2, #0]
 80049d0:	038e      	lsls	r6, r1, #14
 80049d2:	d4b1      	bmi.n	8004938 <RCCEx_PLLSAI1_Config+0x30>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80049d4:	6812      	ldr	r2, [r2, #0]
 80049d6:	0351      	lsls	r1, r2, #13
 80049d8:	d5a3      	bpl.n	8004922 <RCCEx_PLLSAI1_Config+0x1a>
 80049da:	e7ad      	b.n	8004938 <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80049dc:	6812      	ldr	r2, [r2, #0]
 80049de:	0557      	lsls	r7, r2, #21
 80049e0:	d59f      	bpl.n	8004922 <RCCEx_PLLSAI1_Config+0x1a>
 80049e2:	e7a9      	b.n	8004938 <RCCEx_PLLSAI1_Config+0x30>
 80049e4:	2003      	movs	r0, #3
}
 80049e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      else if(Divider == DIVIDER_Q_UPDATE)
 80049e8:	2d01      	cmp	r5, #1
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80049ea:	6933      	ldr	r3, [r6, #16]
      else if(Divider == DIVIDER_Q_UPDATE)
 80049ec:	d00b      	beq.n	8004a06 <RCCEx_PLLSAI1_Config+0xfe>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80049ee:	6962      	ldr	r2, [r4, #20]
 80049f0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80049f4:	0852      	lsrs	r2, r2, #1
 80049f6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80049fa:	3a01      	subs	r2, #1
 80049fc:	430b      	orrs	r3, r1
 80049fe:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8004a02:	6133      	str	r3, [r6, #16]
 8004a04:	e7c2      	b.n	800498c <RCCEx_PLLSAI1_Config+0x84>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004a06:	6922      	ldr	r2, [r4, #16]
 8004a08:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004a0c:	0852      	lsrs	r2, r2, #1
 8004a0e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004a12:	3a01      	subs	r2, #1
 8004a14:	430b      	orrs	r3, r1
 8004a16:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8004a1a:	6133      	str	r3, [r6, #16]
 8004a1c:	e7b6      	b.n	800498c <RCCEx_PLLSAI1_Config+0x84>
 8004a1e:	bf00      	nop
 8004a20:	40021000 	.word	0x40021000

08004a24 <RCCEx_PLLSAI2_Config>:
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004a24:	4a3e      	ldr	r2, [pc, #248]	@ (8004b20 <RCCEx_PLLSAI2_Config+0xfc>)
{
 8004a26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004a28:	68d6      	ldr	r6, [r2, #12]
{
 8004a2a:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004a2c:	07b1      	lsls	r1, r6, #30
{
 8004a2e:	4604      	mov	r4, r0
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004a30:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004a32:	d006      	beq.n	8004a42 <RCCEx_PLLSAI2_Config+0x1e>
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004a34:	68d1      	ldr	r1, [r2, #12]
 8004a36:	f001 0103 	and.w	r1, r1, #3
 8004a3a:	4281      	cmp	r1, r0
 8004a3c:	d04b      	beq.n	8004ad6 <RCCEx_PLLSAI2_Config+0xb2>
 8004a3e:	2001      	movs	r0, #1
      }
    }
  }

  return status;
}
 8004a40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch(PllSai2->PLLSAI2Source)
 8004a42:	2802      	cmp	r0, #2
 8004a44:	d058      	beq.n	8004af8 <RCCEx_PLLSAI2_Config+0xd4>
 8004a46:	2803      	cmp	r0, #3
 8004a48:	d04f      	beq.n	8004aea <RCCEx_PLLSAI2_Config+0xc6>
 8004a4a:	2801      	cmp	r0, #1
 8004a4c:	d1f7      	bne.n	8004a3e <RCCEx_PLLSAI2_Config+0x1a>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004a4e:	6812      	ldr	r2, [r2, #0]
 8004a50:	0793      	lsls	r3, r2, #30
 8004a52:	d5f5      	bpl.n	8004a40 <RCCEx_PLLSAI2_Config+0x1c>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004a54:	4932      	ldr	r1, [pc, #200]	@ (8004b20 <RCCEx_PLLSAI2_Config+0xfc>)
 8004a56:	68ca      	ldr	r2, [r1, #12]
 8004a58:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 8004a5c:	ea42 0300 	orr.w	r3, r2, r0
 8004a60:	6862      	ldr	r2, [r4, #4]
 8004a62:	3a01      	subs	r2, #1
 8004a64:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8004a68:	60cb      	str	r3, [r1, #12]
    __HAL_RCC_PLLSAI2_DISABLE();
 8004a6a:	4e2d      	ldr	r6, [pc, #180]	@ (8004b20 <RCCEx_PLLSAI2_Config+0xfc>)
 8004a6c:	6833      	ldr	r3, [r6, #0]
 8004a6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a72:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8004a74:	f7fd feb8 	bl	80027e8 <HAL_GetTick>
 8004a78:	4607      	mov	r7, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004a7a:	e004      	b.n	8004a86 <RCCEx_PLLSAI2_Config+0x62>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004a7c:	f7fd feb4 	bl	80027e8 <HAL_GetTick>
 8004a80:	1bc3      	subs	r3, r0, r7
 8004a82:	2b02      	cmp	r3, #2
 8004a84:	d83c      	bhi.n	8004b00 <RCCEx_PLLSAI2_Config+0xdc>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004a86:	6833      	ldr	r3, [r6, #0]
 8004a88:	009a      	lsls	r2, r3, #2
 8004a8a:	d4f7      	bmi.n	8004a7c <RCCEx_PLLSAI2_Config+0x58>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004a8c:	68a3      	ldr	r3, [r4, #8]
 8004a8e:	021b      	lsls	r3, r3, #8
      if(Divider == DIVIDER_P_UPDATE)
 8004a90:	2d00      	cmp	r5, #0
 8004a92:	d137      	bne.n	8004b04 <RCCEx_PLLSAI2_Config+0xe0>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004a94:	6972      	ldr	r2, [r6, #20]
 8004a96:	68e1      	ldr	r1, [r4, #12]
 8004a98:	f022 4278 	bic.w	r2, r2, #4160749568	@ 0xf8000000
 8004a9c:	ea43 63c1 	orr.w	r3, r3, r1, lsl #27
 8004aa0:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	6173      	str	r3, [r6, #20]
      __HAL_RCC_PLLSAI2_ENABLE();
 8004aa8:	4d1d      	ldr	r5, [pc, #116]	@ (8004b20 <RCCEx_PLLSAI2_Config+0xfc>)
 8004aaa:	682b      	ldr	r3, [r5, #0]
 8004aac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ab0:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8004ab2:	f7fd fe99 	bl	80027e8 <HAL_GetTick>
 8004ab6:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004ab8:	e004      	b.n	8004ac4 <RCCEx_PLLSAI2_Config+0xa0>
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004aba:	f7fd fe95 	bl	80027e8 <HAL_GetTick>
 8004abe:	1b80      	subs	r0, r0, r6
 8004ac0:	2802      	cmp	r0, #2
 8004ac2:	d81d      	bhi.n	8004b00 <RCCEx_PLLSAI2_Config+0xdc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004ac4:	682b      	ldr	r3, [r5, #0]
 8004ac6:	009b      	lsls	r3, r3, #2
 8004ac8:	d5f7      	bpl.n	8004aba <RCCEx_PLLSAI2_Config+0x96>
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004aca:	696b      	ldr	r3, [r5, #20]
 8004acc:	6962      	ldr	r2, [r4, #20]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	2000      	movs	r0, #0
 8004ad2:	616b      	str	r3, [r5, #20]
}
 8004ad4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ||
 8004ad6:	2900      	cmp	r1, #0
 8004ad8:	d0b1      	beq.n	8004a3e <RCCEx_PLLSAI2_Config+0x1a>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004ada:	68d3      	ldr	r3, [r2, #12]
       ||
 8004adc:	6862      	ldr	r2, [r4, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004ade:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8004ae2:	3301      	adds	r3, #1
       ||
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d1aa      	bne.n	8004a3e <RCCEx_PLLSAI2_Config+0x1a>
 8004ae8:	e7bf      	b.n	8004a6a <RCCEx_PLLSAI2_Config+0x46>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004aea:	6811      	ldr	r1, [r2, #0]
 8004aec:	038e      	lsls	r6, r1, #14
 8004aee:	d4b1      	bmi.n	8004a54 <RCCEx_PLLSAI2_Config+0x30>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004af0:	6812      	ldr	r2, [r2, #0]
 8004af2:	0351      	lsls	r1, r2, #13
 8004af4:	d5a3      	bpl.n	8004a3e <RCCEx_PLLSAI2_Config+0x1a>
 8004af6:	e7ad      	b.n	8004a54 <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004af8:	6812      	ldr	r2, [r2, #0]
 8004afa:	0557      	lsls	r7, r2, #21
 8004afc:	d59f      	bpl.n	8004a3e <RCCEx_PLLSAI2_Config+0x1a>
 8004afe:	e7a9      	b.n	8004a54 <RCCEx_PLLSAI2_Config+0x30>
 8004b00:	2003      	movs	r0, #3
}
 8004b02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004b04:	6972      	ldr	r2, [r6, #20]
 8004b06:	6921      	ldr	r1, [r4, #16]
 8004b08:	f022 62c0 	bic.w	r2, r2, #100663296	@ 0x6000000
 8004b0c:	0849      	lsrs	r1, r1, #1
 8004b0e:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 8004b12:	3901      	subs	r1, #1
 8004b14:	431a      	orrs	r2, r3
 8004b16:	ea42 6241 	orr.w	r2, r2, r1, lsl #25
 8004b1a:	6172      	str	r2, [r6, #20]
 8004b1c:	e7c4      	b.n	8004aa8 <RCCEx_PLLSAI2_Config+0x84>
 8004b1e:	bf00      	nop
 8004b20:	40021000 	.word	0x40021000

08004b24 <HAL_RCCEx_PeriphCLKConfig>:
{
 8004b24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004b28:	6803      	ldr	r3, [r0, #0]
 8004b2a:	f413 6600 	ands.w	r6, r3, #2048	@ 0x800
{
 8004b2e:	b083      	sub	sp, #12
 8004b30:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004b32:	d016      	beq.n	8004b62 <HAL_RCCEx_PeriphCLKConfig+0x3e>
    switch(PeriphClkInit->Sai1ClockSelection)
 8004b34:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 8004b36:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8004b3a:	f000 81e8 	beq.w	8004f0e <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8004b3e:	f200 8123 	bhi.w	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8004b42:	2900      	cmp	r1, #0
 8004b44:	f000 81b7 	beq.w	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x392>
 8004b48:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
 8004b4c:	f040 81d1 	bne.w	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004b50:	2100      	movs	r1, #0
 8004b52:	3020      	adds	r0, #32
 8004b54:	f7ff ff66 	bl	8004a24 <RCCEx_PLLSAI2_Config>
 8004b58:	4606      	mov	r6, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004b5a:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8004b5c:	2e00      	cmp	r6, #0
 8004b5e:	f000 81e3 	beq.w	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x404>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004b62:	04d8      	lsls	r0, r3, #19
 8004b64:	f140 8121 	bpl.w	8004daa <HAL_RCCEx_PeriphCLKConfig+0x286>
    switch(PeriphClkInit->Sai2ClockSelection)
 8004b68:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 8004b6a:	f1b1 7f00 	cmp.w	r1, #33554432	@ 0x2000000
 8004b6e:	f000 81d4 	beq.w	8004f1a <HAL_RCCEx_PeriphCLKConfig+0x3f6>
 8004b72:	f200 817f 	bhi.w	8004e74 <HAL_RCCEx_PeriphCLKConfig+0x350>
 8004b76:	2900      	cmp	r1, #0
 8004b78:	f000 81a6 	beq.w	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8004b7c:	f1b1 7f80 	cmp.w	r1, #16777216	@ 0x1000000
 8004b80:	f040 81b9 	bne.w	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004b84:	2100      	movs	r1, #0
 8004b86:	f104 0020 	add.w	r0, r4, #32
 8004b8a:	f7ff ff4b 	bl	8004a24 <RCCEx_PLLSAI2_Config>
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004b8e:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004b90:	4607      	mov	r7, r0
    if(ret == HAL_OK)
 8004b92:	2f00      	cmp	r7, #0
 8004b94:	f040 8175 	bne.w	8004e82 <HAL_RCCEx_PeriphCLKConfig+0x35e>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004b98:	49b4      	ldr	r1, [pc, #720]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004b9a:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8004b9c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004ba0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004ba4:	4302      	orrs	r2, r0
 8004ba6:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004baa:	0399      	lsls	r1, r3, #14
 8004bac:	f100 8101 	bmi.w	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004bb0:	07d9      	lsls	r1, r3, #31
 8004bb2:	d508      	bpl.n	8004bc6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004bb4:	49ad      	ldr	r1, [pc, #692]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004bb6:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8004bb8:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004bbc:	f022 0203 	bic.w	r2, r2, #3
 8004bc0:	4302      	orrs	r2, r0
 8004bc2:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004bc6:	079a      	lsls	r2, r3, #30
 8004bc8:	d508      	bpl.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004bca:	49a8      	ldr	r1, [pc, #672]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004bcc:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8004bce:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004bd2:	f022 020c 	bic.w	r2, r2, #12
 8004bd6:	4302      	orrs	r2, r0
 8004bd8:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004bdc:	075f      	lsls	r7, r3, #29
 8004bde:	d508      	bpl.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0xce>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004be0:	49a2      	ldr	r1, [pc, #648]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004be2:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8004be4:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004be8:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8004bec:	4302      	orrs	r2, r0
 8004bee:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004bf2:	071d      	lsls	r5, r3, #28
 8004bf4:	d508      	bpl.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004bf6:	499d      	ldr	r1, [pc, #628]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004bf8:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8004bfa:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004bfe:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 8004c02:	4302      	orrs	r2, r0
 8004c04:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004c08:	06d8      	lsls	r0, r3, #27
 8004c0a:	d508      	bpl.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0xfa>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004c0c:	4997      	ldr	r1, [pc, #604]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004c0e:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8004c10:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004c14:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004c18:	4302      	orrs	r2, r0
 8004c1a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004c1e:	0699      	lsls	r1, r3, #26
 8004c20:	d508      	bpl.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x110>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004c22:	4992      	ldr	r1, [pc, #584]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004c24:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8004c26:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004c2a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004c2e:	4302      	orrs	r2, r0
 8004c30:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004c34:	059a      	lsls	r2, r3, #22
 8004c36:	d508      	bpl.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x126>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004c38:	498c      	ldr	r1, [pc, #560]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004c3a:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8004c3c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004c40:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 8004c44:	4302      	orrs	r2, r0
 8004c46:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004c4a:	055f      	lsls	r7, r3, #21
 8004c4c:	d508      	bpl.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004c4e:	4987      	ldr	r1, [pc, #540]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004c50:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8004c52:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004c56:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8004c5a:	4302      	orrs	r2, r0
 8004c5c:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004c60:	065d      	lsls	r5, r3, #25
 8004c62:	d508      	bpl.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x152>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004c64:	4981      	ldr	r1, [pc, #516]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004c66:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8004c68:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004c6c:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8004c70:	4302      	orrs	r2, r0
 8004c72:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004c76:	0618      	lsls	r0, r3, #24
 8004c78:	d508      	bpl.n	8004c8c <HAL_RCCEx_PeriphCLKConfig+0x168>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004c7a:	497c      	ldr	r1, [pc, #496]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004c7c:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8004c7e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004c82:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8004c86:	4302      	orrs	r2, r0
 8004c88:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004c8c:	05d9      	lsls	r1, r3, #23
 8004c8e:	d508      	bpl.n	8004ca2 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004c90:	4976      	ldr	r1, [pc, #472]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004c92:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004c94:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004c98:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8004c9c:	4302      	orrs	r2, r0
 8004c9e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004ca2:	02da      	lsls	r2, r3, #11
 8004ca4:	d508      	bpl.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x194>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004ca6:	4971      	ldr	r1, [pc, #452]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004ca8:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 8004caa:	f8d1 209c 	ldr.w	r2, [r1, #156]	@ 0x9c
 8004cae:	f022 0203 	bic.w	r2, r2, #3
 8004cb2:	4302      	orrs	r2, r0
 8004cb4:	f8c1 209c 	str.w	r2, [r1, #156]	@ 0x9c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004cb8:	049f      	lsls	r7, r3, #18
 8004cba:	d510      	bpl.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004cbc:	496b      	ldr	r1, [pc, #428]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004cbe:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 8004cc0:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004cc4:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8004cc8:	4302      	orrs	r2, r0
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004cca:	f1b0 6f00 	cmp.w	r0, #134217728	@ 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004cce:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004cd2:	f000 8104 	beq.w	8004ede <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004cd6:	f1b0 6f80 	cmp.w	r0, #67108864	@ 0x4000000
 8004cda:	f000 8132 	beq.w	8004f42 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004cde:	031d      	lsls	r5, r3, #12
 8004ce0:	d510      	bpl.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004ce2:	4962      	ldr	r1, [pc, #392]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004ce4:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8004ce6:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004cea:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8004cee:	4302      	orrs	r2, r0
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004cf0:	f1b0 6f00 	cmp.w	r0, #134217728	@ 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004cf4:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004cf8:	f000 80f6 	beq.w	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004cfc:	f1b0 6f80 	cmp.w	r0, #67108864	@ 0x4000000
 8004d00:	f000 8129 	beq.w	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x432>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004d04:	0358      	lsls	r0, r3, #13
 8004d06:	d510      	bpl.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x206>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004d08:	4958      	ldr	r1, [pc, #352]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004d0a:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 8004d0c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004d10:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8004d14:	4302      	orrs	r2, r0
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004d16:	f1b0 6f00 	cmp.w	r0, #134217728	@ 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004d1a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004d1e:	f000 80d9 	beq.w	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004d22:	f1b0 6f80 	cmp.w	r0, #67108864	@ 0x4000000
 8004d26:	f000 8120 	beq.w	8004f6a <HAL_RCCEx_PeriphCLKConfig+0x446>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004d2a:	0459      	lsls	r1, r3, #17
 8004d2c:	d510      	bpl.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004d2e:	484f      	ldr	r0, [pc, #316]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004d30:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 8004d32:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
 8004d36:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004d3a:	430a      	orrs	r2, r1
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004d3c:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004d40:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004d44:	f000 80d9 	beq.w	8004efa <HAL_RCCEx_PeriphCLKConfig+0x3d6>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004d48:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8004d4c:	f000 80ee 	beq.w	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x408>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004d50:	041a      	lsls	r2, r3, #16
 8004d52:	d509      	bpl.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x244>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004d54:	4945      	ldr	r1, [pc, #276]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004d56:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8004d5a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004d5e:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
 8004d62:	4302      	orrs	r2, r0
 8004d64:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004d68:	03db      	lsls	r3, r3, #15
 8004d6a:	d509      	bpl.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004d6c:	4a3f      	ldr	r2, [pc, #252]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004d6e:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 8004d72:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8004d76:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004d7a:	430b      	orrs	r3, r1
 8004d7c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
}
 8004d80:	4630      	mov	r0, r6
 8004d82:	b003      	add	sp, #12
 8004d84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    switch(PeriphClkInit->Sai1ClockSelection)
 8004d88:	f5b1 0f40 	cmp.w	r1, #12582912	@ 0xc00000
 8004d8c:	f040 80b1 	bne.w	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004d90:	4836      	ldr	r0, [pc, #216]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004d92:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
 8004d96:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8004d9a:	430a      	orrs	r2, r1
 8004d9c:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004da0:	04d8      	lsls	r0, r3, #19
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004da2:	f04f 0600 	mov.w	r6, #0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004da6:	f53f aedf 	bmi.w	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x44>
    switch(PeriphClkInit->Sai2ClockSelection)
 8004daa:	4637      	mov	r7, r6
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004dac:	0399      	lsls	r1, r3, #14
 8004dae:	f57f aeff 	bpl.w	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004db2:	4b2e      	ldr	r3, [pc, #184]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004db4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004db6:	00d2      	lsls	r2, r2, #3
 8004db8:	d565      	bpl.n	8004e86 <HAL_RCCEx_PeriphCLKConfig+0x362>
    FlagStatus       pwrclkchanged = RESET;
 8004dba:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004dbe:	4d2c      	ldr	r5, [pc, #176]	@ (8004e70 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8004dc0:	682b      	ldr	r3, [r5, #0]
 8004dc2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004dc6:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8004dc8:	f7fd fd0e 	bl	80027e8 <HAL_GetTick>
 8004dcc:	4681      	mov	r9, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004dce:	e005      	b.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004dd0:	f7fd fd0a 	bl	80027e8 <HAL_GetTick>
 8004dd4:	eba0 0309 	sub.w	r3, r0, r9
 8004dd8:	2b02      	cmp	r3, #2
 8004dda:	d860      	bhi.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0x37a>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004ddc:	682b      	ldr	r3, [r5, #0]
 8004dde:	05db      	lsls	r3, r3, #23
 8004de0:	d5f6      	bpl.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    if(ret == HAL_OK)
 8004de2:	2f00      	cmp	r7, #0
 8004de4:	f040 80cb 	bne.w	8004f7e <HAL_RCCEx_PeriphCLKConfig+0x45a>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004de8:	4d20      	ldr	r5, [pc, #128]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x348>)
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004dea:	f8d4 2088 	ldr.w	r2, [r4, #136]	@ 0x88
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004dee:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004df2:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8004df6:	d026      	beq.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x322>
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d024      	beq.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x322>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004dfc:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8004e00:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8004e04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e08:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004e0c:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8004e10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e14:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004e18:	07cf      	lsls	r7, r1, #31
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004e1a:	f421 7340 	bic.w	r3, r1, #768	@ 0x300
        RCC->BDCR = tmpregister;
 8004e1e:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004e22:	d510      	bpl.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x322>
        tickstart = HAL_GetTick();
 8004e24:	f7fd fce0 	bl	80027e8 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e28:	f241 3988 	movw	r9, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8004e2c:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e2e:	e004      	b.n	8004e3a <HAL_RCCEx_PeriphCLKConfig+0x316>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e30:	f7fd fcda 	bl	80027e8 <HAL_GetTick>
 8004e34:	1bc0      	subs	r0, r0, r7
 8004e36:	4548      	cmp	r0, r9
 8004e38:	d831      	bhi.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0x37a>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e3a:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8004e3e:	0798      	lsls	r0, r3, #30
 8004e40:	d5f6      	bpl.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x30c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e42:	f8d4 2088 	ldr.w	r2, [r4, #136]	@ 0x88
 8004e46:	4909      	ldr	r1, [pc, #36]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004e48:	f8d1 3090 	ldr.w	r3, [r1, #144]	@ 0x90
 8004e4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e50:	4313      	orrs	r3, r2
 8004e52:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004e56:	6823      	ldr	r3, [r4, #0]
    if(pwrclkchanged == SET)
 8004e58:	f1b8 0f00 	cmp.w	r8, #0
 8004e5c:	f43f aea8 	beq.w	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e60:	4902      	ldr	r1, [pc, #8]	@ (8004e6c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004e62:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 8004e64:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8004e68:	658a      	str	r2, [r1, #88]	@ 0x58
 8004e6a:	e6a1      	b.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
 8004e6c:	40021000 	.word	0x40021000
 8004e70:	40007000 	.word	0x40007000
    switch(PeriphClkInit->Sai2ClockSelection)
 8004e74:	f1b1 7f40 	cmp.w	r1, #50331648	@ 0x3000000
 8004e78:	d13d      	bne.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
    switch(PeriphClkInit->Sai1ClockSelection)
 8004e7a:	4637      	mov	r7, r6
    if(ret == HAL_OK)
 8004e7c:	2f00      	cmp	r7, #0
 8004e7e:	f43f ae8b 	beq.w	8004b98 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004e82:	463e      	mov	r6, r7
 8004e84:	e792      	b.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0x288>
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e86:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004e88:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004e8c:	659a      	str	r2, [r3, #88]	@ 0x58
 8004e8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e94:	9301      	str	r3, [sp, #4]
 8004e96:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004e98:	f04f 0801 	mov.w	r8, #1
 8004e9c:	e78f      	b.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0x29a>
        ret = HAL_TIMEOUT;
 8004e9e:	2603      	movs	r6, #3
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004ea0:	6823      	ldr	r3, [r4, #0]
    if(pwrclkchanged == SET)
 8004ea2:	f1b8 0f00 	cmp.w	r8, #0
 8004ea6:	f43f ae83 	beq.w	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004eaa:	4936      	ldr	r1, [pc, #216]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8004eac:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 8004eae:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8004eb2:	658a      	str	r2, [r1, #88]	@ 0x58
 8004eb4:	e67c      	b.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004eb6:	3004      	adds	r0, #4
 8004eb8:	f7ff fd26 	bl	8004908 <RCCEx_PLLSAI1_Config>
 8004ebc:	4606      	mov	r6, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004ebe:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8004ec0:	2e00      	cmp	r6, #0
 8004ec2:	f47f ae4e 	bne.w	8004b62 <HAL_RCCEx_PeriphCLKConfig+0x3e>
 8004ec6:	e02f      	b.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x404>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004ec8:	1d20      	adds	r0, r4, #4
 8004eca:	f7ff fd1d 	bl	8004908 <RCCEx_PLLSAI1_Config>
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004ece:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004ed0:	4607      	mov	r7, r0
      break;
 8004ed2:	e65e      	b.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x6e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ed4:	68ca      	ldr	r2, [r1, #12]
 8004ed6:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8004eda:	60ca      	str	r2, [r1, #12]
 8004edc:	e725      	b.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x206>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ede:	68ca      	ldr	r2, [r1, #12]
 8004ee0:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8004ee4:	60ca      	str	r2, [r1, #12]
 8004ee6:	e6fa      	b.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x1ba>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ee8:	68ca      	ldr	r2, [r1, #12]
 8004eea:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8004eee:	60ca      	str	r2, [r1, #12]
 8004ef0:	e708      	b.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
    switch(PeriphClkInit->Sai1ClockSelection)
 8004ef2:	2601      	movs	r6, #1
 8004ef4:	e635      	b.n	8004b62 <HAL_RCCEx_PeriphCLKConfig+0x3e>
    switch(PeriphClkInit->Sai2ClockSelection)
 8004ef6:	2601      	movs	r6, #1
 8004ef8:	e757      	b.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x286>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004efa:	2102      	movs	r1, #2
 8004efc:	1d20      	adds	r0, r4, #4
 8004efe:	f7ff fd03 	bl	8004908 <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004f02:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 8004f04:	2800      	cmp	r0, #0
 8004f06:	f43f af23 	beq.w	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004f0a:	4606      	mov	r6, r0
 8004f0c:	e720      	b.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x22c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004f0e:	481d      	ldr	r0, [pc, #116]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8004f10:	68c2      	ldr	r2, [r0, #12]
 8004f12:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004f16:	60c2      	str	r2, [r0, #12]
    if(ret == HAL_OK)
 8004f18:	e73a      	b.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004f1a:	491a      	ldr	r1, [pc, #104]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8004f1c:	68ca      	ldr	r2, [r1, #12]
 8004f1e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004f22:	60ca      	str	r2, [r1, #12]
    switch(PeriphClkInit->Sai1ClockSelection)
 8004f24:	4637      	mov	r7, r6
 8004f26:	e7a9      	b.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x358>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004f28:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8004f2a:	e731      	b.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004f2c:	2102      	movs	r1, #2
 8004f2e:	f104 0020 	add.w	r0, r4, #32
 8004f32:	f7ff fd77 	bl	8004a24 <RCCEx_PLLSAI2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004f36:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 8004f38:	2800      	cmp	r0, #0
 8004f3a:	f43f af09 	beq.w	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004f3e:	4606      	mov	r6, r0
 8004f40:	e706      	b.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x22c>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004f42:	2101      	movs	r1, #1
 8004f44:	1d20      	adds	r0, r4, #4
 8004f46:	f7ff fcdf 	bl	8004908 <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004f4a:	6823      	ldr	r3, [r4, #0]
        if(ret != HAL_OK)
 8004f4c:	2800      	cmp	r0, #0
 8004f4e:	f43f aec6 	beq.w	8004cde <HAL_RCCEx_PeriphCLKConfig+0x1ba>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004f52:	4606      	mov	r6, r0
 8004f54:	e6c3      	b.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x1ba>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004f56:	2101      	movs	r1, #1
 8004f58:	1d20      	adds	r0, r4, #4
 8004f5a:	f7ff fcd5 	bl	8004908 <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004f5e:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 8004f60:	2800      	cmp	r0, #0
 8004f62:	f43f aecf 	beq.w	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004f66:	4606      	mov	r6, r0
 8004f68:	e6cc      	b.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004f6a:	2101      	movs	r1, #1
 8004f6c:	1d20      	adds	r0, r4, #4
 8004f6e:	f7ff fccb 	bl	8004908 <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004f72:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 8004f74:	2800      	cmp	r0, #0
 8004f76:	f43f aed8 	beq.w	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x206>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004f7a:	4606      	mov	r6, r0
 8004f7c:	e6d5      	b.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x206>
 8004f7e:	463e      	mov	r6, r7
 8004f80:	e78e      	b.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
 8004f82:	bf00      	nop
 8004f84:	40021000 	.word	0x40021000

08004f88 <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8004f88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f8c:	b082      	sub	sp, #8
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004f8e:	2300      	movs	r3, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8004f90:	460e      	mov	r6, r1
 8004f92:	4617      	mov	r7, r2
  __IO uint8_t  tmpreg8 = 0;
 8004f94:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8004f98:	4605      	mov	r5, r0

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004f9a:	f7fd fc25 	bl	80027e8 <HAL_GetTick>
 8004f9e:	4437      	add	r7, r6
 8004fa0:	1a3f      	subs	r7, r7, r0
  tmp_tickstart = HAL_GetTick();
 8004fa2:	f7fd fc21 	bl	80027e8 <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004fa6:	4b32      	ldr	r3, [pc, #200]	@ (8005070 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xe8>)
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004fa8:	682c      	ldr	r4, [r5, #0]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004fb0:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8004fb4:	0d1b      	lsrs	r3, r3, #20
 8004fb6:	fb07 f303 	mul.w	r3, r7, r3
 8004fba:	3601      	adds	r6, #1
 8004fbc:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 8004fbe:	d111      	bne.n	8004fe4 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x5c>
 8004fc0:	68a3      	ldr	r3, [r4, #8]
 8004fc2:	f413 6fc0 	tst.w	r3, #1536	@ 0x600
 8004fc6:	d009      	beq.n	8004fdc <SPI_WaitFifoStateUntilTimeout.constprop.0+0x54>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004fc8:	7b23      	ldrb	r3, [r4, #12]
 8004fca:	b2db      	uxtb	r3, r3
 8004fcc:	f88d 3003 	strb.w	r3, [sp, #3]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004fd0:	f89d 3003 	ldrb.w	r3, [sp, #3]
  while ((hspi->Instance->SR & Fifo) != State)
 8004fd4:	68a3      	ldr	r3, [r4, #8]
 8004fd6:	f413 6fc0 	tst.w	r3, #1536	@ 0x600
 8004fda:	d1f5      	bne.n	8004fc8 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x40>
      }
      count--;
    }
  }

  return HAL_OK;
 8004fdc:	2000      	movs	r0, #0
}
 8004fde:	b002      	add	sp, #8
 8004fe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004fe4:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004fe6:	4623      	mov	r3, r4
 8004fe8:	e013      	b.n	8005012 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x8a>
      tmpreg8 = *ptmpreg8;
 8004fea:	7b23      	ldrb	r3, [r4, #12]
 8004fec:	b2db      	uxtb	r3, r3
 8004fee:	f88d 3003 	strb.w	r3, [sp, #3]
      UNUSED(tmpreg8);
 8004ff2:	f89d 3003 	ldrb.w	r3, [sp, #3]
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004ff6:	f7fd fbf7 	bl	80027e8 <HAL_GetTick>
 8004ffa:	eba0 0008 	sub.w	r0, r0, r8
 8004ffe:	42b8      	cmp	r0, r7
 8005000:	d20c      	bcs.n	800501c <SPI_WaitFifoStateUntilTimeout.constprop.0+0x94>
      if (count == 0U)
 8005002:	9a01      	ldr	r2, [sp, #4]
      count--;
 8005004:	9b01      	ldr	r3, [sp, #4]
 8005006:	3b01      	subs	r3, #1
        tmp_timeout = 0U;
 8005008:	2a00      	cmp	r2, #0
      count--;
 800500a:	9301      	str	r3, [sp, #4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800500c:	682b      	ldr	r3, [r5, #0]
        tmp_timeout = 0U;
 800500e:	bf08      	it	eq
 8005010:	2700      	moveq	r7, #0
  while ((hspi->Instance->SR & Fifo) != State)
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	f413 6fc0 	tst.w	r3, #1536	@ 0x600
 8005018:	d1e7      	bne.n	8004fea <SPI_WaitFifoStateUntilTimeout.constprop.0+0x62>
 800501a:	e7df      	b.n	8004fdc <SPI_WaitFifoStateUntilTimeout.constprop.0+0x54>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800501c:	e9d5 3100 	ldrd	r3, r1, [r5]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005020:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005022:	f5b1 7f82 	cmp.w	r1, #260	@ 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005026:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800502a:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800502c:	d013      	beq.n	8005056 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xce>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800502e:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 8005030:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8005034:	d107      	bne.n	8005046 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xbe>
          SPI_RESET_CRC(hspi);
 8005036:	681a      	ldr	r2, [r3, #0]
 8005038:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800503c:	601a      	str	r2, [r3, #0]
 800503e:	681a      	ldr	r2, [r3, #0]
 8005040:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005044:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8005046:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 8005048:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 800504a:	f885 205d 	strb.w	r2, [r5, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800504e:	f885 305c 	strb.w	r3, [r5, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005052:	2003      	movs	r0, #3
 8005054:	e7c3      	b.n	8004fde <SPI_WaitFifoStateUntilTimeout.constprop.0+0x56>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005056:	68aa      	ldr	r2, [r5, #8]
 8005058:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 800505c:	d002      	beq.n	8005064 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xdc>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800505e:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8005062:	d1e4      	bne.n	800502e <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa6>
          __HAL_SPI_DISABLE(hspi);
 8005064:	681a      	ldr	r2, [r3, #0]
 8005066:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800506a:	601a      	str	r2, [r3, #0]
 800506c:	e7df      	b.n	800502e <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa6>
 800506e:	bf00      	nop
 8005070:	20000400 	.word	0x20000400

08005074 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005074:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005078:	b085      	sub	sp, #20
  __IO uint8_t  tmpreg8 = 0;
 800507a:	2300      	movs	r3, #0
{
 800507c:	460e      	mov	r6, r1
  __IO uint8_t  tmpreg8 = 0;
 800507e:	f88d 3007 	strb.w	r3, [sp, #7]
 8005082:	eb01 0902 	add.w	r9, r1, r2
{
 8005086:	4617      	mov	r7, r2
 8005088:	4605      	mov	r5, r0
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800508a:	f7fd fbad 	bl	80027e8 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800508e:	f8df 8124 	ldr.w	r8, [pc, #292]	@ 80051b4 <SPI_EndRxTxTransaction+0x140>
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005092:	eba9 0a00 	sub.w	sl, r9, r0
  tmp_tickstart = HAL_GetTick();
 8005096:	f7fd fba7 	bl	80027e8 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800509a:	f8d8 3000 	ldr.w	r3, [r8]
  while ((hspi->Instance->SR & Fifo) != State)
 800509e:	682c      	ldr	r4, [r5, #0]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80050a0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80050a4:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80050a8:	0d1b      	lsrs	r3, r3, #20
 80050aa:	fb0a f303 	mul.w	r3, sl, r3
 80050ae:	9302      	str	r3, [sp, #8]
  while ((hspi->Instance->SR & Fifo) != State)
 80050b0:	1c73      	adds	r3, r6, #1
 80050b2:	bf18      	it	ne
 80050b4:	4683      	movne	fp, r0
 80050b6:	d130      	bne.n	800511a <SPI_EndRxTxTransaction+0xa6>
 80050b8:	68a3      	ldr	r3, [r4, #8]
 80050ba:	f413 5fc0 	tst.w	r3, #6144	@ 0x1800
 80050be:	d1fb      	bne.n	80050b8 <SPI_EndRxTxTransaction+0x44>
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80050c0:	f7fd fb92 	bl	80027e8 <HAL_GetTick>
 80050c4:	eba9 0900 	sub.w	r9, r9, r0
  tmp_tickstart = HAL_GetTick();
 80050c8:	f7fd fb8e 	bl	80027e8 <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80050cc:	f8d8 3000 	ldr.w	r3, [r8]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80050d0:	682c      	ldr	r4, [r5, #0]
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80050d2:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 80050d6:	fb09 f303 	mul.w	r3, r9, r3
 80050da:	1c71      	adds	r1, r6, #1
  tmp_tickstart = HAL_GetTick();
 80050dc:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80050de:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80050e0:	d130      	bne.n	8005144 <SPI_EndRxTxTransaction+0xd0>
 80050e2:	68a3      	ldr	r3, [r4, #8]
 80050e4:	061a      	lsls	r2, r3, #24
 80050e6:	d4fc      	bmi.n	80050e2 <SPI_EndRxTxTransaction+0x6e>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80050e8:	463a      	mov	r2, r7
 80050ea:	4631      	mov	r1, r6
 80050ec:	4628      	mov	r0, r5
 80050ee:	f7ff ff4b 	bl	8004f88 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 80050f2:	bb58      	cbnz	r0, 800514c <SPI_EndRxTxTransaction+0xd8>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 80050f4:	b005      	add	sp, #20
 80050f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80050fa:	f7fd fb75 	bl	80027e8 <HAL_GetTick>
 80050fe:	eba0 000b 	sub.w	r0, r0, fp
 8005102:	4582      	cmp	sl, r0
 8005104:	d92a      	bls.n	800515c <SPI_EndRxTxTransaction+0xe8>
      if (count == 0U)
 8005106:	9a02      	ldr	r2, [sp, #8]
      count--;
 8005108:	9b02      	ldr	r3, [sp, #8]
  while ((hspi->Instance->SR & Fifo) != State)
 800510a:	682c      	ldr	r4, [r5, #0]
        tmp_timeout = 0U;
 800510c:	2a00      	cmp	r2, #0
      count--;
 800510e:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8005112:	bf08      	it	eq
 8005114:	f04f 0a00 	moveq.w	sl, #0
      count--;
 8005118:	9302      	str	r3, [sp, #8]
  while ((hspi->Instance->SR & Fifo) != State)
 800511a:	68a3      	ldr	r3, [r4, #8]
 800511c:	f413 5fc0 	tst.w	r3, #6144	@ 0x1800
 8005120:	d1eb      	bne.n	80050fa <SPI_EndRxTxTransaction+0x86>
 8005122:	e7cd      	b.n	80050c0 <SPI_EndRxTxTransaction+0x4c>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005124:	f7fd fb60 	bl	80027e8 <HAL_GetTick>
 8005128:	eba0 0008 	sub.w	r0, r0, r8
 800512c:	4581      	cmp	r9, r0
 800512e:	d915      	bls.n	800515c <SPI_EndRxTxTransaction+0xe8>
      if (count == 0U)
 8005130:	9a03      	ldr	r2, [sp, #12]
      count--;
 8005132:	9b03      	ldr	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005134:	682c      	ldr	r4, [r5, #0]
        tmp_timeout = 0U;
 8005136:	2a00      	cmp	r2, #0
      count--;
 8005138:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 800513c:	bf08      	it	eq
 800513e:	f04f 0900 	moveq.w	r9, #0
      count--;
 8005142:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005144:	68a3      	ldr	r3, [r4, #8]
 8005146:	061b      	lsls	r3, r3, #24
 8005148:	d4ec      	bmi.n	8005124 <SPI_EndRxTxTransaction+0xb0>
 800514a:	e7cd      	b.n	80050e8 <SPI_EndRxTxTransaction+0x74>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800514c:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 800514e:	f043 0320 	orr.w	r3, r3, #32
 8005152:	662b      	str	r3, [r5, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005154:	2003      	movs	r0, #3
}
 8005156:	b005      	add	sp, #20
 8005158:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800515c:	e9d5 3100 	ldrd	r3, r1, [r5]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005160:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005162:	f5b1 7f82 	cmp.w	r1, #260	@ 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005166:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800516a:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800516c:	d016      	beq.n	800519c <SPI_EndRxTxTransaction+0x128>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800516e:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 8005170:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8005174:	d107      	bne.n	8005186 <SPI_EndRxTxTransaction+0x112>
          SPI_RESET_CRC(hspi);
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800517c:	601a      	str	r2, [r3, #0]
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005184:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8005186:	2301      	movs	r3, #1
 8005188:	f885 305d 	strb.w	r3, [r5, #93]	@ 0x5d
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800518c:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
        __HAL_UNLOCK(hspi);
 800518e:	2200      	movs	r2, #0
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005190:	f043 0320 	orr.w	r3, r3, #32
        __HAL_UNLOCK(hspi);
 8005194:	f885 205c 	strb.w	r2, [r5, #92]	@ 0x5c
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005198:	662b      	str	r3, [r5, #96]	@ 0x60
    return HAL_TIMEOUT;
 800519a:	e7db      	b.n	8005154 <SPI_EndRxTxTransaction+0xe0>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800519c:	68aa      	ldr	r2, [r5, #8]
 800519e:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 80051a2:	d002      	beq.n	80051aa <SPI_EndRxTxTransaction+0x136>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80051a4:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 80051a8:	d1e1      	bne.n	800516e <SPI_EndRxTxTransaction+0xfa>
          __HAL_SPI_DISABLE(hspi);
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80051b0:	601a      	str	r2, [r3, #0]
 80051b2:	e7dc      	b.n	800516e <SPI_EndRxTxTransaction+0xfa>
 80051b4:	20000400 	.word	0x20000400

080051b8 <HAL_SPI_Init>:
  if (hspi == NULL)
 80051b8:	2800      	cmp	r0, #0
 80051ba:	d074      	beq.n	80052a6 <HAL_SPI_Init+0xee>
{
 80051bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80051c0:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80051c2:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 80051c4:	2800      	cmp	r0, #0
 80051c6:	d053      	beq.n	8005270 <HAL_SPI_Init+0xb8>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80051c8:	2300      	movs	r3, #0
 80051ca:	e9c4 3304 	strd	r3, r3, [r4, #16]
  if (hspi->State == HAL_SPI_STATE_RESET)
 80051ce:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80051d2:	2200      	movs	r2, #0
 80051d4:	62a2      	str	r2, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80051d6:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d057      	beq.n	800528e <HAL_SPI_Init+0xd6>
  __HAL_SPI_DISABLE(hspi);
 80051de:	6821      	ldr	r1, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80051e0:	68e7      	ldr	r7, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 80051e2:	2302      	movs	r3, #2
 80051e4:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  __HAL_SPI_DISABLE(hspi);
 80051e8:	680b      	ldr	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80051ea:	f5b7 6fe0 	cmp.w	r7, #1792	@ 0x700
  __HAL_SPI_DISABLE(hspi);
 80051ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80051f2:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80051f4:	d842      	bhi.n	800527c <HAL_SPI_Init+0xc4>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80051f6:	d151      	bne.n	800529c <HAL_SPI_Init+0xe4>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80051f8:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80051fa:	f44f 5c80 	mov.w	ip, #4096	@ 0x1000
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80051fe:	f405 5500 	and.w	r5, r5, #8192	@ 0x2000
 8005202:	6862      	ldr	r2, [r4, #4]
 8005204:	68a3      	ldr	r3, [r4, #8]
 8005206:	69a6      	ldr	r6, [r4, #24]
 8005208:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800520c:	f402 7282 	and.w	r2, r2, #260	@ 0x104
 8005210:	431a      	orrs	r2, r3
 8005212:	6923      	ldr	r3, [r4, #16]
 8005214:	f003 0302 	and.w	r3, r3, #2
 8005218:	4313      	orrs	r3, r2
 800521a:	6962      	ldr	r2, [r4, #20]
 800521c:	f002 0201 	and.w	r2, r2, #1
 8005220:	431a      	orrs	r2, r3
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005222:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005224:	f407 6770 	and.w	r7, r7, #3840	@ 0xf00
 8005228:	f003 0308 	and.w	r3, r3, #8
 800522c:	ea43 0e07 	orr.w	lr, r3, r7
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005230:	69e3      	ldr	r3, [r4, #28]
 8005232:	f003 0838 	and.w	r8, r3, #56	@ 0x38
 8005236:	6a23      	ldr	r3, [r4, #32]
 8005238:	f003 0780 	and.w	r7, r3, #128	@ 0x80
 800523c:	f406 7300 	and.w	r3, r6, #512	@ 0x200
 8005240:	4313      	orrs	r3, r2
 8005242:	ea43 0308 	orr.w	r3, r3, r8
 8005246:	433b      	orrs	r3, r7
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005248:	0c36      	lsrs	r6, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800524a:	432b      	orrs	r3, r5
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800524c:	f006 0604 	and.w	r6, r6, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005250:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005252:	f000 0010 	and.w	r0, r0, #16
 8005256:	ea4e 0306 	orr.w	r3, lr, r6
 800525a:	4303      	orrs	r3, r0
 800525c:	ea43 030c 	orr.w	r3, r3, ip
 8005260:	604b      	str	r3, [r1, #4]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005262:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8005264:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005266:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005268:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
}
 800526c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005270:	6863      	ldr	r3, [r4, #4]
 8005272:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005276:	d0aa      	beq.n	80051ce <HAL_SPI_Init+0x16>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005278:	61e0      	str	r0, [r4, #28]
 800527a:	e7a8      	b.n	80051ce <HAL_SPI_Init+0x16>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800527c:	f5b7 6f70 	cmp.w	r7, #3840	@ 0xf00
 8005280:	d113      	bne.n	80052aa <HAL_SPI_Init+0xf2>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005282:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005284:	f04f 0c00 	mov.w	ip, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005288:	f405 5500 	and.w	r5, r5, #8192	@ 0x2000
 800528c:	e7b9      	b.n	8005202 <HAL_SPI_Init+0x4a>
    HAL_SPI_MspInit(hspi);
 800528e:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 8005290:	f884 205c 	strb.w	r2, [r4, #92]	@ 0x5c
    HAL_SPI_MspInit(hspi);
 8005294:	f7fd f912 	bl	80024bc <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005298:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800529a:	e7a0      	b.n	80051de <HAL_SPI_Init+0x26>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800529c:	f44f 5c80 	mov.w	ip, #4096	@ 0x1000
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80052a0:	2500      	movs	r5, #0
 80052a2:	62a5      	str	r5, [r4, #40]	@ 0x28
 80052a4:	e7ad      	b.n	8005202 <HAL_SPI_Init+0x4a>
    return HAL_ERROR;
 80052a6:	2001      	movs	r0, #1
}
 80052a8:	4770      	bx	lr
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80052aa:	f04f 0c00 	mov.w	ip, #0
 80052ae:	e7f7      	b.n	80052a0 <HAL_SPI_Init+0xe8>

080052b0 <HAL_SPI_TransmitReceive>:
{
 80052b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80052b4:	4604      	mov	r4, r0
 80052b6:	4691      	mov	r9, r2
 80052b8:	461f      	mov	r7, r3
 80052ba:	9e08      	ldr	r6, [sp, #32]
 80052bc:	4688      	mov	r8, r1
  tickstart = HAL_GetTick();
 80052be:	f7fd fa93 	bl	80027e8 <HAL_GetTick>
  tmp_state           = hspi->State;
 80052c2:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
  tmp_mode            = hspi->Init.Mode;
 80052c6:	6862      	ldr	r2, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80052c8:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 80052ca:	4605      	mov	r5, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80052cc:	d00b      	beq.n	80052e6 <HAL_SPI_TransmitReceive+0x36>
 80052ce:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 80052d2:	f040 808d 	bne.w	80053f0 <HAL_SPI_TransmitReceive+0x140>
 80052d6:	b2d9      	uxtb	r1, r3
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80052d8:	68a3      	ldr	r3, [r4, #8]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	f040 8088 	bne.w	80053f0 <HAL_SPI_TransmitReceive+0x140>
 80052e0:	2904      	cmp	r1, #4
 80052e2:	f040 8085 	bne.w	80053f0 <HAL_SPI_TransmitReceive+0x140>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80052e6:	f1b8 0f00 	cmp.w	r8, #0
 80052ea:	f000 8146 	beq.w	800557a <HAL_SPI_TransmitReceive+0x2ca>
 80052ee:	f1b9 0f00 	cmp.w	r9, #0
 80052f2:	f000 8142 	beq.w	800557a <HAL_SPI_TransmitReceive+0x2ca>
 80052f6:	2f00      	cmp	r7, #0
 80052f8:	f000 813f 	beq.w	800557a <HAL_SPI_TransmitReceive+0x2ca>
  __HAL_LOCK(hspi);
 80052fc:	f894 305c 	ldrb.w	r3, [r4, #92]	@ 0x5c
 8005300:	2b01      	cmp	r3, #1
 8005302:	d075      	beq.n	80053f0 <HAL_SPI_TransmitReceive+0x140>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005304:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005308:	f8c4 9040 	str.w	r9, [r4, #64]	@ 0x40
  __HAL_LOCK(hspi);
 800530c:	2101      	movs	r1, #1
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800530e:	2b04      	cmp	r3, #4
  __HAL_LOCK(hspi);
 8005310:	f884 105c 	strb.w	r1, [r4, #92]	@ 0x5c
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005314:	68e1      	ldr	r1, [r4, #12]
  hspi->RxXferSize  = Size;
 8005316:	f8a4 7044 	strh.w	r7, [r4, #68]	@ 0x44
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800531a:	bf1c      	itt	ne
 800531c:	2305      	movne	r3, #5
 800531e:	f884 305d 	strbne.w	r3, [r4, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005322:	2300      	movs	r3, #0
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005324:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005328:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->RxISR       = NULL;
 800532a:	e9c4 3313 	strd	r3, r3, [r4, #76]	@ 0x4c
  hspi->RxXferCount = Size;
 800532e:	f8a4 7046 	strh.w	r7, [r4, #70]	@ 0x46
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005332:	6823      	ldr	r3, [r4, #0]
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005334:	f8c4 8038 	str.w	r8, [r4, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005338:	87a7      	strh	r7, [r4, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800533a:	87e7      	strh	r7, [r4, #62]	@ 0x3e
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800533c:	d95b      	bls.n	80053f6 <HAL_SPI_TransmitReceive+0x146>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800533e:	6859      	ldr	r1, [r3, #4]
 8005340:	f421 5180 	bic.w	r1, r1, #4096	@ 0x1000
 8005344:	6059      	str	r1, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005346:	6819      	ldr	r1, [r3, #0]
 8005348:	0648      	lsls	r0, r1, #25
 800534a:	d403      	bmi.n	8005354 <HAL_SPI_TransmitReceive+0xa4>
    __HAL_SPI_ENABLE(hspi);
 800534c:	6819      	ldr	r1, [r3, #0]
 800534e:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 8005352:	6019      	str	r1, [r3, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005354:	2a00      	cmp	r2, #0
 8005356:	f000 80dc 	beq.w	8005512 <HAL_SPI_TransmitReceive+0x262>
 800535a:	2f01      	cmp	r7, #1
 800535c:	f000 80d9 	beq.w	8005512 <HAL_SPI_TransmitReceive+0x262>
 8005360:	1c73      	adds	r3, r6, #1
        txallowed = 1U;
 8005362:	f04f 0701 	mov.w	r7, #1
 8005366:	d028      	beq.n	80053ba <HAL_SPI_TransmitReceive+0x10a>
 8005368:	e0bc      	b.n	80054e4 <HAL_SPI_TransmitReceive+0x234>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800536a:	6822      	ldr	r2, [r4, #0]
 800536c:	6893      	ldr	r3, [r2, #8]
 800536e:	0798      	lsls	r0, r3, #30
 8005370:	d50d      	bpl.n	800538e <HAL_SPI_TransmitReceive+0xde>
 8005372:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005374:	b29b      	uxth	r3, r3
 8005376:	b153      	cbz	r3, 800538e <HAL_SPI_TransmitReceive+0xde>
 8005378:	b147      	cbz	r7, 800538c <HAL_SPI_TransmitReceive+0xdc>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800537a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800537c:	f833 1b02 	ldrh.w	r1, [r3], #2
 8005380:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005382:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8005384:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005386:	3b01      	subs	r3, #1
 8005388:	b29b      	uxth	r3, r3
 800538a:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 800538c:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800538e:	6893      	ldr	r3, [r2, #8]
 8005390:	f013 0301 	ands.w	r3, r3, #1
 8005394:	d00f      	beq.n	80053b6 <HAL_SPI_TransmitReceive+0x106>
 8005396:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 800539a:	b289      	uxth	r1, r1
 800539c:	b159      	cbz	r1, 80053b6 <HAL_SPI_TransmitReceive+0x106>
        txallowed = 1U;
 800539e:	461f      	mov	r7, r3
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80053a0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80053a2:	68d2      	ldr	r2, [r2, #12]
 80053a4:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80053a8:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 80053aa:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 80053ae:	3b01      	subs	r3, #1
 80053b0:	b29b      	uxth	r3, r3
 80053b2:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80053b6:	f7fd fa17 	bl	80027e8 <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80053ba:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80053bc:	b29b      	uxth	r3, r3
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d1d3      	bne.n	800536a <HAL_SPI_TransmitReceive+0xba>
 80053c2:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 80053c6:	b29b      	uxth	r3, r3
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d1ce      	bne.n	800536a <HAL_SPI_TransmitReceive+0xba>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80053cc:	462a      	mov	r2, r5
 80053ce:	4631      	mov	r1, r6
 80053d0:	4620      	mov	r0, r4
 80053d2:	f7ff fe4f 	bl	8005074 <SPI_EndRxTxTransaction>
 80053d6:	2800      	cmp	r0, #0
 80053d8:	f040 80ca 	bne.w	8005570 <HAL_SPI_TransmitReceive+0x2c0>
  hspi->State = HAL_SPI_STATE_READY;
 80053dc:	2301      	movs	r3, #1
 80053de:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80053e2:	6e23      	ldr	r3, [r4, #96]	@ 0x60
  __HAL_UNLOCK(hspi);
 80053e4:	f884 005c 	strb.w	r0, [r4, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80053e8:	1e18      	subs	r0, r3, #0
 80053ea:	bf18      	it	ne
 80053ec:	2001      	movne	r0, #1
 80053ee:	e000      	b.n	80053f2 <HAL_SPI_TransmitReceive+0x142>
    return HAL_BUSY;
 80053f0:	2002      	movs	r0, #2
}
 80053f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80053f6:	2f01      	cmp	r7, #1
 80053f8:	f000 80d9 	beq.w	80055ae <HAL_SPI_TransmitReceive+0x2fe>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80053fc:	6859      	ldr	r1, [r3, #4]
 80053fe:	f421 5180 	bic.w	r1, r1, #4096	@ 0x1000
 8005402:	6059      	str	r1, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005404:	6819      	ldr	r1, [r3, #0]
 8005406:	0649      	lsls	r1, r1, #25
 8005408:	d403      	bmi.n	8005412 <HAL_SPI_TransmitReceive+0x162>
    __HAL_SPI_ENABLE(hspi);
 800540a:	6819      	ldr	r1, [r3, #0]
 800540c:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 8005410:	6019      	str	r1, [r3, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005412:	b96a      	cbnz	r2, 8005430 <HAL_SPI_TransmitReceive+0x180>
      if (hspi->TxXferCount > 1U)
 8005414:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 8005416:	b292      	uxth	r2, r2
 8005418:	2a01      	cmp	r2, #1
 800541a:	f240 80b0 	bls.w	800557e <HAL_SPI_TransmitReceive+0x2ce>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800541e:	4642      	mov	r2, r8
 8005420:	f832 1b02 	ldrh.w	r1, [r2], #2
 8005424:	60d9      	str	r1, [r3, #12]
        hspi->TxXferCount -= 2U;
 8005426:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005428:	63a2      	str	r2, [r4, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800542a:	3b02      	subs	r3, #2
 800542c:	b29b      	uxth	r3, r3
 800542e:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8005430:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005432:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005434:	b29b      	uxth	r3, r3
 8005436:	b923      	cbnz	r3, 8005442 <HAL_SPI_TransmitReceive+0x192>
 8005438:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 800543c:	b29b      	uxth	r3, r3
 800543e:	2b00      	cmp	r3, #0
 8005440:	d0c4      	beq.n	80053cc <HAL_SPI_TransmitReceive+0x11c>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005442:	6822      	ldr	r2, [r4, #0]
 8005444:	6893      	ldr	r3, [r2, #8]
 8005446:	0799      	lsls	r1, r3, #30
 8005448:	d505      	bpl.n	8005456 <HAL_SPI_TransmitReceive+0x1a6>
 800544a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800544c:	b29b      	uxth	r3, r3
 800544e:	b113      	cbz	r3, 8005456 <HAL_SPI_TransmitReceive+0x1a6>
 8005450:	2f00      	cmp	r7, #0
 8005452:	d174      	bne.n	800553e <HAL_SPI_TransmitReceive+0x28e>
        txallowed = 0U;
 8005454:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005456:	6893      	ldr	r3, [r2, #8]
 8005458:	f013 0301 	ands.w	r3, r3, #1
 800545c:	d019      	beq.n	8005492 <HAL_SPI_TransmitReceive+0x1e2>
 800545e:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 8005462:	b289      	uxth	r1, r1
 8005464:	b1a9      	cbz	r1, 8005492 <HAL_SPI_TransmitReceive+0x1e2>
        if (hspi->RxXferCount > 1U)
 8005466:	f8b4 0046 	ldrh.w	r0, [r4, #70]	@ 0x46
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800546a:	6c21      	ldr	r1, [r4, #64]	@ 0x40
        if (hspi->RxXferCount > 1U)
 800546c:	b280      	uxth	r0, r0
 800546e:	2801      	cmp	r0, #1
 8005470:	d959      	bls.n	8005526 <HAL_SPI_TransmitReceive+0x276>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005472:	68d0      	ldr	r0, [r2, #12]
 8005474:	f821 0b02 	strh.w	r0, [r1], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005478:	6421      	str	r1, [r4, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800547a:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 800547e:	3902      	subs	r1, #2
 8005480:	b289      	uxth	r1, r1
 8005482:	f8a4 1046 	strh.w	r1, [r4, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005486:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 800548a:	b289      	uxth	r1, r1
 800548c:	2901      	cmp	r1, #1
 800548e:	d93b      	bls.n	8005508 <HAL_SPI_TransmitReceive+0x258>
        txallowed = 1U;
 8005490:	461f      	mov	r7, r3
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005492:	f7fd f9a9 	bl	80027e8 <HAL_GetTick>
 8005496:	1b40      	subs	r0, r0, r5
 8005498:	42b0      	cmp	r0, r6
 800549a:	d3ca      	bcc.n	8005432 <HAL_SPI_TransmitReceive+0x182>
 800549c:	1c73      	adds	r3, r6, #1
 800549e:	d0c8      	beq.n	8005432 <HAL_SPI_TransmitReceive+0x182>
        hspi->State = HAL_SPI_STATE_READY;
 80054a0:	2301      	movs	r3, #1
 80054a2:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80054a6:	2300      	movs	r3, #0
 80054a8:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80054ac:	2003      	movs	r0, #3
}
 80054ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80054b2:	b147      	cbz	r7, 80054c6 <HAL_SPI_TransmitReceive+0x216>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80054b4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80054b6:	f833 1b02 	ldrh.w	r1, [r3], #2
 80054ba:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80054bc:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 80054be:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80054c0:	3b01      	subs	r3, #1
 80054c2:	b29b      	uxth	r3, r3
 80054c4:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 0U;
 80054c6:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80054c8:	6893      	ldr	r3, [r2, #8]
 80054ca:	f013 0301 	ands.w	r3, r3, #1
 80054ce:	d004      	beq.n	80054da <HAL_SPI_TransmitReceive+0x22a>
 80054d0:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 80054d4:	b289      	uxth	r1, r1
 80054d6:	2900      	cmp	r1, #0
 80054d8:	d15c      	bne.n	8005594 <HAL_SPI_TransmitReceive+0x2e4>
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80054da:	f7fd f985 	bl	80027e8 <HAL_GetTick>
 80054de:	1b40      	subs	r0, r0, r5
 80054e0:	42b0      	cmp	r0, r6
 80054e2:	d2dd      	bcs.n	80054a0 <HAL_SPI_TransmitReceive+0x1f0>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80054e4:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80054e6:	b29b      	uxth	r3, r3
 80054e8:	b92b      	cbnz	r3, 80054f6 <HAL_SPI_TransmitReceive+0x246>
 80054ea:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 80054ee:	b29b      	uxth	r3, r3
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	f43f af6b 	beq.w	80053cc <HAL_SPI_TransmitReceive+0x11c>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80054f6:	6822      	ldr	r2, [r4, #0]
 80054f8:	6893      	ldr	r3, [r2, #8]
 80054fa:	0799      	lsls	r1, r3, #30
 80054fc:	d5e4      	bpl.n	80054c8 <HAL_SPI_TransmitReceive+0x218>
 80054fe:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005500:	b29b      	uxth	r3, r3
 8005502:	2b00      	cmp	r3, #0
 8005504:	d0e0      	beq.n	80054c8 <HAL_SPI_TransmitReceive+0x218>
 8005506:	e7d4      	b.n	80054b2 <HAL_SPI_TransmitReceive+0x202>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005508:	6851      	ldr	r1, [r2, #4]
 800550a:	f441 5180 	orr.w	r1, r1, #4096	@ 0x1000
 800550e:	6051      	str	r1, [r2, #4]
 8005510:	e7be      	b.n	8005490 <HAL_SPI_TransmitReceive+0x1e0>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005512:	4642      	mov	r2, r8
 8005514:	f832 1b02 	ldrh.w	r1, [r2], #2
 8005518:	60d9      	str	r1, [r3, #12]
      hspi->TxXferCount--;
 800551a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800551c:	63a2      	str	r2, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 800551e:	3b01      	subs	r3, #1
 8005520:	b29b      	uxth	r3, r3
 8005522:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8005524:	e71c      	b.n	8005360 <HAL_SPI_TransmitReceive+0xb0>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005526:	7b12      	ldrb	r2, [r2, #12]
 8005528:	700a      	strb	r2, [r1, #0]
          hspi->pRxBuffPtr++;
 800552a:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800552c:	3201      	adds	r2, #1
 800552e:	6422      	str	r2, [r4, #64]	@ 0x40
          hspi->RxXferCount--;
 8005530:	f8b4 2046 	ldrh.w	r2, [r4, #70]	@ 0x46
 8005534:	3a01      	subs	r2, #1
 8005536:	b292      	uxth	r2, r2
 8005538:	f8a4 2046 	strh.w	r2, [r4, #70]	@ 0x46
 800553c:	e7a8      	b.n	8005490 <HAL_SPI_TransmitReceive+0x1e0>
        if (hspi->TxXferCount > 1U)
 800553e:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005540:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 8005542:	b289      	uxth	r1, r1
 8005544:	2901      	cmp	r1, #1
 8005546:	d908      	bls.n	800555a <HAL_SPI_TransmitReceive+0x2aa>
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005548:	f833 1b02 	ldrh.w	r1, [r3], #2
 800554c:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800554e:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005550:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005552:	3b02      	subs	r3, #2
 8005554:	b29b      	uxth	r3, r3
 8005556:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8005558:	e77c      	b.n	8005454 <HAL_SPI_TransmitReceive+0x1a4>
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800555a:	781b      	ldrb	r3, [r3, #0]
 800555c:	7313      	strb	r3, [r2, #12]
          hspi->TxXferCount--;
 800555e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
          hspi->pTxBuffPtr++;
 8005560:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 8005562:	3b01      	subs	r3, #1
          hspi->pTxBuffPtr++;
 8005564:	3201      	adds	r2, #1
          hspi->TxXferCount--;
 8005566:	b29b      	uxth	r3, r3
          hspi->pTxBuffPtr++;
 8005568:	63a2      	str	r2, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 800556a:	87e3      	strh	r3, [r4, #62]	@ 0x3e
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800556c:	6822      	ldr	r2, [r4, #0]
 800556e:	e771      	b.n	8005454 <HAL_SPI_TransmitReceive+0x1a4>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005570:	2220      	movs	r2, #32
    __HAL_UNLOCK(hspi);
 8005572:	2300      	movs	r3, #0
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005574:	6622      	str	r2, [r4, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8005576:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 800557a:	2001      	movs	r0, #1
 800557c:	e739      	b.n	80053f2 <HAL_SPI_TransmitReceive+0x142>
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800557e:	f898 2000 	ldrb.w	r2, [r8]
 8005582:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8005584:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr++;
 8005586:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8005588:	3b01      	subs	r3, #1
        hspi->pTxBuffPtr++;
 800558a:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 800558c:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 800558e:	63a2      	str	r2, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8005590:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8005592:	e74d      	b.n	8005430 <HAL_SPI_TransmitReceive+0x180>
        txallowed = 1U;
 8005594:	461f      	mov	r7, r3
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005596:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005598:	68d2      	ldr	r2, [r2, #12]
 800559a:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800559e:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 80055a0:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 80055a4:	3b01      	subs	r3, #1
 80055a6:	b29b      	uxth	r3, r3
 80055a8:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
        txallowed = 1U;
 80055ac:	e795      	b.n	80054da <HAL_SPI_TransmitReceive+0x22a>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80055ae:	685a      	ldr	r2, [r3, #4]
 80055b0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80055b4:	605a      	str	r2, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80055b6:	681a      	ldr	r2, [r3, #0]
 80055b8:	0650      	lsls	r0, r2, #25
 80055ba:	f53f af2b 	bmi.w	8005414 <HAL_SPI_TransmitReceive+0x164>
    __HAL_SPI_ENABLE(hspi);
 80055be:	681a      	ldr	r2, [r3, #0]
 80055c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80055c4:	601a      	str	r2, [r3, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80055c6:	e725      	b.n	8005414 <HAL_SPI_TransmitReceive+0x164>

080055c8 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055c8:	2800      	cmp	r0, #0
 80055ca:	f000 808c 	beq.w	80056e6 <HAL_TIM_Base_Init+0x11e>
{
 80055ce:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055d0:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80055d4:	4604      	mov	r4, r0
 80055d6:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d078      	beq.n	80056d0 <HAL_TIM_Base_Init+0x108>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055de:	6823      	ldr	r3, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055e0:	4942      	ldr	r1, [pc, #264]	@ (80056ec <HAL_TIM_Base_Init+0x124>)
  htim->State = HAL_TIM_STATE_BUSY;
 80055e2:	2202      	movs	r2, #2
 80055e4:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055e8:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 80055ea:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055ec:	d05c      	beq.n	80056a8 <HAL_TIM_Base_Init+0xe0>
 80055ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055f2:	d024      	beq.n	800563e <HAL_TIM_Base_Init+0x76>
 80055f4:	f5a1 3194 	sub.w	r1, r1, #75776	@ 0x12800
 80055f8:	428b      	cmp	r3, r1
 80055fa:	d020      	beq.n	800563e <HAL_TIM_Base_Init+0x76>
 80055fc:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005600:	428b      	cmp	r3, r1
 8005602:	d01c      	beq.n	800563e <HAL_TIM_Base_Init+0x76>
 8005604:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005608:	428b      	cmp	r3, r1
 800560a:	d018      	beq.n	800563e <HAL_TIM_Base_Init+0x76>
 800560c:	f501 3194 	add.w	r1, r1, #75776	@ 0x12800
 8005610:	428b      	cmp	r3, r1
 8005612:	d049      	beq.n	80056a8 <HAL_TIM_Base_Init+0xe0>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005614:	f501 6140 	add.w	r1, r1, #3072	@ 0xc00
 8005618:	428b      	cmp	r3, r1
 800561a:	d05e      	beq.n	80056da <HAL_TIM_Base_Init+0x112>
 800561c:	4934      	ldr	r1, [pc, #208]	@ (80056f0 <HAL_TIM_Base_Init+0x128>)
 800561e:	428b      	cmp	r3, r1
 8005620:	d05b      	beq.n	80056da <HAL_TIM_Base_Init+0x112>
 8005622:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005626:	428b      	cmp	r3, r1
 8005628:	d057      	beq.n	80056da <HAL_TIM_Base_Init+0x112>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800562a:	69a5      	ldr	r5, [r4, #24]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800562c:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800562e:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005630:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005634:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8005636:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005638:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800563a:	6299      	str	r1, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800563c:	e010      	b.n	8005660 <HAL_TIM_Base_Init+0x98>
    tmpcr1 |= Structure->CounterMode;
 800563e:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005640:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005642:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8005646:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8005648:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800564c:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800564e:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005650:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005654:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005656:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 8005658:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800565a:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800565c:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800565e:	6299      	str	r1, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005660:	2201      	movs	r2, #1
 8005662:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005664:	691a      	ldr	r2, [r3, #16]
 8005666:	07d2      	lsls	r2, r2, #31
 8005668:	d503      	bpl.n	8005672 <HAL_TIM_Base_Init+0xaa>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800566a:	691a      	ldr	r2, [r3, #16]
 800566c:	f022 0201 	bic.w	r2, r2, #1
 8005670:	611a      	str	r2, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005672:	2301      	movs	r3, #1
 8005674:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005678:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800567c:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8005680:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8005684:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8005688:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800568c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005690:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8005694:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8005698:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 800569c:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 80056a0:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80056a4:	2000      	movs	r0, #0
}
 80056a6:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 80056a8:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056aa:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056ac:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80056b0:	4302      	orrs	r2, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 80056b2:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056b6:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056b8:	69a1      	ldr	r1, [r4, #24]
 80056ba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80056be:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 80056c0:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80056c2:	68e2      	ldr	r2, [r4, #12]
 80056c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80056c6:	6862      	ldr	r2, [r4, #4]
 80056c8:	629a      	str	r2, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80056ca:	6962      	ldr	r2, [r4, #20]
 80056cc:	631a      	str	r2, [r3, #48]	@ 0x30
 80056ce:	e7c7      	b.n	8005660 <HAL_TIM_Base_Init+0x98>
    htim->Lock = HAL_UNLOCKED;
 80056d0:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80056d4:	f7fc fff8 	bl	80026c8 <HAL_TIM_Base_MspInit>
 80056d8:	e781      	b.n	80055de <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056da:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056dc:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 80056de:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056e2:	4302      	orrs	r2, r0
 80056e4:	e7e9      	b.n	80056ba <HAL_TIM_Base_Init+0xf2>
    return HAL_ERROR;
 80056e6:	2001      	movs	r0, #1
}
 80056e8:	4770      	bx	lr
 80056ea:	bf00      	nop
 80056ec:	40012c00 	.word	0x40012c00
 80056f0:	40014400 	.word	0x40014400

080056f4 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 80056f4:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	d123      	bne.n	8005744 <HAL_TIM_Base_Start+0x50>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056fc:	6803      	ldr	r3, [r0, #0]
 80056fe:	4a17      	ldr	r2, [pc, #92]	@ (800575c <HAL_TIM_Base_Start+0x68>)
  htim->State = HAL_TIM_STATE_BUSY;
 8005700:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005702:	4293      	cmp	r3, r2
  htim->State = HAL_TIM_STATE_BUSY;
 8005704:	f880 103d 	strb.w	r1, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005708:	d01e      	beq.n	8005748 <HAL_TIM_Base_Start+0x54>
 800570a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800570e:	d01b      	beq.n	8005748 <HAL_TIM_Base_Start+0x54>
 8005710:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8005714:	4293      	cmp	r3, r2
 8005716:	d017      	beq.n	8005748 <HAL_TIM_Base_Start+0x54>
 8005718:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800571c:	4293      	cmp	r3, r2
 800571e:	d013      	beq.n	8005748 <HAL_TIM_Base_Start+0x54>
 8005720:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005724:	4293      	cmp	r3, r2
 8005726:	d00f      	beq.n	8005748 <HAL_TIM_Base_Start+0x54>
 8005728:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 800572c:	4293      	cmp	r3, r2
 800572e:	d00b      	beq.n	8005748 <HAL_TIM_Base_Start+0x54>
 8005730:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8005734:	4293      	cmp	r3, r2
 8005736:	d007      	beq.n	8005748 <HAL_TIM_Base_Start+0x54>
      __HAL_TIM_ENABLE(htim);
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	f042 0201 	orr.w	r2, r2, #1
 800573e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005740:	2000      	movs	r0, #0
 8005742:	4770      	bx	lr
    return HAL_ERROR;
 8005744:	2001      	movs	r0, #1
}
 8005746:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005748:	6899      	ldr	r1, [r3, #8]
 800574a:	4a05      	ldr	r2, [pc, #20]	@ (8005760 <HAL_TIM_Base_Start+0x6c>)
 800574c:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800574e:	2a06      	cmp	r2, #6
 8005750:	d0f6      	beq.n	8005740 <HAL_TIM_Base_Start+0x4c>
 8005752:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8005756:	d1ef      	bne.n	8005738 <HAL_TIM_Base_Start+0x44>
  return HAL_OK;
 8005758:	2000      	movs	r0, #0
 800575a:	4770      	bx	lr
 800575c:	40012c00 	.word	0x40012c00
 8005760:	00010007 	.word	0x00010007

08005764 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8005764:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8005768:	2b01      	cmp	r3, #1
 800576a:	d06f      	beq.n	800584c <HAL_TIM_ConfigClockSource+0xe8>
 800576c:	4602      	mov	r2, r0
{
 800576e:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8005770:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 8005772:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8005774:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_LOCK(htim);
 8005778:	2001      	movs	r0, #1
 800577a:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 800577e:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005780:	4b4c      	ldr	r3, [pc, #304]	@ (80058b4 <HAL_TIM_ConfigClockSource+0x150>)
 8005782:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 8005784:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8005786:	680b      	ldr	r3, [r1, #0]
 8005788:	2b60      	cmp	r3, #96	@ 0x60
 800578a:	d061      	beq.n	8005850 <HAL_TIM_ConfigClockSource+0xec>
 800578c:	d824      	bhi.n	80057d8 <HAL_TIM_ConfigClockSource+0x74>
 800578e:	2b40      	cmp	r3, #64	@ 0x40
 8005790:	d077      	beq.n	8005882 <HAL_TIM_ConfigClockSource+0x11e>
 8005792:	d94a      	bls.n	800582a <HAL_TIM_ConfigClockSource+0xc6>
 8005794:	2b50      	cmp	r3, #80	@ 0x50
 8005796:	d117      	bne.n	80057c8 <HAL_TIM_ConfigClockSource+0x64>
                               sClockSourceConfig->ClockPolarity,
 8005798:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800579a:	68c8      	ldr	r0, [r1, #12]
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800579c:	6a21      	ldr	r1, [r4, #32]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800579e:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 80057a2:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057a4:	6a23      	ldr	r3, [r4, #32]
 80057a6:	f023 0301 	bic.w	r3, r3, #1
 80057aa:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057ac:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80057ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80057b2:	ea43 1300 	orr.w	r3, r3, r0, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80057b6:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 80057b8:	6221      	str	r1, [r4, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80057ba:	68a3      	ldr	r3, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80057bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80057c0:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057c4:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80057c6:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80057c8:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 80057ca:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80057cc:	f882 103d 	strb.w	r1, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80057d0:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 80057d4:	bc30      	pop	{r4, r5}
 80057d6:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 80057d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057dc:	d0f3      	beq.n	80057c6 <HAL_TIM_ConfigClockSource+0x62>
 80057de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057e2:	d110      	bne.n	8005806 <HAL_TIM_ConfigClockSource+0xa2>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80057e4:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80057e8:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80057ea:	432b      	orrs	r3, r5
 80057ec:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057ee:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80057f2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 80057f6:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057f8:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80057fa:	68a3      	ldr	r3, [r4, #8]
 80057fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005800:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005802:	2000      	movs	r0, #0
 8005804:	e7e0      	b.n	80057c8 <HAL_TIM_ConfigClockSource+0x64>
  switch (sClockSourceConfig->ClockSource)
 8005806:	2b70      	cmp	r3, #112	@ 0x70
 8005808:	d1de      	bne.n	80057c8 <HAL_TIM_ConfigClockSource+0x64>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800580a:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800580e:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005810:	432b      	orrs	r3, r5
 8005812:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005814:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005818:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800581c:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800581e:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 8005820:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005822:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8005826:	60a3      	str	r3, [r4, #8]
      break;
 8005828:	e7cd      	b.n	80057c6 <HAL_TIM_ConfigClockSource+0x62>
  switch (sClockSourceConfig->ClockSource)
 800582a:	2b20      	cmp	r3, #32
 800582c:	d002      	beq.n	8005834 <HAL_TIM_ConfigClockSource+0xd0>
 800582e:	d909      	bls.n	8005844 <HAL_TIM_ConfigClockSource+0xe0>
 8005830:	2b30      	cmp	r3, #48	@ 0x30
 8005832:	d1c9      	bne.n	80057c8 <HAL_TIM_ConfigClockSource+0x64>
  tmpsmcr = TIMx->SMCR;
 8005834:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005836:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800583a:	430b      	orrs	r3, r1
 800583c:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8005840:	60a3      	str	r3, [r4, #8]
}
 8005842:	e7c0      	b.n	80057c6 <HAL_TIM_ConfigClockSource+0x62>
  switch (sClockSourceConfig->ClockSource)
 8005844:	f033 0110 	bics.w	r1, r3, #16
 8005848:	d1be      	bne.n	80057c8 <HAL_TIM_ConfigClockSource+0x64>
 800584a:	e7f3      	b.n	8005834 <HAL_TIM_ConfigClockSource+0xd0>
  __HAL_LOCK(htim);
 800584c:	2002      	movs	r0, #2
}
 800584e:	4770      	bx	lr
  tmpccer = TIMx->CCER;
 8005850:	6a23      	ldr	r3, [r4, #32]
                               sClockSourceConfig->ClockPolarity,
 8005852:	684d      	ldr	r5, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005854:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005856:	6a21      	ldr	r1, [r4, #32]
 8005858:	f021 0110 	bic.w	r1, r1, #16
 800585c:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800585e:	69a1      	ldr	r1, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005860:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005864:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 8005868:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800586c:	ea41 3100 	orr.w	r1, r1, r0, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8005870:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 8005872:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8005874:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005876:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800587a:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 800587e:	60a3      	str	r3, [r4, #8]
}
 8005880:	e7a1      	b.n	80057c6 <HAL_TIM_ConfigClockSource+0x62>
                               sClockSourceConfig->ClockPolarity,
 8005882:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005884:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 8005886:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005888:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 800588c:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800588e:	6a23      	ldr	r3, [r4, #32]
 8005890:	f023 0301 	bic.w	r3, r3, #1
 8005894:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005896:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005898:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800589c:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80058a0:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 80058a2:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 80058a4:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80058a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80058aa:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 80058ae:	60a3      	str	r3, [r4, #8]
}
 80058b0:	e789      	b.n	80057c6 <HAL_TIM_ConfigClockSource+0x62>
 80058b2:	bf00      	nop
 80058b4:	fffe0088 	.word	0xfffe0088

080058b8 <HAL_TIM_PeriodElapsedCallback>:
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 80058b8:	4770      	bx	lr
 80058ba:	bf00      	nop

080058bc <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 80058bc:	4770      	bx	lr
 80058be:	bf00      	nop

080058c0 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 80058c0:	4770      	bx	lr
 80058c2:	bf00      	nop

080058c4 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 80058c4:	4770      	bx	lr
 80058c6:	bf00      	nop

080058c8 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 80058c8:	4770      	bx	lr
 80058ca:	bf00      	nop

080058cc <HAL_TIM_IRQHandler>:
{
 80058cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t itsource = htim->Instance->DIER;
 80058ce:	6803      	ldr	r3, [r0, #0]
 80058d0:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 80058d2:	691c      	ldr	r4, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80058d4:	07a1      	lsls	r1, r4, #30
{
 80058d6:	4605      	mov	r5, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80058d8:	d501      	bpl.n	80058de <HAL_TIM_IRQHandler+0x12>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80058da:	07b2      	lsls	r2, r6, #30
 80058dc:	d457      	bmi.n	800598e <HAL_TIM_IRQHandler+0xc2>
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80058de:	0767      	lsls	r7, r4, #29
 80058e0:	d501      	bpl.n	80058e6 <HAL_TIM_IRQHandler+0x1a>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80058e2:	0770      	lsls	r0, r6, #29
 80058e4:	d440      	bmi.n	8005968 <HAL_TIM_IRQHandler+0x9c>
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80058e6:	0721      	lsls	r1, r4, #28
 80058e8:	d501      	bpl.n	80058ee <HAL_TIM_IRQHandler+0x22>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80058ea:	0732      	lsls	r2, r6, #28
 80058ec:	d42a      	bmi.n	8005944 <HAL_TIM_IRQHandler+0x78>
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80058ee:	06e7      	lsls	r7, r4, #27
 80058f0:	d501      	bpl.n	80058f6 <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80058f2:	06f0      	lsls	r0, r6, #27
 80058f4:	d413      	bmi.n	800591e <HAL_TIM_IRQHandler+0x52>
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80058f6:	07e1      	lsls	r1, r4, #31
 80058f8:	d501      	bpl.n	80058fe <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80058fa:	07f2      	lsls	r2, r6, #31
 80058fc:	d465      	bmi.n	80059ca <HAL_TIM_IRQHandler+0xfe>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80058fe:	f414 5f02 	tst.w	r4, #8320	@ 0x2080
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005902:	f404 7780 	and.w	r7, r4, #256	@ 0x100
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005906:	d052      	beq.n	80059ae <HAL_TIM_IRQHandler+0xe2>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005908:	0633      	lsls	r3, r6, #24
 800590a:	d466      	bmi.n	80059da <HAL_TIM_IRQHandler+0x10e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800590c:	0660      	lsls	r0, r4, #25
 800590e:	d501      	bpl.n	8005914 <HAL_TIM_IRQHandler+0x48>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005910:	0671      	lsls	r1, r6, #25
 8005912:	d473      	bmi.n	80059fc <HAL_TIM_IRQHandler+0x130>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005914:	06a2      	lsls	r2, r4, #26
 8005916:	d501      	bpl.n	800591c <HAL_TIM_IRQHandler+0x50>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005918:	06b3      	lsls	r3, r6, #26
 800591a:	d44d      	bmi.n	80059b8 <HAL_TIM_IRQHandler+0xec>
}
 800591c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800591e:	682b      	ldr	r3, [r5, #0]
 8005920:	f06f 0210 	mvn.w	r2, #16
 8005924:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005926:	2208      	movs	r2, #8
 8005928:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800592a:	69db      	ldr	r3, [r3, #28]
 800592c:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8005930:	4628      	mov	r0, r5
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005932:	d174      	bne.n	8005a1e <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005934:	f7ff ffc2 	bl	80058bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005938:	4628      	mov	r0, r5
 800593a:	f7ff ffc3 	bl	80058c4 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800593e:	2300      	movs	r3, #0
 8005940:	772b      	strb	r3, [r5, #28]
 8005942:	e7d8      	b.n	80058f6 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005944:	682b      	ldr	r3, [r5, #0]
 8005946:	f06f 0208 	mvn.w	r2, #8
 800594a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800594c:	2204      	movs	r2, #4
 800594e:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005950:	69db      	ldr	r3, [r3, #28]
 8005952:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8005954:	4628      	mov	r0, r5
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005956:	d15f      	bne.n	8005a18 <HAL_TIM_IRQHandler+0x14c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005958:	f7ff ffb0 	bl	80058bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800595c:	4628      	mov	r0, r5
 800595e:	f7ff ffb1 	bl	80058c4 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005962:	2300      	movs	r3, #0
 8005964:	772b      	strb	r3, [r5, #28]
 8005966:	e7c2      	b.n	80058ee <HAL_TIM_IRQHandler+0x22>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005968:	682b      	ldr	r3, [r5, #0]
 800596a:	f06f 0204 	mvn.w	r2, #4
 800596e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005970:	2202      	movs	r2, #2
 8005972:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005974:	699b      	ldr	r3, [r3, #24]
 8005976:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800597a:	4628      	mov	r0, r5
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800597c:	d149      	bne.n	8005a12 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800597e:	f7ff ff9d 	bl	80058bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005982:	4628      	mov	r0, r5
 8005984:	f7ff ff9e 	bl	80058c4 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005988:	2300      	movs	r3, #0
 800598a:	772b      	strb	r3, [r5, #28]
 800598c:	e7ab      	b.n	80058e6 <HAL_TIM_IRQHandler+0x1a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800598e:	f06f 0202 	mvn.w	r2, #2
 8005992:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005994:	2201      	movs	r2, #1
 8005996:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005998:	699b      	ldr	r3, [r3, #24]
 800599a:	079b      	lsls	r3, r3, #30
 800599c:	d136      	bne.n	8005a0c <HAL_TIM_IRQHandler+0x140>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800599e:	f7ff ff8d 	bl	80058bc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059a2:	4628      	mov	r0, r5
 80059a4:	f7ff ff8e 	bl	80058c4 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059a8:	2300      	movs	r3, #0
 80059aa:	772b      	strb	r3, [r5, #28]
 80059ac:	e797      	b.n	80058de <HAL_TIM_IRQHandler+0x12>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80059ae:	2f00      	cmp	r7, #0
 80059b0:	d0ac      	beq.n	800590c <HAL_TIM_IRQHandler+0x40>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80059b2:	0637      	lsls	r7, r6, #24
 80059b4:	d41a      	bmi.n	80059ec <HAL_TIM_IRQHandler+0x120>
 80059b6:	e7a9      	b.n	800590c <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80059b8:	682b      	ldr	r3, [r5, #0]
 80059ba:	f06f 0220 	mvn.w	r2, #32
 80059be:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80059c0:	4628      	mov	r0, r5
}
 80059c2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      HAL_TIMEx_CommutCallback(htim);
 80059c6:	f000 b87d 	b.w	8005ac4 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80059ca:	682b      	ldr	r3, [r5, #0]
 80059cc:	f06f 0201 	mvn.w	r2, #1
 80059d0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80059d2:	4628      	mov	r0, r5
 80059d4:	f7ff ff70 	bl	80058b8 <HAL_TIM_PeriodElapsedCallback>
 80059d8:	e791      	b.n	80058fe <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80059da:	682b      	ldr	r3, [r5, #0]
 80059dc:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80059e0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80059e2:	4628      	mov	r0, r5
 80059e4:	f000 f870 	bl	8005ac8 <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80059e8:	2f00      	cmp	r7, #0
 80059ea:	d08f      	beq.n	800590c <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80059ec:	682b      	ldr	r3, [r5, #0]
 80059ee:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80059f2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80059f4:	4628      	mov	r0, r5
 80059f6:	f000 f869 	bl	8005acc <HAL_TIMEx_Break2Callback>
 80059fa:	e787      	b.n	800590c <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80059fc:	682b      	ldr	r3, [r5, #0]
 80059fe:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005a02:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8005a04:	4628      	mov	r0, r5
 8005a06:	f7ff ff5f 	bl	80058c8 <HAL_TIM_TriggerCallback>
 8005a0a:	e783      	b.n	8005914 <HAL_TIM_IRQHandler+0x48>
          HAL_TIM_IC_CaptureCallback(htim);
 8005a0c:	f7ff ff58 	bl	80058c0 <HAL_TIM_IC_CaptureCallback>
 8005a10:	e7ca      	b.n	80059a8 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 8005a12:	f7ff ff55 	bl	80058c0 <HAL_TIM_IC_CaptureCallback>
 8005a16:	e7b7      	b.n	8005988 <HAL_TIM_IRQHandler+0xbc>
        HAL_TIM_IC_CaptureCallback(htim);
 8005a18:	f7ff ff52 	bl	80058c0 <HAL_TIM_IC_CaptureCallback>
 8005a1c:	e7a1      	b.n	8005962 <HAL_TIM_IRQHandler+0x96>
        HAL_TIM_IC_CaptureCallback(htim);
 8005a1e:	f7ff ff4f 	bl	80058c0 <HAL_TIM_IC_CaptureCallback>
 8005a22:	e78c      	b.n	800593e <HAL_TIM_IRQHandler+0x72>

08005a24 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a24:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8005a28:	2a01      	cmp	r2, #1
 8005a2a:	d044      	beq.n	8005ab6 <HAL_TIMEx_MasterConfigSynchronization+0x92>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005a2c:	6802      	ldr	r2, [r0, #0]
{
 8005a2e:	b470      	push	{r4, r5, r6}
 8005a30:	4603      	mov	r3, r0

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005a32:	4e22      	ldr	r6, [pc, #136]	@ (8005abc <HAL_TIMEx_MasterConfigSynchronization+0x98>)
  htim->State = HAL_TIM_STATE_BUSY;
 8005a34:	2002      	movs	r0, #2
 8005a36:	f883 003d 	strb.w	r0, [r3, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005a3a:	42b2      	cmp	r2, r6
  tmpcr2 = htim->Instance->CR2;
 8005a3c:	6850      	ldr	r0, [r2, #4]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a3e:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 8005a40:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005a42:	d026      	beq.n	8005a92 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8005a44:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 8005a48:	42b2      	cmp	r2, r6
 8005a4a:	d02b      	beq.n	8005aa4 <HAL_TIMEx_MasterConfigSynchronization+0x80>
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a4c:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a50:	4328      	orrs	r0, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a52:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
  htim->Instance->CR2 = tmpcr2;
 8005a56:	6050      	str	r0, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a58:	d00e      	beq.n	8005a78 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8005a5a:	4819      	ldr	r0, [pc, #100]	@ (8005ac0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 8005a5c:	4282      	cmp	r2, r0
 8005a5e:	d00b      	beq.n	8005a78 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8005a60:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8005a64:	4282      	cmp	r2, r0
 8005a66:	d007      	beq.n	8005a78 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8005a68:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8005a6c:	4282      	cmp	r2, r0
 8005a6e:	d003      	beq.n	8005a78 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8005a70:	f500 309a 	add.w	r0, r0, #78848	@ 0x13400
 8005a74:	4282      	cmp	r2, r0
 8005a76:	d104      	bne.n	8005a82 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a78:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005a7a:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a7e:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005a80:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8005a82:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8005a84:	2201      	movs	r2, #1
 8005a86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8005a8a:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8005a8e:	bc70      	pop	{r4, r5, r6}
 8005a90:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005a92:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005a94:	f420 0070 	bic.w	r0, r0, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005a98:	4330      	orrs	r0, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a9a:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a9e:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 8005aa0:	6050      	str	r0, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005aa2:	e7e9      	b.n	8005a78 <HAL_TIMEx_MasterConfigSynchronization+0x54>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005aa4:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005aa6:	f420 0070 	bic.w	r0, r0, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005aaa:	4330      	orrs	r0, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8005aac:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ab0:	4305      	orrs	r5, r0
  htim->Instance->CR2 = tmpcr2;
 8005ab2:	6055      	str	r5, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ab4:	e7e0      	b.n	8005a78 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  __HAL_LOCK(htim);
 8005ab6:	2002      	movs	r0, #2
}
 8005ab8:	4770      	bx	lr
 8005aba:	bf00      	nop
 8005abc:	40012c00 	.word	0x40012c00
 8005ac0:	40000400 	.word	0x40000400

08005ac4 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8005ac4:	4770      	bx	lr
 8005ac6:	bf00      	nop

08005ac8 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8005ac8:	4770      	bx	lr
 8005aca:	bf00      	nop

08005acc <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 8005acc:	4770      	bx	lr
 8005ace:	bf00      	nop

08005ad0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ad0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ad4:	4604      	mov	r4, r0
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ad6:	6fc0      	ldr	r0, [r0, #124]	@ 0x7c
 8005ad8:	2820      	cmp	r0, #32
 8005ada:	d14f      	bne.n	8005b7c <HAL_UART_Transmit+0xac>
  {
    if ((pData == NULL) || (Size == 0U))
 8005adc:	4688      	mov	r8, r1
 8005ade:	b109      	cbz	r1, 8005ae4 <HAL_UART_Transmit+0x14>
 8005ae0:	4617      	mov	r7, r2
 8005ae2:	b912      	cbnz	r2, 8005aea <HAL_UART_Transmit+0x1a>
    {
      return  HAL_ERROR;
 8005ae4:	2001      	movs	r0, #1
  }
  else
  {
    return HAL_BUSY;
  }
}
 8005ae6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005aea:	461d      	mov	r5, r3
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005aec:	f04f 0900 	mov.w	r9, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005af0:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005af2:	f8c4 9084 	str.w	r9, [r4, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005af6:	67e3      	str	r3, [r4, #124]	@ 0x7c
    tickstart = HAL_GetTick();
 8005af8:	f7fc fe76 	bl	80027e8 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005afc:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
 8005afe:	f8a4 7050 	strh.w	r7, [r4, #80]	@ 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferCount = Size;
 8005b06:	f8a4 7052 	strh.w	r7, [r4, #82]	@ 0x52
    tickstart = HAL_GetTick();
 8005b0a:	4606      	mov	r6, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b0c:	d045      	beq.n	8005b9a <HAL_UART_Transmit+0xca>
    while (huart->TxXferCount > 0U)
 8005b0e:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b12:	6823      	ldr	r3, [r4, #0]
    while (huart->TxXferCount > 0U)
 8005b14:	b292      	uxth	r2, r2
 8005b16:	b1aa      	cbz	r2, 8005b44 <HAL_UART_Transmit+0x74>
 8005b18:	1c68      	adds	r0, r5, #1
 8005b1a:	d124      	bne.n	8005b66 <HAL_UART_Transmit+0x96>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b1c:	69da      	ldr	r2, [r3, #28]
 8005b1e:	0612      	lsls	r2, r2, #24
 8005b20:	d5fc      	bpl.n	8005b1c <HAL_UART_Transmit+0x4c>
      if (pdata8bits == NULL)
 8005b22:	f1b8 0f00 	cmp.w	r8, #0
 8005b26:	d024      	beq.n	8005b72 <HAL_UART_Transmit+0xa2>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005b28:	f818 2b01 	ldrb.w	r2, [r8], #1
 8005b2c:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->TxXferCount--;
 8005b2e:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
 8005b32:	3a01      	subs	r2, #1
 8005b34:	b292      	uxth	r2, r2
 8005b36:	f8a4 2052 	strh.w	r2, [r4, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005b3a:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
 8005b3e:	b292      	uxth	r2, r2
 8005b40:	2a00      	cmp	r2, #0
 8005b42:	d1e9      	bne.n	8005b18 <HAL_UART_Transmit+0x48>
 8005b44:	1c69      	adds	r1, r5, #1
 8005b46:	d124      	bne.n	8005b92 <HAL_UART_Transmit+0xc2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b48:	69da      	ldr	r2, [r3, #28]
 8005b4a:	0652      	lsls	r2, r2, #25
 8005b4c:	d5fc      	bpl.n	8005b48 <HAL_UART_Transmit+0x78>
    huart->gState = HAL_UART_STATE_READY;
 8005b4e:	2320      	movs	r3, #32
 8005b50:	67e3      	str	r3, [r4, #124]	@ 0x7c
    return HAL_OK;
 8005b52:	2000      	movs	r0, #0
 8005b54:	e7c7      	b.n	8005ae6 <HAL_UART_Transmit+0x16>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b56:	f7fc fe47 	bl	80027e8 <HAL_GetTick>
 8005b5a:	1b80      	subs	r0, r0, r6
 8005b5c:	4285      	cmp	r5, r0
 8005b5e:	d322      	bcc.n	8005ba6 <HAL_UART_Transmit+0xd6>
 8005b60:	b30d      	cbz	r5, 8005ba6 <HAL_UART_Transmit+0xd6>
      {

        return HAL_TIMEOUT;
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005b62:	6823      	ldr	r3, [r4, #0]
 8005b64:	681a      	ldr	r2, [r3, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b66:	69da      	ldr	r2, [r3, #28]
 8005b68:	0617      	lsls	r7, r2, #24
 8005b6a:	d5f4      	bpl.n	8005b56 <HAL_UART_Transmit+0x86>
      if (pdata8bits == NULL)
 8005b6c:	f1b8 0f00 	cmp.w	r8, #0
 8005b70:	d1da      	bne.n	8005b28 <HAL_UART_Transmit+0x58>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005b72:	f839 2b02 	ldrh.w	r2, [r9], #2
 8005b76:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b7a:	e7d7      	b.n	8005b2c <HAL_UART_Transmit+0x5c>
    return HAL_BUSY;
 8005b7c:	2002      	movs	r0, #2
}
 8005b7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b82:	f7fc fe31 	bl	80027e8 <HAL_GetTick>
 8005b86:	1b83      	subs	r3, r0, r6
 8005b88:	429d      	cmp	r5, r3
 8005b8a:	d30c      	bcc.n	8005ba6 <HAL_UART_Transmit+0xd6>
 8005b8c:	b15d      	cbz	r5, 8005ba6 <HAL_UART_Transmit+0xd6>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005b8e:	6823      	ldr	r3, [r4, #0]
 8005b90:	681a      	ldr	r2, [r3, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b92:	69db      	ldr	r3, [r3, #28]
 8005b94:	065b      	lsls	r3, r3, #25
 8005b96:	d5f4      	bpl.n	8005b82 <HAL_UART_Transmit+0xb2>
 8005b98:	e7d9      	b.n	8005b4e <HAL_UART_Transmit+0x7e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b9a:	6923      	ldr	r3, [r4, #16]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d1b6      	bne.n	8005b0e <HAL_UART_Transmit+0x3e>
 8005ba0:	46c1      	mov	r9, r8
      pdata8bits  = NULL;
 8005ba2:	4698      	mov	r8, r3
 8005ba4:	e7b3      	b.n	8005b0e <HAL_UART_Transmit+0x3e>
        huart->gState = HAL_UART_STATE_READY;
 8005ba6:	2320      	movs	r3, #32
 8005ba8:	67e3      	str	r3, [r4, #124]	@ 0x7c
        return HAL_TIMEOUT;
 8005baa:	2003      	movs	r0, #3
}
 8005bac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08005bb0 <HAL_UART_Receive>:
{
 8005bb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005bb4:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 8005bb6:	f8d0 0080 	ldr.w	r0, [r0, #128]	@ 0x80
 8005bba:	2820      	cmp	r0, #32
 8005bbc:	d148      	bne.n	8005c50 <HAL_UART_Receive+0xa0>
    if ((pData == NULL) || (Size == 0U))
 8005bbe:	4689      	mov	r9, r1
 8005bc0:	b109      	cbz	r1, 8005bc6 <HAL_UART_Receive+0x16>
 8005bc2:	4616      	mov	r6, r2
 8005bc4:	b912      	cbnz	r2, 8005bcc <HAL_UART_Receive+0x1c>
      return  HAL_ERROR;
 8005bc6:	2001      	movs	r0, #1
}
 8005bc8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bcc:	f04f 0800 	mov.w	r8, #0
 8005bd0:	461d      	mov	r5, r3
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005bd2:	2322      	movs	r3, #34	@ 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bd4:	f8c4 8084 	str.w	r8, [r4, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005bd8:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bdc:	f8c4 8060 	str.w	r8, [r4, #96]	@ 0x60
    tickstart = HAL_GetTick();
 8005be0:	f7fc fe02 	bl	80027e8 <HAL_GetTick>
    UART_MASK_COMPUTATION(huart);
 8005be4:	68a3      	ldr	r3, [r4, #8]
    huart->RxXferSize  = Size;
 8005be6:	f8a4 6058 	strh.w	r6, [r4, #88]	@ 0x58
    UART_MASK_COMPUTATION(huart);
 8005bea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->RxXferCount = Size;
 8005bee:	f8a4 605a 	strh.w	r6, [r4, #90]	@ 0x5a
    tickstart = HAL_GetTick();
 8005bf2:	4607      	mov	r7, r0
    UART_MASK_COMPUTATION(huart);
 8005bf4:	d06c      	beq.n	8005cd0 <HAL_UART_Receive+0x120>
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	f040 8081 	bne.w	8005cfe <HAL_UART_Receive+0x14e>
    uhMask = huart->Mask;
 8005bfc:	4698      	mov	r8, r3
    UART_MASK_COMPUTATION(huart);
 8005bfe:	6923      	ldr	r3, [r4, #16]
    uhMask = huart->Mask;
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	bf0c      	ite	eq
 8005c04:	26ff      	moveq	r6, #255	@ 0xff
 8005c06:	267f      	movne	r6, #127	@ 0x7f
    while (huart->RxXferCount > 0U)
 8005c08:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
    UART_MASK_COMPUTATION(huart);
 8005c0c:	f8a4 605c 	strh.w	r6, [r4, #92]	@ 0x5c
    while (huart->RxXferCount > 0U)
 8005c10:	b29b      	uxth	r3, r3
 8005c12:	b1bb      	cbz	r3, 8005c44 <HAL_UART_Receive+0x94>
 8005c14:	6823      	ldr	r3, [r4, #0]
 8005c16:	1c6a      	adds	r2, r5, #1
 8005c18:	d11d      	bne.n	8005c56 <HAL_UART_Receive+0xa6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c1a:	69da      	ldr	r2, [r3, #28]
 8005c1c:	0690      	lsls	r0, r2, #26
 8005c1e:	d5fc      	bpl.n	8005c1a <HAL_UART_Receive+0x6a>
      if (pdata8bits == NULL)
 8005c20:	f1b9 0f00 	cmp.w	r9, #0
 8005c24:	d05b      	beq.n	8005cde <HAL_UART_Receive+0x12e>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005c26:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005c28:	4033      	ands	r3, r6
 8005c2a:	f809 3b01 	strb.w	r3, [r9], #1
      huart->RxXferCount--;
 8005c2e:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
 8005c32:	3b01      	subs	r3, #1
 8005c34:	b29b      	uxth	r3, r3
 8005c36:	f8a4 305a 	strh.w	r3, [r4, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8005c3a:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
 8005c3e:	b29b      	uxth	r3, r3
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d1e7      	bne.n	8005c14 <HAL_UART_Receive+0x64>
    huart->RxState = HAL_UART_STATE_READY;
 8005c44:	2320      	movs	r3, #32
 8005c46:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
    return HAL_OK;
 8005c4a:	2000      	movs	r0, #0
}
 8005c4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 8005c50:	2002      	movs	r0, #2
}
 8005c52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c56:	69da      	ldr	r2, [r3, #28]
 8005c58:	0691      	lsls	r1, r2, #26
 8005c5a:	d4e1      	bmi.n	8005c20 <HAL_UART_Receive+0x70>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c5c:	f7fc fdc4 	bl	80027e8 <HAL_GetTick>
 8005c60:	1bc0      	subs	r0, r0, r7
 8005c62:	4285      	cmp	r5, r0
 8005c64:	d32e      	bcc.n	8005cc4 <HAL_UART_Receive+0x114>
 8005c66:	b36d      	cbz	r5, 8005cc4 <HAL_UART_Receive+0x114>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005c68:	6823      	ldr	r3, [r4, #0]
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	0750      	lsls	r0, r2, #29
 8005c6e:	d5f2      	bpl.n	8005c56 <HAL_UART_Receive+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005c70:	69da      	ldr	r2, [r3, #28]
 8005c72:	0711      	lsls	r1, r2, #28
 8005c74:	d459      	bmi.n	8005d2a <HAL_UART_Receive+0x17a>
          /* Process Unlocked */
          __HAL_UNLOCK(huart);

          return HAL_ERROR;
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005c76:	69da      	ldr	r2, [r3, #28]
 8005c78:	0512      	lsls	r2, r2, #20
 8005c7a:	d5ec      	bpl.n	8005c56 <HAL_UART_Receive+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c7c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005c80:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c82:	e853 2f00 	ldrex	r2, [r3]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c86:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c8a:	e843 2100 	strex	r1, r2, [r3]
 8005c8e:	2900      	cmp	r1, #0
 8005c90:	d1f7      	bne.n	8005c82 <HAL_UART_Receive+0xd2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c92:	f103 0208 	add.w	r2, r3, #8
 8005c96:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c9a:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c9e:	f103 0008 	add.w	r0, r3, #8
 8005ca2:	e840 2100 	strex	r1, r2, [r0]
 8005ca6:	2900      	cmp	r1, #0
 8005ca8:	d1f3      	bne.n	8005c92 <HAL_UART_Receive+0xe2>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005caa:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8005cac:	2a01      	cmp	r2, #1
 8005cae:	d02d      	beq.n	8005d0c <HAL_UART_Receive+0x15c>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cb0:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8005cb2:	2220      	movs	r2, #32
 8005cb4:	f8c4 2080 	str.w	r2, [r4, #128]	@ 0x80

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005cb8:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cba:	6623      	str	r3, [r4, #96]	@ 0x60
          __HAL_UNLOCK(huart);
 8005cbc:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005cc0:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8005cc4:	2320      	movs	r3, #32
 8005cc6:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
        return HAL_TIMEOUT;
 8005cca:	2003      	movs	r0, #3
}
 8005ccc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    UART_MASK_COMPUTATION(huart);
 8005cd0:	6923      	ldr	r3, [r4, #16]
 8005cd2:	b9cb      	cbnz	r3, 8005d08 <HAL_UART_Receive+0x158>
 8005cd4:	46c8      	mov	r8, r9
    uhMask = huart->Mask;
 8005cd6:	f240 16ff 	movw	r6, #511	@ 0x1ff
      pdata8bits  = NULL;
 8005cda:	4699      	mov	r9, r3
 8005cdc:	e794      	b.n	8005c08 <HAL_UART_Receive+0x58>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005cde:	8c9a      	ldrh	r2, [r3, #36]	@ 0x24
 8005ce0:	4032      	ands	r2, r6
 8005ce2:	f828 2b02 	strh.w	r2, [r8], #2
      huart->RxXferCount--;
 8005ce6:	f8b4 205a 	ldrh.w	r2, [r4, #90]	@ 0x5a
 8005cea:	3a01      	subs	r2, #1
 8005cec:	b292      	uxth	r2, r2
 8005cee:	f8a4 205a 	strh.w	r2, [r4, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8005cf2:	f8b4 205a 	ldrh.w	r2, [r4, #90]	@ 0x5a
 8005cf6:	b292      	uxth	r2, r2
 8005cf8:	2a00      	cmp	r2, #0
 8005cfa:	d18c      	bne.n	8005c16 <HAL_UART_Receive+0x66>
 8005cfc:	e7a2      	b.n	8005c44 <HAL_UART_Receive+0x94>
    UART_MASK_COMPUTATION(huart);
 8005cfe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d02:	d00c      	beq.n	8005d1e <HAL_UART_Receive+0x16e>
    uhMask = huart->Mask;
 8005d04:	4646      	mov	r6, r8
 8005d06:	e77f      	b.n	8005c08 <HAL_UART_Receive+0x58>
 8005d08:	26ff      	movs	r6, #255	@ 0xff
 8005d0a:	e77d      	b.n	8005c08 <HAL_UART_Receive+0x58>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d0c:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d10:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d14:	e843 2100 	strex	r1, r2, [r3]
 8005d18:	2900      	cmp	r1, #0
 8005d1a:	d1f7      	bne.n	8005d0c <HAL_UART_Receive+0x15c>
 8005d1c:	e7c8      	b.n	8005cb0 <HAL_UART_Receive+0x100>
    UART_MASK_COMPUTATION(huart);
 8005d1e:	6923      	ldr	r3, [r4, #16]
    uhMask = huart->Mask;
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	bf14      	ite	ne
 8005d24:	263f      	movne	r6, #63	@ 0x3f
 8005d26:	267f      	moveq	r6, #127	@ 0x7f
 8005d28:	e76e      	b.n	8005c08 <HAL_UART_Receive+0x58>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005d2a:	2208      	movs	r2, #8
 8005d2c:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d2e:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d32:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d36:	e843 2100 	strex	r1, r2, [r3]
 8005d3a:	2900      	cmp	r1, #0
 8005d3c:	d1f7      	bne.n	8005d2e <HAL_UART_Receive+0x17e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d3e:	f103 0208 	add.w	r2, r3, #8
 8005d42:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d46:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d4a:	f103 0008 	add.w	r0, r3, #8
 8005d4e:	e840 2100 	strex	r1, r2, [r0]
 8005d52:	2900      	cmp	r1, #0
 8005d54:	d1f3      	bne.n	8005d3e <HAL_UART_Receive+0x18e>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d56:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8005d58:	2a01      	cmp	r2, #1
 8005d5a:	d00b      	beq.n	8005d74 <HAL_UART_Receive+0x1c4>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d5c:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8005d5e:	2120      	movs	r1, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005d60:	2208      	movs	r2, #8
  huart->RxState = HAL_UART_STATE_READY;
 8005d62:	f8c4 1080 	str.w	r1, [r4, #128]	@ 0x80
  huart->RxISR = NULL;
 8005d66:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d68:	6623      	str	r3, [r4, #96]	@ 0x60
          __HAL_UNLOCK(huart);
 8005d6a:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005d6e:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
          return HAL_ERROR;
 8005d72:	e7a7      	b.n	8005cc4 <HAL_UART_Receive+0x114>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d74:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d78:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d7c:	e843 2100 	strex	r1, r2, [r3]
 8005d80:	2900      	cmp	r1, #0
 8005d82:	d1f7      	bne.n	8005d74 <HAL_UART_Receive+0x1c4>
 8005d84:	e7ea      	b.n	8005d5c <HAL_UART_Receive+0x1ac>
 8005d86:	bf00      	nop

08005d88 <arm_copy_q15>:
 8005d88:	ea5f 0c92 	movs.w	ip, r2, lsr #2
 8005d8c:	d041      	beq.n	8005e12 <arm_copy_q15+0x8a>
 8005d8e:	1dc3      	adds	r3, r0, #7
 8005d90:	1a5b      	subs	r3, r3, r1
 8005d92:	b4f0      	push	{r4, r5, r6, r7}
 8005d94:	ea41 0400 	orr.w	r4, r1, r0
 8005d98:	2b0e      	cmp	r3, #14
 8005d9a:	f3c4 0402 	ubfx	r4, r4, #0, #3
 8005d9e:	bf94      	ite	ls
 8005da0:	2300      	movls	r3, #0
 8005da2:	2301      	movhi	r3, #1
 8005da4:	2c00      	cmp	r4, #0
 8005da6:	bf18      	it	ne
 8005da8:	2300      	movne	r3, #0
 8005daa:	b323      	cbz	r3, 8005df6 <arm_copy_q15+0x6e>
 8005dac:	f10c 33ff 	add.w	r3, ip, #4294967295
 8005db0:	2b04      	cmp	r3, #4
 8005db2:	d920      	bls.n	8005df6 <arm_copy_q15+0x6e>
 8005db4:	f1a0 0508 	sub.w	r5, r0, #8
 8005db8:	460c      	mov	r4, r1
 8005dba:	2300      	movs	r3, #0
 8005dbc:	e9f5 6702 	ldrd	r6, r7, [r5, #8]!
 8005dc0:	3301      	adds	r3, #1
 8005dc2:	459c      	cmp	ip, r3
 8005dc4:	e8e4 6702 	strd	r6, r7, [r4], #8
 8005dc8:	d1f8      	bne.n	8005dbc <arm_copy_q15+0x34>
 8005dca:	f012 0203 	ands.w	r2, r2, #3
 8005dce:	eb00 00cc 	add.w	r0, r0, ip, lsl #3
 8005dd2:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
 8005dd6:	d00c      	beq.n	8005df2 <arm_copy_q15+0x6a>
 8005dd8:	f9b0 3000 	ldrsh.w	r3, [r0]
 8005ddc:	800b      	strh	r3, [r1, #0]
 8005dde:	3a01      	subs	r2, #1
 8005de0:	d007      	beq.n	8005df2 <arm_copy_q15+0x6a>
 8005de2:	f9b0 3002 	ldrsh.w	r3, [r0, #2]
 8005de6:	804b      	strh	r3, [r1, #2]
 8005de8:	2a01      	cmp	r2, #1
 8005dea:	bf1c      	itt	ne
 8005dec:	f9b0 3004 	ldrshne.w	r3, [r0, #4]
 8005df0:	808b      	strhne	r3, [r1, #4]
 8005df2:	bcf0      	pop	{r4, r5, r6, r7}
 8005df4:	4770      	bx	lr
 8005df6:	460c      	mov	r4, r1
 8005df8:	4603      	mov	r3, r0
 8005dfa:	4665      	mov	r5, ip
 8005dfc:	681e      	ldr	r6, [r3, #0]
 8005dfe:	6026      	str	r6, [r4, #0]
 8005e00:	685e      	ldr	r6, [r3, #4]
 8005e02:	6066      	str	r6, [r4, #4]
 8005e04:	3d01      	subs	r5, #1
 8005e06:	f103 0308 	add.w	r3, r3, #8
 8005e0a:	f104 0408 	add.w	r4, r4, #8
 8005e0e:	d1f5      	bne.n	8005dfc <arm_copy_q15+0x74>
 8005e10:	e7db      	b.n	8005dca <arm_copy_q15+0x42>
 8005e12:	f012 0203 	ands.w	r2, r2, #3
 8005e16:	d00d      	beq.n	8005e34 <arm_copy_q15+0xac>
 8005e18:	f9b0 3000 	ldrsh.w	r3, [r0]
 8005e1c:	800b      	strh	r3, [r1, #0]
 8005e1e:	3a01      	subs	r2, #1
 8005e20:	d008      	beq.n	8005e34 <arm_copy_q15+0xac>
 8005e22:	f9b0 3002 	ldrsh.w	r3, [r0, #2]
 8005e26:	804b      	strh	r3, [r1, #2]
 8005e28:	2a01      	cmp	r2, #1
 8005e2a:	d003      	beq.n	8005e34 <arm_copy_q15+0xac>
 8005e2c:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 8005e30:	808b      	strh	r3, [r1, #4]
 8005e32:	4770      	bx	lr
 8005e34:	4770      	bx	lr
 8005e36:	bf00      	nop

08005e38 <arm_split_rfft_q15>:
 8005e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e3c:	b083      	sub	sp, #12
 8005e3e:	f101 4580 	add.w	r5, r1, #1073741824	@ 0x40000000
 8005e42:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8005e44:	9f0d      	ldr	r7, [sp, #52]	@ 0x34
 8005e46:	3d01      	subs	r5, #1
 8005e48:	eb04 06c1 	add.w	r6, r4, r1, lsl #3
 8005e4c:	00ac      	lsls	r4, r5, #2
 8005e4e:	9401      	str	r4, [sp, #4]
 8005e50:	1e4c      	subs	r4, r1, #1
 8005e52:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8005e56:	eb02 0287 	add.w	r2, r2, r7, lsl #2
 8005e5a:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 8005e5e:	d02d      	beq.n	8005ebc <arm_split_rfft_q15+0x84>
 8005e60:	2f01      	cmp	r7, #1
 8005e62:	f1a6 0c04 	sub.w	ip, r6, #4
 8005e66:	f100 0604 	add.w	r6, r0, #4
 8005e6a:	d13e      	bne.n	8005eea <arm_split_rfft_q15+0xb2>
 8005e6c:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 8005e6e:	f1ac 0104 	sub.w	r1, ip, #4
 8005e72:	f107 0808 	add.w	r8, r7, #8
 8005e76:	f856 7b04 	ldr.w	r7, [r6], #4
 8005e7a:	f852 9b04 	ldr.w	r9, [r2], #4
 8005e7e:	fb47 fc09 	smusd	ip, r7, r9
 8005e82:	f855 e904 	ldr.w	lr, [r5], #-4
 8005e86:	f853 ab04 	ldr.w	sl, [r3], #4
 8005e8a:	fb2e cc0a 	smlad	ip, lr, sl, ip
 8005e8e:	fb4e fe1a 	smusdx	lr, lr, sl
 8005e92:	fb27 e719 	smladx	r7, r7, r9, lr
 8005e96:	143f      	asrs	r7, r7, #16
 8005e98:	ea4f 4c2c 	mov.w	ip, ip, asr #16
 8005e9c:	f1c7 0e00 	rsb	lr, r7, #0
 8005ea0:	3c01      	subs	r4, #1
 8005ea2:	f828 7c02 	strh.w	r7, [r8, #-2]
 8005ea6:	f828 cc04 	strh.w	ip, [r8, #-4]
 8005eaa:	f1a1 0104 	sub.w	r1, r1, #4
 8005eae:	f8a1 e00a 	strh.w	lr, [r1, #10]
 8005eb2:	f8a1 c008 	strh.w	ip, [r1, #8]
 8005eb6:	f108 0804 	add.w	r8, r8, #4
 8005eba:	d1dc      	bne.n	8005e76 <arm_split_rfft_q15+0x3e>
 8005ebc:	f9b0 1002 	ldrsh.w	r1, [r0, #2]
 8005ec0:	f9b0 3000 	ldrsh.w	r3, [r0]
 8005ec4:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8005ec6:	9a01      	ldr	r2, [sp, #4]
 8005ec8:	1a5b      	subs	r3, r3, r1
 8005eca:	4422      	add	r2, r4
 8005ecc:	2100      	movs	r1, #0
 8005ece:	105b      	asrs	r3, r3, #1
 8005ed0:	8093      	strh	r3, [r2, #4]
 8005ed2:	80d1      	strh	r1, [r2, #6]
 8005ed4:	f9b0 3000 	ldrsh.w	r3, [r0]
 8005ed8:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
 8005edc:	8061      	strh	r1, [r4, #2]
 8005ede:	4413      	add	r3, r2
 8005ee0:	105b      	asrs	r3, r3, #1
 8005ee2:	8023      	strh	r3, [r4, #0]
 8005ee4:	b003      	add	sp, #12
 8005ee6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005eea:	ea4f 0b87 	mov.w	fp, r7, lsl #2
 8005eee:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 8005ef0:	f1ac 0104 	sub.w	r1, ip, #4
 8005ef4:	f107 0808 	add.w	r8, r7, #8
 8005ef8:	f856 7b04 	ldr.w	r7, [r6], #4
 8005efc:	f8d2 9000 	ldr.w	r9, [r2]
 8005f00:	fb47 fc09 	smusd	ip, r7, r9
 8005f04:	f855 e904 	ldr.w	lr, [r5], #-4
 8005f08:	f8d3 a000 	ldr.w	sl, [r3]
 8005f0c:	fb2e cc0a 	smlad	ip, lr, sl, ip
 8005f10:	fb4e fe1a 	smusdx	lr, lr, sl
 8005f14:	fb27 e719 	smladx	r7, r7, r9, lr
 8005f18:	143f      	asrs	r7, r7, #16
 8005f1a:	ea4f 4c2c 	mov.w	ip, ip, asr #16
 8005f1e:	f1c7 0e00 	rsb	lr, r7, #0
 8005f22:	3c01      	subs	r4, #1
 8005f24:	f828 7c02 	strh.w	r7, [r8, #-2]
 8005f28:	f828 cc04 	strh.w	ip, [r8, #-4]
 8005f2c:	445b      	add	r3, fp
 8005f2e:	f8a1 e006 	strh.w	lr, [r1, #6]
 8005f32:	f8a1 c004 	strh.w	ip, [r1, #4]
 8005f36:	445a      	add	r2, fp
 8005f38:	f108 0804 	add.w	r8, r8, #4
 8005f3c:	f1a1 0104 	sub.w	r1, r1, #4
 8005f40:	d1da      	bne.n	8005ef8 <arm_split_rfft_q15+0xc0>
 8005f42:	e7bb      	b.n	8005ebc <arm_split_rfft_q15+0x84>

08005f44 <arm_rfft_q15>:
 8005f44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f48:	f890 e004 	ldrb.w	lr, [r0, #4]
 8005f4c:	6806      	ldr	r6, [r0, #0]
 8005f4e:	f1be 0f01 	cmp.w	lr, #1
 8005f52:	4604      	mov	r4, r0
 8005f54:	b083      	sub	sp, #12
 8005f56:	6940      	ldr	r0, [r0, #20]
 8005f58:	4615      	mov	r5, r2
 8005f5a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005f5e:	460f      	mov	r7, r1
 8005f60:	d00f      	beq.n	8005f82 <arm_rfft_q15+0x3e>
 8005f62:	7963      	ldrb	r3, [r4, #5]
 8005f64:	4672      	mov	r2, lr
 8005f66:	f000 fbe5 	bl	8006734 <arm_cfft_q15>
 8005f6a:	68a3      	ldr	r3, [r4, #8]
 8005f6c:	9301      	str	r3, [sp, #4]
 8005f6e:	9500      	str	r5, [sp, #0]
 8005f70:	e9d4 2303 	ldrd	r2, r3, [r4, #12]
 8005f74:	4631      	mov	r1, r6
 8005f76:	4638      	mov	r0, r7
 8005f78:	f7ff ff5e 	bl	8005e38 <arm_split_rfft_q15>
 8005f7c:	b003      	add	sp, #12
 8005f7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f82:	e9d4 3103 	ldrd	r3, r1, [r4, #12]
 8005f86:	68a2      	ldr	r2, [r4, #8]
 8005f88:	eb07 0c86 	add.w	ip, r7, r6, lsl #2
 8005f8c:	b30e      	cbz	r6, 8005fd2 <arm_rfft_q15+0x8e>
 8005f8e:	2a01      	cmp	r2, #1
 8005f90:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 8005f94:	d132      	bne.n	8005ffc <arm_rfft_q15+0xb8>
 8005f96:	46a9      	mov	r9, r5
 8005f98:	f85c 8904 	ldr.w	r8, [ip], #-4
 8005f9c:	f851 2b04 	ldr.w	r2, [r1], #4
 8005fa0:	fb48 fa02 	smusd	sl, r8, r2
 8005fa4:	f857 bb04 	ldr.w	fp, [r7], #4
 8005fa8:	f853 eb04 	ldr.w	lr, [r3], #4
 8005fac:	fb2b aa0e 	smlad	sl, fp, lr, sl
 8005fb0:	fb28 f812 	smuadx	r8, r8, r2
 8005fb4:	f1c8 0200 	rsb	r2, r8, #0
 8005fb8:	fb4e 2e1b 	smlsdx	lr, lr, fp, r2
 8005fbc:	ea4f 421e 	mov.w	r2, lr, lsr #16
 8005fc0:	0412      	lsls	r2, r2, #16
 8005fc2:	ea42 421a 	orr.w	r2, r2, sl, lsr #16
 8005fc6:	3e01      	subs	r6, #1
 8005fc8:	f849 2b04 	str.w	r2, [r9], #4
 8005fcc:	d1e4      	bne.n	8005f98 <arm_rfft_q15+0x54>
 8005fce:	f894 e004 	ldrb.w	lr, [r4, #4]
 8005fd2:	7963      	ldrb	r3, [r4, #5]
 8005fd4:	4672      	mov	r2, lr
 8005fd6:	4629      	mov	r1, r5
 8005fd8:	f000 fbac 	bl	8006734 <arm_cfft_q15>
 8005fdc:	6823      	ldr	r3, [r4, #0]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d0cc      	beq.n	8005f7c <arm_rfft_q15+0x38>
 8005fe2:	3d02      	subs	r5, #2
 8005fe4:	2100      	movs	r1, #0
 8005fe6:	f935 3f02 	ldrsh.w	r3, [r5, #2]!
 8005fea:	005b      	lsls	r3, r3, #1
 8005fec:	802b      	strh	r3, [r5, #0]
 8005fee:	6823      	ldr	r3, [r4, #0]
 8005ff0:	3101      	adds	r1, #1
 8005ff2:	428b      	cmp	r3, r1
 8005ff4:	d8f7      	bhi.n	8005fe6 <arm_rfft_q15+0xa2>
 8005ff6:	b003      	add	sp, #12
 8005ff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ffc:	ee07 0a90 	vmov	s15, r0
 8006000:	46a8      	mov	r8, r5
 8006002:	f85c e904 	ldr.w	lr, [ip], #-4
 8006006:	6808      	ldr	r0, [r1, #0]
 8006008:	fb4e f900 	smusd	r9, lr, r0
 800600c:	f857 ab04 	ldr.w	sl, [r7], #4
 8006010:	681a      	ldr	r2, [r3, #0]
 8006012:	fb2a 9902 	smlad	r9, sl, r2, r9
 8006016:	fb2e fe10 	smuadx	lr, lr, r0
 800601a:	f1ce 0e00 	rsb	lr, lr, #0
 800601e:	fb42 e21a 	smlsdx	r2, r2, sl, lr
 8006022:	0c12      	lsrs	r2, r2, #16
 8006024:	0412      	lsls	r2, r2, #16
 8006026:	ea42 4219 	orr.w	r2, r2, r9, lsr #16
 800602a:	3e01      	subs	r6, #1
 800602c:	f848 2b04 	str.w	r2, [r8], #4
 8006030:	4459      	add	r1, fp
 8006032:	445b      	add	r3, fp
 8006034:	d1e5      	bne.n	8006002 <arm_rfft_q15+0xbe>
 8006036:	ee17 0a90 	vmov	r0, s15
 800603a:	e7c8      	b.n	8005fce <arm_rfft_q15+0x8a>

0800603c <arm_rfft_init_q15>:
 800603c:	b430      	push	{r4, r5}
 800603e:	b289      	uxth	r1, r1
 8006040:	4d31      	ldr	r5, [pc, #196]	@ (8006108 <arm_rfft_init_q15+0xcc>)
 8006042:	4c32      	ldr	r4, [pc, #200]	@ (800610c <arm_rfft_init_q15+0xd0>)
 8006044:	6001      	str	r1, [r0, #0]
 8006046:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800604a:	e9c0 5403 	strd	r5, r4, [r0, #12]
 800604e:	7102      	strb	r2, [r0, #4]
 8006050:	7143      	strb	r3, [r0, #5]
 8006052:	d053      	beq.n	80060fc <arm_rfft_init_q15+0xc0>
 8006054:	d91a      	bls.n	800608c <arm_rfft_init_q15+0x50>
 8006056:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 800605a:	d033      	beq.n	80060c4 <arm_rfft_init_q15+0x88>
 800605c:	d909      	bls.n	8006072 <arm_rfft_init_q15+0x36>
 800605e:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8006062:	d12b      	bne.n	80060bc <arm_rfft_init_q15+0x80>
 8006064:	4b2a      	ldr	r3, [pc, #168]	@ (8006110 <arm_rfft_init_q15+0xd4>)
 8006066:	6143      	str	r3, [r0, #20]
 8006068:	2201      	movs	r2, #1
 800606a:	6082      	str	r2, [r0, #8]
 800606c:	2000      	movs	r0, #0
 800606e:	bc30      	pop	{r4, r5}
 8006070:	4770      	bx	lr
 8006072:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006076:	d02c      	beq.n	80060d2 <arm_rfft_init_q15+0x96>
 8006078:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 800607c:	d11e      	bne.n	80060bc <arm_rfft_init_q15+0x80>
 800607e:	4b25      	ldr	r3, [pc, #148]	@ (8006114 <arm_rfft_init_q15+0xd8>)
 8006080:	6143      	str	r3, [r0, #20]
 8006082:	2204      	movs	r2, #4
 8006084:	6082      	str	r2, [r0, #8]
 8006086:	bc30      	pop	{r4, r5}
 8006088:	2000      	movs	r0, #0
 800608a:	4770      	bx	lr
 800608c:	2980      	cmp	r1, #128	@ 0x80
 800608e:	d027      	beq.n	80060e0 <arm_rfft_init_q15+0xa4>
 8006090:	d909      	bls.n	80060a6 <arm_rfft_init_q15+0x6a>
 8006092:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8006096:	d111      	bne.n	80060bc <arm_rfft_init_q15+0x80>
 8006098:	4b1f      	ldr	r3, [pc, #124]	@ (8006118 <arm_rfft_init_q15+0xdc>)
 800609a:	6143      	str	r3, [r0, #20]
 800609c:	2220      	movs	r2, #32
 800609e:	6082      	str	r2, [r0, #8]
 80060a0:	bc30      	pop	{r4, r5}
 80060a2:	2000      	movs	r0, #0
 80060a4:	4770      	bx	lr
 80060a6:	2920      	cmp	r1, #32
 80060a8:	d021      	beq.n	80060ee <arm_rfft_init_q15+0xb2>
 80060aa:	2940      	cmp	r1, #64	@ 0x40
 80060ac:	d106      	bne.n	80060bc <arm_rfft_init_q15+0x80>
 80060ae:	4b1b      	ldr	r3, [pc, #108]	@ (800611c <arm_rfft_init_q15+0xe0>)
 80060b0:	6143      	str	r3, [r0, #20]
 80060b2:	2280      	movs	r2, #128	@ 0x80
 80060b4:	6082      	str	r2, [r0, #8]
 80060b6:	bc30      	pop	{r4, r5}
 80060b8:	2000      	movs	r0, #0
 80060ba:	4770      	bx	lr
 80060bc:	f04f 30ff 	mov.w	r0, #4294967295
 80060c0:	bc30      	pop	{r4, r5}
 80060c2:	4770      	bx	lr
 80060c4:	4b16      	ldr	r3, [pc, #88]	@ (8006120 <arm_rfft_init_q15+0xe4>)
 80060c6:	6143      	str	r3, [r0, #20]
 80060c8:	2202      	movs	r2, #2
 80060ca:	6082      	str	r2, [r0, #8]
 80060cc:	bc30      	pop	{r4, r5}
 80060ce:	2000      	movs	r0, #0
 80060d0:	4770      	bx	lr
 80060d2:	4b14      	ldr	r3, [pc, #80]	@ (8006124 <arm_rfft_init_q15+0xe8>)
 80060d4:	6143      	str	r3, [r0, #20]
 80060d6:	2208      	movs	r2, #8
 80060d8:	6082      	str	r2, [r0, #8]
 80060da:	bc30      	pop	{r4, r5}
 80060dc:	2000      	movs	r0, #0
 80060de:	4770      	bx	lr
 80060e0:	4b11      	ldr	r3, [pc, #68]	@ (8006128 <arm_rfft_init_q15+0xec>)
 80060e2:	6143      	str	r3, [r0, #20]
 80060e4:	2240      	movs	r2, #64	@ 0x40
 80060e6:	6082      	str	r2, [r0, #8]
 80060e8:	bc30      	pop	{r4, r5}
 80060ea:	2000      	movs	r0, #0
 80060ec:	4770      	bx	lr
 80060ee:	4b0f      	ldr	r3, [pc, #60]	@ (800612c <arm_rfft_init_q15+0xf0>)
 80060f0:	6143      	str	r3, [r0, #20]
 80060f2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80060f6:	6082      	str	r2, [r0, #8]
 80060f8:	2000      	movs	r0, #0
 80060fa:	e7b8      	b.n	800606e <arm_rfft_init_q15+0x32>
 80060fc:	4b0c      	ldr	r3, [pc, #48]	@ (8006130 <arm_rfft_init_q15+0xf4>)
 80060fe:	6143      	str	r3, [r0, #20]
 8006100:	2210      	movs	r2, #16
 8006102:	6082      	str	r2, [r0, #8]
 8006104:	2000      	movs	r0, #0
 8006106:	e7b2      	b.n	800606e <arm_rfft_init_q15+0x32>
 8006108:	0800cc84 	.word	0x0800cc84
 800610c:	08010c84 	.word	0x08010c84
 8006110:	08008e5c 	.word	0x08008e5c
 8006114:	08008dfc 	.word	0x08008dfc
 8006118:	08008e0c 	.word	0x08008e0c
 800611c:	08008e4c 	.word	0x08008e4c
 8006120:	08008e2c 	.word	0x08008e2c
 8006124:	08008e6c 	.word	0x08008e6c
 8006128:	08008e7c 	.word	0x08008e7c
 800612c:	08008e1c 	.word	0x08008e1c
 8006130:	08008e3c 	.word	0x08008e3c

08006134 <arm_cmplx_mag_q15>:
 8006134:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006138:	ea5f 0992 	movs.w	r9, r2, lsr #2
 800613c:	4617      	mov	r7, r2
 800613e:	4680      	mov	r8, r0
 8006140:	460e      	mov	r6, r1
 8006142:	d029      	beq.n	8006198 <arm_cmplx_mag_q15+0x64>
 8006144:	4605      	mov	r5, r0
 8006146:	46ca      	mov	sl, r9
 8006148:	460c      	mov	r4, r1
 800614a:	6828      	ldr	r0, [r5, #0]
 800614c:	fb20 f000 	smuad	r0, r0, r0
 8006150:	4621      	mov	r1, r4
 8006152:	1440      	asrs	r0, r0, #17
 8006154:	f000 f832 	bl	80061bc <arm_sqrt_q15>
 8006158:	6868      	ldr	r0, [r5, #4]
 800615a:	fb20 f000 	smuad	r0, r0, r0
 800615e:	1ca1      	adds	r1, r4, #2
 8006160:	1440      	asrs	r0, r0, #17
 8006162:	f000 f82b 	bl	80061bc <arm_sqrt_q15>
 8006166:	68a8      	ldr	r0, [r5, #8]
 8006168:	fb20 f000 	smuad	r0, r0, r0
 800616c:	1d21      	adds	r1, r4, #4
 800616e:	1440      	asrs	r0, r0, #17
 8006170:	f000 f824 	bl	80061bc <arm_sqrt_q15>
 8006174:	3510      	adds	r5, #16
 8006176:	f855 3c04 	ldr.w	r3, [r5, #-4]
 800617a:	fb23 f303 	smuad	r3, r3, r3
 800617e:	1da1      	adds	r1, r4, #6
 8006180:	1458      	asrs	r0, r3, #17
 8006182:	f000 f81b 	bl	80061bc <arm_sqrt_q15>
 8006186:	f1ba 0a01 	subs.w	sl, sl, #1
 800618a:	f104 0408 	add.w	r4, r4, #8
 800618e:	d1dc      	bne.n	800614a <arm_cmplx_mag_q15+0x16>
 8006190:	eb06 06c9 	add.w	r6, r6, r9, lsl #3
 8006194:	eb08 1809 	add.w	r8, r8, r9, lsl #4
 8006198:	f017 0703 	ands.w	r7, r7, #3
 800619c:	d00c      	beq.n	80061b8 <arm_cmplx_mag_q15+0x84>
 800619e:	eb06 0747 	add.w	r7, r6, r7, lsl #1
 80061a2:	f858 0b04 	ldr.w	r0, [r8], #4
 80061a6:	fb20 f000 	smuad	r0, r0, r0
 80061aa:	4631      	mov	r1, r6
 80061ac:	1440      	asrs	r0, r0, #17
 80061ae:	3602      	adds	r6, #2
 80061b0:	f000 f804 	bl	80061bc <arm_sqrt_q15>
 80061b4:	42be      	cmp	r6, r7
 80061b6:	d1f4      	bne.n	80061a2 <arm_cmplx_mag_q15+0x6e>
 80061b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080061bc <arm_sqrt_q15>:
 80061bc:	2800      	cmp	r0, #0
 80061be:	dd5c      	ble.n	800627a <arm_sqrt_q15+0xbe>
 80061c0:	fab0 f280 	clz	r2, r0
 80061c4:	3a11      	subs	r2, #17
 80061c6:	b470      	push	{r4, r5, r6}
 80061c8:	b294      	uxth	r4, r2
 80061ca:	f012 0201 	ands.w	r2, r2, #1
 80061ce:	bf1a      	itte	ne
 80061d0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80061d4:	4098      	lslne	r0, r3
 80061d6:	40a0      	lsleq	r0, r4
 80061d8:	b200      	sxth	r0, r0
 80061da:	ee07 0a90 	vmov	s15, r0
 80061de:	eefa 7ae8 	vcvt.f32.s32	s15, s15, #15
 80061e2:	4b28      	ldr	r3, [pc, #160]	@ (8006284 <arm_sqrt_q15+0xc8>)
 80061e4:	ee17 5a90 	vmov	r5, s15
 80061e8:	eba3 0365 	sub.w	r3, r3, r5, asr #1
 80061ec:	ee07 3a90 	vmov	s15, r3
 80061f0:	eefe 7ac9 	vcvt.s32.f32	s15, s15, #14
 80061f4:	1046      	asrs	r6, r0, #1
 80061f6:	ee17 3a90 	vmov	r3, s15
 80061fa:	b21b      	sxth	r3, r3
 80061fc:	fb03 f503 	mul.w	r5, r3, r3
 8006200:	13ed      	asrs	r5, r5, #15
 8006202:	fb15 f506 	smulbb	r5, r5, r6
 8006206:	13ed      	asrs	r5, r5, #15
 8006208:	f5c5 5540 	rsb	r5, r5, #12288	@ 0x3000
 800620c:	fb03 f305 	mul.w	r3, r3, r5
 8006210:	f343 334f 	sbfx	r3, r3, #13, #16
 8006214:	f023 0303 	bic.w	r3, r3, #3
 8006218:	fb03 f503 	mul.w	r5, r3, r3
 800621c:	13ed      	asrs	r5, r5, #15
 800621e:	fb15 f506 	smulbb	r5, r5, r6
 8006222:	13ed      	asrs	r5, r5, #15
 8006224:	f5c5 5540 	rsb	r5, r5, #12288	@ 0x3000
 8006228:	fb03 f305 	mul.w	r3, r3, r5
 800622c:	f343 334f 	sbfx	r3, r3, #13, #16
 8006230:	f023 0303 	bic.w	r3, r3, #3
 8006234:	fb03 f503 	mul.w	r5, r3, r3
 8006238:	13ed      	asrs	r5, r5, #15
 800623a:	fb15 f506 	smulbb	r5, r5, r6
 800623e:	13ed      	asrs	r5, r5, #15
 8006240:	f5c5 5540 	rsb	r5, r5, #12288	@ 0x3000
 8006244:	fb03 f305 	mul.w	r3, r3, r5
 8006248:	13db      	asrs	r3, r3, #15
 800624a:	009b      	lsls	r3, r3, #2
 800624c:	fb13 f300 	smulbb	r3, r3, r0
 8006250:	f343 338f 	sbfx	r3, r3, #14, #16
 8006254:	f023 0301 	bic.w	r3, r3, #1
 8006258:	b13a      	cbz	r2, 800626a <arm_sqrt_q15+0xae>
 800625a:	3c01      	subs	r4, #1
 800625c:	1064      	asrs	r4, r4, #1
 800625e:	4123      	asrs	r3, r4
 8006260:	b21b      	sxth	r3, r3
 8006262:	2000      	movs	r0, #0
 8006264:	bc70      	pop	{r4, r5, r6}
 8006266:	800b      	strh	r3, [r1, #0]
 8006268:	4770      	bx	lr
 800626a:	f344 044e 	sbfx	r4, r4, #1, #15
 800626e:	4123      	asrs	r3, r4
 8006270:	b21b      	sxth	r3, r3
 8006272:	2000      	movs	r0, #0
 8006274:	bc70      	pop	{r4, r5, r6}
 8006276:	800b      	strh	r3, [r1, #0]
 8006278:	4770      	bx	lr
 800627a:	2300      	movs	r3, #0
 800627c:	800b      	strh	r3, [r1, #0]
 800627e:	f04f 30ff 	mov.w	r0, #4294967295
 8006282:	4770      	bx	lr
 8006284:	5f3759df 	.word	0x5f3759df

08006288 <arm_shift_q15>:
 8006288:	2900      	cmp	r1, #0
 800628a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800628e:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8006292:	db4a      	blt.n	800632a <arm_shift_q15+0xa2>
 8006294:	f1bc 0f00 	cmp.w	ip, #0
 8006298:	d02b      	beq.n	80062f2 <arm_shift_q15+0x6a>
 800629a:	f100 0508 	add.w	r5, r0, #8
 800629e:	4616      	mov	r6, r2
 80062a0:	4667      	mov	r7, ip
 80062a2:	f935 4c08 	ldrsh.w	r4, [r5, #-8]
 80062a6:	408c      	lsls	r4, r1
 80062a8:	f304 040f 	ssat	r4, #16, r4
 80062ac:	f935 ec06 	ldrsh.w	lr, [r5, #-6]
 80062b0:	fa0e fe01 	lsl.w	lr, lr, r1
 80062b4:	f30e 0e0f 	ssat	lr, #16, lr
 80062b8:	b2a4      	uxth	r4, r4
 80062ba:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80062be:	6034      	str	r4, [r6, #0]
 80062c0:	f935 4c04 	ldrsh.w	r4, [r5, #-4]
 80062c4:	408c      	lsls	r4, r1
 80062c6:	f304 040f 	ssat	r4, #16, r4
 80062ca:	f935 ec02 	ldrsh.w	lr, [r5, #-2]
 80062ce:	fa0e fe01 	lsl.w	lr, lr, r1
 80062d2:	f30e 0e0f 	ssat	lr, #16, lr
 80062d6:	b2a4      	uxth	r4, r4
 80062d8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80062dc:	3f01      	subs	r7, #1
 80062de:	6074      	str	r4, [r6, #4]
 80062e0:	f105 0508 	add.w	r5, r5, #8
 80062e4:	f106 0608 	add.w	r6, r6, #8
 80062e8:	d1db      	bne.n	80062a2 <arm_shift_q15+0x1a>
 80062ea:	eb00 00cc 	add.w	r0, r0, ip, lsl #3
 80062ee:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 80062f2:	f013 0303 	ands.w	r3, r3, #3
 80062f6:	d016      	beq.n	8006326 <arm_shift_q15+0x9e>
 80062f8:	f9b0 4000 	ldrsh.w	r4, [r0]
 80062fc:	408c      	lsls	r4, r1
 80062fe:	f304 040f 	ssat	r4, #16, r4
 8006302:	3b01      	subs	r3, #1
 8006304:	8014      	strh	r4, [r2, #0]
 8006306:	d00e      	beq.n	8006326 <arm_shift_q15+0x9e>
 8006308:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 800630c:	408c      	lsls	r4, r1
 800630e:	f304 040f 	ssat	r4, #16, r4
 8006312:	2b01      	cmp	r3, #1
 8006314:	8054      	strh	r4, [r2, #2]
 8006316:	d006      	beq.n	8006326 <arm_shift_q15+0x9e>
 8006318:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 800631c:	fa03 f101 	lsl.w	r1, r3, r1
 8006320:	f301 010f 	ssat	r1, #16, r1
 8006324:	8091      	strh	r1, [r2, #4]
 8006326:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800632a:	f1bc 0f00 	cmp.w	ip, #0
 800632e:	d025      	beq.n	800637c <arm_shift_q15+0xf4>
 8006330:	424f      	negs	r7, r1
 8006332:	f100 0508 	add.w	r5, r0, #8
 8006336:	4616      	mov	r6, r2
 8006338:	46e6      	mov	lr, ip
 800633a:	f935 4c08 	ldrsh.w	r4, [r5, #-8]
 800633e:	f935 8c06 	ldrsh.w	r8, [r5, #-6]
 8006342:	413c      	asrs	r4, r7
 8006344:	fa48 f807 	asr.w	r8, r8, r7
 8006348:	b2a4      	uxth	r4, r4
 800634a:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 800634e:	6034      	str	r4, [r6, #0]
 8006350:	f935 4c04 	ldrsh.w	r4, [r5, #-4]
 8006354:	f935 8c02 	ldrsh.w	r8, [r5, #-2]
 8006358:	413c      	asrs	r4, r7
 800635a:	b2a4      	uxth	r4, r4
 800635c:	fa48 f807 	asr.w	r8, r8, r7
 8006360:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8006364:	f1be 0e01 	subs.w	lr, lr, #1
 8006368:	6074      	str	r4, [r6, #4]
 800636a:	f105 0508 	add.w	r5, r5, #8
 800636e:	f106 0608 	add.w	r6, r6, #8
 8006372:	d1e2      	bne.n	800633a <arm_shift_q15+0xb2>
 8006374:	eb00 00cc 	add.w	r0, r0, ip, lsl #3
 8006378:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 800637c:	f013 0303 	ands.w	r3, r3, #3
 8006380:	d0d1      	beq.n	8006326 <arm_shift_q15+0x9e>
 8006382:	f9b0 4000 	ldrsh.w	r4, [r0]
 8006386:	4249      	negs	r1, r1
 8006388:	410c      	asrs	r4, r1
 800638a:	3b01      	subs	r3, #1
 800638c:	8014      	strh	r4, [r2, #0]
 800638e:	d0ca      	beq.n	8006326 <arm_shift_q15+0x9e>
 8006390:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 8006394:	2b01      	cmp	r3, #1
 8006396:	fa44 f401 	asr.w	r4, r4, r1
 800639a:	8054      	strh	r4, [r2, #2]
 800639c:	d0c3      	beq.n	8006326 <arm_shift_q15+0x9e>
 800639e:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 80063a2:	fa43 f101 	asr.w	r1, r3, r1
 80063a6:	8091      	strh	r1, [r2, #4]
 80063a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080063ac <arm_mult_q15>:
 80063ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063b0:	ea5f 0893 	movs.w	r8, r3, lsr #2
 80063b4:	d037      	beq.n	8006426 <arm_mult_q15+0x7a>
 80063b6:	4694      	mov	ip, r2
 80063b8:	460f      	mov	r7, r1
 80063ba:	4606      	mov	r6, r0
 80063bc:	46c6      	mov	lr, r8
 80063be:	f8d6 a000 	ldr.w	sl, [r6]
 80063c2:	683d      	ldr	r5, [r7, #0]
 80063c4:	6874      	ldr	r4, [r6, #4]
 80063c6:	f8d7 b004 	ldr.w	fp, [r7, #4]
 80063ca:	fb15 f93a 	smultt	r9, r5, sl
 80063ce:	ea4f 39e9 	mov.w	r9, r9, asr #15
 80063d2:	3608      	adds	r6, #8
 80063d4:	3708      	adds	r7, #8
 80063d6:	f309 090f 	ssat	r9, #16, r9
 80063da:	fb1a fa05 	smulbb	sl, sl, r5
 80063de:	ea4f 3aea 	mov.w	sl, sl, asr #15
 80063e2:	f30a 0a0f 	ssat	sl, #16, sl
 80063e6:	fb1b f534 	smultt	r5, fp, r4
 80063ea:	13ed      	asrs	r5, r5, #15
 80063ec:	f305 050f 	ssat	r5, #16, r5
 80063f0:	fb14 f40b 	smulbb	r4, r4, fp
 80063f4:	13e4      	asrs	r4, r4, #15
 80063f6:	f304 040f 	ssat	r4, #16, r4
 80063fa:	fa1f fa8a 	uxth.w	sl, sl
 80063fe:	b2a4      	uxth	r4, r4
 8006400:	ea4a 4909 	orr.w	r9, sl, r9, lsl #16
 8006404:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8006408:	f1be 0e01 	subs.w	lr, lr, #1
 800640c:	f8cc 9000 	str.w	r9, [ip]
 8006410:	f8cc 4004 	str.w	r4, [ip, #4]
 8006414:	f10c 0c08 	add.w	ip, ip, #8
 8006418:	d1d1      	bne.n	80063be <arm_mult_q15+0x12>
 800641a:	eb00 00c8 	add.w	r0, r0, r8, lsl #3
 800641e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8006422:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8006426:	f013 0303 	ands.w	r3, r3, #3
 800642a:	d01b      	beq.n	8006464 <arm_mult_q15+0xb8>
 800642c:	880c      	ldrh	r4, [r1, #0]
 800642e:	8805      	ldrh	r5, [r0, #0]
 8006430:	fb14 f405 	smulbb	r4, r4, r5
 8006434:	13e4      	asrs	r4, r4, #15
 8006436:	f304 040f 	ssat	r4, #16, r4
 800643a:	3b01      	subs	r3, #1
 800643c:	8014      	strh	r4, [r2, #0]
 800643e:	d011      	beq.n	8006464 <arm_mult_q15+0xb8>
 8006440:	884c      	ldrh	r4, [r1, #2]
 8006442:	8845      	ldrh	r5, [r0, #2]
 8006444:	fb14 f405 	smulbb	r4, r4, r5
 8006448:	13e4      	asrs	r4, r4, #15
 800644a:	f304 040f 	ssat	r4, #16, r4
 800644e:	2b01      	cmp	r3, #1
 8006450:	8054      	strh	r4, [r2, #2]
 8006452:	d007      	beq.n	8006464 <arm_mult_q15+0xb8>
 8006454:	8883      	ldrh	r3, [r0, #4]
 8006456:	8889      	ldrh	r1, [r1, #4]
 8006458:	fb13 f301 	smulbb	r3, r3, r1
 800645c:	13db      	asrs	r3, r3, #15
 800645e:	f303 030f 	ssat	r3, #16, r3
 8006462:	8093      	strh	r3, [r2, #4]
 8006464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006468 <arm_dot_prod_q15>:
 8006468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800646c:	ea5f 0992 	movs.w	r9, r2, lsr #2
 8006470:	d036      	beq.n	80064e0 <arm_dot_prod_q15+0x78>
 8006472:	468e      	mov	lr, r1
 8006474:	4684      	mov	ip, r0
 8006476:	46c8      	mov	r8, r9
 8006478:	2600      	movs	r6, #0
 800647a:	2700      	movs	r7, #0
 800647c:	f8dc a000 	ldr.w	sl, [ip]
 8006480:	f8de b000 	ldr.w	fp, [lr]
 8006484:	4635      	mov	r5, r6
 8006486:	463c      	mov	r4, r7
 8006488:	fbca 54cb 	smlald	r5, r4, sl, fp
 800648c:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8006490:	f8de 7004 	ldr.w	r7, [lr, #4]
 8006494:	f10c 0c08 	add.w	ip, ip, #8
 8006498:	f10e 0e08 	add.w	lr, lr, #8
 800649c:	fbc6 54c7 	smlald	r5, r4, r6, r7
 80064a0:	f1b8 0801 	subs.w	r8, r8, #1
 80064a4:	462e      	mov	r6, r5
 80064a6:	4627      	mov	r7, r4
 80064a8:	d1e8      	bne.n	800647c <arm_dot_prod_q15+0x14>
 80064aa:	eb01 01c9 	add.w	r1, r1, r9, lsl #3
 80064ae:	eb00 00c9 	add.w	r0, r0, r9, lsl #3
 80064b2:	f012 0203 	ands.w	r2, r2, #3
 80064b6:	d00f      	beq.n	80064d8 <arm_dot_prod_q15+0x70>
 80064b8:	880d      	ldrh	r5, [r1, #0]
 80064ba:	8804      	ldrh	r4, [r0, #0]
 80064bc:	3a01      	subs	r2, #1
 80064be:	fbc5 6784 	smlalbb	r6, r7, r5, r4
 80064c2:	d009      	beq.n	80064d8 <arm_dot_prod_q15+0x70>
 80064c4:	884d      	ldrh	r5, [r1, #2]
 80064c6:	8844      	ldrh	r4, [r0, #2]
 80064c8:	2a01      	cmp	r2, #1
 80064ca:	fbc5 6784 	smlalbb	r6, r7, r5, r4
 80064ce:	d003      	beq.n	80064d8 <arm_dot_prod_q15+0x70>
 80064d0:	8880      	ldrh	r0, [r0, #4]
 80064d2:	888a      	ldrh	r2, [r1, #4]
 80064d4:	fbc0 6782 	smlalbb	r6, r7, r0, r2
 80064d8:	e9c3 6700 	strd	r6, r7, [r3]
 80064dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064e0:	2600      	movs	r6, #0
 80064e2:	2700      	movs	r7, #0
 80064e4:	e7e5      	b.n	80064b2 <arm_dot_prod_q15+0x4a>
 80064e6:	bf00      	nop

080064e8 <arm_abs_q15>:
 80064e8:	ea5f 0c92 	movs.w	ip, r2, lsr #2
 80064ec:	b4f0      	push	{r4, r5, r6, r7}
 80064ee:	d030      	beq.n	8006552 <arm_abs_q15+0x6a>
 80064f0:	f100 0308 	add.w	r3, r0, #8
 80064f4:	f101 0408 	add.w	r4, r1, #8
 80064f8:	4666      	mov	r6, ip
 80064fa:	2700      	movs	r7, #0
 80064fc:	f933 5c08 	ldrsh.w	r5, [r3, #-8]
 8006500:	2d00      	cmp	r5, #0
 8006502:	dc02      	bgt.n	800650a <arm_abs_q15+0x22>
 8006504:	fad7 f515 	qsub16	r5, r7, r5
 8006508:	b22d      	sxth	r5, r5
 800650a:	f824 5c08 	strh.w	r5, [r4, #-8]
 800650e:	f933 5c06 	ldrsh.w	r5, [r3, #-6]
 8006512:	2d00      	cmp	r5, #0
 8006514:	dc02      	bgt.n	800651c <arm_abs_q15+0x34>
 8006516:	fad7 f515 	qsub16	r5, r7, r5
 800651a:	b22d      	sxth	r5, r5
 800651c:	f824 5c06 	strh.w	r5, [r4, #-6]
 8006520:	f933 5c04 	ldrsh.w	r5, [r3, #-4]
 8006524:	2d00      	cmp	r5, #0
 8006526:	dc02      	bgt.n	800652e <arm_abs_q15+0x46>
 8006528:	fad7 f515 	qsub16	r5, r7, r5
 800652c:	b22d      	sxth	r5, r5
 800652e:	f824 5c04 	strh.w	r5, [r4, #-4]
 8006532:	f933 5c02 	ldrsh.w	r5, [r3, #-2]
 8006536:	2d00      	cmp	r5, #0
 8006538:	dd27      	ble.n	800658a <arm_abs_q15+0xa2>
 800653a:	3e01      	subs	r6, #1
 800653c:	f824 5c02 	strh.w	r5, [r4, #-2]
 8006540:	f103 0308 	add.w	r3, r3, #8
 8006544:	f104 0408 	add.w	r4, r4, #8
 8006548:	d1d8      	bne.n	80064fc <arm_abs_q15+0x14>
 800654a:	eb00 00cc 	add.w	r0, r0, ip, lsl #3
 800654e:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
 8006552:	f012 0203 	ands.w	r2, r2, #3
 8006556:	d016      	beq.n	8006586 <arm_abs_q15+0x9e>
 8006558:	f9b0 3000 	ldrsh.w	r3, [r0]
 800655c:	2b00      	cmp	r3, #0
 800655e:	dd1f      	ble.n	80065a0 <arm_abs_q15+0xb8>
 8006560:	3a01      	subs	r2, #1
 8006562:	800b      	strh	r3, [r1, #0]
 8006564:	d00f      	beq.n	8006586 <arm_abs_q15+0x9e>
 8006566:	f9b0 3002 	ldrsh.w	r3, [r0, #2]
 800656a:	2b00      	cmp	r3, #0
 800656c:	dd1d      	ble.n	80065aa <arm_abs_q15+0xc2>
 800656e:	2a01      	cmp	r2, #1
 8006570:	804b      	strh	r3, [r1, #2]
 8006572:	d008      	beq.n	8006586 <arm_abs_q15+0x9e>
 8006574:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 8006578:	2b00      	cmp	r3, #0
 800657a:	dc03      	bgt.n	8006584 <arm_abs_q15+0x9c>
 800657c:	2200      	movs	r2, #0
 800657e:	fad2 f313 	qsub16	r3, r2, r3
 8006582:	b21b      	sxth	r3, r3
 8006584:	808b      	strh	r3, [r1, #4]
 8006586:	bcf0      	pop	{r4, r5, r6, r7}
 8006588:	4770      	bx	lr
 800658a:	3e01      	subs	r6, #1
 800658c:	fad7 f515 	qsub16	r5, r7, r5
 8006590:	f103 0308 	add.w	r3, r3, #8
 8006594:	f824 5c02 	strh.w	r5, [r4, #-2]
 8006598:	f104 0408 	add.w	r4, r4, #8
 800659c:	d1ae      	bne.n	80064fc <arm_abs_q15+0x14>
 800659e:	e7d4      	b.n	800654a <arm_abs_q15+0x62>
 80065a0:	2400      	movs	r4, #0
 80065a2:	fad4 f313 	qsub16	r3, r4, r3
 80065a6:	b21b      	sxth	r3, r3
 80065a8:	e7da      	b.n	8006560 <arm_abs_q15+0x78>
 80065aa:	2400      	movs	r4, #0
 80065ac:	2a01      	cmp	r2, #1
 80065ae:	fad4 f313 	qsub16	r3, r4, r3
 80065b2:	b21b      	sxth	r3, r3
 80065b4:	804b      	strh	r3, [r1, #2]
 80065b6:	d1dd      	bne.n	8006574 <arm_abs_q15+0x8c>
 80065b8:	e7e5      	b.n	8006586 <arm_abs_q15+0x9e>
 80065ba:	bf00      	nop

080065bc <arm_cfft_radix4by2_q15>:
 80065bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065c0:	084d      	lsrs	r5, r1, #1
 80065c2:	eb00 0741 	add.w	r7, r0, r1, lsl #1
 80065c6:	4616      	mov	r6, r2
 80065c8:	d047      	beq.n	800665a <arm_cfft_radix4by2_q15+0x9e>
 80065ca:	4604      	mov	r4, r0
 80065cc:	f8df 80a4 	ldr.w	r8, [pc, #164]	@ 8006674 <arm_cfft_radix4by2_q15+0xb8>
 80065d0:	4696      	mov	lr, r2
 80065d2:	4638      	mov	r0, r7
 80065d4:	4621      	mov	r1, r4
 80065d6:	462a      	mov	r2, r5
 80065d8:	f04f 0c00 	mov.w	ip, #0
 80065dc:	680b      	ldr	r3, [r1, #0]
 80065de:	f8d0 a000 	ldr.w	sl, [r0]
 80065e2:	fa93 f32c 	shadd16	r3, r3, ip
 80065e6:	fa9a fa2c 	shadd16	sl, sl, ip
 80065ea:	fa93 f92a 	shadd16	r9, r3, sl
 80065ee:	fad3 fa1a 	qsub16	sl, r3, sl
 80065f2:	f85e 3b04 	ldr.w	r3, [lr], #4
 80065f6:	f841 9b04 	str.w	r9, [r1], #4
 80065fa:	fb23 f90a 	smuad	r9, r3, sl
 80065fe:	fb43 f31a 	smusdx	r3, r3, sl
 8006602:	ea03 0308 	and.w	r3, r3, r8
 8006606:	ea43 4319 	orr.w	r3, r3, r9, lsr #16
 800660a:	3a01      	subs	r2, #1
 800660c:	f840 3b04 	str.w	r3, [r0], #4
 8006610:	d1e4      	bne.n	80065dc <arm_cfft_radix4by2_q15+0x20>
 8006612:	4629      	mov	r1, r5
 8006614:	2302      	movs	r3, #2
 8006616:	4632      	mov	r2, r6
 8006618:	4620      	mov	r0, r4
 800661a:	f000 f8e9 	bl	80067f0 <arm_radix4_butterfly_q15>
 800661e:	4638      	mov	r0, r7
 8006620:	4629      	mov	r1, r5
 8006622:	4632      	mov	r2, r6
 8006624:	2302      	movs	r3, #2
 8006626:	f000 f8e3 	bl	80067f0 <arm_radix4_butterfly_q15>
 800662a:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 800662e:	4620      	mov	r0, r4
 8006630:	f9b0 6000 	ldrsh.w	r6, [r0]
 8006634:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 8006638:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
 800663c:	f9b0 3006 	ldrsh.w	r3, [r0, #6]
 8006640:	0076      	lsls	r6, r6, #1
 8006642:	0064      	lsls	r4, r4, #1
 8006644:	0052      	lsls	r2, r2, #1
 8006646:	005b      	lsls	r3, r3, #1
 8006648:	8006      	strh	r6, [r0, #0]
 800664a:	8044      	strh	r4, [r0, #2]
 800664c:	8082      	strh	r2, [r0, #4]
 800664e:	80c3      	strh	r3, [r0, #6]
 8006650:	3008      	adds	r0, #8
 8006652:	4285      	cmp	r5, r0
 8006654:	d1ec      	bne.n	8006630 <arm_cfft_radix4by2_q15+0x74>
 8006656:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800665a:	4629      	mov	r1, r5
 800665c:	2302      	movs	r3, #2
 800665e:	f000 f8c7 	bl	80067f0 <arm_radix4_butterfly_q15>
 8006662:	4632      	mov	r2, r6
 8006664:	4629      	mov	r1, r5
 8006666:	4638      	mov	r0, r7
 8006668:	2302      	movs	r3, #2
 800666a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800666e:	f000 b8bf 	b.w	80067f0 <arm_radix4_butterfly_q15>
 8006672:	bf00      	nop
 8006674:	ffff0000 	.word	0xffff0000

08006678 <arm_cfft_radix4by2_inverse_q15>:
 8006678:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800667c:	084d      	lsrs	r5, r1, #1
 800667e:	eb00 0741 	add.w	r7, r0, r1, lsl #1
 8006682:	4616      	mov	r6, r2
 8006684:	d047      	beq.n	8006716 <arm_cfft_radix4by2_inverse_q15+0x9e>
 8006686:	4604      	mov	r4, r0
 8006688:	f8df 80a4 	ldr.w	r8, [pc, #164]	@ 8006730 <arm_cfft_radix4by2_inverse_q15+0xb8>
 800668c:	4696      	mov	lr, r2
 800668e:	4638      	mov	r0, r7
 8006690:	4621      	mov	r1, r4
 8006692:	462a      	mov	r2, r5
 8006694:	f04f 0c00 	mov.w	ip, #0
 8006698:	680b      	ldr	r3, [r1, #0]
 800669a:	f8d0 a000 	ldr.w	sl, [r0]
 800669e:	fa93 f32c 	shadd16	r3, r3, ip
 80066a2:	fa9a fa2c 	shadd16	sl, sl, ip
 80066a6:	fa93 f92a 	shadd16	r9, r3, sl
 80066aa:	fad3 fa1a 	qsub16	sl, r3, sl
 80066ae:	f85e 3b04 	ldr.w	r3, [lr], #4
 80066b2:	f841 9b04 	str.w	r9, [r1], #4
 80066b6:	fb43 f90a 	smusd	r9, r3, sl
 80066ba:	fb23 f31a 	smuadx	r3, r3, sl
 80066be:	ea03 0308 	and.w	r3, r3, r8
 80066c2:	ea43 4319 	orr.w	r3, r3, r9, lsr #16
 80066c6:	3a01      	subs	r2, #1
 80066c8:	f840 3b04 	str.w	r3, [r0], #4
 80066cc:	d1e4      	bne.n	8006698 <arm_cfft_radix4by2_inverse_q15+0x20>
 80066ce:	4629      	mov	r1, r5
 80066d0:	2302      	movs	r3, #2
 80066d2:	4632      	mov	r2, r6
 80066d4:	4620      	mov	r0, r4
 80066d6:	f000 fa35 	bl	8006b44 <arm_radix4_butterfly_inverse_q15>
 80066da:	4638      	mov	r0, r7
 80066dc:	4629      	mov	r1, r5
 80066de:	4632      	mov	r2, r6
 80066e0:	2302      	movs	r3, #2
 80066e2:	f000 fa2f 	bl	8006b44 <arm_radix4_butterfly_inverse_q15>
 80066e6:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 80066ea:	4620      	mov	r0, r4
 80066ec:	f9b0 6000 	ldrsh.w	r6, [r0]
 80066f0:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 80066f4:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
 80066f8:	f9b0 3006 	ldrsh.w	r3, [r0, #6]
 80066fc:	0076      	lsls	r6, r6, #1
 80066fe:	0064      	lsls	r4, r4, #1
 8006700:	0052      	lsls	r2, r2, #1
 8006702:	005b      	lsls	r3, r3, #1
 8006704:	8006      	strh	r6, [r0, #0]
 8006706:	8044      	strh	r4, [r0, #2]
 8006708:	8082      	strh	r2, [r0, #4]
 800670a:	80c3      	strh	r3, [r0, #6]
 800670c:	3008      	adds	r0, #8
 800670e:	4285      	cmp	r5, r0
 8006710:	d1ec      	bne.n	80066ec <arm_cfft_radix4by2_inverse_q15+0x74>
 8006712:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006716:	4629      	mov	r1, r5
 8006718:	2302      	movs	r3, #2
 800671a:	f000 fa13 	bl	8006b44 <arm_radix4_butterfly_inverse_q15>
 800671e:	4632      	mov	r2, r6
 8006720:	4629      	mov	r1, r5
 8006722:	4638      	mov	r0, r7
 8006724:	2302      	movs	r3, #2
 8006726:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800672a:	f000 ba0b 	b.w	8006b44 <arm_radix4_butterfly_inverse_q15>
 800672e:	bf00      	nop
 8006730:	ffff0000 	.word	0xffff0000

08006734 <arm_cfft_q15>:
 8006734:	b5e0      	push	{r5, r6, r7, lr}
 8006736:	2a01      	cmp	r2, #1
 8006738:	460f      	mov	r7, r1
 800673a:	4605      	mov	r5, r0
 800673c:	8801      	ldrh	r1, [r0, #0]
 800673e:	461e      	mov	r6, r3
 8006740:	d02f      	beq.n	80067a2 <arm_cfft_q15+0x6e>
 8006742:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8006746:	d026      	beq.n	8006796 <arm_cfft_q15+0x62>
 8006748:	d908      	bls.n	800675c <arm_cfft_q15+0x28>
 800674a:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 800674e:	d017      	beq.n	8006780 <arm_cfft_q15+0x4c>
 8006750:	d91b      	bls.n	800678a <arm_cfft_q15+0x56>
 8006752:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8006756:	d01e      	beq.n	8006796 <arm_cfft_q15+0x62>
 8006758:	b93e      	cbnz	r6, 800676a <arm_cfft_q15+0x36>
 800675a:	bde0      	pop	{r5, r6, r7, pc}
 800675c:	2940      	cmp	r1, #64	@ 0x40
 800675e:	d01a      	beq.n	8006796 <arm_cfft_q15+0x62>
 8006760:	d90a      	bls.n	8006778 <arm_cfft_q15+0x44>
 8006762:	2980      	cmp	r1, #128	@ 0x80
 8006764:	d00c      	beq.n	8006780 <arm_cfft_q15+0x4c>
 8006766:	2e00      	cmp	r6, #0
 8006768:	d0f7      	beq.n	800675a <arm_cfft_q15+0x26>
 800676a:	68aa      	ldr	r2, [r5, #8]
 800676c:	89a9      	ldrh	r1, [r5, #12]
 800676e:	4638      	mov	r0, r7
 8006770:	e8bd 40e0 	ldmia.w	sp!, {r5, r6, r7, lr}
 8006774:	f000 bb90 	b.w	8006e98 <arm_bitreversal_16>
 8006778:	2910      	cmp	r1, #16
 800677a:	d00c      	beq.n	8006796 <arm_cfft_q15+0x62>
 800677c:	2920      	cmp	r1, #32
 800677e:	d1eb      	bne.n	8006758 <arm_cfft_q15+0x24>
 8006780:	686a      	ldr	r2, [r5, #4]
 8006782:	4638      	mov	r0, r7
 8006784:	f7ff ff1a 	bl	80065bc <arm_cfft_radix4by2_q15>
 8006788:	e7e6      	b.n	8006758 <arm_cfft_q15+0x24>
 800678a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800678e:	d0f7      	beq.n	8006780 <arm_cfft_q15+0x4c>
 8006790:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006794:	d1e0      	bne.n	8006758 <arm_cfft_q15+0x24>
 8006796:	686a      	ldr	r2, [r5, #4]
 8006798:	2301      	movs	r3, #1
 800679a:	4638      	mov	r0, r7
 800679c:	f000 f828 	bl	80067f0 <arm_radix4_butterfly_q15>
 80067a0:	e7da      	b.n	8006758 <arm_cfft_q15+0x24>
 80067a2:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 80067a6:	d01d      	beq.n	80067e4 <arm_cfft_q15+0xb0>
 80067a8:	d907      	bls.n	80067ba <arm_cfft_q15+0x86>
 80067aa:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 80067ae:	d00e      	beq.n	80067ce <arm_cfft_q15+0x9a>
 80067b0:	d912      	bls.n	80067d8 <arm_cfft_q15+0xa4>
 80067b2:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 80067b6:	d1cf      	bne.n	8006758 <arm_cfft_q15+0x24>
 80067b8:	e014      	b.n	80067e4 <arm_cfft_q15+0xb0>
 80067ba:	2940      	cmp	r1, #64	@ 0x40
 80067bc:	d012      	beq.n	80067e4 <arm_cfft_q15+0xb0>
 80067be:	d902      	bls.n	80067c6 <arm_cfft_q15+0x92>
 80067c0:	2980      	cmp	r1, #128	@ 0x80
 80067c2:	d004      	beq.n	80067ce <arm_cfft_q15+0x9a>
 80067c4:	e7c8      	b.n	8006758 <arm_cfft_q15+0x24>
 80067c6:	2910      	cmp	r1, #16
 80067c8:	d00c      	beq.n	80067e4 <arm_cfft_q15+0xb0>
 80067ca:	2920      	cmp	r1, #32
 80067cc:	d1c4      	bne.n	8006758 <arm_cfft_q15+0x24>
 80067ce:	686a      	ldr	r2, [r5, #4]
 80067d0:	4638      	mov	r0, r7
 80067d2:	f7ff ff51 	bl	8006678 <arm_cfft_radix4by2_inverse_q15>
 80067d6:	e7bf      	b.n	8006758 <arm_cfft_q15+0x24>
 80067d8:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80067dc:	d0f7      	beq.n	80067ce <arm_cfft_q15+0x9a>
 80067de:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80067e2:	d1b9      	bne.n	8006758 <arm_cfft_q15+0x24>
 80067e4:	686a      	ldr	r2, [r5, #4]
 80067e6:	2301      	movs	r3, #1
 80067e8:	4638      	mov	r0, r7
 80067ea:	f000 f9ab 	bl	8006b44 <arm_radix4_butterfly_inverse_q15>
 80067ee:	e7b3      	b.n	8006758 <arm_cfft_q15+0x24>

080067f0 <arm_radix4_butterfly_q15>:
 80067f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067f4:	b093      	sub	sp, #76	@ 0x4c
 80067f6:	f021 0a03 	bic.w	sl, r1, #3
 80067fa:	eb00 0c4a 	add.w	ip, r0, sl, lsl #1
 80067fe:	9210      	str	r2, [sp, #64]	@ 0x40
 8006800:	2b01      	cmp	r3, #1
 8006802:	ea4f 0291 	mov.w	r2, r1, lsr #2
 8006806:	eb0c 050a 	add.w	r5, ip, sl
 800680a:	9101      	str	r1, [sp, #4]
 800680c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800680e:	9303      	str	r3, [sp, #12]
 8006810:	4482      	add	sl, r0
 8006812:	9211      	str	r2, [sp, #68]	@ 0x44
 8006814:	f040 8124 	bne.w	8006a60 <arm_radix4_butterfly_q15+0x270>
 8006818:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800681a:	f8df e324 	ldr.w	lr, [pc, #804]	@ 8006b40 <arm_radix4_butterfly_q15+0x350>
 800681e:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
 8006820:	f8cd a008 	str.w	sl, [sp, #8]
 8006824:	4693      	mov	fp, r2
 8006826:	4690      	mov	r8, r2
 8006828:	4657      	mov	r7, sl
 800682a:	2300      	movs	r3, #0
 800682c:	4691      	mov	r9, r2
 800682e:	6830      	ldr	r0, [r6, #0]
 8006830:	f8dc 2000 	ldr.w	r2, [ip]
 8006834:	6839      	ldr	r1, [r7, #0]
 8006836:	fa90 f023 	shadd16	r0, r0, r3
 800683a:	fa91 f123 	shadd16	r1, r1, r3
 800683e:	fa90 f023 	shadd16	r0, r0, r3
 8006842:	fa91 fa23 	shadd16	sl, r1, r3
 8006846:	fa92 f223 	shadd16	r2, r2, r3
 800684a:	6829      	ldr	r1, [r5, #0]
 800684c:	fa92 f223 	shadd16	r2, r2, r3
 8006850:	fa91 f123 	shadd16	r1, r1, r3
 8006854:	fa90 f412 	qadd16	r4, r0, r2
 8006858:	fa91 f123 	shadd16	r1, r1, r3
 800685c:	fa9a f111 	qadd16	r1, sl, r1
 8006860:	fa94 fa21 	shadd16	sl, r4, r1
 8006864:	f846 ab04 	str.w	sl, [r6], #4
 8006868:	fad4 f411 	qsub16	r4, r4, r1
 800686c:	fad0 f212 	qsub16	r2, r0, r2
 8006870:	f85b 1b08 	ldr.w	r1, [fp], #8
 8006874:	fb21 f004 	smuad	r0, r1, r4
 8006878:	fb41 f114 	smusdx	r1, r1, r4
 800687c:	ea01 010e 	and.w	r1, r1, lr
 8006880:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 8006884:	6838      	ldr	r0, [r7, #0]
 8006886:	f847 1b04 	str.w	r1, [r7], #4
 800688a:	fa90 f023 	shadd16	r0, r0, r3
 800688e:	682c      	ldr	r4, [r5, #0]
 8006890:	fa90 f023 	shadd16	r0, r0, r3
 8006894:	fa94 f423 	shadd16	r4, r4, r3
 8006898:	f859 1b04 	ldr.w	r1, [r9], #4
 800689c:	fa94 f423 	shadd16	r4, r4, r3
 80068a0:	fad0 f014 	qsub16	r0, r0, r4
 80068a4:	faa2 f410 	qasx	r4, r2, r0
 80068a8:	fae2 f210 	qsax	r2, r2, r0
 80068ac:	fb21 fa02 	smuad	sl, r1, r2
 80068b0:	fb41 f212 	smusdx	r2, r1, r2
 80068b4:	ea02 020e 	and.w	r2, r2, lr
 80068b8:	ea42 421a 	orr.w	r2, r2, sl, lsr #16
 80068bc:	f84c 2b04 	str.w	r2, [ip], #4
 80068c0:	f858 2b0c 	ldr.w	r2, [r8], #12
 80068c4:	fb22 f104 	smuad	r1, r2, r4
 80068c8:	fb42 f214 	smusdx	r2, r2, r4
 80068cc:	ea02 020e 	and.w	r2, r2, lr
 80068d0:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 80068d4:	f845 2b04 	str.w	r2, [r5], #4
 80068d8:	9a02      	ldr	r2, [sp, #8]
 80068da:	42b2      	cmp	r2, r6
 80068dc:	d1a7      	bne.n	800682e <arm_radix4_butterfly_q15+0x3e>
 80068de:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80068e0:	9b03      	ldr	r3, [sp, #12]
 80068e2:	2a04      	cmp	r2, #4
 80068e4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80068e8:	f240 8127 	bls.w	8006b3a <arm_radix4_butterfly_q15+0x34a>
 80068ec:	f8df a250 	ldr.w	sl, [pc, #592]	@ 8006b40 <arm_radix4_butterfly_q15+0x350>
 80068f0:	920e      	str	r2, [sp, #56]	@ 0x38
 80068f2:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80068f4:	9102      	str	r1, [sp, #8]
 80068f6:	4608      	mov	r0, r1
 80068f8:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 80068fc:	0889      	lsrs	r1, r1, #2
 80068fe:	0092      	lsls	r2, r2, #2
 8006900:	0086      	lsls	r6, r0, #2
 8006902:	9801      	ldr	r0, [sp, #4]
 8006904:	920d      	str	r2, [sp, #52]	@ 0x34
 8006906:	008c      	lsls	r4, r1, #2
 8006908:	009a      	lsls	r2, r3, #2
 800690a:	00db      	lsls	r3, r3, #3
 800690c:	4288      	cmp	r0, r1
 800690e:	940a      	str	r4, [sp, #40]	@ 0x28
 8006910:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006912:	4604      	mov	r4, r0
 8006914:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006916:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8006918:	910e      	str	r1, [sp, #56]	@ 0x38
 800691a:	bf28      	it	cs
 800691c:	460c      	movcs	r4, r1
 800691e:	e9cd 0305 	strd	r0, r3, [sp, #20]
 8006922:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8006926:	9308      	str	r3, [sp, #32]
 8006928:	9307      	str	r3, [sp, #28]
 800692a:	2300      	movs	r3, #0
 800692c:	940c      	str	r4, [sp, #48]	@ 0x30
 800692e:	9104      	str	r1, [sp, #16]
 8006930:	9209      	str	r2, [sp, #36]	@ 0x24
 8006932:	9303      	str	r3, [sp, #12]
 8006934:	9b08      	ldr	r3, [sp, #32]
 8006936:	9a05      	ldr	r2, [sp, #20]
 8006938:	f8d3 9000 	ldr.w	r9, [r3]
 800693c:	9b07      	ldr	r3, [sp, #28]
 800693e:	9f03      	ldr	r7, [sp, #12]
 8006940:	f8d3 8000 	ldr.w	r8, [r3]
 8006944:	9b06      	ldr	r3, [sp, #24]
 8006946:	f8d3 e000 	ldr.w	lr, [r3]
 800694a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800694c:	4615      	mov	r5, r2
 800694e:	1898      	adds	r0, r3, r2
 8006950:	9a04      	ldr	r2, [sp, #16]
 8006952:	4614      	mov	r4, r2
 8006954:	1899      	adds	r1, r3, r2
 8006956:	682a      	ldr	r2, [r5, #0]
 8006958:	6823      	ldr	r3, [r4, #0]
 800695a:	f8d0 b000 	ldr.w	fp, [r0]
 800695e:	fa92 fc13 	qadd16	ip, r2, r3
 8006962:	fad2 f213 	qsub16	r2, r2, r3
 8006966:	680b      	ldr	r3, [r1, #0]
 8006968:	fa9b f313 	qadd16	r3, fp, r3
 800696c:	fa9c fb23 	shadd16	fp, ip, r3
 8006970:	fadc f323 	shsub16	r3, ip, r3
 8006974:	f04f 0c00 	mov.w	ip, #0
 8006978:	fa9b fb2c 	shadd16	fp, fp, ip
 800697c:	f8c5 b000 	str.w	fp, [r5]
 8006980:	4435      	add	r5, r6
 8006982:	fb28 fb03 	smuad	fp, r8, r3
 8006986:	fb48 f313 	smusdx	r3, r8, r3
 800698a:	ea03 030a 	and.w	r3, r3, sl
 800698e:	ea43 431b 	orr.w	r3, r3, fp, lsr #16
 8006992:	f8d0 b000 	ldr.w	fp, [r0]
 8006996:	6003      	str	r3, [r0, #0]
 8006998:	f8d1 c000 	ldr.w	ip, [r1]
 800699c:	fadb fc1c 	qsub16	ip, fp, ip
 80069a0:	4430      	add	r0, r6
 80069a2:	faa2 f32c 	shasx	r3, r2, ip
 80069a6:	fae2 f22c 	shsax	r2, r2, ip
 80069aa:	fb29 fc02 	smuad	ip, r9, r2
 80069ae:	fb49 f212 	smusdx	r2, r9, r2
 80069b2:	ea02 020a 	and.w	r2, r2, sl
 80069b6:	ea42 421c 	orr.w	r2, r2, ip, lsr #16
 80069ba:	6022      	str	r2, [r4, #0]
 80069bc:	4434      	add	r4, r6
 80069be:	fb2e f203 	smuad	r2, lr, r3
 80069c2:	fb4e f313 	smusdx	r3, lr, r3
 80069c6:	ea03 030a 	and.w	r3, r3, sl
 80069ca:	ea43 4312 	orr.w	r3, r3, r2, lsr #16
 80069ce:	9a02      	ldr	r2, [sp, #8]
 80069d0:	600b      	str	r3, [r1, #0]
 80069d2:	9b01      	ldr	r3, [sp, #4]
 80069d4:	4417      	add	r7, r2
 80069d6:	42bb      	cmp	r3, r7
 80069d8:	4431      	add	r1, r6
 80069da:	d8bc      	bhi.n	8006956 <arm_radix4_butterfly_q15+0x166>
 80069dc:	e9dd 2108 	ldrd	r2, r1, [sp, #32]
 80069e0:	440a      	add	r2, r1
 80069e2:	9208      	str	r2, [sp, #32]
 80069e4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80069e6:	9a07      	ldr	r2, [sp, #28]
 80069e8:	9b03      	ldr	r3, [sp, #12]
 80069ea:	440a      	add	r2, r1
 80069ec:	9207      	str	r2, [sp, #28]
 80069ee:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80069f0:	9a06      	ldr	r2, [sp, #24]
 80069f2:	440a      	add	r2, r1
 80069f4:	9206      	str	r2, [sp, #24]
 80069f6:	9a05      	ldr	r2, [sp, #20]
 80069f8:	3204      	adds	r2, #4
 80069fa:	9205      	str	r2, [sp, #20]
 80069fc:	9a04      	ldr	r2, [sp, #16]
 80069fe:	3204      	adds	r2, #4
 8006a00:	9204      	str	r2, [sp, #16]
 8006a02:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006a04:	3301      	adds	r3, #1
 8006a06:	4293      	cmp	r3, r2
 8006a08:	9303      	str	r3, [sp, #12]
 8006a0a:	d393      	bcc.n	8006934 <arm_radix4_butterfly_q15+0x144>
 8006a0c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006a0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a10:	2a04      	cmp	r2, #4
 8006a12:	f63f af6e 	bhi.w	80068f2 <arm_radix4_butterfly_q15+0x102>
 8006a16:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8006a18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006a1a:	689d      	ldr	r5, [r3, #8]
 8006a1c:	68de      	ldr	r6, [r3, #12]
 8006a1e:	681a      	ldr	r2, [r3, #0]
 8006a20:	6859      	ldr	r1, [r3, #4]
 8006a22:	fa92 f015 	qadd16	r0, r2, r5
 8006a26:	3c01      	subs	r4, #1
 8006a28:	fad2 f215 	qsub16	r2, r2, r5
 8006a2c:	f103 0310 	add.w	r3, r3, #16
 8006a30:	fa91 f516 	qadd16	r5, r1, r6
 8006a34:	fad1 f116 	qsub16	r1, r1, r6
 8006a38:	fa90 f625 	shadd16	r6, r0, r5
 8006a3c:	fad0 f025 	shsub16	r0, r0, r5
 8006a40:	f843 6c10 	str.w	r6, [r3, #-16]
 8006a44:	f843 0c0c 	str.w	r0, [r3, #-12]
 8006a48:	fae2 f021 	shsax	r0, r2, r1
 8006a4c:	faa2 f221 	shasx	r2, r2, r1
 8006a50:	f843 0c08 	str.w	r0, [r3, #-8]
 8006a54:	f843 2c04 	str.w	r2, [r3, #-4]
 8006a58:	d1df      	bne.n	8006a1a <arm_radix4_butterfly_q15+0x22a>
 8006a5a:	b013      	add	sp, #76	@ 0x4c
 8006a5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a60:	2400      	movs	r4, #0
 8006a62:	f8df e0dc 	ldr.w	lr, [pc, #220]	@ 8006b40 <arm_radix4_butterfly_q15+0x350>
 8006a66:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8006a68:	4623      	mov	r3, r4
 8006a6a:	4680      	mov	r8, r0
 8006a6c:	4691      	mov	r9, r2
 8006a6e:	f8d8 0000 	ldr.w	r0, [r8]
 8006a72:	f8dc 2000 	ldr.w	r2, [ip]
 8006a76:	f8da 1000 	ldr.w	r1, [sl]
 8006a7a:	fa90 f023 	shadd16	r0, r0, r3
 8006a7e:	fa91 f123 	shadd16	r1, r1, r3
 8006a82:	fa90 f023 	shadd16	r0, r0, r3
 8006a86:	fa91 fb23 	shadd16	fp, r1, r3
 8006a8a:	fa92 f223 	shadd16	r2, r2, r3
 8006a8e:	6829      	ldr	r1, [r5, #0]
 8006a90:	fa92 f223 	shadd16	r2, r2, r3
 8006a94:	fa91 f123 	shadd16	r1, r1, r3
 8006a98:	fa90 f612 	qadd16	r6, r0, r2
 8006a9c:	fa91 f123 	shadd16	r1, r1, r3
 8006aa0:	fa9b f111 	qadd16	r1, fp, r1
 8006aa4:	fa96 fb21 	shadd16	fp, r6, r1
 8006aa8:	f848 bb04 	str.w	fp, [r8], #4
 8006aac:	fad6 f611 	qsub16	r6, r6, r1
 8006ab0:	fad0 f212 	qsub16	r2, r0, r2
 8006ab4:	f857 1034 	ldr.w	r1, [r7, r4, lsl #3]
 8006ab8:	fb21 f006 	smuad	r0, r1, r6
 8006abc:	fb41 f116 	smusdx	r1, r1, r6
 8006ac0:	ea01 010e 	and.w	r1, r1, lr
 8006ac4:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 8006ac8:	f8da 0000 	ldr.w	r0, [sl]
 8006acc:	f84a 1b04 	str.w	r1, [sl], #4
 8006ad0:	fa90 f023 	shadd16	r0, r0, r3
 8006ad4:	682e      	ldr	r6, [r5, #0]
 8006ad6:	fa90 f023 	shadd16	r0, r0, r3
 8006ada:	fa96 f623 	shadd16	r6, r6, r3
 8006ade:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 8006ae2:	fa96 f623 	shadd16	r6, r6, r3
 8006ae6:	fad0 f016 	qsub16	r0, r0, r6
 8006aea:	faa2 f610 	qasx	r6, r2, r0
 8006aee:	fae2 f210 	qsax	r2, r2, r0
 8006af2:	fb21 fb02 	smuad	fp, r1, r2
 8006af6:	fb41 f212 	smusdx	r2, r1, r2
 8006afa:	ea02 020e 	and.w	r2, r2, lr
 8006afe:	ea42 421b 	orr.w	r2, r2, fp, lsr #16
 8006b02:	f84c 2b04 	str.w	r2, [ip], #4
 8006b06:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8006b0a:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 8006b0e:	fb22 f106 	smuad	r1, r2, r6
 8006b12:	fb42 f216 	smusdx	r2, r2, r6
 8006b16:	ea02 020e 	and.w	r2, r2, lr
 8006b1a:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 8006b1e:	f845 2b04 	str.w	r2, [r5], #4
 8006b22:	9a03      	ldr	r2, [sp, #12]
 8006b24:	f1b9 0901 	subs.w	r9, r9, #1
 8006b28:	4414      	add	r4, r2
 8006b2a:	d1a0      	bne.n	8006a6e <arm_radix4_butterfly_q15+0x27e>
 8006b2c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006b2e:	9b03      	ldr	r3, [sp, #12]
 8006b30:	2a04      	cmp	r2, #4
 8006b32:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006b36:	f63f aed9 	bhi.w	80068ec <arm_radix4_butterfly_q15+0xfc>
 8006b3a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006b3c:	4614      	mov	r4, r2
 8006b3e:	e76c      	b.n	8006a1a <arm_radix4_butterfly_q15+0x22a>
 8006b40:	ffff0000 	.word	0xffff0000

08006b44 <arm_radix4_butterfly_inverse_q15>:
 8006b44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b48:	b093      	sub	sp, #76	@ 0x4c
 8006b4a:	f021 0a03 	bic.w	sl, r1, #3
 8006b4e:	eb00 0c4a 	add.w	ip, r0, sl, lsl #1
 8006b52:	9210      	str	r2, [sp, #64]	@ 0x40
 8006b54:	2b01      	cmp	r3, #1
 8006b56:	ea4f 0291 	mov.w	r2, r1, lsr #2
 8006b5a:	eb0c 050a 	add.w	r5, ip, sl
 8006b5e:	9101      	str	r1, [sp, #4]
 8006b60:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006b62:	9303      	str	r3, [sp, #12]
 8006b64:	4482      	add	sl, r0
 8006b66:	9211      	str	r2, [sp, #68]	@ 0x44
 8006b68:	f040 8124 	bne.w	8006db4 <arm_radix4_butterfly_inverse_q15+0x270>
 8006b6c:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8006b6e:	f8df e324 	ldr.w	lr, [pc, #804]	@ 8006e94 <arm_radix4_butterfly_inverse_q15+0x350>
 8006b72:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
 8006b74:	f8cd a008 	str.w	sl, [sp, #8]
 8006b78:	4693      	mov	fp, r2
 8006b7a:	4690      	mov	r8, r2
 8006b7c:	4657      	mov	r7, sl
 8006b7e:	2300      	movs	r3, #0
 8006b80:	4691      	mov	r9, r2
 8006b82:	6830      	ldr	r0, [r6, #0]
 8006b84:	f8dc 2000 	ldr.w	r2, [ip]
 8006b88:	6839      	ldr	r1, [r7, #0]
 8006b8a:	fa90 f023 	shadd16	r0, r0, r3
 8006b8e:	fa91 f123 	shadd16	r1, r1, r3
 8006b92:	fa90 f023 	shadd16	r0, r0, r3
 8006b96:	fa91 fa23 	shadd16	sl, r1, r3
 8006b9a:	fa92 f223 	shadd16	r2, r2, r3
 8006b9e:	6829      	ldr	r1, [r5, #0]
 8006ba0:	fa92 f223 	shadd16	r2, r2, r3
 8006ba4:	fa91 f123 	shadd16	r1, r1, r3
 8006ba8:	fa90 f412 	qadd16	r4, r0, r2
 8006bac:	fa91 f123 	shadd16	r1, r1, r3
 8006bb0:	fa9a f111 	qadd16	r1, sl, r1
 8006bb4:	fa94 fa21 	shadd16	sl, r4, r1
 8006bb8:	f846 ab04 	str.w	sl, [r6], #4
 8006bbc:	fad4 f411 	qsub16	r4, r4, r1
 8006bc0:	fad0 f212 	qsub16	r2, r0, r2
 8006bc4:	f85b 1b08 	ldr.w	r1, [fp], #8
 8006bc8:	fb41 f004 	smusd	r0, r1, r4
 8006bcc:	fb21 f114 	smuadx	r1, r1, r4
 8006bd0:	ea01 010e 	and.w	r1, r1, lr
 8006bd4:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 8006bd8:	6838      	ldr	r0, [r7, #0]
 8006bda:	f847 1b04 	str.w	r1, [r7], #4
 8006bde:	fa90 f023 	shadd16	r0, r0, r3
 8006be2:	682c      	ldr	r4, [r5, #0]
 8006be4:	fa90 f023 	shadd16	r0, r0, r3
 8006be8:	fa94 f423 	shadd16	r4, r4, r3
 8006bec:	f859 1b04 	ldr.w	r1, [r9], #4
 8006bf0:	fa94 f423 	shadd16	r4, r4, r3
 8006bf4:	fad0 f014 	qsub16	r0, r0, r4
 8006bf8:	fae2 f410 	qsax	r4, r2, r0
 8006bfc:	faa2 f210 	qasx	r2, r2, r0
 8006c00:	fb41 fa02 	smusd	sl, r1, r2
 8006c04:	fb21 f212 	smuadx	r2, r1, r2
 8006c08:	ea02 020e 	and.w	r2, r2, lr
 8006c0c:	ea42 421a 	orr.w	r2, r2, sl, lsr #16
 8006c10:	f84c 2b04 	str.w	r2, [ip], #4
 8006c14:	f858 2b0c 	ldr.w	r2, [r8], #12
 8006c18:	fb42 f104 	smusd	r1, r2, r4
 8006c1c:	fb22 f214 	smuadx	r2, r2, r4
 8006c20:	ea02 020e 	and.w	r2, r2, lr
 8006c24:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 8006c28:	f845 2b04 	str.w	r2, [r5], #4
 8006c2c:	9a02      	ldr	r2, [sp, #8]
 8006c2e:	42b2      	cmp	r2, r6
 8006c30:	d1a7      	bne.n	8006b82 <arm_radix4_butterfly_inverse_q15+0x3e>
 8006c32:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006c34:	9b03      	ldr	r3, [sp, #12]
 8006c36:	2a04      	cmp	r2, #4
 8006c38:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006c3c:	f240 8127 	bls.w	8006e8e <arm_radix4_butterfly_inverse_q15+0x34a>
 8006c40:	f8df a250 	ldr.w	sl, [pc, #592]	@ 8006e94 <arm_radix4_butterfly_inverse_q15+0x350>
 8006c44:	920e      	str	r2, [sp, #56]	@ 0x38
 8006c46:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006c48:	9102      	str	r1, [sp, #8]
 8006c4a:	4608      	mov	r0, r1
 8006c4c:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8006c50:	0889      	lsrs	r1, r1, #2
 8006c52:	0092      	lsls	r2, r2, #2
 8006c54:	0086      	lsls	r6, r0, #2
 8006c56:	9801      	ldr	r0, [sp, #4]
 8006c58:	920d      	str	r2, [sp, #52]	@ 0x34
 8006c5a:	008c      	lsls	r4, r1, #2
 8006c5c:	009a      	lsls	r2, r3, #2
 8006c5e:	00db      	lsls	r3, r3, #3
 8006c60:	4288      	cmp	r0, r1
 8006c62:	940a      	str	r4, [sp, #40]	@ 0x28
 8006c64:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006c66:	4604      	mov	r4, r0
 8006c68:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006c6a:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8006c6c:	910e      	str	r1, [sp, #56]	@ 0x38
 8006c6e:	bf28      	it	cs
 8006c70:	460c      	movcs	r4, r1
 8006c72:	e9cd 0305 	strd	r0, r3, [sp, #20]
 8006c76:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8006c7a:	9308      	str	r3, [sp, #32]
 8006c7c:	9307      	str	r3, [sp, #28]
 8006c7e:	2300      	movs	r3, #0
 8006c80:	940c      	str	r4, [sp, #48]	@ 0x30
 8006c82:	9104      	str	r1, [sp, #16]
 8006c84:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c86:	9303      	str	r3, [sp, #12]
 8006c88:	9b08      	ldr	r3, [sp, #32]
 8006c8a:	9a05      	ldr	r2, [sp, #20]
 8006c8c:	f8d3 9000 	ldr.w	r9, [r3]
 8006c90:	9b07      	ldr	r3, [sp, #28]
 8006c92:	9f03      	ldr	r7, [sp, #12]
 8006c94:	f8d3 8000 	ldr.w	r8, [r3]
 8006c98:	9b06      	ldr	r3, [sp, #24]
 8006c9a:	f8d3 e000 	ldr.w	lr, [r3]
 8006c9e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ca0:	4615      	mov	r5, r2
 8006ca2:	1898      	adds	r0, r3, r2
 8006ca4:	9a04      	ldr	r2, [sp, #16]
 8006ca6:	4614      	mov	r4, r2
 8006ca8:	1899      	adds	r1, r3, r2
 8006caa:	682a      	ldr	r2, [r5, #0]
 8006cac:	6823      	ldr	r3, [r4, #0]
 8006cae:	f8d0 b000 	ldr.w	fp, [r0]
 8006cb2:	fa92 fc13 	qadd16	ip, r2, r3
 8006cb6:	fad2 f213 	qsub16	r2, r2, r3
 8006cba:	680b      	ldr	r3, [r1, #0]
 8006cbc:	fa9b f313 	qadd16	r3, fp, r3
 8006cc0:	fa9c fb23 	shadd16	fp, ip, r3
 8006cc4:	fadc f323 	shsub16	r3, ip, r3
 8006cc8:	f04f 0c00 	mov.w	ip, #0
 8006ccc:	fa9b fb2c 	shadd16	fp, fp, ip
 8006cd0:	f8c5 b000 	str.w	fp, [r5]
 8006cd4:	4435      	add	r5, r6
 8006cd6:	fb48 fb03 	smusd	fp, r8, r3
 8006cda:	fb28 f313 	smuadx	r3, r8, r3
 8006cde:	ea03 030a 	and.w	r3, r3, sl
 8006ce2:	ea43 431b 	orr.w	r3, r3, fp, lsr #16
 8006ce6:	f8d0 b000 	ldr.w	fp, [r0]
 8006cea:	6003      	str	r3, [r0, #0]
 8006cec:	f8d1 c000 	ldr.w	ip, [r1]
 8006cf0:	fadb fc1c 	qsub16	ip, fp, ip
 8006cf4:	4430      	add	r0, r6
 8006cf6:	fae2 f32c 	shsax	r3, r2, ip
 8006cfa:	faa2 f22c 	shasx	r2, r2, ip
 8006cfe:	fb49 fc02 	smusd	ip, r9, r2
 8006d02:	fb29 f212 	smuadx	r2, r9, r2
 8006d06:	ea02 020a 	and.w	r2, r2, sl
 8006d0a:	ea42 421c 	orr.w	r2, r2, ip, lsr #16
 8006d0e:	6022      	str	r2, [r4, #0]
 8006d10:	4434      	add	r4, r6
 8006d12:	fb4e f203 	smusd	r2, lr, r3
 8006d16:	fb2e f313 	smuadx	r3, lr, r3
 8006d1a:	ea03 030a 	and.w	r3, r3, sl
 8006d1e:	ea43 4312 	orr.w	r3, r3, r2, lsr #16
 8006d22:	9a02      	ldr	r2, [sp, #8]
 8006d24:	600b      	str	r3, [r1, #0]
 8006d26:	9b01      	ldr	r3, [sp, #4]
 8006d28:	4417      	add	r7, r2
 8006d2a:	42bb      	cmp	r3, r7
 8006d2c:	4431      	add	r1, r6
 8006d2e:	d8bc      	bhi.n	8006caa <arm_radix4_butterfly_inverse_q15+0x166>
 8006d30:	e9dd 2108 	ldrd	r2, r1, [sp, #32]
 8006d34:	440a      	add	r2, r1
 8006d36:	9208      	str	r2, [sp, #32]
 8006d38:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006d3a:	9a07      	ldr	r2, [sp, #28]
 8006d3c:	9b03      	ldr	r3, [sp, #12]
 8006d3e:	440a      	add	r2, r1
 8006d40:	9207      	str	r2, [sp, #28]
 8006d42:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006d44:	9a06      	ldr	r2, [sp, #24]
 8006d46:	440a      	add	r2, r1
 8006d48:	9206      	str	r2, [sp, #24]
 8006d4a:	9a05      	ldr	r2, [sp, #20]
 8006d4c:	3204      	adds	r2, #4
 8006d4e:	9205      	str	r2, [sp, #20]
 8006d50:	9a04      	ldr	r2, [sp, #16]
 8006d52:	3204      	adds	r2, #4
 8006d54:	9204      	str	r2, [sp, #16]
 8006d56:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006d58:	3301      	adds	r3, #1
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	9303      	str	r3, [sp, #12]
 8006d5e:	d393      	bcc.n	8006c88 <arm_radix4_butterfly_inverse_q15+0x144>
 8006d60:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006d62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d64:	2a04      	cmp	r2, #4
 8006d66:	f63f af6e 	bhi.w	8006c46 <arm_radix4_butterfly_inverse_q15+0x102>
 8006d6a:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8006d6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006d6e:	689d      	ldr	r5, [r3, #8]
 8006d70:	68de      	ldr	r6, [r3, #12]
 8006d72:	681a      	ldr	r2, [r3, #0]
 8006d74:	6859      	ldr	r1, [r3, #4]
 8006d76:	fa92 f015 	qadd16	r0, r2, r5
 8006d7a:	3c01      	subs	r4, #1
 8006d7c:	fad2 f215 	qsub16	r2, r2, r5
 8006d80:	f103 0310 	add.w	r3, r3, #16
 8006d84:	fa91 f516 	qadd16	r5, r1, r6
 8006d88:	fad1 f116 	qsub16	r1, r1, r6
 8006d8c:	fa90 f625 	shadd16	r6, r0, r5
 8006d90:	fad0 f025 	shsub16	r0, r0, r5
 8006d94:	f843 6c10 	str.w	r6, [r3, #-16]
 8006d98:	f843 0c0c 	str.w	r0, [r3, #-12]
 8006d9c:	faa2 f021 	shasx	r0, r2, r1
 8006da0:	fae2 f221 	shsax	r2, r2, r1
 8006da4:	f843 0c08 	str.w	r0, [r3, #-8]
 8006da8:	f843 2c04 	str.w	r2, [r3, #-4]
 8006dac:	d1df      	bne.n	8006d6e <arm_radix4_butterfly_inverse_q15+0x22a>
 8006dae:	b013      	add	sp, #76	@ 0x4c
 8006db0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006db4:	2400      	movs	r4, #0
 8006db6:	f8df e0dc 	ldr.w	lr, [pc, #220]	@ 8006e94 <arm_radix4_butterfly_inverse_q15+0x350>
 8006dba:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8006dbc:	4623      	mov	r3, r4
 8006dbe:	4680      	mov	r8, r0
 8006dc0:	4691      	mov	r9, r2
 8006dc2:	f8d8 0000 	ldr.w	r0, [r8]
 8006dc6:	f8dc 2000 	ldr.w	r2, [ip]
 8006dca:	f8da 1000 	ldr.w	r1, [sl]
 8006dce:	fa90 f023 	shadd16	r0, r0, r3
 8006dd2:	fa91 f123 	shadd16	r1, r1, r3
 8006dd6:	fa90 f023 	shadd16	r0, r0, r3
 8006dda:	fa91 fb23 	shadd16	fp, r1, r3
 8006dde:	fa92 f223 	shadd16	r2, r2, r3
 8006de2:	6829      	ldr	r1, [r5, #0]
 8006de4:	fa92 f223 	shadd16	r2, r2, r3
 8006de8:	fa91 f123 	shadd16	r1, r1, r3
 8006dec:	fa90 f612 	qadd16	r6, r0, r2
 8006df0:	fa91 f123 	shadd16	r1, r1, r3
 8006df4:	fa9b f111 	qadd16	r1, fp, r1
 8006df8:	fa96 fb21 	shadd16	fp, r6, r1
 8006dfc:	f848 bb04 	str.w	fp, [r8], #4
 8006e00:	fad6 f611 	qsub16	r6, r6, r1
 8006e04:	fad0 f212 	qsub16	r2, r0, r2
 8006e08:	f857 1034 	ldr.w	r1, [r7, r4, lsl #3]
 8006e0c:	fb41 f006 	smusd	r0, r1, r6
 8006e10:	fb21 f116 	smuadx	r1, r1, r6
 8006e14:	ea01 010e 	and.w	r1, r1, lr
 8006e18:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 8006e1c:	f8da 0000 	ldr.w	r0, [sl]
 8006e20:	f84a 1b04 	str.w	r1, [sl], #4
 8006e24:	fa90 f023 	shadd16	r0, r0, r3
 8006e28:	682e      	ldr	r6, [r5, #0]
 8006e2a:	fa90 f023 	shadd16	r0, r0, r3
 8006e2e:	fa96 f623 	shadd16	r6, r6, r3
 8006e32:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 8006e36:	fa96 f623 	shadd16	r6, r6, r3
 8006e3a:	fad0 f016 	qsub16	r0, r0, r6
 8006e3e:	fae2 f610 	qsax	r6, r2, r0
 8006e42:	faa2 f210 	qasx	r2, r2, r0
 8006e46:	fb41 fb02 	smusd	fp, r1, r2
 8006e4a:	fb21 f212 	smuadx	r2, r1, r2
 8006e4e:	ea02 020e 	and.w	r2, r2, lr
 8006e52:	ea42 421b 	orr.w	r2, r2, fp, lsr #16
 8006e56:	f84c 2b04 	str.w	r2, [ip], #4
 8006e5a:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8006e5e:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 8006e62:	fb42 f106 	smusd	r1, r2, r6
 8006e66:	fb22 f216 	smuadx	r2, r2, r6
 8006e6a:	ea02 020e 	and.w	r2, r2, lr
 8006e6e:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 8006e72:	f845 2b04 	str.w	r2, [r5], #4
 8006e76:	9a03      	ldr	r2, [sp, #12]
 8006e78:	f1b9 0901 	subs.w	r9, r9, #1
 8006e7c:	4414      	add	r4, r2
 8006e7e:	d1a0      	bne.n	8006dc2 <arm_radix4_butterfly_inverse_q15+0x27e>
 8006e80:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006e82:	9b03      	ldr	r3, [sp, #12]
 8006e84:	2a04      	cmp	r2, #4
 8006e86:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006e8a:	f63f aed9 	bhi.w	8006c40 <arm_radix4_butterfly_inverse_q15+0xfc>
 8006e8e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e90:	4614      	mov	r4, r2
 8006e92:	e76c      	b.n	8006d6e <arm_radix4_butterfly_inverse_q15+0x22a>
 8006e94:	ffff0000 	.word	0xffff0000

08006e98 <arm_bitreversal_16>:
 8006e98:	b1f1      	cbz	r1, 8006ed8 <arm_bitreversal_16+0x40>
 8006e9a:	b4f0      	push	{r4, r5, r6, r7}
 8006e9c:	2400      	movs	r4, #0
 8006e9e:	eb02 0544 	add.w	r5, r2, r4, lsl #1
 8006ea2:	f832 3014 	ldrh.w	r3, [r2, r4, lsl #1]
 8006ea6:	886d      	ldrh	r5, [r5, #2]
 8006ea8:	08ad      	lsrs	r5, r5, #2
 8006eaa:	089b      	lsrs	r3, r3, #2
 8006eac:	f830 6015 	ldrh.w	r6, [r0, r5, lsl #1]
 8006eb0:	f830 7013 	ldrh.w	r7, [r0, r3, lsl #1]
 8006eb4:	f820 6013 	strh.w	r6, [r0, r3, lsl #1]
 8006eb8:	006e      	lsls	r6, r5, #1
 8006eba:	005b      	lsls	r3, r3, #1
 8006ebc:	f820 7015 	strh.w	r7, [r0, r5, lsl #1]
 8006ec0:	3302      	adds	r3, #2
 8006ec2:	1cb5      	adds	r5, r6, #2
 8006ec4:	3402      	adds	r4, #2
 8006ec6:	b2a4      	uxth	r4, r4
 8006ec8:	5ac6      	ldrh	r6, [r0, r3]
 8006eca:	5b47      	ldrh	r7, [r0, r5]
 8006ecc:	52c7      	strh	r7, [r0, r3]
 8006ece:	42a1      	cmp	r1, r4
 8006ed0:	5346      	strh	r6, [r0, r5]
 8006ed2:	d8e4      	bhi.n	8006e9e <arm_bitreversal_16+0x6>
 8006ed4:	bcf0      	pop	{r4, r5, r6, r7}
 8006ed6:	4770      	bx	lr
 8006ed8:	4770      	bx	lr
 8006eda:	bf00      	nop

08006edc <malloc>:
 8006edc:	4b02      	ldr	r3, [pc, #8]	@ (8006ee8 <malloc+0xc>)
 8006ede:	4601      	mov	r1, r0
 8006ee0:	6818      	ldr	r0, [r3, #0]
 8006ee2:	f000 b82d 	b.w	8006f40 <_malloc_r>
 8006ee6:	bf00      	nop
 8006ee8:	20000418 	.word	0x20000418

08006eec <free>:
 8006eec:	4b02      	ldr	r3, [pc, #8]	@ (8006ef8 <free+0xc>)
 8006eee:	4601      	mov	r1, r0
 8006ef0:	6818      	ldr	r0, [r3, #0]
 8006ef2:	f000 bc09 	b.w	8007708 <_free_r>
 8006ef6:	bf00      	nop
 8006ef8:	20000418 	.word	0x20000418

08006efc <sbrk_aligned>:
 8006efc:	b570      	push	{r4, r5, r6, lr}
 8006efe:	4e0f      	ldr	r6, [pc, #60]	@ (8006f3c <sbrk_aligned+0x40>)
 8006f00:	460c      	mov	r4, r1
 8006f02:	6831      	ldr	r1, [r6, #0]
 8006f04:	4605      	mov	r5, r0
 8006f06:	b911      	cbnz	r1, 8006f0e <sbrk_aligned+0x12>
 8006f08:	f000 fba0 	bl	800764c <_sbrk_r>
 8006f0c:	6030      	str	r0, [r6, #0]
 8006f0e:	4621      	mov	r1, r4
 8006f10:	4628      	mov	r0, r5
 8006f12:	f000 fb9b 	bl	800764c <_sbrk_r>
 8006f16:	1c43      	adds	r3, r0, #1
 8006f18:	d103      	bne.n	8006f22 <sbrk_aligned+0x26>
 8006f1a:	f04f 34ff 	mov.w	r4, #4294967295
 8006f1e:	4620      	mov	r0, r4
 8006f20:	bd70      	pop	{r4, r5, r6, pc}
 8006f22:	1cc4      	adds	r4, r0, #3
 8006f24:	f024 0403 	bic.w	r4, r4, #3
 8006f28:	42a0      	cmp	r0, r4
 8006f2a:	d0f8      	beq.n	8006f1e <sbrk_aligned+0x22>
 8006f2c:	1a21      	subs	r1, r4, r0
 8006f2e:	4628      	mov	r0, r5
 8006f30:	f000 fb8c 	bl	800764c <_sbrk_r>
 8006f34:	3001      	adds	r0, #1
 8006f36:	d1f2      	bne.n	8006f1e <sbrk_aligned+0x22>
 8006f38:	e7ef      	b.n	8006f1a <sbrk_aligned+0x1e>
 8006f3a:	bf00      	nop
 8006f3c:	20001e34 	.word	0x20001e34

08006f40 <_malloc_r>:
 8006f40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f44:	1ccd      	adds	r5, r1, #3
 8006f46:	f025 0503 	bic.w	r5, r5, #3
 8006f4a:	3508      	adds	r5, #8
 8006f4c:	2d0c      	cmp	r5, #12
 8006f4e:	bf38      	it	cc
 8006f50:	250c      	movcc	r5, #12
 8006f52:	2d00      	cmp	r5, #0
 8006f54:	4606      	mov	r6, r0
 8006f56:	db01      	blt.n	8006f5c <_malloc_r+0x1c>
 8006f58:	42a9      	cmp	r1, r5
 8006f5a:	d904      	bls.n	8006f66 <_malloc_r+0x26>
 8006f5c:	230c      	movs	r3, #12
 8006f5e:	6033      	str	r3, [r6, #0]
 8006f60:	2000      	movs	r0, #0
 8006f62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f66:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800703c <_malloc_r+0xfc>
 8006f6a:	f000 f869 	bl	8007040 <__malloc_lock>
 8006f6e:	f8d8 3000 	ldr.w	r3, [r8]
 8006f72:	461c      	mov	r4, r3
 8006f74:	bb44      	cbnz	r4, 8006fc8 <_malloc_r+0x88>
 8006f76:	4629      	mov	r1, r5
 8006f78:	4630      	mov	r0, r6
 8006f7a:	f7ff ffbf 	bl	8006efc <sbrk_aligned>
 8006f7e:	1c43      	adds	r3, r0, #1
 8006f80:	4604      	mov	r4, r0
 8006f82:	d158      	bne.n	8007036 <_malloc_r+0xf6>
 8006f84:	f8d8 4000 	ldr.w	r4, [r8]
 8006f88:	4627      	mov	r7, r4
 8006f8a:	2f00      	cmp	r7, #0
 8006f8c:	d143      	bne.n	8007016 <_malloc_r+0xd6>
 8006f8e:	2c00      	cmp	r4, #0
 8006f90:	d04b      	beq.n	800702a <_malloc_r+0xea>
 8006f92:	6823      	ldr	r3, [r4, #0]
 8006f94:	4639      	mov	r1, r7
 8006f96:	4630      	mov	r0, r6
 8006f98:	eb04 0903 	add.w	r9, r4, r3
 8006f9c:	f000 fb56 	bl	800764c <_sbrk_r>
 8006fa0:	4581      	cmp	r9, r0
 8006fa2:	d142      	bne.n	800702a <_malloc_r+0xea>
 8006fa4:	6821      	ldr	r1, [r4, #0]
 8006fa6:	1a6d      	subs	r5, r5, r1
 8006fa8:	4629      	mov	r1, r5
 8006faa:	4630      	mov	r0, r6
 8006fac:	f7ff ffa6 	bl	8006efc <sbrk_aligned>
 8006fb0:	3001      	adds	r0, #1
 8006fb2:	d03a      	beq.n	800702a <_malloc_r+0xea>
 8006fb4:	6823      	ldr	r3, [r4, #0]
 8006fb6:	442b      	add	r3, r5
 8006fb8:	6023      	str	r3, [r4, #0]
 8006fba:	f8d8 3000 	ldr.w	r3, [r8]
 8006fbe:	685a      	ldr	r2, [r3, #4]
 8006fc0:	bb62      	cbnz	r2, 800701c <_malloc_r+0xdc>
 8006fc2:	f8c8 7000 	str.w	r7, [r8]
 8006fc6:	e00f      	b.n	8006fe8 <_malloc_r+0xa8>
 8006fc8:	6822      	ldr	r2, [r4, #0]
 8006fca:	1b52      	subs	r2, r2, r5
 8006fcc:	d420      	bmi.n	8007010 <_malloc_r+0xd0>
 8006fce:	2a0b      	cmp	r2, #11
 8006fd0:	d917      	bls.n	8007002 <_malloc_r+0xc2>
 8006fd2:	1961      	adds	r1, r4, r5
 8006fd4:	42a3      	cmp	r3, r4
 8006fd6:	6025      	str	r5, [r4, #0]
 8006fd8:	bf18      	it	ne
 8006fda:	6059      	strne	r1, [r3, #4]
 8006fdc:	6863      	ldr	r3, [r4, #4]
 8006fde:	bf08      	it	eq
 8006fe0:	f8c8 1000 	streq.w	r1, [r8]
 8006fe4:	5162      	str	r2, [r4, r5]
 8006fe6:	604b      	str	r3, [r1, #4]
 8006fe8:	4630      	mov	r0, r6
 8006fea:	f000 f82f 	bl	800704c <__malloc_unlock>
 8006fee:	f104 000b 	add.w	r0, r4, #11
 8006ff2:	1d23      	adds	r3, r4, #4
 8006ff4:	f020 0007 	bic.w	r0, r0, #7
 8006ff8:	1ac2      	subs	r2, r0, r3
 8006ffa:	bf1c      	itt	ne
 8006ffc:	1a1b      	subne	r3, r3, r0
 8006ffe:	50a3      	strne	r3, [r4, r2]
 8007000:	e7af      	b.n	8006f62 <_malloc_r+0x22>
 8007002:	6862      	ldr	r2, [r4, #4]
 8007004:	42a3      	cmp	r3, r4
 8007006:	bf0c      	ite	eq
 8007008:	f8c8 2000 	streq.w	r2, [r8]
 800700c:	605a      	strne	r2, [r3, #4]
 800700e:	e7eb      	b.n	8006fe8 <_malloc_r+0xa8>
 8007010:	4623      	mov	r3, r4
 8007012:	6864      	ldr	r4, [r4, #4]
 8007014:	e7ae      	b.n	8006f74 <_malloc_r+0x34>
 8007016:	463c      	mov	r4, r7
 8007018:	687f      	ldr	r7, [r7, #4]
 800701a:	e7b6      	b.n	8006f8a <_malloc_r+0x4a>
 800701c:	461a      	mov	r2, r3
 800701e:	685b      	ldr	r3, [r3, #4]
 8007020:	42a3      	cmp	r3, r4
 8007022:	d1fb      	bne.n	800701c <_malloc_r+0xdc>
 8007024:	2300      	movs	r3, #0
 8007026:	6053      	str	r3, [r2, #4]
 8007028:	e7de      	b.n	8006fe8 <_malloc_r+0xa8>
 800702a:	230c      	movs	r3, #12
 800702c:	6033      	str	r3, [r6, #0]
 800702e:	4630      	mov	r0, r6
 8007030:	f000 f80c 	bl	800704c <__malloc_unlock>
 8007034:	e794      	b.n	8006f60 <_malloc_r+0x20>
 8007036:	6005      	str	r5, [r0, #0]
 8007038:	e7d6      	b.n	8006fe8 <_malloc_r+0xa8>
 800703a:	bf00      	nop
 800703c:	20001e38 	.word	0x20001e38

08007040 <__malloc_lock>:
 8007040:	4801      	ldr	r0, [pc, #4]	@ (8007048 <__malloc_lock+0x8>)
 8007042:	f000 bb50 	b.w	80076e6 <__retarget_lock_acquire_recursive>
 8007046:	bf00      	nop
 8007048:	20001f7c 	.word	0x20001f7c

0800704c <__malloc_unlock>:
 800704c:	4801      	ldr	r0, [pc, #4]	@ (8007054 <__malloc_unlock+0x8>)
 800704e:	f000 bb4b 	b.w	80076e8 <__retarget_lock_release_recursive>
 8007052:	bf00      	nop
 8007054:	20001f7c 	.word	0x20001f7c

08007058 <std>:
 8007058:	2300      	movs	r3, #0
 800705a:	b510      	push	{r4, lr}
 800705c:	4604      	mov	r4, r0
 800705e:	e9c0 3300 	strd	r3, r3, [r0]
 8007062:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007066:	6083      	str	r3, [r0, #8]
 8007068:	8181      	strh	r1, [r0, #12]
 800706a:	6643      	str	r3, [r0, #100]	@ 0x64
 800706c:	81c2      	strh	r2, [r0, #14]
 800706e:	6183      	str	r3, [r0, #24]
 8007070:	4619      	mov	r1, r3
 8007072:	2208      	movs	r2, #8
 8007074:	305c      	adds	r0, #92	@ 0x5c
 8007076:	f000 faad 	bl	80075d4 <memset>
 800707a:	4b0d      	ldr	r3, [pc, #52]	@ (80070b0 <std+0x58>)
 800707c:	6263      	str	r3, [r4, #36]	@ 0x24
 800707e:	4b0d      	ldr	r3, [pc, #52]	@ (80070b4 <std+0x5c>)
 8007080:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007082:	4b0d      	ldr	r3, [pc, #52]	@ (80070b8 <std+0x60>)
 8007084:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007086:	4b0d      	ldr	r3, [pc, #52]	@ (80070bc <std+0x64>)
 8007088:	6323      	str	r3, [r4, #48]	@ 0x30
 800708a:	4b0d      	ldr	r3, [pc, #52]	@ (80070c0 <std+0x68>)
 800708c:	6224      	str	r4, [r4, #32]
 800708e:	429c      	cmp	r4, r3
 8007090:	d006      	beq.n	80070a0 <std+0x48>
 8007092:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007096:	4294      	cmp	r4, r2
 8007098:	d002      	beq.n	80070a0 <std+0x48>
 800709a:	33d0      	adds	r3, #208	@ 0xd0
 800709c:	429c      	cmp	r4, r3
 800709e:	d105      	bne.n	80070ac <std+0x54>
 80070a0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80070a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070a8:	f000 bb1c 	b.w	80076e4 <__retarget_lock_init_recursive>
 80070ac:	bd10      	pop	{r4, pc}
 80070ae:	bf00      	nop
 80070b0:	08007425 	.word	0x08007425
 80070b4:	08007447 	.word	0x08007447
 80070b8:	0800747f 	.word	0x0800747f
 80070bc:	080074a3 	.word	0x080074a3
 80070c0:	20001e3c 	.word	0x20001e3c

080070c4 <stdio_exit_handler>:
 80070c4:	4a02      	ldr	r2, [pc, #8]	@ (80070d0 <stdio_exit_handler+0xc>)
 80070c6:	4903      	ldr	r1, [pc, #12]	@ (80070d4 <stdio_exit_handler+0x10>)
 80070c8:	4803      	ldr	r0, [pc, #12]	@ (80070d8 <stdio_exit_handler+0x14>)
 80070ca:	f000 b869 	b.w	80071a0 <_fwalk_sglue>
 80070ce:	bf00      	nop
 80070d0:	2000040c 	.word	0x2000040c
 80070d4:	08007e45 	.word	0x08007e45
 80070d8:	2000041c 	.word	0x2000041c

080070dc <cleanup_stdio>:
 80070dc:	6841      	ldr	r1, [r0, #4]
 80070de:	4b0c      	ldr	r3, [pc, #48]	@ (8007110 <cleanup_stdio+0x34>)
 80070e0:	4299      	cmp	r1, r3
 80070e2:	b510      	push	{r4, lr}
 80070e4:	4604      	mov	r4, r0
 80070e6:	d001      	beq.n	80070ec <cleanup_stdio+0x10>
 80070e8:	f000 feac 	bl	8007e44 <_fflush_r>
 80070ec:	68a1      	ldr	r1, [r4, #8]
 80070ee:	4b09      	ldr	r3, [pc, #36]	@ (8007114 <cleanup_stdio+0x38>)
 80070f0:	4299      	cmp	r1, r3
 80070f2:	d002      	beq.n	80070fa <cleanup_stdio+0x1e>
 80070f4:	4620      	mov	r0, r4
 80070f6:	f000 fea5 	bl	8007e44 <_fflush_r>
 80070fa:	68e1      	ldr	r1, [r4, #12]
 80070fc:	4b06      	ldr	r3, [pc, #24]	@ (8007118 <cleanup_stdio+0x3c>)
 80070fe:	4299      	cmp	r1, r3
 8007100:	d004      	beq.n	800710c <cleanup_stdio+0x30>
 8007102:	4620      	mov	r0, r4
 8007104:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007108:	f000 be9c 	b.w	8007e44 <_fflush_r>
 800710c:	bd10      	pop	{r4, pc}
 800710e:	bf00      	nop
 8007110:	20001e3c 	.word	0x20001e3c
 8007114:	20001ea4 	.word	0x20001ea4
 8007118:	20001f0c 	.word	0x20001f0c

0800711c <global_stdio_init.part.0>:
 800711c:	b510      	push	{r4, lr}
 800711e:	4b0b      	ldr	r3, [pc, #44]	@ (800714c <global_stdio_init.part.0+0x30>)
 8007120:	4c0b      	ldr	r4, [pc, #44]	@ (8007150 <global_stdio_init.part.0+0x34>)
 8007122:	4a0c      	ldr	r2, [pc, #48]	@ (8007154 <global_stdio_init.part.0+0x38>)
 8007124:	601a      	str	r2, [r3, #0]
 8007126:	4620      	mov	r0, r4
 8007128:	2200      	movs	r2, #0
 800712a:	2104      	movs	r1, #4
 800712c:	f7ff ff94 	bl	8007058 <std>
 8007130:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007134:	2201      	movs	r2, #1
 8007136:	2109      	movs	r1, #9
 8007138:	f7ff ff8e 	bl	8007058 <std>
 800713c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007140:	2202      	movs	r2, #2
 8007142:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007146:	2112      	movs	r1, #18
 8007148:	f7ff bf86 	b.w	8007058 <std>
 800714c:	20001f74 	.word	0x20001f74
 8007150:	20001e3c 	.word	0x20001e3c
 8007154:	080070c5 	.word	0x080070c5

08007158 <__sfp_lock_acquire>:
 8007158:	4801      	ldr	r0, [pc, #4]	@ (8007160 <__sfp_lock_acquire+0x8>)
 800715a:	f000 bac4 	b.w	80076e6 <__retarget_lock_acquire_recursive>
 800715e:	bf00      	nop
 8007160:	20001f7d 	.word	0x20001f7d

08007164 <__sfp_lock_release>:
 8007164:	4801      	ldr	r0, [pc, #4]	@ (800716c <__sfp_lock_release+0x8>)
 8007166:	f000 babf 	b.w	80076e8 <__retarget_lock_release_recursive>
 800716a:	bf00      	nop
 800716c:	20001f7d 	.word	0x20001f7d

08007170 <__sinit>:
 8007170:	b510      	push	{r4, lr}
 8007172:	4604      	mov	r4, r0
 8007174:	f7ff fff0 	bl	8007158 <__sfp_lock_acquire>
 8007178:	6a23      	ldr	r3, [r4, #32]
 800717a:	b11b      	cbz	r3, 8007184 <__sinit+0x14>
 800717c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007180:	f7ff bff0 	b.w	8007164 <__sfp_lock_release>
 8007184:	4b04      	ldr	r3, [pc, #16]	@ (8007198 <__sinit+0x28>)
 8007186:	6223      	str	r3, [r4, #32]
 8007188:	4b04      	ldr	r3, [pc, #16]	@ (800719c <__sinit+0x2c>)
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d1f5      	bne.n	800717c <__sinit+0xc>
 8007190:	f7ff ffc4 	bl	800711c <global_stdio_init.part.0>
 8007194:	e7f2      	b.n	800717c <__sinit+0xc>
 8007196:	bf00      	nop
 8007198:	080070dd 	.word	0x080070dd
 800719c:	20001f74 	.word	0x20001f74

080071a0 <_fwalk_sglue>:
 80071a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071a4:	4607      	mov	r7, r0
 80071a6:	4688      	mov	r8, r1
 80071a8:	4614      	mov	r4, r2
 80071aa:	2600      	movs	r6, #0
 80071ac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80071b0:	f1b9 0901 	subs.w	r9, r9, #1
 80071b4:	d505      	bpl.n	80071c2 <_fwalk_sglue+0x22>
 80071b6:	6824      	ldr	r4, [r4, #0]
 80071b8:	2c00      	cmp	r4, #0
 80071ba:	d1f7      	bne.n	80071ac <_fwalk_sglue+0xc>
 80071bc:	4630      	mov	r0, r6
 80071be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071c2:	89ab      	ldrh	r3, [r5, #12]
 80071c4:	2b01      	cmp	r3, #1
 80071c6:	d907      	bls.n	80071d8 <_fwalk_sglue+0x38>
 80071c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80071cc:	3301      	adds	r3, #1
 80071ce:	d003      	beq.n	80071d8 <_fwalk_sglue+0x38>
 80071d0:	4629      	mov	r1, r5
 80071d2:	4638      	mov	r0, r7
 80071d4:	47c0      	blx	r8
 80071d6:	4306      	orrs	r6, r0
 80071d8:	3568      	adds	r5, #104	@ 0x68
 80071da:	e7e9      	b.n	80071b0 <_fwalk_sglue+0x10>

080071dc <iprintf>:
 80071dc:	b40f      	push	{r0, r1, r2, r3}
 80071de:	b507      	push	{r0, r1, r2, lr}
 80071e0:	4906      	ldr	r1, [pc, #24]	@ (80071fc <iprintf+0x20>)
 80071e2:	ab04      	add	r3, sp, #16
 80071e4:	6808      	ldr	r0, [r1, #0]
 80071e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80071ea:	6881      	ldr	r1, [r0, #8]
 80071ec:	9301      	str	r3, [sp, #4]
 80071ee:	f000 faff 	bl	80077f0 <_vfiprintf_r>
 80071f2:	b003      	add	sp, #12
 80071f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80071f8:	b004      	add	sp, #16
 80071fa:	4770      	bx	lr
 80071fc:	20000418 	.word	0x20000418

08007200 <_puts_r>:
 8007200:	6a03      	ldr	r3, [r0, #32]
 8007202:	b570      	push	{r4, r5, r6, lr}
 8007204:	6884      	ldr	r4, [r0, #8]
 8007206:	4605      	mov	r5, r0
 8007208:	460e      	mov	r6, r1
 800720a:	b90b      	cbnz	r3, 8007210 <_puts_r+0x10>
 800720c:	f7ff ffb0 	bl	8007170 <__sinit>
 8007210:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007212:	07db      	lsls	r3, r3, #31
 8007214:	d405      	bmi.n	8007222 <_puts_r+0x22>
 8007216:	89a3      	ldrh	r3, [r4, #12]
 8007218:	0598      	lsls	r0, r3, #22
 800721a:	d402      	bmi.n	8007222 <_puts_r+0x22>
 800721c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800721e:	f000 fa62 	bl	80076e6 <__retarget_lock_acquire_recursive>
 8007222:	89a3      	ldrh	r3, [r4, #12]
 8007224:	0719      	lsls	r1, r3, #28
 8007226:	d502      	bpl.n	800722e <_puts_r+0x2e>
 8007228:	6923      	ldr	r3, [r4, #16]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d135      	bne.n	800729a <_puts_r+0x9a>
 800722e:	4621      	mov	r1, r4
 8007230:	4628      	mov	r0, r5
 8007232:	f000 f979 	bl	8007528 <__swsetup_r>
 8007236:	b380      	cbz	r0, 800729a <_puts_r+0x9a>
 8007238:	f04f 35ff 	mov.w	r5, #4294967295
 800723c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800723e:	07da      	lsls	r2, r3, #31
 8007240:	d405      	bmi.n	800724e <_puts_r+0x4e>
 8007242:	89a3      	ldrh	r3, [r4, #12]
 8007244:	059b      	lsls	r3, r3, #22
 8007246:	d402      	bmi.n	800724e <_puts_r+0x4e>
 8007248:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800724a:	f000 fa4d 	bl	80076e8 <__retarget_lock_release_recursive>
 800724e:	4628      	mov	r0, r5
 8007250:	bd70      	pop	{r4, r5, r6, pc}
 8007252:	2b00      	cmp	r3, #0
 8007254:	da04      	bge.n	8007260 <_puts_r+0x60>
 8007256:	69a2      	ldr	r2, [r4, #24]
 8007258:	429a      	cmp	r2, r3
 800725a:	dc17      	bgt.n	800728c <_puts_r+0x8c>
 800725c:	290a      	cmp	r1, #10
 800725e:	d015      	beq.n	800728c <_puts_r+0x8c>
 8007260:	6823      	ldr	r3, [r4, #0]
 8007262:	1c5a      	adds	r2, r3, #1
 8007264:	6022      	str	r2, [r4, #0]
 8007266:	7019      	strb	r1, [r3, #0]
 8007268:	68a3      	ldr	r3, [r4, #8]
 800726a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800726e:	3b01      	subs	r3, #1
 8007270:	60a3      	str	r3, [r4, #8]
 8007272:	2900      	cmp	r1, #0
 8007274:	d1ed      	bne.n	8007252 <_puts_r+0x52>
 8007276:	2b00      	cmp	r3, #0
 8007278:	da11      	bge.n	800729e <_puts_r+0x9e>
 800727a:	4622      	mov	r2, r4
 800727c:	210a      	movs	r1, #10
 800727e:	4628      	mov	r0, r5
 8007280:	f000 f913 	bl	80074aa <__swbuf_r>
 8007284:	3001      	adds	r0, #1
 8007286:	d0d7      	beq.n	8007238 <_puts_r+0x38>
 8007288:	250a      	movs	r5, #10
 800728a:	e7d7      	b.n	800723c <_puts_r+0x3c>
 800728c:	4622      	mov	r2, r4
 800728e:	4628      	mov	r0, r5
 8007290:	f000 f90b 	bl	80074aa <__swbuf_r>
 8007294:	3001      	adds	r0, #1
 8007296:	d1e7      	bne.n	8007268 <_puts_r+0x68>
 8007298:	e7ce      	b.n	8007238 <_puts_r+0x38>
 800729a:	3e01      	subs	r6, #1
 800729c:	e7e4      	b.n	8007268 <_puts_r+0x68>
 800729e:	6823      	ldr	r3, [r4, #0]
 80072a0:	1c5a      	adds	r2, r3, #1
 80072a2:	6022      	str	r2, [r4, #0]
 80072a4:	220a      	movs	r2, #10
 80072a6:	701a      	strb	r2, [r3, #0]
 80072a8:	e7ee      	b.n	8007288 <_puts_r+0x88>
	...

080072ac <puts>:
 80072ac:	4b02      	ldr	r3, [pc, #8]	@ (80072b8 <puts+0xc>)
 80072ae:	4601      	mov	r1, r0
 80072b0:	6818      	ldr	r0, [r3, #0]
 80072b2:	f7ff bfa5 	b.w	8007200 <_puts_r>
 80072b6:	bf00      	nop
 80072b8:	20000418 	.word	0x20000418

080072bc <setvbuf>:
 80072bc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80072c0:	461d      	mov	r5, r3
 80072c2:	4b57      	ldr	r3, [pc, #348]	@ (8007420 <setvbuf+0x164>)
 80072c4:	681f      	ldr	r7, [r3, #0]
 80072c6:	4604      	mov	r4, r0
 80072c8:	460e      	mov	r6, r1
 80072ca:	4690      	mov	r8, r2
 80072cc:	b127      	cbz	r7, 80072d8 <setvbuf+0x1c>
 80072ce:	6a3b      	ldr	r3, [r7, #32]
 80072d0:	b913      	cbnz	r3, 80072d8 <setvbuf+0x1c>
 80072d2:	4638      	mov	r0, r7
 80072d4:	f7ff ff4c 	bl	8007170 <__sinit>
 80072d8:	f1b8 0f02 	cmp.w	r8, #2
 80072dc:	d006      	beq.n	80072ec <setvbuf+0x30>
 80072de:	f1b8 0f01 	cmp.w	r8, #1
 80072e2:	f200 809a 	bhi.w	800741a <setvbuf+0x15e>
 80072e6:	2d00      	cmp	r5, #0
 80072e8:	f2c0 8097 	blt.w	800741a <setvbuf+0x15e>
 80072ec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80072ee:	07d9      	lsls	r1, r3, #31
 80072f0:	d405      	bmi.n	80072fe <setvbuf+0x42>
 80072f2:	89a3      	ldrh	r3, [r4, #12]
 80072f4:	059a      	lsls	r2, r3, #22
 80072f6:	d402      	bmi.n	80072fe <setvbuf+0x42>
 80072f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80072fa:	f000 f9f4 	bl	80076e6 <__retarget_lock_acquire_recursive>
 80072fe:	4621      	mov	r1, r4
 8007300:	4638      	mov	r0, r7
 8007302:	f000 fd9f 	bl	8007e44 <_fflush_r>
 8007306:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007308:	b141      	cbz	r1, 800731c <setvbuf+0x60>
 800730a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800730e:	4299      	cmp	r1, r3
 8007310:	d002      	beq.n	8007318 <setvbuf+0x5c>
 8007312:	4638      	mov	r0, r7
 8007314:	f000 f9f8 	bl	8007708 <_free_r>
 8007318:	2300      	movs	r3, #0
 800731a:	6363      	str	r3, [r4, #52]	@ 0x34
 800731c:	2300      	movs	r3, #0
 800731e:	61a3      	str	r3, [r4, #24]
 8007320:	6063      	str	r3, [r4, #4]
 8007322:	89a3      	ldrh	r3, [r4, #12]
 8007324:	061b      	lsls	r3, r3, #24
 8007326:	d503      	bpl.n	8007330 <setvbuf+0x74>
 8007328:	6921      	ldr	r1, [r4, #16]
 800732a:	4638      	mov	r0, r7
 800732c:	f000 f9ec 	bl	8007708 <_free_r>
 8007330:	89a3      	ldrh	r3, [r4, #12]
 8007332:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8007336:	f023 0303 	bic.w	r3, r3, #3
 800733a:	f1b8 0f02 	cmp.w	r8, #2
 800733e:	81a3      	strh	r3, [r4, #12]
 8007340:	d061      	beq.n	8007406 <setvbuf+0x14a>
 8007342:	ab01      	add	r3, sp, #4
 8007344:	466a      	mov	r2, sp
 8007346:	4621      	mov	r1, r4
 8007348:	4638      	mov	r0, r7
 800734a:	f000 fda3 	bl	8007e94 <__swhatbuf_r>
 800734e:	89a3      	ldrh	r3, [r4, #12]
 8007350:	4318      	orrs	r0, r3
 8007352:	81a0      	strh	r0, [r4, #12]
 8007354:	bb2d      	cbnz	r5, 80073a2 <setvbuf+0xe6>
 8007356:	9d00      	ldr	r5, [sp, #0]
 8007358:	4628      	mov	r0, r5
 800735a:	f7ff fdbf 	bl	8006edc <malloc>
 800735e:	4606      	mov	r6, r0
 8007360:	2800      	cmp	r0, #0
 8007362:	d152      	bne.n	800740a <setvbuf+0x14e>
 8007364:	f8dd 9000 	ldr.w	r9, [sp]
 8007368:	45a9      	cmp	r9, r5
 800736a:	d140      	bne.n	80073ee <setvbuf+0x132>
 800736c:	f04f 35ff 	mov.w	r5, #4294967295
 8007370:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007374:	f043 0202 	orr.w	r2, r3, #2
 8007378:	81a2      	strh	r2, [r4, #12]
 800737a:	2200      	movs	r2, #0
 800737c:	60a2      	str	r2, [r4, #8]
 800737e:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8007382:	6022      	str	r2, [r4, #0]
 8007384:	6122      	str	r2, [r4, #16]
 8007386:	2201      	movs	r2, #1
 8007388:	6162      	str	r2, [r4, #20]
 800738a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800738c:	07d6      	lsls	r6, r2, #31
 800738e:	d404      	bmi.n	800739a <setvbuf+0xde>
 8007390:	0598      	lsls	r0, r3, #22
 8007392:	d402      	bmi.n	800739a <setvbuf+0xde>
 8007394:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007396:	f000 f9a7 	bl	80076e8 <__retarget_lock_release_recursive>
 800739a:	4628      	mov	r0, r5
 800739c:	b003      	add	sp, #12
 800739e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80073a2:	2e00      	cmp	r6, #0
 80073a4:	d0d8      	beq.n	8007358 <setvbuf+0x9c>
 80073a6:	6a3b      	ldr	r3, [r7, #32]
 80073a8:	b913      	cbnz	r3, 80073b0 <setvbuf+0xf4>
 80073aa:	4638      	mov	r0, r7
 80073ac:	f7ff fee0 	bl	8007170 <__sinit>
 80073b0:	f1b8 0f01 	cmp.w	r8, #1
 80073b4:	bf08      	it	eq
 80073b6:	89a3      	ldrheq	r3, [r4, #12]
 80073b8:	6026      	str	r6, [r4, #0]
 80073ba:	bf04      	itt	eq
 80073bc:	f043 0301 	orreq.w	r3, r3, #1
 80073c0:	81a3      	strheq	r3, [r4, #12]
 80073c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073c6:	f013 0208 	ands.w	r2, r3, #8
 80073ca:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80073ce:	d01e      	beq.n	800740e <setvbuf+0x152>
 80073d0:	07d9      	lsls	r1, r3, #31
 80073d2:	bf41      	itttt	mi
 80073d4:	2200      	movmi	r2, #0
 80073d6:	426d      	negmi	r5, r5
 80073d8:	60a2      	strmi	r2, [r4, #8]
 80073da:	61a5      	strmi	r5, [r4, #24]
 80073dc:	bf58      	it	pl
 80073de:	60a5      	strpl	r5, [r4, #8]
 80073e0:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80073e2:	07d2      	lsls	r2, r2, #31
 80073e4:	d401      	bmi.n	80073ea <setvbuf+0x12e>
 80073e6:	059b      	lsls	r3, r3, #22
 80073e8:	d513      	bpl.n	8007412 <setvbuf+0x156>
 80073ea:	2500      	movs	r5, #0
 80073ec:	e7d5      	b.n	800739a <setvbuf+0xde>
 80073ee:	4648      	mov	r0, r9
 80073f0:	f7ff fd74 	bl	8006edc <malloc>
 80073f4:	4606      	mov	r6, r0
 80073f6:	2800      	cmp	r0, #0
 80073f8:	d0b8      	beq.n	800736c <setvbuf+0xb0>
 80073fa:	89a3      	ldrh	r3, [r4, #12]
 80073fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007400:	81a3      	strh	r3, [r4, #12]
 8007402:	464d      	mov	r5, r9
 8007404:	e7cf      	b.n	80073a6 <setvbuf+0xea>
 8007406:	2500      	movs	r5, #0
 8007408:	e7b2      	b.n	8007370 <setvbuf+0xb4>
 800740a:	46a9      	mov	r9, r5
 800740c:	e7f5      	b.n	80073fa <setvbuf+0x13e>
 800740e:	60a2      	str	r2, [r4, #8]
 8007410:	e7e6      	b.n	80073e0 <setvbuf+0x124>
 8007412:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007414:	f000 f968 	bl	80076e8 <__retarget_lock_release_recursive>
 8007418:	e7e7      	b.n	80073ea <setvbuf+0x12e>
 800741a:	f04f 35ff 	mov.w	r5, #4294967295
 800741e:	e7bc      	b.n	800739a <setvbuf+0xde>
 8007420:	20000418 	.word	0x20000418

08007424 <__sread>:
 8007424:	b510      	push	{r4, lr}
 8007426:	460c      	mov	r4, r1
 8007428:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800742c:	f000 f8fc 	bl	8007628 <_read_r>
 8007430:	2800      	cmp	r0, #0
 8007432:	bfab      	itete	ge
 8007434:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007436:	89a3      	ldrhlt	r3, [r4, #12]
 8007438:	181b      	addge	r3, r3, r0
 800743a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800743e:	bfac      	ite	ge
 8007440:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007442:	81a3      	strhlt	r3, [r4, #12]
 8007444:	bd10      	pop	{r4, pc}

08007446 <__swrite>:
 8007446:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800744a:	461f      	mov	r7, r3
 800744c:	898b      	ldrh	r3, [r1, #12]
 800744e:	05db      	lsls	r3, r3, #23
 8007450:	4605      	mov	r5, r0
 8007452:	460c      	mov	r4, r1
 8007454:	4616      	mov	r6, r2
 8007456:	d505      	bpl.n	8007464 <__swrite+0x1e>
 8007458:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800745c:	2302      	movs	r3, #2
 800745e:	2200      	movs	r2, #0
 8007460:	f000 f8d0 	bl	8007604 <_lseek_r>
 8007464:	89a3      	ldrh	r3, [r4, #12]
 8007466:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800746a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800746e:	81a3      	strh	r3, [r4, #12]
 8007470:	4632      	mov	r2, r6
 8007472:	463b      	mov	r3, r7
 8007474:	4628      	mov	r0, r5
 8007476:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800747a:	f000 b8f7 	b.w	800766c <_write_r>

0800747e <__sseek>:
 800747e:	b510      	push	{r4, lr}
 8007480:	460c      	mov	r4, r1
 8007482:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007486:	f000 f8bd 	bl	8007604 <_lseek_r>
 800748a:	1c43      	adds	r3, r0, #1
 800748c:	89a3      	ldrh	r3, [r4, #12]
 800748e:	bf15      	itete	ne
 8007490:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007492:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007496:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800749a:	81a3      	strheq	r3, [r4, #12]
 800749c:	bf18      	it	ne
 800749e:	81a3      	strhne	r3, [r4, #12]
 80074a0:	bd10      	pop	{r4, pc}

080074a2 <__sclose>:
 80074a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074a6:	f000 b89d 	b.w	80075e4 <_close_r>

080074aa <__swbuf_r>:
 80074aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074ac:	460e      	mov	r6, r1
 80074ae:	4614      	mov	r4, r2
 80074b0:	4605      	mov	r5, r0
 80074b2:	b118      	cbz	r0, 80074bc <__swbuf_r+0x12>
 80074b4:	6a03      	ldr	r3, [r0, #32]
 80074b6:	b90b      	cbnz	r3, 80074bc <__swbuf_r+0x12>
 80074b8:	f7ff fe5a 	bl	8007170 <__sinit>
 80074bc:	69a3      	ldr	r3, [r4, #24]
 80074be:	60a3      	str	r3, [r4, #8]
 80074c0:	89a3      	ldrh	r3, [r4, #12]
 80074c2:	071a      	lsls	r2, r3, #28
 80074c4:	d501      	bpl.n	80074ca <__swbuf_r+0x20>
 80074c6:	6923      	ldr	r3, [r4, #16]
 80074c8:	b943      	cbnz	r3, 80074dc <__swbuf_r+0x32>
 80074ca:	4621      	mov	r1, r4
 80074cc:	4628      	mov	r0, r5
 80074ce:	f000 f82b 	bl	8007528 <__swsetup_r>
 80074d2:	b118      	cbz	r0, 80074dc <__swbuf_r+0x32>
 80074d4:	f04f 37ff 	mov.w	r7, #4294967295
 80074d8:	4638      	mov	r0, r7
 80074da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80074dc:	6823      	ldr	r3, [r4, #0]
 80074de:	6922      	ldr	r2, [r4, #16]
 80074e0:	1a98      	subs	r0, r3, r2
 80074e2:	6963      	ldr	r3, [r4, #20]
 80074e4:	b2f6      	uxtb	r6, r6
 80074e6:	4283      	cmp	r3, r0
 80074e8:	4637      	mov	r7, r6
 80074ea:	dc05      	bgt.n	80074f8 <__swbuf_r+0x4e>
 80074ec:	4621      	mov	r1, r4
 80074ee:	4628      	mov	r0, r5
 80074f0:	f000 fca8 	bl	8007e44 <_fflush_r>
 80074f4:	2800      	cmp	r0, #0
 80074f6:	d1ed      	bne.n	80074d4 <__swbuf_r+0x2a>
 80074f8:	68a3      	ldr	r3, [r4, #8]
 80074fa:	3b01      	subs	r3, #1
 80074fc:	60a3      	str	r3, [r4, #8]
 80074fe:	6823      	ldr	r3, [r4, #0]
 8007500:	1c5a      	adds	r2, r3, #1
 8007502:	6022      	str	r2, [r4, #0]
 8007504:	701e      	strb	r6, [r3, #0]
 8007506:	6962      	ldr	r2, [r4, #20]
 8007508:	1c43      	adds	r3, r0, #1
 800750a:	429a      	cmp	r2, r3
 800750c:	d004      	beq.n	8007518 <__swbuf_r+0x6e>
 800750e:	89a3      	ldrh	r3, [r4, #12]
 8007510:	07db      	lsls	r3, r3, #31
 8007512:	d5e1      	bpl.n	80074d8 <__swbuf_r+0x2e>
 8007514:	2e0a      	cmp	r6, #10
 8007516:	d1df      	bne.n	80074d8 <__swbuf_r+0x2e>
 8007518:	4621      	mov	r1, r4
 800751a:	4628      	mov	r0, r5
 800751c:	f000 fc92 	bl	8007e44 <_fflush_r>
 8007520:	2800      	cmp	r0, #0
 8007522:	d0d9      	beq.n	80074d8 <__swbuf_r+0x2e>
 8007524:	e7d6      	b.n	80074d4 <__swbuf_r+0x2a>
	...

08007528 <__swsetup_r>:
 8007528:	b538      	push	{r3, r4, r5, lr}
 800752a:	4b29      	ldr	r3, [pc, #164]	@ (80075d0 <__swsetup_r+0xa8>)
 800752c:	4605      	mov	r5, r0
 800752e:	6818      	ldr	r0, [r3, #0]
 8007530:	460c      	mov	r4, r1
 8007532:	b118      	cbz	r0, 800753c <__swsetup_r+0x14>
 8007534:	6a03      	ldr	r3, [r0, #32]
 8007536:	b90b      	cbnz	r3, 800753c <__swsetup_r+0x14>
 8007538:	f7ff fe1a 	bl	8007170 <__sinit>
 800753c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007540:	0719      	lsls	r1, r3, #28
 8007542:	d422      	bmi.n	800758a <__swsetup_r+0x62>
 8007544:	06da      	lsls	r2, r3, #27
 8007546:	d407      	bmi.n	8007558 <__swsetup_r+0x30>
 8007548:	2209      	movs	r2, #9
 800754a:	602a      	str	r2, [r5, #0]
 800754c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007550:	81a3      	strh	r3, [r4, #12]
 8007552:	f04f 30ff 	mov.w	r0, #4294967295
 8007556:	e033      	b.n	80075c0 <__swsetup_r+0x98>
 8007558:	0758      	lsls	r0, r3, #29
 800755a:	d512      	bpl.n	8007582 <__swsetup_r+0x5a>
 800755c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800755e:	b141      	cbz	r1, 8007572 <__swsetup_r+0x4a>
 8007560:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007564:	4299      	cmp	r1, r3
 8007566:	d002      	beq.n	800756e <__swsetup_r+0x46>
 8007568:	4628      	mov	r0, r5
 800756a:	f000 f8cd 	bl	8007708 <_free_r>
 800756e:	2300      	movs	r3, #0
 8007570:	6363      	str	r3, [r4, #52]	@ 0x34
 8007572:	89a3      	ldrh	r3, [r4, #12]
 8007574:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007578:	81a3      	strh	r3, [r4, #12]
 800757a:	2300      	movs	r3, #0
 800757c:	6063      	str	r3, [r4, #4]
 800757e:	6923      	ldr	r3, [r4, #16]
 8007580:	6023      	str	r3, [r4, #0]
 8007582:	89a3      	ldrh	r3, [r4, #12]
 8007584:	f043 0308 	orr.w	r3, r3, #8
 8007588:	81a3      	strh	r3, [r4, #12]
 800758a:	6923      	ldr	r3, [r4, #16]
 800758c:	b94b      	cbnz	r3, 80075a2 <__swsetup_r+0x7a>
 800758e:	89a3      	ldrh	r3, [r4, #12]
 8007590:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007594:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007598:	d003      	beq.n	80075a2 <__swsetup_r+0x7a>
 800759a:	4621      	mov	r1, r4
 800759c:	4628      	mov	r0, r5
 800759e:	f000 fc9f 	bl	8007ee0 <__smakebuf_r>
 80075a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075a6:	f013 0201 	ands.w	r2, r3, #1
 80075aa:	d00a      	beq.n	80075c2 <__swsetup_r+0x9a>
 80075ac:	2200      	movs	r2, #0
 80075ae:	60a2      	str	r2, [r4, #8]
 80075b0:	6962      	ldr	r2, [r4, #20]
 80075b2:	4252      	negs	r2, r2
 80075b4:	61a2      	str	r2, [r4, #24]
 80075b6:	6922      	ldr	r2, [r4, #16]
 80075b8:	b942      	cbnz	r2, 80075cc <__swsetup_r+0xa4>
 80075ba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80075be:	d1c5      	bne.n	800754c <__swsetup_r+0x24>
 80075c0:	bd38      	pop	{r3, r4, r5, pc}
 80075c2:	0799      	lsls	r1, r3, #30
 80075c4:	bf58      	it	pl
 80075c6:	6962      	ldrpl	r2, [r4, #20]
 80075c8:	60a2      	str	r2, [r4, #8]
 80075ca:	e7f4      	b.n	80075b6 <__swsetup_r+0x8e>
 80075cc:	2000      	movs	r0, #0
 80075ce:	e7f7      	b.n	80075c0 <__swsetup_r+0x98>
 80075d0:	20000418 	.word	0x20000418

080075d4 <memset>:
 80075d4:	4402      	add	r2, r0
 80075d6:	4603      	mov	r3, r0
 80075d8:	4293      	cmp	r3, r2
 80075da:	d100      	bne.n	80075de <memset+0xa>
 80075dc:	4770      	bx	lr
 80075de:	f803 1b01 	strb.w	r1, [r3], #1
 80075e2:	e7f9      	b.n	80075d8 <memset+0x4>

080075e4 <_close_r>:
 80075e4:	b538      	push	{r3, r4, r5, lr}
 80075e6:	4d06      	ldr	r5, [pc, #24]	@ (8007600 <_close_r+0x1c>)
 80075e8:	2300      	movs	r3, #0
 80075ea:	4604      	mov	r4, r0
 80075ec:	4608      	mov	r0, r1
 80075ee:	602b      	str	r3, [r5, #0]
 80075f0:	f7f9 fd8e 	bl	8001110 <_close>
 80075f4:	1c43      	adds	r3, r0, #1
 80075f6:	d102      	bne.n	80075fe <_close_r+0x1a>
 80075f8:	682b      	ldr	r3, [r5, #0]
 80075fa:	b103      	cbz	r3, 80075fe <_close_r+0x1a>
 80075fc:	6023      	str	r3, [r4, #0]
 80075fe:	bd38      	pop	{r3, r4, r5, pc}
 8007600:	20001f78 	.word	0x20001f78

08007604 <_lseek_r>:
 8007604:	b538      	push	{r3, r4, r5, lr}
 8007606:	4d07      	ldr	r5, [pc, #28]	@ (8007624 <_lseek_r+0x20>)
 8007608:	4604      	mov	r4, r0
 800760a:	4608      	mov	r0, r1
 800760c:	4611      	mov	r1, r2
 800760e:	2200      	movs	r2, #0
 8007610:	602a      	str	r2, [r5, #0]
 8007612:	461a      	mov	r2, r3
 8007614:	f7f9 fd88 	bl	8001128 <_lseek>
 8007618:	1c43      	adds	r3, r0, #1
 800761a:	d102      	bne.n	8007622 <_lseek_r+0x1e>
 800761c:	682b      	ldr	r3, [r5, #0]
 800761e:	b103      	cbz	r3, 8007622 <_lseek_r+0x1e>
 8007620:	6023      	str	r3, [r4, #0]
 8007622:	bd38      	pop	{r3, r4, r5, pc}
 8007624:	20001f78 	.word	0x20001f78

08007628 <_read_r>:
 8007628:	b538      	push	{r3, r4, r5, lr}
 800762a:	4d07      	ldr	r5, [pc, #28]	@ (8007648 <_read_r+0x20>)
 800762c:	4604      	mov	r4, r0
 800762e:	4608      	mov	r0, r1
 8007630:	4611      	mov	r1, r2
 8007632:	2200      	movs	r2, #0
 8007634:	602a      	str	r2, [r5, #0]
 8007636:	461a      	mov	r2, r3
 8007638:	f7f9 fd7e 	bl	8001138 <_read>
 800763c:	1c43      	adds	r3, r0, #1
 800763e:	d102      	bne.n	8007646 <_read_r+0x1e>
 8007640:	682b      	ldr	r3, [r5, #0]
 8007642:	b103      	cbz	r3, 8007646 <_read_r+0x1e>
 8007644:	6023      	str	r3, [r4, #0]
 8007646:	bd38      	pop	{r3, r4, r5, pc}
 8007648:	20001f78 	.word	0x20001f78

0800764c <_sbrk_r>:
 800764c:	b538      	push	{r3, r4, r5, lr}
 800764e:	4d06      	ldr	r5, [pc, #24]	@ (8007668 <_sbrk_r+0x1c>)
 8007650:	2300      	movs	r3, #0
 8007652:	4604      	mov	r4, r0
 8007654:	4608      	mov	r0, r1
 8007656:	602b      	str	r3, [r5, #0]
 8007658:	f7fa ffb8 	bl	80025cc <_sbrk>
 800765c:	1c43      	adds	r3, r0, #1
 800765e:	d102      	bne.n	8007666 <_sbrk_r+0x1a>
 8007660:	682b      	ldr	r3, [r5, #0]
 8007662:	b103      	cbz	r3, 8007666 <_sbrk_r+0x1a>
 8007664:	6023      	str	r3, [r4, #0]
 8007666:	bd38      	pop	{r3, r4, r5, pc}
 8007668:	20001f78 	.word	0x20001f78

0800766c <_write_r>:
 800766c:	b538      	push	{r3, r4, r5, lr}
 800766e:	4d07      	ldr	r5, [pc, #28]	@ (800768c <_write_r+0x20>)
 8007670:	4604      	mov	r4, r0
 8007672:	4608      	mov	r0, r1
 8007674:	4611      	mov	r1, r2
 8007676:	2200      	movs	r2, #0
 8007678:	602a      	str	r2, [r5, #0]
 800767a:	461a      	mov	r2, r3
 800767c:	f7f9 fd2e 	bl	80010dc <_write>
 8007680:	1c43      	adds	r3, r0, #1
 8007682:	d102      	bne.n	800768a <_write_r+0x1e>
 8007684:	682b      	ldr	r3, [r5, #0]
 8007686:	b103      	cbz	r3, 800768a <_write_r+0x1e>
 8007688:	6023      	str	r3, [r4, #0]
 800768a:	bd38      	pop	{r3, r4, r5, pc}
 800768c:	20001f78 	.word	0x20001f78

08007690 <__errno>:
 8007690:	4b01      	ldr	r3, [pc, #4]	@ (8007698 <__errno+0x8>)
 8007692:	6818      	ldr	r0, [r3, #0]
 8007694:	4770      	bx	lr
 8007696:	bf00      	nop
 8007698:	20000418 	.word	0x20000418

0800769c <__libc_init_array>:
 800769c:	b570      	push	{r4, r5, r6, lr}
 800769e:	4d0d      	ldr	r5, [pc, #52]	@ (80076d4 <__libc_init_array+0x38>)
 80076a0:	4c0d      	ldr	r4, [pc, #52]	@ (80076d8 <__libc_init_array+0x3c>)
 80076a2:	1b64      	subs	r4, r4, r5
 80076a4:	10a4      	asrs	r4, r4, #2
 80076a6:	2600      	movs	r6, #0
 80076a8:	42a6      	cmp	r6, r4
 80076aa:	d109      	bne.n	80076c0 <__libc_init_array+0x24>
 80076ac:	4d0b      	ldr	r5, [pc, #44]	@ (80076dc <__libc_init_array+0x40>)
 80076ae:	4c0c      	ldr	r4, [pc, #48]	@ (80076e0 <__libc_init_array+0x44>)
 80076b0:	f000 fc74 	bl	8007f9c <_init>
 80076b4:	1b64      	subs	r4, r4, r5
 80076b6:	10a4      	asrs	r4, r4, #2
 80076b8:	2600      	movs	r6, #0
 80076ba:	42a6      	cmp	r6, r4
 80076bc:	d105      	bne.n	80076ca <__libc_init_array+0x2e>
 80076be:	bd70      	pop	{r4, r5, r6, pc}
 80076c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80076c4:	4798      	blx	r3
 80076c6:	3601      	adds	r6, #1
 80076c8:	e7ee      	b.n	80076a8 <__libc_init_array+0xc>
 80076ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80076ce:	4798      	blx	r3
 80076d0:	3601      	adds	r6, #1
 80076d2:	e7f2      	b.n	80076ba <__libc_init_array+0x1e>
 80076d4:	0801ac90 	.word	0x0801ac90
 80076d8:	0801ac90 	.word	0x0801ac90
 80076dc:	0801ac90 	.word	0x0801ac90
 80076e0:	0801ac94 	.word	0x0801ac94

080076e4 <__retarget_lock_init_recursive>:
 80076e4:	4770      	bx	lr

080076e6 <__retarget_lock_acquire_recursive>:
 80076e6:	4770      	bx	lr

080076e8 <__retarget_lock_release_recursive>:
 80076e8:	4770      	bx	lr

080076ea <memcpy>:
 80076ea:	440a      	add	r2, r1
 80076ec:	4291      	cmp	r1, r2
 80076ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80076f2:	d100      	bne.n	80076f6 <memcpy+0xc>
 80076f4:	4770      	bx	lr
 80076f6:	b510      	push	{r4, lr}
 80076f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80076fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007700:	4291      	cmp	r1, r2
 8007702:	d1f9      	bne.n	80076f8 <memcpy+0xe>
 8007704:	bd10      	pop	{r4, pc}
	...

08007708 <_free_r>:
 8007708:	b538      	push	{r3, r4, r5, lr}
 800770a:	4605      	mov	r5, r0
 800770c:	2900      	cmp	r1, #0
 800770e:	d041      	beq.n	8007794 <_free_r+0x8c>
 8007710:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007714:	1f0c      	subs	r4, r1, #4
 8007716:	2b00      	cmp	r3, #0
 8007718:	bfb8      	it	lt
 800771a:	18e4      	addlt	r4, r4, r3
 800771c:	f7ff fc90 	bl	8007040 <__malloc_lock>
 8007720:	4a1d      	ldr	r2, [pc, #116]	@ (8007798 <_free_r+0x90>)
 8007722:	6813      	ldr	r3, [r2, #0]
 8007724:	b933      	cbnz	r3, 8007734 <_free_r+0x2c>
 8007726:	6063      	str	r3, [r4, #4]
 8007728:	6014      	str	r4, [r2, #0]
 800772a:	4628      	mov	r0, r5
 800772c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007730:	f7ff bc8c 	b.w	800704c <__malloc_unlock>
 8007734:	42a3      	cmp	r3, r4
 8007736:	d908      	bls.n	800774a <_free_r+0x42>
 8007738:	6820      	ldr	r0, [r4, #0]
 800773a:	1821      	adds	r1, r4, r0
 800773c:	428b      	cmp	r3, r1
 800773e:	bf01      	itttt	eq
 8007740:	6819      	ldreq	r1, [r3, #0]
 8007742:	685b      	ldreq	r3, [r3, #4]
 8007744:	1809      	addeq	r1, r1, r0
 8007746:	6021      	streq	r1, [r4, #0]
 8007748:	e7ed      	b.n	8007726 <_free_r+0x1e>
 800774a:	461a      	mov	r2, r3
 800774c:	685b      	ldr	r3, [r3, #4]
 800774e:	b10b      	cbz	r3, 8007754 <_free_r+0x4c>
 8007750:	42a3      	cmp	r3, r4
 8007752:	d9fa      	bls.n	800774a <_free_r+0x42>
 8007754:	6811      	ldr	r1, [r2, #0]
 8007756:	1850      	adds	r0, r2, r1
 8007758:	42a0      	cmp	r0, r4
 800775a:	d10b      	bne.n	8007774 <_free_r+0x6c>
 800775c:	6820      	ldr	r0, [r4, #0]
 800775e:	4401      	add	r1, r0
 8007760:	1850      	adds	r0, r2, r1
 8007762:	4283      	cmp	r3, r0
 8007764:	6011      	str	r1, [r2, #0]
 8007766:	d1e0      	bne.n	800772a <_free_r+0x22>
 8007768:	6818      	ldr	r0, [r3, #0]
 800776a:	685b      	ldr	r3, [r3, #4]
 800776c:	6053      	str	r3, [r2, #4]
 800776e:	4408      	add	r0, r1
 8007770:	6010      	str	r0, [r2, #0]
 8007772:	e7da      	b.n	800772a <_free_r+0x22>
 8007774:	d902      	bls.n	800777c <_free_r+0x74>
 8007776:	230c      	movs	r3, #12
 8007778:	602b      	str	r3, [r5, #0]
 800777a:	e7d6      	b.n	800772a <_free_r+0x22>
 800777c:	6820      	ldr	r0, [r4, #0]
 800777e:	1821      	adds	r1, r4, r0
 8007780:	428b      	cmp	r3, r1
 8007782:	bf04      	itt	eq
 8007784:	6819      	ldreq	r1, [r3, #0]
 8007786:	685b      	ldreq	r3, [r3, #4]
 8007788:	6063      	str	r3, [r4, #4]
 800778a:	bf04      	itt	eq
 800778c:	1809      	addeq	r1, r1, r0
 800778e:	6021      	streq	r1, [r4, #0]
 8007790:	6054      	str	r4, [r2, #4]
 8007792:	e7ca      	b.n	800772a <_free_r+0x22>
 8007794:	bd38      	pop	{r3, r4, r5, pc}
 8007796:	bf00      	nop
 8007798:	20001e38 	.word	0x20001e38

0800779c <__sfputc_r>:
 800779c:	6893      	ldr	r3, [r2, #8]
 800779e:	3b01      	subs	r3, #1
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	b410      	push	{r4}
 80077a4:	6093      	str	r3, [r2, #8]
 80077a6:	da08      	bge.n	80077ba <__sfputc_r+0x1e>
 80077a8:	6994      	ldr	r4, [r2, #24]
 80077aa:	42a3      	cmp	r3, r4
 80077ac:	db01      	blt.n	80077b2 <__sfputc_r+0x16>
 80077ae:	290a      	cmp	r1, #10
 80077b0:	d103      	bne.n	80077ba <__sfputc_r+0x1e>
 80077b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80077b6:	f7ff be78 	b.w	80074aa <__swbuf_r>
 80077ba:	6813      	ldr	r3, [r2, #0]
 80077bc:	1c58      	adds	r0, r3, #1
 80077be:	6010      	str	r0, [r2, #0]
 80077c0:	7019      	strb	r1, [r3, #0]
 80077c2:	4608      	mov	r0, r1
 80077c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80077c8:	4770      	bx	lr

080077ca <__sfputs_r>:
 80077ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077cc:	4606      	mov	r6, r0
 80077ce:	460f      	mov	r7, r1
 80077d0:	4614      	mov	r4, r2
 80077d2:	18d5      	adds	r5, r2, r3
 80077d4:	42ac      	cmp	r4, r5
 80077d6:	d101      	bne.n	80077dc <__sfputs_r+0x12>
 80077d8:	2000      	movs	r0, #0
 80077da:	e007      	b.n	80077ec <__sfputs_r+0x22>
 80077dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077e0:	463a      	mov	r2, r7
 80077e2:	4630      	mov	r0, r6
 80077e4:	f7ff ffda 	bl	800779c <__sfputc_r>
 80077e8:	1c43      	adds	r3, r0, #1
 80077ea:	d1f3      	bne.n	80077d4 <__sfputs_r+0xa>
 80077ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080077f0 <_vfiprintf_r>:
 80077f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077f4:	460d      	mov	r5, r1
 80077f6:	b09d      	sub	sp, #116	@ 0x74
 80077f8:	4614      	mov	r4, r2
 80077fa:	4698      	mov	r8, r3
 80077fc:	4606      	mov	r6, r0
 80077fe:	b118      	cbz	r0, 8007808 <_vfiprintf_r+0x18>
 8007800:	6a03      	ldr	r3, [r0, #32]
 8007802:	b90b      	cbnz	r3, 8007808 <_vfiprintf_r+0x18>
 8007804:	f7ff fcb4 	bl	8007170 <__sinit>
 8007808:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800780a:	07d9      	lsls	r1, r3, #31
 800780c:	d405      	bmi.n	800781a <_vfiprintf_r+0x2a>
 800780e:	89ab      	ldrh	r3, [r5, #12]
 8007810:	059a      	lsls	r2, r3, #22
 8007812:	d402      	bmi.n	800781a <_vfiprintf_r+0x2a>
 8007814:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007816:	f7ff ff66 	bl	80076e6 <__retarget_lock_acquire_recursive>
 800781a:	89ab      	ldrh	r3, [r5, #12]
 800781c:	071b      	lsls	r3, r3, #28
 800781e:	d501      	bpl.n	8007824 <_vfiprintf_r+0x34>
 8007820:	692b      	ldr	r3, [r5, #16]
 8007822:	b99b      	cbnz	r3, 800784c <_vfiprintf_r+0x5c>
 8007824:	4629      	mov	r1, r5
 8007826:	4630      	mov	r0, r6
 8007828:	f7ff fe7e 	bl	8007528 <__swsetup_r>
 800782c:	b170      	cbz	r0, 800784c <_vfiprintf_r+0x5c>
 800782e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007830:	07dc      	lsls	r4, r3, #31
 8007832:	d504      	bpl.n	800783e <_vfiprintf_r+0x4e>
 8007834:	f04f 30ff 	mov.w	r0, #4294967295
 8007838:	b01d      	add	sp, #116	@ 0x74
 800783a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800783e:	89ab      	ldrh	r3, [r5, #12]
 8007840:	0598      	lsls	r0, r3, #22
 8007842:	d4f7      	bmi.n	8007834 <_vfiprintf_r+0x44>
 8007844:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007846:	f7ff ff4f 	bl	80076e8 <__retarget_lock_release_recursive>
 800784a:	e7f3      	b.n	8007834 <_vfiprintf_r+0x44>
 800784c:	2300      	movs	r3, #0
 800784e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007850:	2320      	movs	r3, #32
 8007852:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007856:	f8cd 800c 	str.w	r8, [sp, #12]
 800785a:	2330      	movs	r3, #48	@ 0x30
 800785c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007a0c <_vfiprintf_r+0x21c>
 8007860:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007864:	f04f 0901 	mov.w	r9, #1
 8007868:	4623      	mov	r3, r4
 800786a:	469a      	mov	sl, r3
 800786c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007870:	b10a      	cbz	r2, 8007876 <_vfiprintf_r+0x86>
 8007872:	2a25      	cmp	r2, #37	@ 0x25
 8007874:	d1f9      	bne.n	800786a <_vfiprintf_r+0x7a>
 8007876:	ebba 0b04 	subs.w	fp, sl, r4
 800787a:	d00b      	beq.n	8007894 <_vfiprintf_r+0xa4>
 800787c:	465b      	mov	r3, fp
 800787e:	4622      	mov	r2, r4
 8007880:	4629      	mov	r1, r5
 8007882:	4630      	mov	r0, r6
 8007884:	f7ff ffa1 	bl	80077ca <__sfputs_r>
 8007888:	3001      	adds	r0, #1
 800788a:	f000 80a7 	beq.w	80079dc <_vfiprintf_r+0x1ec>
 800788e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007890:	445a      	add	r2, fp
 8007892:	9209      	str	r2, [sp, #36]	@ 0x24
 8007894:	f89a 3000 	ldrb.w	r3, [sl]
 8007898:	2b00      	cmp	r3, #0
 800789a:	f000 809f 	beq.w	80079dc <_vfiprintf_r+0x1ec>
 800789e:	2300      	movs	r3, #0
 80078a0:	f04f 32ff 	mov.w	r2, #4294967295
 80078a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80078a8:	f10a 0a01 	add.w	sl, sl, #1
 80078ac:	9304      	str	r3, [sp, #16]
 80078ae:	9307      	str	r3, [sp, #28]
 80078b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80078b4:	931a      	str	r3, [sp, #104]	@ 0x68
 80078b6:	4654      	mov	r4, sl
 80078b8:	2205      	movs	r2, #5
 80078ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078be:	4853      	ldr	r0, [pc, #332]	@ (8007a0c <_vfiprintf_r+0x21c>)
 80078c0:	f7f8 fc96 	bl	80001f0 <memchr>
 80078c4:	9a04      	ldr	r2, [sp, #16]
 80078c6:	b9d8      	cbnz	r0, 8007900 <_vfiprintf_r+0x110>
 80078c8:	06d1      	lsls	r1, r2, #27
 80078ca:	bf44      	itt	mi
 80078cc:	2320      	movmi	r3, #32
 80078ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80078d2:	0713      	lsls	r3, r2, #28
 80078d4:	bf44      	itt	mi
 80078d6:	232b      	movmi	r3, #43	@ 0x2b
 80078d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80078dc:	f89a 3000 	ldrb.w	r3, [sl]
 80078e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80078e2:	d015      	beq.n	8007910 <_vfiprintf_r+0x120>
 80078e4:	9a07      	ldr	r2, [sp, #28]
 80078e6:	4654      	mov	r4, sl
 80078e8:	2000      	movs	r0, #0
 80078ea:	f04f 0c0a 	mov.w	ip, #10
 80078ee:	4621      	mov	r1, r4
 80078f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80078f4:	3b30      	subs	r3, #48	@ 0x30
 80078f6:	2b09      	cmp	r3, #9
 80078f8:	d94b      	bls.n	8007992 <_vfiprintf_r+0x1a2>
 80078fa:	b1b0      	cbz	r0, 800792a <_vfiprintf_r+0x13a>
 80078fc:	9207      	str	r2, [sp, #28]
 80078fe:	e014      	b.n	800792a <_vfiprintf_r+0x13a>
 8007900:	eba0 0308 	sub.w	r3, r0, r8
 8007904:	fa09 f303 	lsl.w	r3, r9, r3
 8007908:	4313      	orrs	r3, r2
 800790a:	9304      	str	r3, [sp, #16]
 800790c:	46a2      	mov	sl, r4
 800790e:	e7d2      	b.n	80078b6 <_vfiprintf_r+0xc6>
 8007910:	9b03      	ldr	r3, [sp, #12]
 8007912:	1d19      	adds	r1, r3, #4
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	9103      	str	r1, [sp, #12]
 8007918:	2b00      	cmp	r3, #0
 800791a:	bfbb      	ittet	lt
 800791c:	425b      	neglt	r3, r3
 800791e:	f042 0202 	orrlt.w	r2, r2, #2
 8007922:	9307      	strge	r3, [sp, #28]
 8007924:	9307      	strlt	r3, [sp, #28]
 8007926:	bfb8      	it	lt
 8007928:	9204      	strlt	r2, [sp, #16]
 800792a:	7823      	ldrb	r3, [r4, #0]
 800792c:	2b2e      	cmp	r3, #46	@ 0x2e
 800792e:	d10a      	bne.n	8007946 <_vfiprintf_r+0x156>
 8007930:	7863      	ldrb	r3, [r4, #1]
 8007932:	2b2a      	cmp	r3, #42	@ 0x2a
 8007934:	d132      	bne.n	800799c <_vfiprintf_r+0x1ac>
 8007936:	9b03      	ldr	r3, [sp, #12]
 8007938:	1d1a      	adds	r2, r3, #4
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	9203      	str	r2, [sp, #12]
 800793e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007942:	3402      	adds	r4, #2
 8007944:	9305      	str	r3, [sp, #20]
 8007946:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007a1c <_vfiprintf_r+0x22c>
 800794a:	7821      	ldrb	r1, [r4, #0]
 800794c:	2203      	movs	r2, #3
 800794e:	4650      	mov	r0, sl
 8007950:	f7f8 fc4e 	bl	80001f0 <memchr>
 8007954:	b138      	cbz	r0, 8007966 <_vfiprintf_r+0x176>
 8007956:	9b04      	ldr	r3, [sp, #16]
 8007958:	eba0 000a 	sub.w	r0, r0, sl
 800795c:	2240      	movs	r2, #64	@ 0x40
 800795e:	4082      	lsls	r2, r0
 8007960:	4313      	orrs	r3, r2
 8007962:	3401      	adds	r4, #1
 8007964:	9304      	str	r3, [sp, #16]
 8007966:	f814 1b01 	ldrb.w	r1, [r4], #1
 800796a:	4829      	ldr	r0, [pc, #164]	@ (8007a10 <_vfiprintf_r+0x220>)
 800796c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007970:	2206      	movs	r2, #6
 8007972:	f7f8 fc3d 	bl	80001f0 <memchr>
 8007976:	2800      	cmp	r0, #0
 8007978:	d03f      	beq.n	80079fa <_vfiprintf_r+0x20a>
 800797a:	4b26      	ldr	r3, [pc, #152]	@ (8007a14 <_vfiprintf_r+0x224>)
 800797c:	bb1b      	cbnz	r3, 80079c6 <_vfiprintf_r+0x1d6>
 800797e:	9b03      	ldr	r3, [sp, #12]
 8007980:	3307      	adds	r3, #7
 8007982:	f023 0307 	bic.w	r3, r3, #7
 8007986:	3308      	adds	r3, #8
 8007988:	9303      	str	r3, [sp, #12]
 800798a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800798c:	443b      	add	r3, r7
 800798e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007990:	e76a      	b.n	8007868 <_vfiprintf_r+0x78>
 8007992:	fb0c 3202 	mla	r2, ip, r2, r3
 8007996:	460c      	mov	r4, r1
 8007998:	2001      	movs	r0, #1
 800799a:	e7a8      	b.n	80078ee <_vfiprintf_r+0xfe>
 800799c:	2300      	movs	r3, #0
 800799e:	3401      	adds	r4, #1
 80079a0:	9305      	str	r3, [sp, #20]
 80079a2:	4619      	mov	r1, r3
 80079a4:	f04f 0c0a 	mov.w	ip, #10
 80079a8:	4620      	mov	r0, r4
 80079aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80079ae:	3a30      	subs	r2, #48	@ 0x30
 80079b0:	2a09      	cmp	r2, #9
 80079b2:	d903      	bls.n	80079bc <_vfiprintf_r+0x1cc>
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d0c6      	beq.n	8007946 <_vfiprintf_r+0x156>
 80079b8:	9105      	str	r1, [sp, #20]
 80079ba:	e7c4      	b.n	8007946 <_vfiprintf_r+0x156>
 80079bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80079c0:	4604      	mov	r4, r0
 80079c2:	2301      	movs	r3, #1
 80079c4:	e7f0      	b.n	80079a8 <_vfiprintf_r+0x1b8>
 80079c6:	ab03      	add	r3, sp, #12
 80079c8:	9300      	str	r3, [sp, #0]
 80079ca:	462a      	mov	r2, r5
 80079cc:	4b12      	ldr	r3, [pc, #72]	@ (8007a18 <_vfiprintf_r+0x228>)
 80079ce:	a904      	add	r1, sp, #16
 80079d0:	4630      	mov	r0, r6
 80079d2:	f3af 8000 	nop.w
 80079d6:	4607      	mov	r7, r0
 80079d8:	1c78      	adds	r0, r7, #1
 80079da:	d1d6      	bne.n	800798a <_vfiprintf_r+0x19a>
 80079dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80079de:	07d9      	lsls	r1, r3, #31
 80079e0:	d405      	bmi.n	80079ee <_vfiprintf_r+0x1fe>
 80079e2:	89ab      	ldrh	r3, [r5, #12]
 80079e4:	059a      	lsls	r2, r3, #22
 80079e6:	d402      	bmi.n	80079ee <_vfiprintf_r+0x1fe>
 80079e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80079ea:	f7ff fe7d 	bl	80076e8 <__retarget_lock_release_recursive>
 80079ee:	89ab      	ldrh	r3, [r5, #12]
 80079f0:	065b      	lsls	r3, r3, #25
 80079f2:	f53f af1f 	bmi.w	8007834 <_vfiprintf_r+0x44>
 80079f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80079f8:	e71e      	b.n	8007838 <_vfiprintf_r+0x48>
 80079fa:	ab03      	add	r3, sp, #12
 80079fc:	9300      	str	r3, [sp, #0]
 80079fe:	462a      	mov	r2, r5
 8007a00:	4b05      	ldr	r3, [pc, #20]	@ (8007a18 <_vfiprintf_r+0x228>)
 8007a02:	a904      	add	r1, sp, #16
 8007a04:	4630      	mov	r0, r6
 8007a06:	f000 f879 	bl	8007afc <_printf_i>
 8007a0a:	e7e4      	b.n	80079d6 <_vfiprintf_r+0x1e6>
 8007a0c:	0801ac54 	.word	0x0801ac54
 8007a10:	0801ac5e 	.word	0x0801ac5e
 8007a14:	00000000 	.word	0x00000000
 8007a18:	080077cb 	.word	0x080077cb
 8007a1c:	0801ac5a 	.word	0x0801ac5a

08007a20 <_printf_common>:
 8007a20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a24:	4616      	mov	r6, r2
 8007a26:	4698      	mov	r8, r3
 8007a28:	688a      	ldr	r2, [r1, #8]
 8007a2a:	690b      	ldr	r3, [r1, #16]
 8007a2c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007a30:	4293      	cmp	r3, r2
 8007a32:	bfb8      	it	lt
 8007a34:	4613      	movlt	r3, r2
 8007a36:	6033      	str	r3, [r6, #0]
 8007a38:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007a3c:	4607      	mov	r7, r0
 8007a3e:	460c      	mov	r4, r1
 8007a40:	b10a      	cbz	r2, 8007a46 <_printf_common+0x26>
 8007a42:	3301      	adds	r3, #1
 8007a44:	6033      	str	r3, [r6, #0]
 8007a46:	6823      	ldr	r3, [r4, #0]
 8007a48:	0699      	lsls	r1, r3, #26
 8007a4a:	bf42      	ittt	mi
 8007a4c:	6833      	ldrmi	r3, [r6, #0]
 8007a4e:	3302      	addmi	r3, #2
 8007a50:	6033      	strmi	r3, [r6, #0]
 8007a52:	6825      	ldr	r5, [r4, #0]
 8007a54:	f015 0506 	ands.w	r5, r5, #6
 8007a58:	d106      	bne.n	8007a68 <_printf_common+0x48>
 8007a5a:	f104 0a19 	add.w	sl, r4, #25
 8007a5e:	68e3      	ldr	r3, [r4, #12]
 8007a60:	6832      	ldr	r2, [r6, #0]
 8007a62:	1a9b      	subs	r3, r3, r2
 8007a64:	42ab      	cmp	r3, r5
 8007a66:	dc26      	bgt.n	8007ab6 <_printf_common+0x96>
 8007a68:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007a6c:	6822      	ldr	r2, [r4, #0]
 8007a6e:	3b00      	subs	r3, #0
 8007a70:	bf18      	it	ne
 8007a72:	2301      	movne	r3, #1
 8007a74:	0692      	lsls	r2, r2, #26
 8007a76:	d42b      	bmi.n	8007ad0 <_printf_common+0xb0>
 8007a78:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007a7c:	4641      	mov	r1, r8
 8007a7e:	4638      	mov	r0, r7
 8007a80:	47c8      	blx	r9
 8007a82:	3001      	adds	r0, #1
 8007a84:	d01e      	beq.n	8007ac4 <_printf_common+0xa4>
 8007a86:	6823      	ldr	r3, [r4, #0]
 8007a88:	6922      	ldr	r2, [r4, #16]
 8007a8a:	f003 0306 	and.w	r3, r3, #6
 8007a8e:	2b04      	cmp	r3, #4
 8007a90:	bf02      	ittt	eq
 8007a92:	68e5      	ldreq	r5, [r4, #12]
 8007a94:	6833      	ldreq	r3, [r6, #0]
 8007a96:	1aed      	subeq	r5, r5, r3
 8007a98:	68a3      	ldr	r3, [r4, #8]
 8007a9a:	bf0c      	ite	eq
 8007a9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007aa0:	2500      	movne	r5, #0
 8007aa2:	4293      	cmp	r3, r2
 8007aa4:	bfc4      	itt	gt
 8007aa6:	1a9b      	subgt	r3, r3, r2
 8007aa8:	18ed      	addgt	r5, r5, r3
 8007aaa:	2600      	movs	r6, #0
 8007aac:	341a      	adds	r4, #26
 8007aae:	42b5      	cmp	r5, r6
 8007ab0:	d11a      	bne.n	8007ae8 <_printf_common+0xc8>
 8007ab2:	2000      	movs	r0, #0
 8007ab4:	e008      	b.n	8007ac8 <_printf_common+0xa8>
 8007ab6:	2301      	movs	r3, #1
 8007ab8:	4652      	mov	r2, sl
 8007aba:	4641      	mov	r1, r8
 8007abc:	4638      	mov	r0, r7
 8007abe:	47c8      	blx	r9
 8007ac0:	3001      	adds	r0, #1
 8007ac2:	d103      	bne.n	8007acc <_printf_common+0xac>
 8007ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ac8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007acc:	3501      	adds	r5, #1
 8007ace:	e7c6      	b.n	8007a5e <_printf_common+0x3e>
 8007ad0:	18e1      	adds	r1, r4, r3
 8007ad2:	1c5a      	adds	r2, r3, #1
 8007ad4:	2030      	movs	r0, #48	@ 0x30
 8007ad6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007ada:	4422      	add	r2, r4
 8007adc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007ae0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007ae4:	3302      	adds	r3, #2
 8007ae6:	e7c7      	b.n	8007a78 <_printf_common+0x58>
 8007ae8:	2301      	movs	r3, #1
 8007aea:	4622      	mov	r2, r4
 8007aec:	4641      	mov	r1, r8
 8007aee:	4638      	mov	r0, r7
 8007af0:	47c8      	blx	r9
 8007af2:	3001      	adds	r0, #1
 8007af4:	d0e6      	beq.n	8007ac4 <_printf_common+0xa4>
 8007af6:	3601      	adds	r6, #1
 8007af8:	e7d9      	b.n	8007aae <_printf_common+0x8e>
	...

08007afc <_printf_i>:
 8007afc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b00:	7e0f      	ldrb	r7, [r1, #24]
 8007b02:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007b04:	2f78      	cmp	r7, #120	@ 0x78
 8007b06:	4691      	mov	r9, r2
 8007b08:	4680      	mov	r8, r0
 8007b0a:	460c      	mov	r4, r1
 8007b0c:	469a      	mov	sl, r3
 8007b0e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007b12:	d807      	bhi.n	8007b24 <_printf_i+0x28>
 8007b14:	2f62      	cmp	r7, #98	@ 0x62
 8007b16:	d80a      	bhi.n	8007b2e <_printf_i+0x32>
 8007b18:	2f00      	cmp	r7, #0
 8007b1a:	f000 80d2 	beq.w	8007cc2 <_printf_i+0x1c6>
 8007b1e:	2f58      	cmp	r7, #88	@ 0x58
 8007b20:	f000 80b9 	beq.w	8007c96 <_printf_i+0x19a>
 8007b24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007b28:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007b2c:	e03a      	b.n	8007ba4 <_printf_i+0xa8>
 8007b2e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007b32:	2b15      	cmp	r3, #21
 8007b34:	d8f6      	bhi.n	8007b24 <_printf_i+0x28>
 8007b36:	a101      	add	r1, pc, #4	@ (adr r1, 8007b3c <_printf_i+0x40>)
 8007b38:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007b3c:	08007b95 	.word	0x08007b95
 8007b40:	08007ba9 	.word	0x08007ba9
 8007b44:	08007b25 	.word	0x08007b25
 8007b48:	08007b25 	.word	0x08007b25
 8007b4c:	08007b25 	.word	0x08007b25
 8007b50:	08007b25 	.word	0x08007b25
 8007b54:	08007ba9 	.word	0x08007ba9
 8007b58:	08007b25 	.word	0x08007b25
 8007b5c:	08007b25 	.word	0x08007b25
 8007b60:	08007b25 	.word	0x08007b25
 8007b64:	08007b25 	.word	0x08007b25
 8007b68:	08007ca9 	.word	0x08007ca9
 8007b6c:	08007bd3 	.word	0x08007bd3
 8007b70:	08007c63 	.word	0x08007c63
 8007b74:	08007b25 	.word	0x08007b25
 8007b78:	08007b25 	.word	0x08007b25
 8007b7c:	08007ccb 	.word	0x08007ccb
 8007b80:	08007b25 	.word	0x08007b25
 8007b84:	08007bd3 	.word	0x08007bd3
 8007b88:	08007b25 	.word	0x08007b25
 8007b8c:	08007b25 	.word	0x08007b25
 8007b90:	08007c6b 	.word	0x08007c6b
 8007b94:	6833      	ldr	r3, [r6, #0]
 8007b96:	1d1a      	adds	r2, r3, #4
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	6032      	str	r2, [r6, #0]
 8007b9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007ba0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007ba4:	2301      	movs	r3, #1
 8007ba6:	e09d      	b.n	8007ce4 <_printf_i+0x1e8>
 8007ba8:	6833      	ldr	r3, [r6, #0]
 8007baa:	6820      	ldr	r0, [r4, #0]
 8007bac:	1d19      	adds	r1, r3, #4
 8007bae:	6031      	str	r1, [r6, #0]
 8007bb0:	0606      	lsls	r6, r0, #24
 8007bb2:	d501      	bpl.n	8007bb8 <_printf_i+0xbc>
 8007bb4:	681d      	ldr	r5, [r3, #0]
 8007bb6:	e003      	b.n	8007bc0 <_printf_i+0xc4>
 8007bb8:	0645      	lsls	r5, r0, #25
 8007bba:	d5fb      	bpl.n	8007bb4 <_printf_i+0xb8>
 8007bbc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007bc0:	2d00      	cmp	r5, #0
 8007bc2:	da03      	bge.n	8007bcc <_printf_i+0xd0>
 8007bc4:	232d      	movs	r3, #45	@ 0x2d
 8007bc6:	426d      	negs	r5, r5
 8007bc8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007bcc:	4859      	ldr	r0, [pc, #356]	@ (8007d34 <_printf_i+0x238>)
 8007bce:	230a      	movs	r3, #10
 8007bd0:	e011      	b.n	8007bf6 <_printf_i+0xfa>
 8007bd2:	6821      	ldr	r1, [r4, #0]
 8007bd4:	6833      	ldr	r3, [r6, #0]
 8007bd6:	0608      	lsls	r0, r1, #24
 8007bd8:	f853 5b04 	ldr.w	r5, [r3], #4
 8007bdc:	d402      	bmi.n	8007be4 <_printf_i+0xe8>
 8007bde:	0649      	lsls	r1, r1, #25
 8007be0:	bf48      	it	mi
 8007be2:	b2ad      	uxthmi	r5, r5
 8007be4:	2f6f      	cmp	r7, #111	@ 0x6f
 8007be6:	4853      	ldr	r0, [pc, #332]	@ (8007d34 <_printf_i+0x238>)
 8007be8:	6033      	str	r3, [r6, #0]
 8007bea:	bf14      	ite	ne
 8007bec:	230a      	movne	r3, #10
 8007bee:	2308      	moveq	r3, #8
 8007bf0:	2100      	movs	r1, #0
 8007bf2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007bf6:	6866      	ldr	r6, [r4, #4]
 8007bf8:	60a6      	str	r6, [r4, #8]
 8007bfa:	2e00      	cmp	r6, #0
 8007bfc:	bfa2      	ittt	ge
 8007bfe:	6821      	ldrge	r1, [r4, #0]
 8007c00:	f021 0104 	bicge.w	r1, r1, #4
 8007c04:	6021      	strge	r1, [r4, #0]
 8007c06:	b90d      	cbnz	r5, 8007c0c <_printf_i+0x110>
 8007c08:	2e00      	cmp	r6, #0
 8007c0a:	d04b      	beq.n	8007ca4 <_printf_i+0x1a8>
 8007c0c:	4616      	mov	r6, r2
 8007c0e:	fbb5 f1f3 	udiv	r1, r5, r3
 8007c12:	fb03 5711 	mls	r7, r3, r1, r5
 8007c16:	5dc7      	ldrb	r7, [r0, r7]
 8007c18:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007c1c:	462f      	mov	r7, r5
 8007c1e:	42bb      	cmp	r3, r7
 8007c20:	460d      	mov	r5, r1
 8007c22:	d9f4      	bls.n	8007c0e <_printf_i+0x112>
 8007c24:	2b08      	cmp	r3, #8
 8007c26:	d10b      	bne.n	8007c40 <_printf_i+0x144>
 8007c28:	6823      	ldr	r3, [r4, #0]
 8007c2a:	07df      	lsls	r7, r3, #31
 8007c2c:	d508      	bpl.n	8007c40 <_printf_i+0x144>
 8007c2e:	6923      	ldr	r3, [r4, #16]
 8007c30:	6861      	ldr	r1, [r4, #4]
 8007c32:	4299      	cmp	r1, r3
 8007c34:	bfde      	ittt	le
 8007c36:	2330      	movle	r3, #48	@ 0x30
 8007c38:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007c3c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007c40:	1b92      	subs	r2, r2, r6
 8007c42:	6122      	str	r2, [r4, #16]
 8007c44:	f8cd a000 	str.w	sl, [sp]
 8007c48:	464b      	mov	r3, r9
 8007c4a:	aa03      	add	r2, sp, #12
 8007c4c:	4621      	mov	r1, r4
 8007c4e:	4640      	mov	r0, r8
 8007c50:	f7ff fee6 	bl	8007a20 <_printf_common>
 8007c54:	3001      	adds	r0, #1
 8007c56:	d14a      	bne.n	8007cee <_printf_i+0x1f2>
 8007c58:	f04f 30ff 	mov.w	r0, #4294967295
 8007c5c:	b004      	add	sp, #16
 8007c5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c62:	6823      	ldr	r3, [r4, #0]
 8007c64:	f043 0320 	orr.w	r3, r3, #32
 8007c68:	6023      	str	r3, [r4, #0]
 8007c6a:	4833      	ldr	r0, [pc, #204]	@ (8007d38 <_printf_i+0x23c>)
 8007c6c:	2778      	movs	r7, #120	@ 0x78
 8007c6e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007c72:	6823      	ldr	r3, [r4, #0]
 8007c74:	6831      	ldr	r1, [r6, #0]
 8007c76:	061f      	lsls	r7, r3, #24
 8007c78:	f851 5b04 	ldr.w	r5, [r1], #4
 8007c7c:	d402      	bmi.n	8007c84 <_printf_i+0x188>
 8007c7e:	065f      	lsls	r7, r3, #25
 8007c80:	bf48      	it	mi
 8007c82:	b2ad      	uxthmi	r5, r5
 8007c84:	6031      	str	r1, [r6, #0]
 8007c86:	07d9      	lsls	r1, r3, #31
 8007c88:	bf44      	itt	mi
 8007c8a:	f043 0320 	orrmi.w	r3, r3, #32
 8007c8e:	6023      	strmi	r3, [r4, #0]
 8007c90:	b11d      	cbz	r5, 8007c9a <_printf_i+0x19e>
 8007c92:	2310      	movs	r3, #16
 8007c94:	e7ac      	b.n	8007bf0 <_printf_i+0xf4>
 8007c96:	4827      	ldr	r0, [pc, #156]	@ (8007d34 <_printf_i+0x238>)
 8007c98:	e7e9      	b.n	8007c6e <_printf_i+0x172>
 8007c9a:	6823      	ldr	r3, [r4, #0]
 8007c9c:	f023 0320 	bic.w	r3, r3, #32
 8007ca0:	6023      	str	r3, [r4, #0]
 8007ca2:	e7f6      	b.n	8007c92 <_printf_i+0x196>
 8007ca4:	4616      	mov	r6, r2
 8007ca6:	e7bd      	b.n	8007c24 <_printf_i+0x128>
 8007ca8:	6833      	ldr	r3, [r6, #0]
 8007caa:	6825      	ldr	r5, [r4, #0]
 8007cac:	6961      	ldr	r1, [r4, #20]
 8007cae:	1d18      	adds	r0, r3, #4
 8007cb0:	6030      	str	r0, [r6, #0]
 8007cb2:	062e      	lsls	r6, r5, #24
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	d501      	bpl.n	8007cbc <_printf_i+0x1c0>
 8007cb8:	6019      	str	r1, [r3, #0]
 8007cba:	e002      	b.n	8007cc2 <_printf_i+0x1c6>
 8007cbc:	0668      	lsls	r0, r5, #25
 8007cbe:	d5fb      	bpl.n	8007cb8 <_printf_i+0x1bc>
 8007cc0:	8019      	strh	r1, [r3, #0]
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	6123      	str	r3, [r4, #16]
 8007cc6:	4616      	mov	r6, r2
 8007cc8:	e7bc      	b.n	8007c44 <_printf_i+0x148>
 8007cca:	6833      	ldr	r3, [r6, #0]
 8007ccc:	1d1a      	adds	r2, r3, #4
 8007cce:	6032      	str	r2, [r6, #0]
 8007cd0:	681e      	ldr	r6, [r3, #0]
 8007cd2:	6862      	ldr	r2, [r4, #4]
 8007cd4:	2100      	movs	r1, #0
 8007cd6:	4630      	mov	r0, r6
 8007cd8:	f7f8 fa8a 	bl	80001f0 <memchr>
 8007cdc:	b108      	cbz	r0, 8007ce2 <_printf_i+0x1e6>
 8007cde:	1b80      	subs	r0, r0, r6
 8007ce0:	6060      	str	r0, [r4, #4]
 8007ce2:	6863      	ldr	r3, [r4, #4]
 8007ce4:	6123      	str	r3, [r4, #16]
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007cec:	e7aa      	b.n	8007c44 <_printf_i+0x148>
 8007cee:	6923      	ldr	r3, [r4, #16]
 8007cf0:	4632      	mov	r2, r6
 8007cf2:	4649      	mov	r1, r9
 8007cf4:	4640      	mov	r0, r8
 8007cf6:	47d0      	blx	sl
 8007cf8:	3001      	adds	r0, #1
 8007cfa:	d0ad      	beq.n	8007c58 <_printf_i+0x15c>
 8007cfc:	6823      	ldr	r3, [r4, #0]
 8007cfe:	079b      	lsls	r3, r3, #30
 8007d00:	d413      	bmi.n	8007d2a <_printf_i+0x22e>
 8007d02:	68e0      	ldr	r0, [r4, #12]
 8007d04:	9b03      	ldr	r3, [sp, #12]
 8007d06:	4298      	cmp	r0, r3
 8007d08:	bfb8      	it	lt
 8007d0a:	4618      	movlt	r0, r3
 8007d0c:	e7a6      	b.n	8007c5c <_printf_i+0x160>
 8007d0e:	2301      	movs	r3, #1
 8007d10:	4632      	mov	r2, r6
 8007d12:	4649      	mov	r1, r9
 8007d14:	4640      	mov	r0, r8
 8007d16:	47d0      	blx	sl
 8007d18:	3001      	adds	r0, #1
 8007d1a:	d09d      	beq.n	8007c58 <_printf_i+0x15c>
 8007d1c:	3501      	adds	r5, #1
 8007d1e:	68e3      	ldr	r3, [r4, #12]
 8007d20:	9903      	ldr	r1, [sp, #12]
 8007d22:	1a5b      	subs	r3, r3, r1
 8007d24:	42ab      	cmp	r3, r5
 8007d26:	dcf2      	bgt.n	8007d0e <_printf_i+0x212>
 8007d28:	e7eb      	b.n	8007d02 <_printf_i+0x206>
 8007d2a:	2500      	movs	r5, #0
 8007d2c:	f104 0619 	add.w	r6, r4, #25
 8007d30:	e7f5      	b.n	8007d1e <_printf_i+0x222>
 8007d32:	bf00      	nop
 8007d34:	0801ac65 	.word	0x0801ac65
 8007d38:	0801ac76 	.word	0x0801ac76

08007d3c <__sflush_r>:
 8007d3c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007d40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d44:	0716      	lsls	r6, r2, #28
 8007d46:	4605      	mov	r5, r0
 8007d48:	460c      	mov	r4, r1
 8007d4a:	d454      	bmi.n	8007df6 <__sflush_r+0xba>
 8007d4c:	684b      	ldr	r3, [r1, #4]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	dc02      	bgt.n	8007d58 <__sflush_r+0x1c>
 8007d52:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	dd48      	ble.n	8007dea <__sflush_r+0xae>
 8007d58:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007d5a:	2e00      	cmp	r6, #0
 8007d5c:	d045      	beq.n	8007dea <__sflush_r+0xae>
 8007d5e:	2300      	movs	r3, #0
 8007d60:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007d64:	682f      	ldr	r7, [r5, #0]
 8007d66:	6a21      	ldr	r1, [r4, #32]
 8007d68:	602b      	str	r3, [r5, #0]
 8007d6a:	d030      	beq.n	8007dce <__sflush_r+0x92>
 8007d6c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007d6e:	89a3      	ldrh	r3, [r4, #12]
 8007d70:	0759      	lsls	r1, r3, #29
 8007d72:	d505      	bpl.n	8007d80 <__sflush_r+0x44>
 8007d74:	6863      	ldr	r3, [r4, #4]
 8007d76:	1ad2      	subs	r2, r2, r3
 8007d78:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007d7a:	b10b      	cbz	r3, 8007d80 <__sflush_r+0x44>
 8007d7c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007d7e:	1ad2      	subs	r2, r2, r3
 8007d80:	2300      	movs	r3, #0
 8007d82:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007d84:	6a21      	ldr	r1, [r4, #32]
 8007d86:	4628      	mov	r0, r5
 8007d88:	47b0      	blx	r6
 8007d8a:	1c43      	adds	r3, r0, #1
 8007d8c:	89a3      	ldrh	r3, [r4, #12]
 8007d8e:	d106      	bne.n	8007d9e <__sflush_r+0x62>
 8007d90:	6829      	ldr	r1, [r5, #0]
 8007d92:	291d      	cmp	r1, #29
 8007d94:	d82b      	bhi.n	8007dee <__sflush_r+0xb2>
 8007d96:	4a2a      	ldr	r2, [pc, #168]	@ (8007e40 <__sflush_r+0x104>)
 8007d98:	410a      	asrs	r2, r1
 8007d9a:	07d6      	lsls	r6, r2, #31
 8007d9c:	d427      	bmi.n	8007dee <__sflush_r+0xb2>
 8007d9e:	2200      	movs	r2, #0
 8007da0:	6062      	str	r2, [r4, #4]
 8007da2:	04d9      	lsls	r1, r3, #19
 8007da4:	6922      	ldr	r2, [r4, #16]
 8007da6:	6022      	str	r2, [r4, #0]
 8007da8:	d504      	bpl.n	8007db4 <__sflush_r+0x78>
 8007daa:	1c42      	adds	r2, r0, #1
 8007dac:	d101      	bne.n	8007db2 <__sflush_r+0x76>
 8007dae:	682b      	ldr	r3, [r5, #0]
 8007db0:	b903      	cbnz	r3, 8007db4 <__sflush_r+0x78>
 8007db2:	6560      	str	r0, [r4, #84]	@ 0x54
 8007db4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007db6:	602f      	str	r7, [r5, #0]
 8007db8:	b1b9      	cbz	r1, 8007dea <__sflush_r+0xae>
 8007dba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007dbe:	4299      	cmp	r1, r3
 8007dc0:	d002      	beq.n	8007dc8 <__sflush_r+0x8c>
 8007dc2:	4628      	mov	r0, r5
 8007dc4:	f7ff fca0 	bl	8007708 <_free_r>
 8007dc8:	2300      	movs	r3, #0
 8007dca:	6363      	str	r3, [r4, #52]	@ 0x34
 8007dcc:	e00d      	b.n	8007dea <__sflush_r+0xae>
 8007dce:	2301      	movs	r3, #1
 8007dd0:	4628      	mov	r0, r5
 8007dd2:	47b0      	blx	r6
 8007dd4:	4602      	mov	r2, r0
 8007dd6:	1c50      	adds	r0, r2, #1
 8007dd8:	d1c9      	bne.n	8007d6e <__sflush_r+0x32>
 8007dda:	682b      	ldr	r3, [r5, #0]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d0c6      	beq.n	8007d6e <__sflush_r+0x32>
 8007de0:	2b1d      	cmp	r3, #29
 8007de2:	d001      	beq.n	8007de8 <__sflush_r+0xac>
 8007de4:	2b16      	cmp	r3, #22
 8007de6:	d11e      	bne.n	8007e26 <__sflush_r+0xea>
 8007de8:	602f      	str	r7, [r5, #0]
 8007dea:	2000      	movs	r0, #0
 8007dec:	e022      	b.n	8007e34 <__sflush_r+0xf8>
 8007dee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007df2:	b21b      	sxth	r3, r3
 8007df4:	e01b      	b.n	8007e2e <__sflush_r+0xf2>
 8007df6:	690f      	ldr	r7, [r1, #16]
 8007df8:	2f00      	cmp	r7, #0
 8007dfa:	d0f6      	beq.n	8007dea <__sflush_r+0xae>
 8007dfc:	0793      	lsls	r3, r2, #30
 8007dfe:	680e      	ldr	r6, [r1, #0]
 8007e00:	bf08      	it	eq
 8007e02:	694b      	ldreq	r3, [r1, #20]
 8007e04:	600f      	str	r7, [r1, #0]
 8007e06:	bf18      	it	ne
 8007e08:	2300      	movne	r3, #0
 8007e0a:	eba6 0807 	sub.w	r8, r6, r7
 8007e0e:	608b      	str	r3, [r1, #8]
 8007e10:	f1b8 0f00 	cmp.w	r8, #0
 8007e14:	dde9      	ble.n	8007dea <__sflush_r+0xae>
 8007e16:	6a21      	ldr	r1, [r4, #32]
 8007e18:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007e1a:	4643      	mov	r3, r8
 8007e1c:	463a      	mov	r2, r7
 8007e1e:	4628      	mov	r0, r5
 8007e20:	47b0      	blx	r6
 8007e22:	2800      	cmp	r0, #0
 8007e24:	dc08      	bgt.n	8007e38 <__sflush_r+0xfc>
 8007e26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e2e:	81a3      	strh	r3, [r4, #12]
 8007e30:	f04f 30ff 	mov.w	r0, #4294967295
 8007e34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e38:	4407      	add	r7, r0
 8007e3a:	eba8 0800 	sub.w	r8, r8, r0
 8007e3e:	e7e7      	b.n	8007e10 <__sflush_r+0xd4>
 8007e40:	dfbffffe 	.word	0xdfbffffe

08007e44 <_fflush_r>:
 8007e44:	b538      	push	{r3, r4, r5, lr}
 8007e46:	690b      	ldr	r3, [r1, #16]
 8007e48:	4605      	mov	r5, r0
 8007e4a:	460c      	mov	r4, r1
 8007e4c:	b913      	cbnz	r3, 8007e54 <_fflush_r+0x10>
 8007e4e:	2500      	movs	r5, #0
 8007e50:	4628      	mov	r0, r5
 8007e52:	bd38      	pop	{r3, r4, r5, pc}
 8007e54:	b118      	cbz	r0, 8007e5e <_fflush_r+0x1a>
 8007e56:	6a03      	ldr	r3, [r0, #32]
 8007e58:	b90b      	cbnz	r3, 8007e5e <_fflush_r+0x1a>
 8007e5a:	f7ff f989 	bl	8007170 <__sinit>
 8007e5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d0f3      	beq.n	8007e4e <_fflush_r+0xa>
 8007e66:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007e68:	07d0      	lsls	r0, r2, #31
 8007e6a:	d404      	bmi.n	8007e76 <_fflush_r+0x32>
 8007e6c:	0599      	lsls	r1, r3, #22
 8007e6e:	d402      	bmi.n	8007e76 <_fflush_r+0x32>
 8007e70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e72:	f7ff fc38 	bl	80076e6 <__retarget_lock_acquire_recursive>
 8007e76:	4628      	mov	r0, r5
 8007e78:	4621      	mov	r1, r4
 8007e7a:	f7ff ff5f 	bl	8007d3c <__sflush_r>
 8007e7e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007e80:	07da      	lsls	r2, r3, #31
 8007e82:	4605      	mov	r5, r0
 8007e84:	d4e4      	bmi.n	8007e50 <_fflush_r+0xc>
 8007e86:	89a3      	ldrh	r3, [r4, #12]
 8007e88:	059b      	lsls	r3, r3, #22
 8007e8a:	d4e1      	bmi.n	8007e50 <_fflush_r+0xc>
 8007e8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e8e:	f7ff fc2b 	bl	80076e8 <__retarget_lock_release_recursive>
 8007e92:	e7dd      	b.n	8007e50 <_fflush_r+0xc>

08007e94 <__swhatbuf_r>:
 8007e94:	b570      	push	{r4, r5, r6, lr}
 8007e96:	460c      	mov	r4, r1
 8007e98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e9c:	2900      	cmp	r1, #0
 8007e9e:	b096      	sub	sp, #88	@ 0x58
 8007ea0:	4615      	mov	r5, r2
 8007ea2:	461e      	mov	r6, r3
 8007ea4:	da0d      	bge.n	8007ec2 <__swhatbuf_r+0x2e>
 8007ea6:	89a3      	ldrh	r3, [r4, #12]
 8007ea8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007eac:	f04f 0100 	mov.w	r1, #0
 8007eb0:	bf14      	ite	ne
 8007eb2:	2340      	movne	r3, #64	@ 0x40
 8007eb4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007eb8:	2000      	movs	r0, #0
 8007eba:	6031      	str	r1, [r6, #0]
 8007ebc:	602b      	str	r3, [r5, #0]
 8007ebe:	b016      	add	sp, #88	@ 0x58
 8007ec0:	bd70      	pop	{r4, r5, r6, pc}
 8007ec2:	466a      	mov	r2, sp
 8007ec4:	f000 f848 	bl	8007f58 <_fstat_r>
 8007ec8:	2800      	cmp	r0, #0
 8007eca:	dbec      	blt.n	8007ea6 <__swhatbuf_r+0x12>
 8007ecc:	9901      	ldr	r1, [sp, #4]
 8007ece:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007ed2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007ed6:	4259      	negs	r1, r3
 8007ed8:	4159      	adcs	r1, r3
 8007eda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007ede:	e7eb      	b.n	8007eb8 <__swhatbuf_r+0x24>

08007ee0 <__smakebuf_r>:
 8007ee0:	898b      	ldrh	r3, [r1, #12]
 8007ee2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007ee4:	079d      	lsls	r5, r3, #30
 8007ee6:	4606      	mov	r6, r0
 8007ee8:	460c      	mov	r4, r1
 8007eea:	d507      	bpl.n	8007efc <__smakebuf_r+0x1c>
 8007eec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007ef0:	6023      	str	r3, [r4, #0]
 8007ef2:	6123      	str	r3, [r4, #16]
 8007ef4:	2301      	movs	r3, #1
 8007ef6:	6163      	str	r3, [r4, #20]
 8007ef8:	b003      	add	sp, #12
 8007efa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007efc:	ab01      	add	r3, sp, #4
 8007efe:	466a      	mov	r2, sp
 8007f00:	f7ff ffc8 	bl	8007e94 <__swhatbuf_r>
 8007f04:	9f00      	ldr	r7, [sp, #0]
 8007f06:	4605      	mov	r5, r0
 8007f08:	4639      	mov	r1, r7
 8007f0a:	4630      	mov	r0, r6
 8007f0c:	f7ff f818 	bl	8006f40 <_malloc_r>
 8007f10:	b948      	cbnz	r0, 8007f26 <__smakebuf_r+0x46>
 8007f12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f16:	059a      	lsls	r2, r3, #22
 8007f18:	d4ee      	bmi.n	8007ef8 <__smakebuf_r+0x18>
 8007f1a:	f023 0303 	bic.w	r3, r3, #3
 8007f1e:	f043 0302 	orr.w	r3, r3, #2
 8007f22:	81a3      	strh	r3, [r4, #12]
 8007f24:	e7e2      	b.n	8007eec <__smakebuf_r+0xc>
 8007f26:	89a3      	ldrh	r3, [r4, #12]
 8007f28:	6020      	str	r0, [r4, #0]
 8007f2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f2e:	81a3      	strh	r3, [r4, #12]
 8007f30:	9b01      	ldr	r3, [sp, #4]
 8007f32:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007f36:	b15b      	cbz	r3, 8007f50 <__smakebuf_r+0x70>
 8007f38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f3c:	4630      	mov	r0, r6
 8007f3e:	f000 f81d 	bl	8007f7c <_isatty_r>
 8007f42:	b128      	cbz	r0, 8007f50 <__smakebuf_r+0x70>
 8007f44:	89a3      	ldrh	r3, [r4, #12]
 8007f46:	f023 0303 	bic.w	r3, r3, #3
 8007f4a:	f043 0301 	orr.w	r3, r3, #1
 8007f4e:	81a3      	strh	r3, [r4, #12]
 8007f50:	89a3      	ldrh	r3, [r4, #12]
 8007f52:	431d      	orrs	r5, r3
 8007f54:	81a5      	strh	r5, [r4, #12]
 8007f56:	e7cf      	b.n	8007ef8 <__smakebuf_r+0x18>

08007f58 <_fstat_r>:
 8007f58:	b538      	push	{r3, r4, r5, lr}
 8007f5a:	4d07      	ldr	r5, [pc, #28]	@ (8007f78 <_fstat_r+0x20>)
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	4604      	mov	r4, r0
 8007f60:	4608      	mov	r0, r1
 8007f62:	4611      	mov	r1, r2
 8007f64:	602b      	str	r3, [r5, #0]
 8007f66:	f7f9 f8ff 	bl	8001168 <_fstat>
 8007f6a:	1c43      	adds	r3, r0, #1
 8007f6c:	d102      	bne.n	8007f74 <_fstat_r+0x1c>
 8007f6e:	682b      	ldr	r3, [r5, #0]
 8007f70:	b103      	cbz	r3, 8007f74 <_fstat_r+0x1c>
 8007f72:	6023      	str	r3, [r4, #0]
 8007f74:	bd38      	pop	{r3, r4, r5, pc}
 8007f76:	bf00      	nop
 8007f78:	20001f78 	.word	0x20001f78

08007f7c <_isatty_r>:
 8007f7c:	b538      	push	{r3, r4, r5, lr}
 8007f7e:	4d06      	ldr	r5, [pc, #24]	@ (8007f98 <_isatty_r+0x1c>)
 8007f80:	2300      	movs	r3, #0
 8007f82:	4604      	mov	r4, r0
 8007f84:	4608      	mov	r0, r1
 8007f86:	602b      	str	r3, [r5, #0]
 8007f88:	f7f9 f89c 	bl	80010c4 <_isatty>
 8007f8c:	1c43      	adds	r3, r0, #1
 8007f8e:	d102      	bne.n	8007f96 <_isatty_r+0x1a>
 8007f90:	682b      	ldr	r3, [r5, #0]
 8007f92:	b103      	cbz	r3, 8007f96 <_isatty_r+0x1a>
 8007f94:	6023      	str	r3, [r4, #0]
 8007f96:	bd38      	pop	{r3, r4, r5, pc}
 8007f98:	20001f78 	.word	0x20001f78

08007f9c <_init>:
 8007f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f9e:	bf00      	nop
 8007fa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007fa2:	bc08      	pop	{r3}
 8007fa4:	469e      	mov	lr, r3
 8007fa6:	4770      	bx	lr

08007fa8 <_fini>:
 8007fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007faa:	bf00      	nop
 8007fac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007fae:	bc08      	pop	{r3}
 8007fb0:	469e      	mov	lr, r3
 8007fb2:	4770      	bx	lr
