#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e92cc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e60320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1e67a90 .functor NOT 1, L_0x1ebefc0, C4<0>, C4<0>, C4<0>;
L_0x1ebeda0 .functor XOR 2, L_0x1ebec40, L_0x1ebed00, C4<00>, C4<00>;
L_0x1ebeeb0 .functor XOR 2, L_0x1ebeda0, L_0x1ebee10, C4<00>, C4<00>;
v0x1ebb3c0_0 .net *"_ivl_10", 1 0, L_0x1ebee10;  1 drivers
v0x1ebb4c0_0 .net *"_ivl_12", 1 0, L_0x1ebeeb0;  1 drivers
v0x1ebb5a0_0 .net *"_ivl_2", 1 0, L_0x1ebeb80;  1 drivers
v0x1ebb660_0 .net *"_ivl_4", 1 0, L_0x1ebec40;  1 drivers
v0x1ebb740_0 .net *"_ivl_6", 1 0, L_0x1ebed00;  1 drivers
v0x1ebb870_0 .net *"_ivl_8", 1 0, L_0x1ebeda0;  1 drivers
v0x1ebb950_0 .net "a", 0 0, v0x1eb9060_0;  1 drivers
v0x1ebb9f0_0 .net "b", 0 0, v0x1eb9100_0;  1 drivers
v0x1ebba90_0 .net "c", 0 0, v0x1eb91a0_0;  1 drivers
v0x1ebbb30_0 .var "clk", 0 0;
v0x1ebbbd0_0 .net "d", 0 0, v0x1eb92e0_0;  1 drivers
v0x1ebbc70_0 .net "out_pos_dut", 0 0, L_0x1ebe9f0;  1 drivers
v0x1ebbd10_0 .net "out_pos_ref", 0 0, L_0x1ebd350;  1 drivers
v0x1ebbdb0_0 .net "out_sop_dut", 0 0, L_0x1ebdbc0;  1 drivers
v0x1ebbe50_0 .net "out_sop_ref", 0 0, L_0x1e941d0;  1 drivers
v0x1ebbef0_0 .var/2u "stats1", 223 0;
v0x1ebbf90_0 .var/2u "strobe", 0 0;
v0x1ebc140_0 .net "tb_match", 0 0, L_0x1ebefc0;  1 drivers
v0x1ebc210_0 .net "tb_mismatch", 0 0, L_0x1e67a90;  1 drivers
v0x1ebc2b0_0 .net "wavedrom_enable", 0 0, v0x1eb95b0_0;  1 drivers
v0x1ebc380_0 .net "wavedrom_title", 511 0, v0x1eb9650_0;  1 drivers
L_0x1ebeb80 .concat [ 1 1 0 0], L_0x1ebd350, L_0x1e941d0;
L_0x1ebec40 .concat [ 1 1 0 0], L_0x1ebd350, L_0x1e941d0;
L_0x1ebed00 .concat [ 1 1 0 0], L_0x1ebe9f0, L_0x1ebdbc0;
L_0x1ebee10 .concat [ 1 1 0 0], L_0x1ebd350, L_0x1e941d0;
L_0x1ebefc0 .cmp/eeq 2, L_0x1ebeb80, L_0x1ebeeb0;
S_0x1e647c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1e60320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e67e70 .functor AND 1, v0x1eb91a0_0, v0x1eb92e0_0, C4<1>, C4<1>;
L_0x1e68250 .functor NOT 1, v0x1eb9060_0, C4<0>, C4<0>, C4<0>;
L_0x1e68630 .functor NOT 1, v0x1eb9100_0, C4<0>, C4<0>, C4<0>;
L_0x1e688b0 .functor AND 1, L_0x1e68250, L_0x1e68630, C4<1>, C4<1>;
L_0x1e7fc40 .functor AND 1, L_0x1e688b0, v0x1eb91a0_0, C4<1>, C4<1>;
L_0x1e941d0 .functor OR 1, L_0x1e67e70, L_0x1e7fc40, C4<0>, C4<0>;
L_0x1ebc7d0 .functor NOT 1, v0x1eb9100_0, C4<0>, C4<0>, C4<0>;
L_0x1ebc840 .functor OR 1, L_0x1ebc7d0, v0x1eb92e0_0, C4<0>, C4<0>;
L_0x1ebc950 .functor AND 1, v0x1eb91a0_0, L_0x1ebc840, C4<1>, C4<1>;
L_0x1ebca10 .functor NOT 1, v0x1eb9060_0, C4<0>, C4<0>, C4<0>;
L_0x1ebcae0 .functor OR 1, L_0x1ebca10, v0x1eb9100_0, C4<0>, C4<0>;
L_0x1ebcb50 .functor AND 1, L_0x1ebc950, L_0x1ebcae0, C4<1>, C4<1>;
L_0x1ebccd0 .functor NOT 1, v0x1eb9100_0, C4<0>, C4<0>, C4<0>;
L_0x1ebcd40 .functor OR 1, L_0x1ebccd0, v0x1eb92e0_0, C4<0>, C4<0>;
L_0x1ebcc60 .functor AND 1, v0x1eb91a0_0, L_0x1ebcd40, C4<1>, C4<1>;
L_0x1ebced0 .functor NOT 1, v0x1eb9060_0, C4<0>, C4<0>, C4<0>;
L_0x1ebcfd0 .functor OR 1, L_0x1ebced0, v0x1eb92e0_0, C4<0>, C4<0>;
L_0x1ebd090 .functor AND 1, L_0x1ebcc60, L_0x1ebcfd0, C4<1>, C4<1>;
L_0x1ebd240 .functor XNOR 1, L_0x1ebcb50, L_0x1ebd090, C4<0>, C4<0>;
v0x1e673c0_0 .net *"_ivl_0", 0 0, L_0x1e67e70;  1 drivers
v0x1e677c0_0 .net *"_ivl_12", 0 0, L_0x1ebc7d0;  1 drivers
v0x1e67ba0_0 .net *"_ivl_14", 0 0, L_0x1ebc840;  1 drivers
v0x1e67f80_0 .net *"_ivl_16", 0 0, L_0x1ebc950;  1 drivers
v0x1e68360_0 .net *"_ivl_18", 0 0, L_0x1ebca10;  1 drivers
v0x1e68740_0 .net *"_ivl_2", 0 0, L_0x1e68250;  1 drivers
v0x1e689c0_0 .net *"_ivl_20", 0 0, L_0x1ebcae0;  1 drivers
v0x1eb75d0_0 .net *"_ivl_24", 0 0, L_0x1ebccd0;  1 drivers
v0x1eb76b0_0 .net *"_ivl_26", 0 0, L_0x1ebcd40;  1 drivers
v0x1eb7790_0 .net *"_ivl_28", 0 0, L_0x1ebcc60;  1 drivers
v0x1eb7870_0 .net *"_ivl_30", 0 0, L_0x1ebced0;  1 drivers
v0x1eb7950_0 .net *"_ivl_32", 0 0, L_0x1ebcfd0;  1 drivers
v0x1eb7a30_0 .net *"_ivl_36", 0 0, L_0x1ebd240;  1 drivers
L_0x7fd0f41aa018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1eb7af0_0 .net *"_ivl_38", 0 0, L_0x7fd0f41aa018;  1 drivers
v0x1eb7bd0_0 .net *"_ivl_4", 0 0, L_0x1e68630;  1 drivers
v0x1eb7cb0_0 .net *"_ivl_6", 0 0, L_0x1e688b0;  1 drivers
v0x1eb7d90_0 .net *"_ivl_8", 0 0, L_0x1e7fc40;  1 drivers
v0x1eb7e70_0 .net "a", 0 0, v0x1eb9060_0;  alias, 1 drivers
v0x1eb7f30_0 .net "b", 0 0, v0x1eb9100_0;  alias, 1 drivers
v0x1eb7ff0_0 .net "c", 0 0, v0x1eb91a0_0;  alias, 1 drivers
v0x1eb80b0_0 .net "d", 0 0, v0x1eb92e0_0;  alias, 1 drivers
v0x1eb8170_0 .net "out_pos", 0 0, L_0x1ebd350;  alias, 1 drivers
v0x1eb8230_0 .net "out_sop", 0 0, L_0x1e941d0;  alias, 1 drivers
v0x1eb82f0_0 .net "pos0", 0 0, L_0x1ebcb50;  1 drivers
v0x1eb83b0_0 .net "pos1", 0 0, L_0x1ebd090;  1 drivers
L_0x1ebd350 .functor MUXZ 1, L_0x7fd0f41aa018, L_0x1ebcb50, L_0x1ebd240, C4<>;
S_0x1eb8530 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1e60320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1eb9060_0 .var "a", 0 0;
v0x1eb9100_0 .var "b", 0 0;
v0x1eb91a0_0 .var "c", 0 0;
v0x1eb9240_0 .net "clk", 0 0, v0x1ebbb30_0;  1 drivers
v0x1eb92e0_0 .var "d", 0 0;
v0x1eb93d0_0 .var/2u "fail", 0 0;
v0x1eb9470_0 .var/2u "fail1", 0 0;
v0x1eb9510_0 .net "tb_match", 0 0, L_0x1ebefc0;  alias, 1 drivers
v0x1eb95b0_0 .var "wavedrom_enable", 0 0;
v0x1eb9650_0 .var "wavedrom_title", 511 0;
E_0x1e73600/0 .event negedge, v0x1eb9240_0;
E_0x1e73600/1 .event posedge, v0x1eb9240_0;
E_0x1e73600 .event/or E_0x1e73600/0, E_0x1e73600/1;
S_0x1eb8860 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1eb8530;
 .timescale -12 -12;
v0x1eb8aa0_0 .var/2s "i", 31 0;
E_0x1e734a0 .event posedge, v0x1eb9240_0;
S_0x1eb8ba0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1eb8530;
 .timescale -12 -12;
v0x1eb8da0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1eb8e80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1eb8530;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1eb9830 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1e60320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1ebd500 .functor AND 1, v0x1eb91a0_0, v0x1eb92e0_0, C4<1>, C4<1>;
L_0x1ebd7b0 .functor NOT 1, v0x1eb9060_0, C4<0>, C4<0>, C4<0>;
L_0x1ebd840 .functor NOT 1, v0x1eb9100_0, C4<0>, C4<0>, C4<0>;
L_0x1ebd9c0 .functor AND 1, L_0x1ebd7b0, L_0x1ebd840, C4<1>, C4<1>;
L_0x1ebdb00 .functor AND 1, L_0x1ebd9c0, v0x1eb91a0_0, C4<1>, C4<1>;
L_0x1ebdbc0 .functor OR 1, L_0x1ebd500, L_0x1ebdb00, C4<0>, C4<0>;
L_0x1ebdd60 .functor NOT 1, v0x1eb9100_0, C4<0>, C4<0>, C4<0>;
L_0x1ebddd0 .functor OR 1, L_0x1ebdd60, v0x1eb92e0_0, C4<0>, C4<0>;
L_0x1ebdee0 .functor AND 1, v0x1eb91a0_0, L_0x1ebddd0, C4<1>, C4<1>;
L_0x1ebdfa0 .functor NOT 1, v0x1eb9060_0, C4<0>, C4<0>, C4<0>;
L_0x1ebe180 .functor OR 1, L_0x1ebdfa0, v0x1eb9100_0, C4<0>, C4<0>;
L_0x1ebe1f0 .functor AND 1, L_0x1ebdee0, L_0x1ebe180, C4<1>, C4<1>;
L_0x1ebe370 .functor NOT 1, v0x1eb9060_0, C4<0>, C4<0>, C4<0>;
L_0x1ebe3e0 .functor OR 1, L_0x1ebe370, v0x1eb92e0_0, C4<0>, C4<0>;
L_0x1ebe300 .functor AND 1, v0x1eb91a0_0, L_0x1ebe3e0, C4<1>, C4<1>;
L_0x1ebe570 .functor NOT 1, v0x1eb9100_0, C4<0>, C4<0>, C4<0>;
L_0x1ebe670 .functor OR 1, L_0x1ebe570, v0x1eb92e0_0, C4<0>, C4<0>;
L_0x1ebe730 .functor AND 1, L_0x1ebe300, L_0x1ebe670, C4<1>, C4<1>;
L_0x1ebe8e0 .functor XNOR 1, L_0x1ebe1f0, L_0x1ebe730, C4<0>, C4<0>;
v0x1eb99f0_0 .net *"_ivl_12", 0 0, L_0x1ebdd60;  1 drivers
v0x1eb9ad0_0 .net *"_ivl_14", 0 0, L_0x1ebddd0;  1 drivers
v0x1eb9bb0_0 .net *"_ivl_16", 0 0, L_0x1ebdee0;  1 drivers
v0x1eb9ca0_0 .net *"_ivl_18", 0 0, L_0x1ebdfa0;  1 drivers
v0x1eb9d80_0 .net *"_ivl_2", 0 0, L_0x1ebd7b0;  1 drivers
v0x1eb9eb0_0 .net *"_ivl_20", 0 0, L_0x1ebe180;  1 drivers
v0x1eb9f90_0 .net *"_ivl_24", 0 0, L_0x1ebe370;  1 drivers
v0x1eba070_0 .net *"_ivl_26", 0 0, L_0x1ebe3e0;  1 drivers
v0x1eba150_0 .net *"_ivl_28", 0 0, L_0x1ebe300;  1 drivers
v0x1eba2c0_0 .net *"_ivl_30", 0 0, L_0x1ebe570;  1 drivers
v0x1eba3a0_0 .net *"_ivl_32", 0 0, L_0x1ebe670;  1 drivers
v0x1eba480_0 .net *"_ivl_36", 0 0, L_0x1ebe8e0;  1 drivers
L_0x7fd0f41aa060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1eba540_0 .net *"_ivl_38", 0 0, L_0x7fd0f41aa060;  1 drivers
v0x1eba620_0 .net *"_ivl_4", 0 0, L_0x1ebd840;  1 drivers
v0x1eba700_0 .net *"_ivl_6", 0 0, L_0x1ebd9c0;  1 drivers
v0x1eba7e0_0 .net "a", 0 0, v0x1eb9060_0;  alias, 1 drivers
v0x1eba880_0 .net "b", 0 0, v0x1eb9100_0;  alias, 1 drivers
v0x1ebaa80_0 .net "c", 0 0, v0x1eb91a0_0;  alias, 1 drivers
v0x1ebab70_0 .net "d", 0 0, v0x1eb92e0_0;  alias, 1 drivers
v0x1ebac60_0 .net "out_pos", 0 0, L_0x1ebe9f0;  alias, 1 drivers
v0x1ebad20_0 .net "out_sop", 0 0, L_0x1ebdbc0;  alias, 1 drivers
v0x1ebade0_0 .net "pos0", 0 0, L_0x1ebe1f0;  1 drivers
v0x1ebaea0_0 .net "pos1", 0 0, L_0x1ebe730;  1 drivers
v0x1ebaf60_0 .net "sop_term1", 0 0, L_0x1ebd500;  1 drivers
v0x1ebb020_0 .net "sop_term2", 0 0, L_0x1ebdb00;  1 drivers
L_0x1ebe9f0 .functor MUXZ 1, L_0x7fd0f41aa060, L_0x1ebe1f0, L_0x1ebe8e0, C4<>;
S_0x1ebb1a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1e60320;
 .timescale -12 -12;
E_0x1e5c9f0 .event anyedge, v0x1ebbf90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ebbf90_0;
    %nor/r;
    %assign/vec4 v0x1ebbf90_0, 0;
    %wait E_0x1e5c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1eb8530;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eb93d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eb9470_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1eb8530;
T_4 ;
    %wait E_0x1e73600;
    %load/vec4 v0x1eb9510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1eb93d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1eb8530;
T_5 ;
    %wait E_0x1e734a0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eb92e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb91a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb9100_0, 0;
    %assign/vec4 v0x1eb9060_0, 0;
    %wait E_0x1e734a0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eb92e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb91a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb9100_0, 0;
    %assign/vec4 v0x1eb9060_0, 0;
    %wait E_0x1e734a0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eb92e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb91a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb9100_0, 0;
    %assign/vec4 v0x1eb9060_0, 0;
    %wait E_0x1e734a0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eb92e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb91a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb9100_0, 0;
    %assign/vec4 v0x1eb9060_0, 0;
    %wait E_0x1e734a0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eb92e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb91a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb9100_0, 0;
    %assign/vec4 v0x1eb9060_0, 0;
    %wait E_0x1e734a0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eb92e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb91a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb9100_0, 0;
    %assign/vec4 v0x1eb9060_0, 0;
    %wait E_0x1e734a0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eb92e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb91a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb9100_0, 0;
    %assign/vec4 v0x1eb9060_0, 0;
    %wait E_0x1e734a0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eb92e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb91a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb9100_0, 0;
    %assign/vec4 v0x1eb9060_0, 0;
    %wait E_0x1e734a0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eb92e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb91a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb9100_0, 0;
    %assign/vec4 v0x1eb9060_0, 0;
    %wait E_0x1e734a0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eb92e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb91a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb9100_0, 0;
    %assign/vec4 v0x1eb9060_0, 0;
    %wait E_0x1e734a0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eb92e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb91a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb9100_0, 0;
    %assign/vec4 v0x1eb9060_0, 0;
    %wait E_0x1e734a0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1eb92e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb91a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb9100_0, 0;
    %assign/vec4 v0x1eb9060_0, 0;
    %wait E_0x1e734a0;
    %load/vec4 v0x1eb93d0_0;
    %store/vec4 v0x1eb9470_0, 0, 1;
    %fork t_1, S_0x1eb8860;
    %jmp t_0;
    .scope S_0x1eb8860;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1eb8aa0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1eb8aa0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1e734a0;
    %load/vec4 v0x1eb8aa0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1eb92e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb91a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb9100_0, 0;
    %assign/vec4 v0x1eb9060_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1eb8aa0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1eb8aa0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1eb8530;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e73600;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1eb92e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb91a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1eb9100_0, 0;
    %assign/vec4 v0x1eb9060_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1eb93d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1eb9470_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1e60320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ebbb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ebbf90_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1e60320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ebbb30_0;
    %inv;
    %store/vec4 v0x1ebbb30_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1e60320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1eb9240_0, v0x1ebc210_0, v0x1ebb950_0, v0x1ebb9f0_0, v0x1ebba90_0, v0x1ebbbd0_0, v0x1ebbe50_0, v0x1ebbdb0_0, v0x1ebbd10_0, v0x1ebbc70_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1e60320;
T_9 ;
    %load/vec4 v0x1ebbef0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1ebbef0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ebbef0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1ebbef0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1ebbef0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ebbef0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1ebbef0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ebbef0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ebbef0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ebbef0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1e60320;
T_10 ;
    %wait E_0x1e73600;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ebbef0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ebbef0_0, 4, 32;
    %load/vec4 v0x1ebc140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1ebbef0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ebbef0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ebbef0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ebbef0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1ebbe50_0;
    %load/vec4 v0x1ebbe50_0;
    %load/vec4 v0x1ebbdb0_0;
    %xor;
    %load/vec4 v0x1ebbe50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1ebbef0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ebbef0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1ebbef0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ebbef0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1ebbd10_0;
    %load/vec4 v0x1ebbd10_0;
    %load/vec4 v0x1ebbc70_0;
    %xor;
    %load/vec4 v0x1ebbd10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1ebbef0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ebbef0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1ebbef0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ebbef0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/machine/ece241_2013_q2/iter0/response4/top_module.sv";
