# 4-bit-binary-synchronous-up-counter
The code here is to simulate 4 bit synchronous up counter in Xilinx Design tools or EDA playground software
