[Inputs]
z_in
n_in
clk
rst
=opcode_in[3:0]=
=data1_in[7:0]=
=data2_in[7:0]=
=ra_in[1:0]=
=rb_in[1:0]=
=input_port_in[7:0]=
=FWD_IN[7:0]=
=mem_in[7:0]=
[Outputs]
io_op
wb_op
br
lr_goto
pc_en
mem_op
use_memory
=mem_addr_out[7:0]=
=data1_out[7:0]=
=data2_out[7:0]=
=ra_out[1:0]=
=alu_mode_out[2:0]=
[BiDir]
