--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml key_gene.twx key_gene.ncd -o key_gene.twr key_gene.pcf

Design file:              key_gene.ncd
Physical constraint file: key_gene.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
NS<0>       |   16.053(R)|      SLOW  |    0.039(R)|      SLOW  |clk_BUFGP         |   0.000|
NS<1>       |   16.123(R)|      SLOW  |    0.229(R)|      SLOW  |clk_BUFGP         |   0.000|
key_init<0> |    6.012(R)|      SLOW  |   -0.738(R)|      SLOW  |clk_BUFGP         |   0.000|
key_init<1> |    5.597(R)|      SLOW  |   -1.083(R)|      FAST  |clk_BUFGP         |   0.000|
key_init<2> |    5.294(R)|      SLOW  |   -0.977(R)|      FAST  |clk_BUFGP         |   0.000|
key_init<3> |    5.195(R)|      SLOW  |   -1.232(R)|      FAST  |clk_BUFGP         |   0.000|
key_init<4> |    3.160(R)|      SLOW  |   -0.858(R)|      FAST  |clk_BUFGP         |   0.000|
key_init<5> |    2.372(R)|      SLOW  |   -0.703(R)|      FAST  |clk_BUFGP         |   0.000|
key_init<6> |    1.977(R)|      SLOW  |   -0.940(R)|      FAST  |clk_BUFGP         |   0.000|
key_init<7> |    1.745(R)|      SLOW  |   -0.896(R)|      FAST  |clk_BUFGP         |   0.000|
rst         |   18.878(R)|      SLOW  |    0.833(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
count<0>    |        11.611(R)|      SLOW  |         6.616(R)|      FAST  |clk_BUFGP         |   0.000|
count<1>    |        11.843(R)|      SLOW  |         6.808(R)|      FAST  |clk_BUFGP         |   0.000|
count<2>    |        12.008(R)|      SLOW  |         6.801(R)|      FAST  |clk_BUFGP         |   0.000|
count<3>    |        11.514(R)|      SLOW  |         6.509(R)|      FAST  |clk_BUFGP         |   0.000|
count<4>    |        11.346(R)|      SLOW  |         6.398(R)|      FAST  |clk_BUFGP         |   0.000|
count<5>    |        11.206(R)|      SLOW  |         6.314(R)|      FAST  |clk_BUFGP         |   0.000|
count<6>    |        12.818(R)|      SLOW  |         7.392(R)|      FAST  |clk_BUFGP         |   0.000|
count<7>    |        12.540(R)|      SLOW  |         7.257(R)|      FAST  |clk_BUFGP         |   0.000|
count<8>    |        10.884(R)|      SLOW  |         6.189(R)|      FAST  |clk_BUFGP         |   0.000|
data_rready |         8.657(R)|      SLOW  |         4.712(R)|      FAST  |clk_BUFGP         |   0.000|
flag_ex     |        11.014(R)|      SLOW  |         6.383(R)|      FAST  |clk_BUFGP         |   0.000|
j<0>        |         8.574(R)|      SLOW  |         4.622(R)|      FAST  |clk_BUFGP         |   0.000|
j<1>        |         8.505(R)|      SLOW  |         4.586(R)|      FAST  |clk_BUFGP         |   0.000|
j<2>        |         9.113(R)|      SLOW  |         4.987(R)|      FAST  |clk_BUFGP         |   0.000|
j<3>        |        10.890(R)|      SLOW  |         6.162(R)|      FAST  |clk_BUFGP         |   0.000|
j<4>        |         8.799(R)|      SLOW  |         4.737(R)|      FAST  |clk_BUFGP         |   0.000|
j<5>        |         8.588(R)|      SLOW  |         4.633(R)|      FAST  |clk_BUFGP         |   0.000|
j<6>        |         8.345(R)|      SLOW  |         4.456(R)|      FAST  |clk_BUFGP         |   0.000|
j<7>        |         8.521(R)|      SLOW  |         4.576(R)|      FAST  |clk_BUFGP         |   0.000|
test<0>     |         8.472(R)|      SLOW  |         4.580(R)|      FAST  |clk_BUFGP         |   0.000|
test<1>     |         8.136(R)|      SLOW  |         4.359(R)|      FAST  |clk_BUFGP         |   0.000|
test<2>     |         8.203(R)|      SLOW  |         4.411(R)|      FAST  |clk_BUFGP         |   0.000|
test<3>     |         7.992(R)|      SLOW  |         4.281(R)|      FAST  |clk_BUFGP         |   0.000|
test<4>     |         9.404(R)|      SLOW  |         5.121(R)|      FAST  |clk_BUFGP         |   0.000|
test<5>     |         7.725(R)|      SLOW  |         4.132(R)|      FAST  |clk_BUFGP         |   0.000|
test<6>     |         8.753(R)|      SLOW  |         4.739(R)|      FAST  |clk_BUFGP         |   0.000|
test<7>     |         8.322(R)|      SLOW  |         4.480(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   22.271|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Aug 09 21:58:49 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 708 MB



