# JTAG adapter setup
#adapter_khz     10000
adapter_khz     5000

interface ftdi
ftdi_device_desc "Olimex OpenOCD JTAG ARM-USB-TINY-H"
ftdi_vid_pid 0x15ba 0x002a

ftdi_layout_init 0x0808 0x0a1b
ftdi_layout_signal nSRST -oe 0x0200
#ftdi_layout_signal nTRST -data 0x0100 -oe 0x0100
ftdi_layout_signal LED -data 0x0800

set _CHIPNAME riscv
jtag newtap $_CHIPNAME cpu -irlen 5

set _TARGETNAME $_CHIPNAME.cpu

# In order to pass all the gdbserver tests, we need these knobs.
#gdb_report_data_abort enable
#gdb_report_register_access_error enable

target create $_TARGETNAME.0 riscv -chain-position $_TARGETNAME

# Expose an unimplemented CSR so we can test non-existent register access
# behavior.
#riscv expose_csrs 2288

$_TARGETNAME.0 configure -work-area-phys 0x80000000 -work-area-size 10000 -work-area-backup 1 -rtos riscv

if { [ info exists OPENOCD_PREFER_SBA] } {
   riscv set_prefer_sba $OPENOCD_PREFER_SBA
}


# Un-comment these two flash lines if you have a SPI flash and want to write
# it.
# On the VC707 there is no spi flash connected here
#flash bank spi0 fespi 0x20000000 0x10000000 0 0 $_TARGETNAME.0 0x10040000
init
if {[ info exists pulse_srst]} {
  ftdi_set_signal nSRST 0
  ftdi_set_signal nSRST z
}
halt

#flash protect 0 64 last off
reset halt
echo "Ready for Remote Connections"
flash banks
