// timingadapter.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module timingadapter (
		input  wire         clk,               //   clk.clk
		input  wire         reset_n,           // reset.reset_n
		input  wire [255:0] in_data,           //    in.data
		input  wire         in_valid,          //      .valid
		output wire         in_ready,          //      .ready
		input  wire         in_startofpacket,  //      .startofpacket
		input  wire         in_endofpacket,    //      .endofpacket
		input  wire         in_empty,          //      .empty
		input  wire [15:0]  in_channel,        //      .channel
		output wire [255:0] out_data,          //   out.data
		output wire         out_valid,         //      .valid
		input  wire         out_ready,         //      .ready
		output wire         out_startofpacket, //      .startofpacket
		output wire         out_endofpacket,   //      .endofpacket
		output wire         out_empty,         //      .empty
		output wire [15:0]  out_channel        //      .channel
	);

	timingadapter_timing_adapter_1940_4rcaqxq #(
		.SYNC_RESET (0)
	) timing_adapter_0 (
		.clk               (clk),               //   input,    width = 1,   clk.clk
		.reset_n           (reset_n),           //   input,    width = 1, reset.reset_n
		.in_data           (in_data),           //   input,  width = 256,    in.data
		.in_valid          (in_valid),          //   input,    width = 1,      .valid
		.in_ready          (in_ready),          //  output,    width = 1,      .ready
		.in_startofpacket  (in_startofpacket),  //   input,    width = 1,      .startofpacket
		.in_endofpacket    (in_endofpacket),    //   input,    width = 1,      .endofpacket
		.in_empty          (in_empty),          //   input,    width = 1,      .empty
		.in_channel        (in_channel),        //   input,   width = 16,      .channel
		.out_data          (out_data),          //  output,  width = 256,   out.data
		.out_valid         (out_valid),         //  output,    width = 1,      .valid
		.out_ready         (out_ready),         //   input,    width = 1,      .ready
		.out_startofpacket (out_startofpacket), //  output,    width = 1,      .startofpacket
		.out_endofpacket   (out_endofpacket),   //  output,    width = 1,      .endofpacket
		.out_empty         (out_empty),         //  output,    width = 1,      .empty
		.out_channel       (out_channel)        //  output,   width = 16,      .channel
	);

endmodule
