
./Debug/Door.elf:     file format elf32-littlearm


Disassembly of section .text:

20000000 <startup>:

void startup(void) __attribute__((naked)) __attribute__((section(".start_section")));

void startup(void)
{
	__asm volatile(
20000000:	4802      	ldr	r0, [pc, #8]	; (2000000c <_exit+0x4>)
20000002:	4685      	mov	sp, r0
20000004:	f000 ffa4 	bl	20000f50 <main>

20000008 <_exit>:
20000008:	e7fe      	b.n	20000008 <_exit>
		" LDR R0,=0x2001C000\n" /* set stack */
		" MOV SP,R0\n"
		" BL main\n"   /* call main */
		"_exit: B .\n" /* never return */
	);
}
2000000a:	46c0      	nop			; (mov r8, r8)
2000000c:	2001c000 	andcs	ip, r1, r0

20000010 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
20000010:	b580      	push	{r7, lr}
20000012:	b082      	sub	sp, #8
20000014:	af00      	add	r7, sp, #0
20000016:	0002      	movs	r2, r0
20000018:	6039      	str	r1, [r7, #0]
2000001a:	1dfb      	adds	r3, r7, #7
2000001c:	701a      	strb	r2, [r3, #0]
  if((int32_t)IRQn < 0) {
2000001e:	1dfb      	adds	r3, r7, #7
20000020:	781b      	ldrb	r3, [r3, #0]
20000022:	2b7f      	cmp	r3, #127	; 0x7f
20000024:	d90d      	bls.n	20000042 <NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
20000026:	683b      	ldr	r3, [r7, #0]
20000028:	b2da      	uxtb	r2, r3
2000002a:	490f      	ldr	r1, [pc, #60]	; (20000068 <NVIC_SetPriority+0x58>)
2000002c:	1dfb      	adds	r3, r7, #7
2000002e:	781b      	ldrb	r3, [r3, #0]
20000030:	0018      	movs	r0, r3
20000032:	230f      	movs	r3, #15
20000034:	4003      	ands	r3, r0
20000036:	3b04      	subs	r3, #4
20000038:	0112      	lsls	r2, r2, #4
2000003a:	b2d2      	uxtb	r2, r2
2000003c:	18cb      	adds	r3, r1, r3
2000003e:	761a      	strb	r2, [r3, #24]
  }
  else {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
20000040:	e00d      	b.n	2000005e <NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
20000042:	683b      	ldr	r3, [r7, #0]
20000044:	b2db      	uxtb	r3, r3
20000046:	4909      	ldr	r1, [pc, #36]	; (2000006c <NVIC_SetPriority+0x5c>)
20000048:	1dfa      	adds	r2, r7, #7
2000004a:	7812      	ldrb	r2, [r2, #0]
2000004c:	b252      	sxtb	r2, r2
2000004e:	011b      	lsls	r3, r3, #4
20000050:	b2d8      	uxtb	r0, r3
20000052:	23c0      	movs	r3, #192	; 0xc0
20000054:	009b      	lsls	r3, r3, #2
20000056:	188a      	adds	r2, r1, r2
20000058:	18d3      	adds	r3, r2, r3
2000005a:	1c02      	adds	r2, r0, #0
2000005c:	701a      	strb	r2, [r3, #0]
}
2000005e:	46c0      	nop			; (mov r8, r8)
20000060:	46bd      	mov	sp, r7
20000062:	b002      	add	sp, #8
20000064:	bd80      	pop	{r7, pc}
20000066:	46c0      	nop			; (mov r8, r8)
20000068:	e000ed00 	and	lr, r0, r0, lsl #26
2000006c:	e000e100 	and	lr, r0, r0, lsl #2

20000070 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
20000070:	b580      	push	{r7, lr}
20000072:	b082      	sub	sp, #8
20000074:	af00      	add	r7, sp, #0
20000076:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) { return (1UL); }    /* Reload value impossible */
20000078:	687b      	ldr	r3, [r7, #4]
2000007a:	3b01      	subs	r3, #1
2000007c:	4a0c      	ldr	r2, [pc, #48]	; (200000b0 <SysTick_Config+0x40>)
2000007e:	4293      	cmp	r3, r2
20000080:	d901      	bls.n	20000086 <SysTick_Config+0x16>
20000082:	2301      	movs	r3, #1
20000084:	e010      	b.n	200000a8 <SysTick_Config+0x38>

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
20000086:	4b0b      	ldr	r3, [pc, #44]	; (200000b4 <SysTick_Config+0x44>)
20000088:	687a      	ldr	r2, [r7, #4]
2000008a:	3a01      	subs	r2, #1
2000008c:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
2000008e:	2301      	movs	r3, #1
20000090:	425b      	negs	r3, r3
20000092:	210f      	movs	r1, #15
20000094:	0018      	movs	r0, r3
20000096:	f7ff ffbb 	bl	20000010 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
2000009a:	4b06      	ldr	r3, [pc, #24]	; (200000b4 <SysTick_Config+0x44>)
2000009c:	2200      	movs	r2, #0
2000009e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
200000a0:	4b04      	ldr	r3, [pc, #16]	; (200000b4 <SysTick_Config+0x44>)
200000a2:	2207      	movs	r2, #7
200000a4:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
200000a6:	2300      	movs	r3, #0
}
200000a8:	0018      	movs	r0, r3
200000aa:	46bd      	mov	sp, r7
200000ac:	b002      	add	sp, #8
200000ae:	bd80      	pop	{r7, pc}
200000b0:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
200000b4:	e000e010 	and	lr, r0, r0, lsl r0

200000b8 <RCC_DeInit>:
  *            - LSI, LSE and RTC clocks 
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
200000b8:	b580      	push	{r7, lr}
200000ba:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
200000bc:	4b14      	ldr	r3, [pc, #80]	; (20000110 <RCC_DeInit+0x58>)
200000be:	681a      	ldr	r2, [r3, #0]
200000c0:	4b13      	ldr	r3, [pc, #76]	; (20000110 <RCC_DeInit+0x58>)
200000c2:	2101      	movs	r1, #1
200000c4:	430a      	orrs	r2, r1
200000c6:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
200000c8:	4b11      	ldr	r3, [pc, #68]	; (20000110 <RCC_DeInit+0x58>)
200000ca:	2200      	movs	r2, #0
200000cc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON, PLLON, PLLI2S and PLLSAI(STM32F42xxx/43xxx/446xx/469xx/479xx devices) bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
200000ce:	4b10      	ldr	r3, [pc, #64]	; (20000110 <RCC_DeInit+0x58>)
200000d0:	681a      	ldr	r2, [r3, #0]
200000d2:	4b0f      	ldr	r3, [pc, #60]	; (20000110 <RCC_DeInit+0x58>)
200000d4:	490f      	ldr	r1, [pc, #60]	; (20000114 <RCC_DeInit+0x5c>)
200000d6:	400a      	ands	r2, r1
200000d8:	601a      	str	r2, [r3, #0]
  
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
200000da:	4b0d      	ldr	r3, [pc, #52]	; (20000110 <RCC_DeInit+0x58>)
200000dc:	4a0e      	ldr	r2, [pc, #56]	; (20000118 <RCC_DeInit+0x60>)
200000de:	605a      	str	r2, [r3, #4]

#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F413_423xx) || defined(STM32F469_479xx)  
  /* Reset PLLI2SCFGR register */
  RCC->PLLI2SCFGR = 0x20003000;
200000e0:	4a0b      	ldr	r2, [pc, #44]	; (20000110 <RCC_DeInit+0x58>)
200000e2:	2384      	movs	r3, #132	; 0x84
200000e4:	490d      	ldr	r1, [pc, #52]	; (2000011c <RCC_DeInit+0x64>)
200000e6:	50d1      	str	r1, [r2, r3]
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE || STM32F446xx || STM32F413_423xx || STM32F469_479xx */

#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx) 
  /* Reset PLLSAICFGR register, only available for STM32F42xxx/43xxx/446xx/469xx/479xx devices */
  RCC->PLLSAICFGR = 0x24003000;
200000e8:	4a09      	ldr	r2, [pc, #36]	; (20000110 <RCC_DeInit+0x58>)
200000ea:	2388      	movs	r3, #136	; 0x88
200000ec:	490c      	ldr	r1, [pc, #48]	; (20000120 <RCC_DeInit+0x68>)
200000ee:	50d1      	str	r1, [r2, r3]
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F446xx || STM32F469_479xx */
  
  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
200000f0:	4b07      	ldr	r3, [pc, #28]	; (20000110 <RCC_DeInit+0x58>)
200000f2:	681a      	ldr	r2, [r3, #0]
200000f4:	4b06      	ldr	r3, [pc, #24]	; (20000110 <RCC_DeInit+0x58>)
200000f6:	490b      	ldr	r1, [pc, #44]	; (20000124 <RCC_DeInit+0x6c>)
200000f8:	400a      	ands	r2, r1
200000fa:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
200000fc:	4b04      	ldr	r3, [pc, #16]	; (20000110 <RCC_DeInit+0x58>)
200000fe:	2200      	movs	r2, #0
20000100:	60da      	str	r2, [r3, #12]

  /* Disable Timers clock prescalers selection, only available for STM32F42/43xxx and STM32F413_423xx devices */
  RCC->DCKCFGR = 0x00000000;
20000102:	4a03      	ldr	r2, [pc, #12]	; (20000110 <RCC_DeInit+0x58>)
20000104:	238c      	movs	r3, #140	; 0x8c
20000106:	2100      	movs	r1, #0
20000108:	50d1      	str	r1, [r2, r3]
  
#if defined(STM32F410xx) || defined(STM32F413_423xx)
  /* Disable LPTIM and FMPI2C clock prescalers selection, only available for STM32F410xx and STM32F413_423xx devices */
  RCC->DCKCFGR2 = 0x00000000;
#endif /* STM32F410xx || STM32F413_423xx */  
}
2000010a:	46c0      	nop			; (mov r8, r8)
2000010c:	46bd      	mov	sp, r7
2000010e:	bd80      	pop	{r7, pc}
20000110:	40023800 	andmi	r3, r2, r0, lsl #16
20000114:	eaf6ffff 	b	1fdc0118 <startup-0x23fee8>
20000118:	24003010 	strcs	r3, [r0], #-16
2000011c:	20003000 	andcs	r3, r0, r0
20000120:	24003000 	strcs	r3, [r0], #-0
20000124:	fffbffff 			; <UNDEFINED> instruction: 0xfffbffff

20000128 <RCC_HSEConfig>:
  *            @arg RCC_HSE_ON: turn ON the HSE oscillator
  *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint8_t RCC_HSE)
{
20000128:	b580      	push	{r7, lr}
2000012a:	b082      	sub	sp, #8
2000012c:	af00      	add	r7, sp, #0
2000012e:	0002      	movs	r2, r0
20000130:	1dfb      	adds	r3, r7, #7
20000132:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
20000134:	4b05      	ldr	r3, [pc, #20]	; (2000014c <RCC_HSEConfig+0x24>)
20000136:	2200      	movs	r2, #0
20000138:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
2000013a:	4a04      	ldr	r2, [pc, #16]	; (2000014c <RCC_HSEConfig+0x24>)
2000013c:	1dfb      	adds	r3, r7, #7
2000013e:	781b      	ldrb	r3, [r3, #0]
20000140:	7013      	strb	r3, [r2, #0]
}
20000142:	46c0      	nop			; (mov r8, r8)
20000144:	46bd      	mov	sp, r7
20000146:	b002      	add	sp, #8
20000148:	bd80      	pop	{r7, pc}
2000014a:	46c0      	nop			; (mov r8, r8)
2000014c:	40023802 	andmi	r3, r2, r2, lsl #16

20000150 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
20000150:	b590      	push	{r4, r7, lr}
20000152:	b083      	sub	sp, #12
20000154:	af00      	add	r7, sp, #0
  __IO uint32_t startupcounter = 0;
20000156:	2300      	movs	r3, #0
20000158:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
2000015a:	1dfb      	adds	r3, r7, #7
2000015c:	2200      	movs	r2, #0
2000015e:	701a      	strb	r2, [r3, #0]
  FlagStatus hsestatus = RESET;
20000160:	1dbb      	adds	r3, r7, #6
20000162:	2200      	movs	r2, #0
20000164:	701a      	strb	r2, [r3, #0]
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
20000166:	1dbc      	adds	r4, r7, #6
20000168:	2031      	movs	r0, #49	; 0x31
2000016a:	f000 fd9b 	bl	20000ca4 <RCC_GetFlagStatus>
2000016e:	0003      	movs	r3, r0
20000170:	7023      	strb	r3, [r4, #0]
    startupcounter++;
20000172:	683b      	ldr	r3, [r7, #0]
20000174:	3301      	adds	r3, #1
20000176:	603b      	str	r3, [r7, #0]
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
20000178:	683a      	ldr	r2, [r7, #0]
2000017a:	23a0      	movs	r3, #160	; 0xa0
2000017c:	01db      	lsls	r3, r3, #7
2000017e:	429a      	cmp	r2, r3
20000180:	d003      	beq.n	2000018a <RCC_WaitForHSEStartUp+0x3a>
20000182:	1dbb      	adds	r3, r7, #6
20000184:	781b      	ldrb	r3, [r3, #0]
20000186:	2b00      	cmp	r3, #0
20000188:	d0ed      	beq.n	20000166 <RCC_WaitForHSEStartUp+0x16>

  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
2000018a:	2031      	movs	r0, #49	; 0x31
2000018c:	f000 fd8a 	bl	20000ca4 <RCC_GetFlagStatus>
20000190:	1e03      	subs	r3, r0, #0
20000192:	d003      	beq.n	2000019c <RCC_WaitForHSEStartUp+0x4c>
  {
    status = SUCCESS;
20000194:	1dfb      	adds	r3, r7, #7
20000196:	2201      	movs	r2, #1
20000198:	701a      	strb	r2, [r3, #0]
2000019a:	e002      	b.n	200001a2 <RCC_WaitForHSEStartUp+0x52>
  }
  else
  {
    status = ERROR;
2000019c:	1dfb      	adds	r3, r7, #7
2000019e:	2200      	movs	r2, #0
200001a0:	701a      	strb	r2, [r3, #0]
  }
  return (status);
200001a2:	1dfb      	adds	r3, r7, #7
200001a4:	781b      	ldrb	r3, [r3, #0]
}
200001a6:	0018      	movs	r0, r3
200001a8:	46bd      	mov	sp, r7
200001aa:	b003      	add	sp, #12
200001ac:	bd90      	pop	{r4, r7, pc}

200001ae <RCC_AdjustHSICalibrationValue>:
  * @param  HSICalibrationValue: specifies the calibration trimming value.
  *         This parameter must be a number between 0 and 0x1F.
  * @retval None
  */
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
200001ae:	b580      	push	{r7, lr}
200001b0:	b084      	sub	sp, #16
200001b2:	af00      	add	r7, sp, #0
200001b4:	0002      	movs	r2, r0
200001b6:	1dfb      	adds	r3, r7, #7
200001b8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpreg = 0;
200001ba:	2300      	movs	r3, #0
200001bc:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
200001be:	4b0a      	ldr	r3, [pc, #40]	; (200001e8 <RCC_AdjustHSICalibrationValue+0x3a>)
200001c0:	681b      	ldr	r3, [r3, #0]
200001c2:	60fb      	str	r3, [r7, #12]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= ~RCC_CR_HSITRIM;
200001c4:	68fb      	ldr	r3, [r7, #12]
200001c6:	22f8      	movs	r2, #248	; 0xf8
200001c8:	4393      	bics	r3, r2
200001ca:	60fb      	str	r3, [r7, #12]

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
200001cc:	1dfb      	adds	r3, r7, #7
200001ce:	781b      	ldrb	r3, [r3, #0]
200001d0:	00db      	lsls	r3, r3, #3
200001d2:	68fa      	ldr	r2, [r7, #12]
200001d4:	4313      	orrs	r3, r2
200001d6:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CR = tmpreg;
200001d8:	4b03      	ldr	r3, [pc, #12]	; (200001e8 <RCC_AdjustHSICalibrationValue+0x3a>)
200001da:	68fa      	ldr	r2, [r7, #12]
200001dc:	601a      	str	r2, [r3, #0]
}
200001de:	46c0      	nop			; (mov r8, r8)
200001e0:	46bd      	mov	sp, r7
200001e2:	b004      	add	sp, #16
200001e4:	bd80      	pop	{r7, pc}
200001e6:	46c0      	nop			; (mov r8, r8)
200001e8:	40023800 	andmi	r3, r2, r0, lsl #16

200001ec <RCC_HSICmd>:
  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
  *         clock cycles.  
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
200001ec:	b580      	push	{r7, lr}
200001ee:	b082      	sub	sp, #8
200001f0:	af00      	add	r7, sp, #0
200001f2:	0002      	movs	r2, r0
200001f4:	1dfb      	adds	r3, r7, #7
200001f6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
200001f8:	4b03      	ldr	r3, [pc, #12]	; (20000208 <RCC_HSICmd+0x1c>)
200001fa:	1dfa      	adds	r2, r7, #7
200001fc:	7812      	ldrb	r2, [r2, #0]
200001fe:	601a      	str	r2, [r3, #0]
}
20000200:	46c0      	nop			; (mov r8, r8)
20000202:	46bd      	mov	sp, r7
20000204:	b002      	add	sp, #8
20000206:	bd80      	pop	{r7, pc}
20000208:	42470000 	submi	r0, r7, #0

2000020c <RCC_LSEConfig>:
  *            @arg RCC_LSE_ON: turn ON the LSE oscillator
  *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_LSEConfig(uint8_t RCC_LSE)
{
2000020c:	b580      	push	{r7, lr}
2000020e:	b082      	sub	sp, #8
20000210:	af00      	add	r7, sp, #0
20000212:	0002      	movs	r2, r0
20000214:	1dfb      	adds	r3, r7, #7
20000216:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
20000218:	4b0c      	ldr	r3, [pc, #48]	; (2000024c <RCC_LSEConfig+0x40>)
2000021a:	2200      	movs	r2, #0
2000021c:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
2000021e:	4b0b      	ldr	r3, [pc, #44]	; (2000024c <RCC_LSEConfig+0x40>)
20000220:	2200      	movs	r2, #0
20000222:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
20000224:	1dfb      	adds	r3, r7, #7
20000226:	781b      	ldrb	r3, [r3, #0]
20000228:	2b01      	cmp	r3, #1
2000022a:	d002      	beq.n	20000232 <RCC_LSEConfig+0x26>
2000022c:	2b04      	cmp	r3, #4
2000022e:	d004      	beq.n	2000023a <RCC_LSEConfig+0x2e>
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
      break;
    default:
      break;
20000230:	e007      	b.n	20000242 <RCC_LSEConfig+0x36>
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
20000232:	4b06      	ldr	r3, [pc, #24]	; (2000024c <RCC_LSEConfig+0x40>)
20000234:	2201      	movs	r2, #1
20000236:	701a      	strb	r2, [r3, #0]
      break;
20000238:	e003      	b.n	20000242 <RCC_LSEConfig+0x36>
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
2000023a:	4b04      	ldr	r3, [pc, #16]	; (2000024c <RCC_LSEConfig+0x40>)
2000023c:	2205      	movs	r2, #5
2000023e:	701a      	strb	r2, [r3, #0]
      break;
20000240:	46c0      	nop			; (mov r8, r8)
  }
}
20000242:	46c0      	nop			; (mov r8, r8)
20000244:	46bd      	mov	sp, r7
20000246:	b002      	add	sp, #8
20000248:	bd80      	pop	{r7, pc}
2000024a:	46c0      	nop			; (mov r8, r8)
2000024c:	40023870 	andmi	r3, r2, r0, ror r8

20000250 <RCC_LSICmd>:
  * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
  *         clock cycles. 
  * @retval None
  */
void RCC_LSICmd(FunctionalState NewState)
{
20000250:	b580      	push	{r7, lr}
20000252:	b082      	sub	sp, #8
20000254:	af00      	add	r7, sp, #0
20000256:	0002      	movs	r2, r0
20000258:	1dfb      	adds	r3, r7, #7
2000025a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
2000025c:	4b03      	ldr	r3, [pc, #12]	; (2000026c <RCC_LSICmd+0x1c>)
2000025e:	1dfa      	adds	r2, r7, #7
20000260:	7812      	ldrb	r2, [r2, #0]
20000262:	601a      	str	r2, [r3, #0]
}
20000264:	46c0      	nop			; (mov r8, r8)
20000266:	46bd      	mov	sp, r7
20000268:	b002      	add	sp, #8
2000026a:	bd80      	pop	{r7, pc}
2000026c:	42470e80 	submi	r0, r7, #128, 28	; 0x800

20000270 <RCC_PLLConfig>:
  *         correctly.
  *   
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)
{
20000270:	b580      	push	{r7, lr}
20000272:	b084      	sub	sp, #16
20000274:	af00      	add	r7, sp, #0
20000276:	60f8      	str	r0, [r7, #12]
20000278:	60b9      	str	r1, [r7, #8]
2000027a:	607a      	str	r2, [r7, #4]
2000027c:	603b      	str	r3, [r7, #0]
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
2000027e:	687b      	ldr	r3, [r7, #4]
20000280:	019a      	lsls	r2, r3, #6
20000282:	68bb      	ldr	r3, [r7, #8]
20000284:	431a      	orrs	r2, r3
20000286:	683b      	ldr	r3, [r7, #0]
20000288:	085b      	lsrs	r3, r3, #1
2000028a:	3b01      	subs	r3, #1
2000028c:	041b      	lsls	r3, r3, #16
2000028e:	431a      	orrs	r2, r3
20000290:	68fb      	ldr	r3, [r7, #12]
20000292:	431a      	orrs	r2, r3
20000294:	0011      	movs	r1, r2
                 (PLLQ << 24);
20000296:	69bb      	ldr	r3, [r7, #24]
20000298:	061a      	lsls	r2, r3, #24
  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
2000029a:	4b03      	ldr	r3, [pc, #12]	; (200002a8 <RCC_PLLConfig+0x38>)
2000029c:	430a      	orrs	r2, r1
2000029e:	605a      	str	r2, [r3, #4]
}
200002a0:	46c0      	nop			; (mov r8, r8)
200002a2:	46bd      	mov	sp, r7
200002a4:	b004      	add	sp, #16
200002a6:	bd80      	pop	{r7, pc}
200002a8:	40023800 	andmi	r3, r2, r0, lsl #16

200002ac <RCC_PLLCmd>:
  * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
  * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
200002ac:	b580      	push	{r7, lr}
200002ae:	b082      	sub	sp, #8
200002b0:	af00      	add	r7, sp, #0
200002b2:	0002      	movs	r2, r0
200002b4:	1dfb      	adds	r3, r7, #7
200002b6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
200002b8:	4b03      	ldr	r3, [pc, #12]	; (200002c8 <RCC_PLLCmd+0x1c>)
200002ba:	1dfa      	adds	r2, r7, #7
200002bc:	7812      	ldrb	r2, [r2, #0]
200002be:	601a      	str	r2, [r3, #0]
}
200002c0:	46c0      	nop			; (mov r8, r8)
200002c2:	46bd      	mov	sp, r7
200002c4:	b002      	add	sp, #8
200002c6:	bd80      	pop	{r7, pc}
200002c8:	42470060 	submi	r0, r7, #96	; 0x60

200002cc <RCC_PLLI2SConfig>:
  *         on the I2S clock frequency.
  *   
  * @retval None
  */
void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)
{
200002cc:	b580      	push	{r7, lr}
200002ce:	b082      	sub	sp, #8
200002d0:	af00      	add	r7, sp, #0
200002d2:	6078      	str	r0, [r7, #4]
200002d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
  assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));

  RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
200002d6:	687b      	ldr	r3, [r7, #4]
200002d8:	019a      	lsls	r2, r3, #6
200002da:	683b      	ldr	r3, [r7, #0]
200002dc:	071b      	lsls	r3, r3, #28
200002de:	4904      	ldr	r1, [pc, #16]	; (200002f0 <RCC_PLLI2SConfig+0x24>)
200002e0:	4313      	orrs	r3, r2
200002e2:	2284      	movs	r2, #132	; 0x84
200002e4:	508b      	str	r3, [r1, r2]
}
200002e6:	46c0      	nop			; (mov r8, r8)
200002e8:	46bd      	mov	sp, r7
200002ea:	b002      	add	sp, #8
200002ec:	bd80      	pop	{r7, pc}
200002ee:	46c0      	nop			; (mov r8, r8)
200002f0:	40023800 	andmi	r3, r2, r0, lsl #16

200002f4 <RCC_PLLI2SCmd>:
  * @note   The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.  
  * @param  NewState: new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLI2SCmd(FunctionalState NewState)
{
200002f4:	b580      	push	{r7, lr}
200002f6:	b082      	sub	sp, #8
200002f8:	af00      	add	r7, sp, #0
200002fa:	0002      	movs	r2, r0
200002fc:	1dfb      	adds	r3, r7, #7
200002fe:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
20000300:	4b03      	ldr	r3, [pc, #12]	; (20000310 <RCC_PLLI2SCmd+0x1c>)
20000302:	1dfa      	adds	r2, r7, #7
20000304:	7812      	ldrb	r2, [r2, #0]
20000306:	601a      	str	r2, [r3, #0]
}
20000308:	46c0      	nop			; (mov r8, r8)
2000030a:	46bd      	mov	sp, r7
2000030c:	b002      	add	sp, #8
2000030e:	bd80      	pop	{r7, pc}
20000310:	42470068 	submi	r0, r7, #104	; 0x68

20000314 <RCC_PLLSAIConfig>:
  *          This parameter must be a number between 2 and 7.
  *   
  * @retval None
  */
void RCC_PLLSAIConfig(uint32_t PLLSAIN, uint32_t PLLSAIQ, uint32_t PLLSAIR)
{
20000314:	b580      	push	{r7, lr}
20000316:	b084      	sub	sp, #16
20000318:	af00      	add	r7, sp, #0
2000031a:	60f8      	str	r0, [r7, #12]
2000031c:	60b9      	str	r1, [r7, #8]
2000031e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_PLLSAIN_VALUE(PLLSAIN));
  assert_param(IS_RCC_PLLSAIR_VALUE(PLLSAIR));
  assert_param(IS_RCC_PLLSAIQ_VALUE(PLLSAIQ));
  
  RCC->PLLSAICFGR = (PLLSAIN << 6) | (PLLSAIQ << 24) | (PLLSAIR << 28);
20000320:	68fb      	ldr	r3, [r7, #12]
20000322:	019a      	lsls	r2, r3, #6
20000324:	68bb      	ldr	r3, [r7, #8]
20000326:	061b      	lsls	r3, r3, #24
20000328:	431a      	orrs	r2, r3
2000032a:	687b      	ldr	r3, [r7, #4]
2000032c:	071b      	lsls	r3, r3, #28
2000032e:	4904      	ldr	r1, [pc, #16]	; (20000340 <RCC_PLLSAIConfig+0x2c>)
20000330:	4313      	orrs	r3, r2
20000332:	2288      	movs	r2, #136	; 0x88
20000334:	508b      	str	r3, [r1, r2]
}
20000336:	46c0      	nop			; (mov r8, r8)
20000338:	46bd      	mov	sp, r7
2000033a:	b004      	add	sp, #16
2000033c:	bd80      	pop	{r7, pc}
2000033e:	46c0      	nop			; (mov r8, r8)
20000340:	40023800 	andmi	r3, r2, r0, lsl #16

20000344 <RCC_PLLSAICmd>:
  * @note   The PLLSAI is disabled by hardware when entering STOP and STANDBY modes.  
  * @param  NewState: new state of the PLLSAI. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLSAICmd(FunctionalState NewState)
{
20000344:	b580      	push	{r7, lr}
20000346:	b082      	sub	sp, #8
20000348:	af00      	add	r7, sp, #0
2000034a:	0002      	movs	r2, r0
2000034c:	1dfb      	adds	r3, r7, #7
2000034e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLSAION_BB = (uint32_t)NewState;
20000350:	4b03      	ldr	r3, [pc, #12]	; (20000360 <RCC_PLLSAICmd+0x1c>)
20000352:	1dfa      	adds	r2, r7, #7
20000354:	7812      	ldrb	r2, [r2, #0]
20000356:	601a      	str	r2, [r3, #0]
}
20000358:	46c0      	nop			; (mov r8, r8)
2000035a:	46bd      	mov	sp, r7
2000035c:	b002      	add	sp, #8
2000035e:	bd80      	pop	{r7, pc}
20000360:	42470070 	submi	r0, r7, #112	; 0x70

20000364 <RCC_ClockSecuritySystemCmd>:
  * @param  NewState: new state of the Clock Security System.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
20000364:	b580      	push	{r7, lr}
20000366:	b082      	sub	sp, #8
20000368:	af00      	add	r7, sp, #0
2000036a:	0002      	movs	r2, r0
2000036c:	1dfb      	adds	r3, r7, #7
2000036e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
20000370:	4b03      	ldr	r3, [pc, #12]	; (20000380 <RCC_ClockSecuritySystemCmd+0x1c>)
20000372:	1dfa      	adds	r2, r7, #7
20000374:	7812      	ldrb	r2, [r2, #0]
20000376:	601a      	str	r2, [r3, #0]
}
20000378:	46c0      	nop			; (mov r8, r8)
2000037a:	46bd      	mov	sp, r7
2000037c:	b002      	add	sp, #8
2000037e:	bd80      	pop	{r7, pc}
20000380:	4247004c 	submi	r0, r7, #76	; 0x4c

20000384 <RCC_MCO1Config>:
  *            @arg RCC_MCO1Div_4: division by 4 applied to MCO1 clock
  *            @arg RCC_MCO1Div_5: division by 5 applied to MCO1 clock
  * @retval None
  */
void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)
{
20000384:	b580      	push	{r7, lr}
20000386:	b084      	sub	sp, #16
20000388:	af00      	add	r7, sp, #0
2000038a:	6078      	str	r0, [r7, #4]
2000038c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
2000038e:	2300      	movs	r3, #0
20000390:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
  assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  

  tmpreg = RCC->CFGR;
20000392:	4b0a      	ldr	r3, [pc, #40]	; (200003bc <RCC_MCO1Config+0x38>)
20000394:	689b      	ldr	r3, [r3, #8]
20000396:	60fb      	str	r3, [r7, #12]

  /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
  tmpreg &= CFGR_MCO1_RESET_MASK;
20000398:	68fb      	ldr	r3, [r7, #12]
2000039a:	4a09      	ldr	r2, [pc, #36]	; (200003c0 <RCC_MCO1Config+0x3c>)
2000039c:	4013      	ands	r3, r2
2000039e:	60fb      	str	r3, [r7, #12]

  /* Select MCO1 clock source and prescaler */
  tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
200003a0:	687a      	ldr	r2, [r7, #4]
200003a2:	683b      	ldr	r3, [r7, #0]
200003a4:	4313      	orrs	r3, r2
200003a6:	68fa      	ldr	r2, [r7, #12]
200003a8:	4313      	orrs	r3, r2
200003aa:	60fb      	str	r3, [r7, #12]
  
  /* Store the new value */
  RCC->CFGR = tmpreg;
200003ac:	4b03      	ldr	r3, [pc, #12]	; (200003bc <RCC_MCO1Config+0x38>)
200003ae:	68fa      	ldr	r2, [r7, #12]
200003b0:	609a      	str	r2, [r3, #8]

#if defined(STM32F410xx)
  RCC_MCO1Cmd(ENABLE);
#endif /* STM32F410xx */   
}
200003b2:	46c0      	nop			; (mov r8, r8)
200003b4:	46bd      	mov	sp, r7
200003b6:	b004      	add	sp, #16
200003b8:	bd80      	pop	{r7, pc}
200003ba:	46c0      	nop			; (mov r8, r8)
200003bc:	40023800 	andmi	r3, r2, r0, lsl #16
200003c0:	f89fffff 			; <UNDEFINED> instruction: 0xf89fffff

200003c4 <RCC_MCO2Config>:
  * @note  For STM32F410xx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)
{
200003c4:	b580      	push	{r7, lr}
200003c6:	b084      	sub	sp, #16
200003c8:	af00      	add	r7, sp, #0
200003ca:	6078      	str	r0, [r7, #4]
200003cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
200003ce:	2300      	movs	r3, #0
200003d0:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
  assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
  
  tmpreg = RCC->CFGR;
200003d2:	4b0a      	ldr	r3, [pc, #40]	; (200003fc <RCC_MCO2Config+0x38>)
200003d4:	689b      	ldr	r3, [r3, #8]
200003d6:	60fb      	str	r3, [r7, #12]
  
  /* Clear MCO2 and MCO2PRE[2:0] bits */
  tmpreg &= CFGR_MCO2_RESET_MASK;
200003d8:	68fb      	ldr	r3, [r7, #12]
200003da:	015b      	lsls	r3, r3, #5
200003dc:	095b      	lsrs	r3, r3, #5
200003de:	60fb      	str	r3, [r7, #12]

  /* Select MCO2 clock source and prescaler */
  tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
200003e0:	687a      	ldr	r2, [r7, #4]
200003e2:	683b      	ldr	r3, [r7, #0]
200003e4:	4313      	orrs	r3, r2
200003e6:	68fa      	ldr	r2, [r7, #12]
200003e8:	4313      	orrs	r3, r2
200003ea:	60fb      	str	r3, [r7, #12]
  
  /* Store the new value */
  RCC->CFGR = tmpreg;
200003ec:	4b03      	ldr	r3, [pc, #12]	; (200003fc <RCC_MCO2Config+0x38>)
200003ee:	68fa      	ldr	r2, [r7, #12]
200003f0:	609a      	str	r2, [r3, #8]

#if defined(STM32F410xx)
  RCC_MCO2Cmd(ENABLE);
#endif /* STM32F410xx */   
}
200003f2:	46c0      	nop			; (mov r8, r8)
200003f4:	46bd      	mov	sp, r7
200003f6:	b004      	add	sp, #16
200003f8:	bd80      	pop	{r7, pc}
200003fa:	46c0      	nop			; (mov r8, r8)
200003fc:	40023800 	andmi	r3, r2, r0, lsl #16

20000400 <RCC_SYSCLKConfig>:
  *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source (RCC_SYSCLKSource_PLLPCLK for STM32F446xx devices)
  *            @arg RCC_SYSCLKSource_PLLRCLK: PLL R selected as system clock source only for STM32F412xG, STM32F413_423xx and STM32F446xx devices
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
20000400:	b580      	push	{r7, lr}
20000402:	b084      	sub	sp, #16
20000404:	af00      	add	r7, sp, #0
20000406:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
20000408:	2300      	movs	r3, #0
2000040a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
2000040c:	4b08      	ldr	r3, [pc, #32]	; (20000430 <RCC_SYSCLKConfig+0x30>)
2000040e:	689b      	ldr	r3, [r3, #8]
20000410:	60fb      	str	r3, [r7, #12]

  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
20000412:	68fb      	ldr	r3, [r7, #12]
20000414:	2203      	movs	r2, #3
20000416:	4393      	bics	r3, r2
20000418:	60fb      	str	r3, [r7, #12]

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
2000041a:	68fa      	ldr	r2, [r7, #12]
2000041c:	687b      	ldr	r3, [r7, #4]
2000041e:	4313      	orrs	r3, r2
20000420:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
20000422:	4b03      	ldr	r3, [pc, #12]	; (20000430 <RCC_SYSCLKConfig+0x30>)
20000424:	68fa      	ldr	r2, [r7, #12]
20000426:	609a      	str	r2, [r3, #8]
}
20000428:	46c0      	nop			; (mov r8, r8)
2000042a:	46bd      	mov	sp, r7
2000042c:	b004      	add	sp, #16
2000042e:	bd80      	pop	{r7, pc}
20000430:	40023800 	andmi	r3, r2, r0, lsl #16

20000434 <RCC_GetSYSCLKSource>:
  *              - 0x04: HSE used as system clock
  *              - 0x08: PLL used as system clock (PLL P for STM32F446xx devices)
  *              - 0x0C: PLL R used as system clock (only for STM32F412xG, STM32F413_423xx and STM32F446xx devices)
  */
uint8_t RCC_GetSYSCLKSource(void)
{
20000434:	b580      	push	{r7, lr}
20000436:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
20000438:	4b04      	ldr	r3, [pc, #16]	; (2000044c <RCC_GetSYSCLKSource+0x18>)
2000043a:	689b      	ldr	r3, [r3, #8]
2000043c:	b2db      	uxtb	r3, r3
2000043e:	220c      	movs	r2, #12
20000440:	4013      	ands	r3, r2
20000442:	b2db      	uxtb	r3, r3
}
20000444:	0018      	movs	r0, r3
20000446:	46bd      	mov	sp, r7
20000448:	bd80      	pop	{r7, pc}
2000044a:	46c0      	nop			; (mov r8, r8)
2000044c:	40023800 	andmi	r3, r2, r0, lsl #16

20000450 <RCC_HCLKConfig>:
  *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
20000450:	b580      	push	{r7, lr}
20000452:	b084      	sub	sp, #16
20000454:	af00      	add	r7, sp, #0
20000456:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
20000458:	2300      	movs	r3, #0
2000045a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
2000045c:	4b08      	ldr	r3, [pc, #32]	; (20000480 <RCC_HCLKConfig+0x30>)
2000045e:	689b      	ldr	r3, [r3, #8]
20000460:	60fb      	str	r3, [r7, #12]

  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
20000462:	68fb      	ldr	r3, [r7, #12]
20000464:	22f0      	movs	r2, #240	; 0xf0
20000466:	4393      	bics	r3, r2
20000468:	60fb      	str	r3, [r7, #12]

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
2000046a:	68fa      	ldr	r2, [r7, #12]
2000046c:	687b      	ldr	r3, [r7, #4]
2000046e:	4313      	orrs	r3, r2
20000470:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
20000472:	4b03      	ldr	r3, [pc, #12]	; (20000480 <RCC_HCLKConfig+0x30>)
20000474:	68fa      	ldr	r2, [r7, #12]
20000476:	609a      	str	r2, [r3, #8]
}
20000478:	46c0      	nop			; (mov r8, r8)
2000047a:	46bd      	mov	sp, r7
2000047c:	b004      	add	sp, #16
2000047e:	bd80      	pop	{r7, pc}
20000480:	40023800 	andmi	r3, r2, r0, lsl #16

20000484 <RCC_PCLK1Config>:
  *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
  *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
20000484:	b580      	push	{r7, lr}
20000486:	b084      	sub	sp, #16
20000488:	af00      	add	r7, sp, #0
2000048a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
2000048c:	2300      	movs	r3, #0
2000048e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
20000490:	4b08      	ldr	r3, [pc, #32]	; (200004b4 <RCC_PCLK1Config+0x30>)
20000492:	689b      	ldr	r3, [r3, #8]
20000494:	60fb      	str	r3, [r7, #12]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
20000496:	68fb      	ldr	r3, [r7, #12]
20000498:	4a07      	ldr	r2, [pc, #28]	; (200004b8 <RCC_PCLK1Config+0x34>)
2000049a:	4013      	ands	r3, r2
2000049c:	60fb      	str	r3, [r7, #12]

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
2000049e:	68fa      	ldr	r2, [r7, #12]
200004a0:	687b      	ldr	r3, [r7, #4]
200004a2:	4313      	orrs	r3, r2
200004a4:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
200004a6:	4b03      	ldr	r3, [pc, #12]	; (200004b4 <RCC_PCLK1Config+0x30>)
200004a8:	68fa      	ldr	r2, [r7, #12]
200004aa:	609a      	str	r2, [r3, #8]
}
200004ac:	46c0      	nop			; (mov r8, r8)
200004ae:	46bd      	mov	sp, r7
200004b0:	b004      	add	sp, #16
200004b2:	bd80      	pop	{r7, pc}
200004b4:	40023800 	andmi	r3, r2, r0, lsl #16
200004b8:	ffffe3ff 			; <UNDEFINED> instruction: 0xffffe3ff

200004bc <RCC_PCLK2Config>:
  *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
  *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
200004bc:	b580      	push	{r7, lr}
200004be:	b084      	sub	sp, #16
200004c0:	af00      	add	r7, sp, #0
200004c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
200004c4:	2300      	movs	r3, #0
200004c6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
200004c8:	4b09      	ldr	r3, [pc, #36]	; (200004f0 <RCC_PCLK2Config+0x34>)
200004ca:	689b      	ldr	r3, [r3, #8]
200004cc:	60fb      	str	r3, [r7, #12]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
200004ce:	68fb      	ldr	r3, [r7, #12]
200004d0:	4a08      	ldr	r2, [pc, #32]	; (200004f4 <RCC_PCLK2Config+0x38>)
200004d2:	4013      	ands	r3, r2
200004d4:	60fb      	str	r3, [r7, #12]

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
200004d6:	687b      	ldr	r3, [r7, #4]
200004d8:	00db      	lsls	r3, r3, #3
200004da:	68fa      	ldr	r2, [r7, #12]
200004dc:	4313      	orrs	r3, r2
200004de:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
200004e0:	4b03      	ldr	r3, [pc, #12]	; (200004f0 <RCC_PCLK2Config+0x34>)
200004e2:	68fa      	ldr	r2, [r7, #12]
200004e4:	609a      	str	r2, [r3, #8]
}
200004e6:	46c0      	nop			; (mov r8, r8)
200004e8:	46bd      	mov	sp, r7
200004ea:	b004      	add	sp, #16
200004ec:	bd80      	pop	{r7, pc}
200004ee:	46c0      	nop			; (mov r8, r8)
200004f0:	40023800 	andmi	r3, r2, r0, lsl #16
200004f4:	ffff1fff 			; <UNDEFINED> instruction: 0xffff1fff

200004f8 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
200004f8:	b580      	push	{r7, lr}
200004fa:	b088      	sub	sp, #32
200004fc:	af00      	add	r7, sp, #0
200004fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
20000500:	2300      	movs	r3, #0
20000502:	61bb      	str	r3, [r7, #24]
20000504:	2300      	movs	r3, #0
20000506:	617b      	str	r3, [r7, #20]
20000508:	2300      	movs	r3, #0
2000050a:	61fb      	str	r3, [r7, #28]
2000050c:	2302      	movs	r3, #2
2000050e:	613b      	str	r3, [r7, #16]
20000510:	2300      	movs	r3, #0
20000512:	60fb      	str	r3, [r7, #12]
20000514:	2302      	movs	r3, #2
20000516:	60bb      	str	r3, [r7, #8]
#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)  
  uint32_t pllr = 2;
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
20000518:	4b49      	ldr	r3, [pc, #292]	; (20000640 <RCC_GetClocksFreq+0x148>)
2000051a:	689b      	ldr	r3, [r3, #8]
2000051c:	220c      	movs	r2, #12
2000051e:	4013      	ands	r3, r2
20000520:	61bb      	str	r3, [r7, #24]
  
  switch (tmp)
20000522:	69bb      	ldr	r3, [r7, #24]
20000524:	2b04      	cmp	r3, #4
20000526:	d007      	beq.n	20000538 <RCC_GetClocksFreq+0x40>
20000528:	2b08      	cmp	r3, #8
2000052a:	d009      	beq.n	20000540 <RCC_GetClocksFreq+0x48>
2000052c:	2b00      	cmp	r3, #0
2000052e:	d141      	bne.n	200005b4 <RCC_GetClocksFreq+0xbc>
  {
  case 0x00:  /* HSI used as system clock source */
    RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
20000530:	687b      	ldr	r3, [r7, #4]
20000532:	4a44      	ldr	r2, [pc, #272]	; (20000644 <RCC_GetClocksFreq+0x14c>)
20000534:	601a      	str	r2, [r3, #0]
    break;
20000536:	e041      	b.n	200005bc <RCC_GetClocksFreq+0xc4>
  case 0x04:  /* HSE used as system clock  source */
    RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
20000538:	687b      	ldr	r3, [r7, #4]
2000053a:	4a43      	ldr	r2, [pc, #268]	; (20000648 <RCC_GetClocksFreq+0x150>)
2000053c:	601a      	str	r2, [r3, #0]
    break;
2000053e:	e03d      	b.n	200005bc <RCC_GetClocksFreq+0xc4>
  case 0x08:  /* PLL P used as system clock  source */
    
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLP
    */    
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
20000540:	4b3f      	ldr	r3, [pc, #252]	; (20000640 <RCC_GetClocksFreq+0x148>)
20000542:	685b      	ldr	r3, [r3, #4]
20000544:	0d9b      	lsrs	r3, r3, #22
20000546:	2201      	movs	r2, #1
20000548:	4013      	ands	r3, r2
2000054a:	60fb      	str	r3, [r7, #12]
    pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
2000054c:	4b3c      	ldr	r3, [pc, #240]	; (20000640 <RCC_GetClocksFreq+0x148>)
2000054e:	685b      	ldr	r3, [r3, #4]
20000550:	223f      	movs	r2, #63	; 0x3f
20000552:	4013      	ands	r3, r2
20000554:	60bb      	str	r3, [r7, #8]
    
    if (pllsource != 0)
20000556:	68fb      	ldr	r3, [r7, #12]
20000558:	2b00      	cmp	r3, #0
2000055a:	d00d      	beq.n	20000578 <RCC_GetClocksFreq+0x80>
    {
      /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
2000055c:	68b9      	ldr	r1, [r7, #8]
2000055e:	483a      	ldr	r0, [pc, #232]	; (20000648 <RCC_GetClocksFreq+0x150>)
20000560:	f001 fdee 	bl	20002140 <__udivsi3>
20000564:	0003      	movs	r3, r0
20000566:	001a      	movs	r2, r3
20000568:	4b35      	ldr	r3, [pc, #212]	; (20000640 <RCC_GetClocksFreq+0x148>)
2000056a:	685b      	ldr	r3, [r3, #4]
2000056c:	099b      	lsrs	r3, r3, #6
2000056e:	05db      	lsls	r3, r3, #23
20000570:	0ddb      	lsrs	r3, r3, #23
20000572:	4353      	muls	r3, r2
20000574:	61fb      	str	r3, [r7, #28]
20000576:	e00c      	b.n	20000592 <RCC_GetClocksFreq+0x9a>
    }
    else
    {
      /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
20000578:	68b9      	ldr	r1, [r7, #8]
2000057a:	4832      	ldr	r0, [pc, #200]	; (20000644 <RCC_GetClocksFreq+0x14c>)
2000057c:	f001 fde0 	bl	20002140 <__udivsi3>
20000580:	0003      	movs	r3, r0
20000582:	001a      	movs	r2, r3
20000584:	4b2e      	ldr	r3, [pc, #184]	; (20000640 <RCC_GetClocksFreq+0x148>)
20000586:	685b      	ldr	r3, [r3, #4]
20000588:	099b      	lsrs	r3, r3, #6
2000058a:	05db      	lsls	r3, r3, #23
2000058c:	0ddb      	lsrs	r3, r3, #23
2000058e:	4353      	muls	r3, r2
20000590:	61fb      	str	r3, [r7, #28]
    }
    
    pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
20000592:	4b2b      	ldr	r3, [pc, #172]	; (20000640 <RCC_GetClocksFreq+0x148>)
20000594:	685b      	ldr	r3, [r3, #4]
20000596:	0c1b      	lsrs	r3, r3, #16
20000598:	2203      	movs	r2, #3
2000059a:	4013      	ands	r3, r2
2000059c:	3301      	adds	r3, #1
2000059e:	005b      	lsls	r3, r3, #1
200005a0:	613b      	str	r3, [r7, #16]
    RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
200005a2:	6939      	ldr	r1, [r7, #16]
200005a4:	69f8      	ldr	r0, [r7, #28]
200005a6:	f001 fdcb 	bl	20002140 <__udivsi3>
200005aa:	0003      	movs	r3, r0
200005ac:	001a      	movs	r2, r3
200005ae:	687b      	ldr	r3, [r7, #4]
200005b0:	601a      	str	r2, [r3, #0]
    break;
200005b2:	e003      	b.n	200005bc <RCC_GetClocksFreq+0xc4>
    RCC_Clocks->SYSCLK_Frequency = pllvco/pllr;    
    break;
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
    
  default:
    RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
200005b4:	687b      	ldr	r3, [r7, #4]
200005b6:	4a23      	ldr	r2, [pc, #140]	; (20000644 <RCC_GetClocksFreq+0x14c>)
200005b8:	601a      	str	r2, [r3, #0]
    break;
200005ba:	46c0      	nop			; (mov r8, r8)
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/
  
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
200005bc:	4b20      	ldr	r3, [pc, #128]	; (20000640 <RCC_GetClocksFreq+0x148>)
200005be:	689b      	ldr	r3, [r3, #8]
200005c0:	22f0      	movs	r2, #240	; 0xf0
200005c2:	4013      	ands	r3, r2
200005c4:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
200005c6:	69bb      	ldr	r3, [r7, #24]
200005c8:	091b      	lsrs	r3, r3, #4
200005ca:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
200005cc:	4a1f      	ldr	r2, [pc, #124]	; (2000064c <RCC_GetClocksFreq+0x154>)
200005ce:	69bb      	ldr	r3, [r7, #24]
200005d0:	18d3      	adds	r3, r2, r3
200005d2:	781b      	ldrb	r3, [r3, #0]
200005d4:	b2db      	uxtb	r3, r3
200005d6:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
200005d8:	687b      	ldr	r3, [r7, #4]
200005da:	681a      	ldr	r2, [r3, #0]
200005dc:	697b      	ldr	r3, [r7, #20]
200005de:	40da      	lsrs	r2, r3
200005e0:	687b      	ldr	r3, [r7, #4]
200005e2:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
200005e4:	4b16      	ldr	r3, [pc, #88]	; (20000640 <RCC_GetClocksFreq+0x148>)
200005e6:	689a      	ldr	r2, [r3, #8]
200005e8:	23e0      	movs	r3, #224	; 0xe0
200005ea:	015b      	lsls	r3, r3, #5
200005ec:	4013      	ands	r3, r2
200005ee:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
200005f0:	69bb      	ldr	r3, [r7, #24]
200005f2:	0a9b      	lsrs	r3, r3, #10
200005f4:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
200005f6:	4a15      	ldr	r2, [pc, #84]	; (2000064c <RCC_GetClocksFreq+0x154>)
200005f8:	69bb      	ldr	r3, [r7, #24]
200005fa:	18d3      	adds	r3, r2, r3
200005fc:	781b      	ldrb	r3, [r3, #0]
200005fe:	b2db      	uxtb	r3, r3
20000600:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
20000602:	687b      	ldr	r3, [r7, #4]
20000604:	685a      	ldr	r2, [r3, #4]
20000606:	697b      	ldr	r3, [r7, #20]
20000608:	40da      	lsrs	r2, r3
2000060a:	687b      	ldr	r3, [r7, #4]
2000060c:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
2000060e:	4b0c      	ldr	r3, [pc, #48]	; (20000640 <RCC_GetClocksFreq+0x148>)
20000610:	689a      	ldr	r2, [r3, #8]
20000612:	23e0      	movs	r3, #224	; 0xe0
20000614:	021b      	lsls	r3, r3, #8
20000616:	4013      	ands	r3, r2
20000618:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
2000061a:	69bb      	ldr	r3, [r7, #24]
2000061c:	0b5b      	lsrs	r3, r3, #13
2000061e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
20000620:	4a0a      	ldr	r2, [pc, #40]	; (2000064c <RCC_GetClocksFreq+0x154>)
20000622:	69bb      	ldr	r3, [r7, #24]
20000624:	18d3      	adds	r3, r2, r3
20000626:	781b      	ldrb	r3, [r3, #0]
20000628:	b2db      	uxtb	r3, r3
2000062a:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
2000062c:	687b      	ldr	r3, [r7, #4]
2000062e:	685a      	ldr	r2, [r3, #4]
20000630:	697b      	ldr	r3, [r7, #20]
20000632:	40da      	lsrs	r2, r3
20000634:	687b      	ldr	r3, [r7, #4]
20000636:	60da      	str	r2, [r3, #12]
}
20000638:	46c0      	nop			; (mov r8, r8)
2000063a:	46bd      	mov	sp, r7
2000063c:	b008      	add	sp, #32
2000063e:	bd80      	pop	{r7, pc}
20000640:	40023800 	andmi	r3, r2, r0, lsl #16
20000644:	00f42400 	rscseq	r2, r4, r0, lsl #8
20000648:	017d7840 	cmneq	sp, r0, asr #16
2000064c:	2000225c 	andcs	r2, r0, ip, asr r2

20000650 <RCC_RTCCLKConfig>:
  *         RTC clock source).
  *  
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
20000650:	b580      	push	{r7, lr}
20000652:	b084      	sub	sp, #16
20000654:	af00      	add	r7, sp, #0
20000656:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
20000658:	2300      	movs	r3, #0
2000065a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
2000065c:	687a      	ldr	r2, [r7, #4]
2000065e:	23c0      	movs	r3, #192	; 0xc0
20000660:	009b      	lsls	r3, r3, #2
20000662:	401a      	ands	r2, r3
20000664:	23c0      	movs	r3, #192	; 0xc0
20000666:	009b      	lsls	r3, r3, #2
20000668:	429a      	cmp	r2, r3
2000066a:	d10f      	bne.n	2000068c <RCC_RTCCLKConfig+0x3c>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
2000066c:	4b0d      	ldr	r3, [pc, #52]	; (200006a4 <RCC_RTCCLKConfig+0x54>)
2000066e:	689b      	ldr	r3, [r3, #8]
20000670:	60fb      	str	r3, [r7, #12]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
20000672:	68fb      	ldr	r3, [r7, #12]
20000674:	4a0c      	ldr	r2, [pc, #48]	; (200006a8 <RCC_RTCCLKConfig+0x58>)
20000676:	4013      	ands	r3, r2
20000678:	60fb      	str	r3, [r7, #12]

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
2000067a:	687b      	ldr	r3, [r7, #4]
2000067c:	4a0b      	ldr	r2, [pc, #44]	; (200006ac <RCC_RTCCLKConfig+0x5c>)
2000067e:	4013      	ands	r3, r2
20000680:	68fa      	ldr	r2, [r7, #12]
20000682:	4313      	orrs	r3, r2
20000684:	60fb      	str	r3, [r7, #12]

    /* Store the new value */
    RCC->CFGR = tmpreg;
20000686:	4b07      	ldr	r3, [pc, #28]	; (200006a4 <RCC_RTCCLKConfig+0x54>)
20000688:	68fa      	ldr	r2, [r7, #12]
2000068a:	609a      	str	r2, [r3, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
2000068c:	4b05      	ldr	r3, [pc, #20]	; (200006a4 <RCC_RTCCLKConfig+0x54>)
2000068e:	6f19      	ldr	r1, [r3, #112]	; 0x70
20000690:	687b      	ldr	r3, [r7, #4]
20000692:	051b      	lsls	r3, r3, #20
20000694:	0d1a      	lsrs	r2, r3, #20
20000696:	4b03      	ldr	r3, [pc, #12]	; (200006a4 <RCC_RTCCLKConfig+0x54>)
20000698:	430a      	orrs	r2, r1
2000069a:	671a      	str	r2, [r3, #112]	; 0x70
}
2000069c:	46c0      	nop			; (mov r8, r8)
2000069e:	46bd      	mov	sp, r7
200006a0:	b004      	add	sp, #16
200006a2:	bd80      	pop	{r7, pc}
200006a4:	40023800 	andmi	r3, r2, r0, lsl #16
200006a8:	ffe0ffff 			; <UNDEFINED> instruction: 0xffe0ffff
200006ac:	0ffffcff 	svceq	0x00fffcff

200006b0 <RCC_RTCCLKCmd>:
  *         using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
200006b0:	b580      	push	{r7, lr}
200006b2:	b082      	sub	sp, #8
200006b4:	af00      	add	r7, sp, #0
200006b6:	0002      	movs	r2, r0
200006b8:	1dfb      	adds	r3, r7, #7
200006ba:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
200006bc:	4b03      	ldr	r3, [pc, #12]	; (200006cc <RCC_RTCCLKCmd+0x1c>)
200006be:	1dfa      	adds	r2, r7, #7
200006c0:	7812      	ldrb	r2, [r2, #0]
200006c2:	601a      	str	r2, [r3, #0]
}
200006c4:	46c0      	nop			; (mov r8, r8)
200006c6:	46bd      	mov	sp, r7
200006c8:	b002      	add	sp, #8
200006ca:	bd80      	pop	{r7, pc}
200006cc:	42470e3c 	submi	r0, r7, #60, 28	; 0x3c0

200006d0 <RCC_BackupResetCmd>:
  * @param  NewState: new state of the Backup domain reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
200006d0:	b580      	push	{r7, lr}
200006d2:	b082      	sub	sp, #8
200006d4:	af00      	add	r7, sp, #0
200006d6:	0002      	movs	r2, r0
200006d8:	1dfb      	adds	r3, r7, #7
200006da:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
200006dc:	4b03      	ldr	r3, [pc, #12]	; (200006ec <RCC_BackupResetCmd+0x1c>)
200006de:	1dfa      	adds	r2, r7, #7
200006e0:	7812      	ldrb	r2, [r2, #0]
200006e2:	601a      	str	r2, [r3, #0]
}
200006e4:	46c0      	nop			; (mov r8, r8)
200006e6:	46bd      	mov	sp, r7
200006e8:	b002      	add	sp, #8
200006ea:	bd80      	pop	{r7, pc}
200006ec:	42470e40 	submi	r0, r7, #64, 28	; 0x400

200006f0 <RCC_I2SCLKConfig>:
  *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin
  *                                        used as I2S clock source
  * @retval None
  */
void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
{
200006f0:	b580      	push	{r7, lr}
200006f2:	b082      	sub	sp, #8
200006f4:	af00      	add	r7, sp, #0
200006f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));

  *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;  
200006f8:	4b03      	ldr	r3, [pc, #12]	; (20000708 <RCC_I2SCLKConfig+0x18>)
200006fa:	687a      	ldr	r2, [r7, #4]
200006fc:	601a      	str	r2, [r3, #0]
}
200006fe:	46c0      	nop			; (mov r8, r8)
20000700:	46bd      	mov	sp, r7
20000702:	b002      	add	sp, #8
20000704:	bd80      	pop	{r7, pc}
20000706:	46c0      	nop			; (mov r8, r8)
20000708:	4247015c 	submi	r0, r7, #92, 2

2000070c <RCC_SAIBlockACLKConfig>:
  *            @arg RCC_SAIACLKSource_Ext: External clock mapped on the I2S_CKIN pin
  *                                        used as SAI1 Block A clock
  * @retval None
  */
void RCC_SAIBlockACLKConfig(uint32_t RCC_SAIBlockACLKSource)
{
2000070c:	b580      	push	{r7, lr}
2000070e:	b084      	sub	sp, #16
20000710:	af00      	add	r7, sp, #0
20000712:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
20000714:	2300      	movs	r3, #0
20000716:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_SAIACLK_SOURCE(RCC_SAIBlockACLKSource));
  
  tmpreg = RCC->DCKCFGR;
20000718:	4a09      	ldr	r2, [pc, #36]	; (20000740 <RCC_SAIBlockACLKConfig+0x34>)
2000071a:	238c      	movs	r3, #140	; 0x8c
2000071c:	58d3      	ldr	r3, [r2, r3]
2000071e:	60fb      	str	r3, [r7, #12]

  /* Clear RCC_DCKCFGR_SAI1ASRC[1:0] bits */
  tmpreg &= ~RCC_DCKCFGR_SAI1ASRC;
20000720:	68fb      	ldr	r3, [r7, #12]
20000722:	4a08      	ldr	r2, [pc, #32]	; (20000744 <RCC_SAIBlockACLKConfig+0x38>)
20000724:	4013      	ands	r3, r2
20000726:	60fb      	str	r3, [r7, #12]

  /* Set SAI Block A source selection value */
  tmpreg |= RCC_SAIBlockACLKSource;
20000728:	68fa      	ldr	r2, [r7, #12]
2000072a:	687b      	ldr	r3, [r7, #4]
2000072c:	4313      	orrs	r3, r2
2000072e:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
20000730:	4903      	ldr	r1, [pc, #12]	; (20000740 <RCC_SAIBlockACLKConfig+0x34>)
20000732:	228c      	movs	r2, #140	; 0x8c
20000734:	68fb      	ldr	r3, [r7, #12]
20000736:	508b      	str	r3, [r1, r2]
}
20000738:	46c0      	nop			; (mov r8, r8)
2000073a:	46bd      	mov	sp, r7
2000073c:	b004      	add	sp, #16
2000073e:	bd80      	pop	{r7, pc}
20000740:	40023800 	andmi	r3, r2, r0, lsl #16
20000744:	ffcfffff 			; <UNDEFINED> instruction: 0xffcfffff

20000748 <RCC_SAIBlockBCLKConfig>:
  *            @arg RCC_SAIBCLKSource_Ext: External clock mapped on the I2S_CKIN pin
  *                                        used as SAI1 Block B clock
  * @retval None
  */
void RCC_SAIBlockBCLKConfig(uint32_t RCC_SAIBlockBCLKSource)
{
20000748:	b580      	push	{r7, lr}
2000074a:	b084      	sub	sp, #16
2000074c:	af00      	add	r7, sp, #0
2000074e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
20000750:	2300      	movs	r3, #0
20000752:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_SAIBCLK_SOURCE(RCC_SAIBlockBCLKSource));
  
  tmpreg = RCC->DCKCFGR;
20000754:	4a09      	ldr	r2, [pc, #36]	; (2000077c <RCC_SAIBlockBCLKConfig+0x34>)
20000756:	238c      	movs	r3, #140	; 0x8c
20000758:	58d3      	ldr	r3, [r2, r3]
2000075a:	60fb      	str	r3, [r7, #12]

  /* Clear RCC_DCKCFGR_SAI1BSRC[1:0] bits */
  tmpreg &= ~RCC_DCKCFGR_SAI1BSRC;
2000075c:	68fb      	ldr	r3, [r7, #12]
2000075e:	4a08      	ldr	r2, [pc, #32]	; (20000780 <RCC_SAIBlockBCLKConfig+0x38>)
20000760:	4013      	ands	r3, r2
20000762:	60fb      	str	r3, [r7, #12]

  /* Set SAI Block B source selection value */
  tmpreg |= RCC_SAIBlockBCLKSource;
20000764:	68fa      	ldr	r2, [r7, #12]
20000766:	687b      	ldr	r3, [r7, #4]
20000768:	4313      	orrs	r3, r2
2000076a:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
2000076c:	4903      	ldr	r1, [pc, #12]	; (2000077c <RCC_SAIBlockBCLKConfig+0x34>)
2000076e:	228c      	movs	r2, #140	; 0x8c
20000770:	68fb      	ldr	r3, [r7, #12]
20000772:	508b      	str	r3, [r1, r2]
}
20000774:	46c0      	nop			; (mov r8, r8)
20000776:	46bd      	mov	sp, r7
20000778:	b004      	add	sp, #16
2000077a:	bd80      	pop	{r7, pc}
2000077c:	40023800 	andmi	r3, r2, r0, lsl #16
20000780:	ff3fffff 			; <UNDEFINED> instruction: 0xff3fffff

20000784 <RCC_SAIPLLI2SClkDivConfig>:
  *          SAI1 clock frequency = f(PLLI2S_Q) / RCC_PLLI2SDivQ 
  *              
  * @retval None
  */
void RCC_SAIPLLI2SClkDivConfig(uint32_t RCC_PLLI2SDivQ)  
{
20000784:	b580      	push	{r7, lr}
20000786:	b084      	sub	sp, #16
20000788:	af00      	add	r7, sp, #0
2000078a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
2000078c:	2300      	movs	r3, #0
2000078e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(RCC_PLLI2SDivQ));
  
  tmpreg = RCC->DCKCFGR;
20000790:	4a0a      	ldr	r2, [pc, #40]	; (200007bc <RCC_SAIPLLI2SClkDivConfig+0x38>)
20000792:	238c      	movs	r3, #140	; 0x8c
20000794:	58d3      	ldr	r3, [r2, r3]
20000796:	60fb      	str	r3, [r7, #12]

  /* Clear PLLI2SDIVQ[4:0] bits */
  tmpreg &= ~(RCC_DCKCFGR_PLLI2SDIVQ);
20000798:	68fb      	ldr	r3, [r7, #12]
2000079a:	221f      	movs	r2, #31
2000079c:	4393      	bics	r3, r2
2000079e:	60fb      	str	r3, [r7, #12]

  /* Set PLLI2SDIVQ values */
  tmpreg |= (RCC_PLLI2SDivQ - 1);
200007a0:	687b      	ldr	r3, [r7, #4]
200007a2:	3b01      	subs	r3, #1
200007a4:	68fa      	ldr	r2, [r7, #12]
200007a6:	4313      	orrs	r3, r2
200007a8:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
200007aa:	4904      	ldr	r1, [pc, #16]	; (200007bc <RCC_SAIPLLI2SClkDivConfig+0x38>)
200007ac:	228c      	movs	r2, #140	; 0x8c
200007ae:	68fb      	ldr	r3, [r7, #12]
200007b0:	508b      	str	r3, [r1, r2]
}
200007b2:	46c0      	nop			; (mov r8, r8)
200007b4:	46bd      	mov	sp, r7
200007b6:	b004      	add	sp, #16
200007b8:	bd80      	pop	{r7, pc}
200007ba:	46c0      	nop			; (mov r8, r8)
200007bc:	40023800 	andmi	r3, r2, r0, lsl #16

200007c0 <RCC_SAIPLLSAIClkDivConfig>:
  *          SAI1 clock frequency = f(PLLSAI_Q) / RCC_PLLSAIDivQ  
  *              
  * @retval None
  */
void RCC_SAIPLLSAIClkDivConfig(uint32_t RCC_PLLSAIDivQ)  
{
200007c0:	b580      	push	{r7, lr}
200007c2:	b084      	sub	sp, #16
200007c4:	af00      	add	r7, sp, #0
200007c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
200007c8:	2300      	movs	r3, #0
200007ca:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(RCC_PLLSAIDivQ));
  
  tmpreg = RCC->DCKCFGR;
200007cc:	4a0a      	ldr	r2, [pc, #40]	; (200007f8 <RCC_SAIPLLSAIClkDivConfig+0x38>)
200007ce:	238c      	movs	r3, #140	; 0x8c
200007d0:	58d3      	ldr	r3, [r2, r3]
200007d2:	60fb      	str	r3, [r7, #12]

  /* Clear PLLI2SDIVQ[4:0] and PLLSAIDIVQ[4:0] bits */
  tmpreg &= ~(RCC_DCKCFGR_PLLSAIDIVQ);
200007d4:	68fb      	ldr	r3, [r7, #12]
200007d6:	4a09      	ldr	r2, [pc, #36]	; (200007fc <RCC_SAIPLLSAIClkDivConfig+0x3c>)
200007d8:	4013      	ands	r3, r2
200007da:	60fb      	str	r3, [r7, #12]

  /* Set PLLSAIDIVQ values */
  tmpreg |= ((RCC_PLLSAIDivQ - 1) << 8);
200007dc:	687b      	ldr	r3, [r7, #4]
200007de:	3b01      	subs	r3, #1
200007e0:	021b      	lsls	r3, r3, #8
200007e2:	68fa      	ldr	r2, [r7, #12]
200007e4:	4313      	orrs	r3, r2
200007e6:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
200007e8:	4903      	ldr	r1, [pc, #12]	; (200007f8 <RCC_SAIPLLSAIClkDivConfig+0x38>)
200007ea:	228c      	movs	r2, #140	; 0x8c
200007ec:	68fb      	ldr	r3, [r7, #12]
200007ee:	508b      	str	r3, [r1, r2]
}
200007f0:	46c0      	nop			; (mov r8, r8)
200007f2:	46bd      	mov	sp, r7
200007f4:	b004      	add	sp, #16
200007f6:	bd80      	pop	{r7, pc}
200007f8:	40023800 	andmi	r3, r2, r0, lsl #16
200007fc:	ffffe0ff 			; <UNDEFINED> instruction: 0xffffe0ff

20000800 <RCC_LTDCCLKDivConfig>:
  *            @arg RCC_PLLSAIDivR_Div16: LTDC clock = f(PLLSAI_R)/16
  *            
  * @retval None
  */
void RCC_LTDCCLKDivConfig(uint32_t RCC_PLLSAIDivR)
{
20000800:	b580      	push	{r7, lr}
20000802:	b084      	sub	sp, #16
20000804:	af00      	add	r7, sp, #0
20000806:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
20000808:	2300      	movs	r3, #0
2000080a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_PLLSAI_DIVR_VALUE(RCC_PLLSAIDivR));
  
  tmpreg = RCC->DCKCFGR;
2000080c:	4a09      	ldr	r2, [pc, #36]	; (20000834 <RCC_LTDCCLKDivConfig+0x34>)
2000080e:	238c      	movs	r3, #140	; 0x8c
20000810:	58d3      	ldr	r3, [r2, r3]
20000812:	60fb      	str	r3, [r7, #12]

  /* Clear PLLSAIDIVR[2:0] bits */
  tmpreg &= ~RCC_DCKCFGR_PLLSAIDIVR;
20000814:	68fb      	ldr	r3, [r7, #12]
20000816:	4a08      	ldr	r2, [pc, #32]	; (20000838 <RCC_LTDCCLKDivConfig+0x38>)
20000818:	4013      	ands	r3, r2
2000081a:	60fb      	str	r3, [r7, #12]

  /* Set PLLSAIDIVR values */
  tmpreg |= RCC_PLLSAIDivR;
2000081c:	68fa      	ldr	r2, [r7, #12]
2000081e:	687b      	ldr	r3, [r7, #4]
20000820:	4313      	orrs	r3, r2
20000822:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
20000824:	4903      	ldr	r1, [pc, #12]	; (20000834 <RCC_LTDCCLKDivConfig+0x34>)
20000826:	228c      	movs	r2, #140	; 0x8c
20000828:	68fb      	ldr	r3, [r7, #12]
2000082a:	508b      	str	r3, [r1, r2]
}
2000082c:	46c0      	nop			; (mov r8, r8)
2000082e:	46bd      	mov	sp, r7
20000830:	b004      	add	sp, #16
20000832:	bd80      	pop	{r7, pc}
20000834:	40023800 	andmi	r3, r2, r0, lsl #16
20000838:	fffcffff 			; <UNDEFINED> instruction: 0xfffcffff

2000083c <RCC_TIMCLKPresConfig>:
  *                 else it is equal to [(HPRE * PPREx) / 4] if PPREx is corresponding 
  *                 to division by 8 or more.
  * @retval None
  */
void RCC_TIMCLKPresConfig(uint32_t RCC_TIMCLKPrescaler)
{
2000083c:	b580      	push	{r7, lr}
2000083e:	b082      	sub	sp, #8
20000840:	af00      	add	r7, sp, #0
20000842:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_TIMCLK_PRESCALER(RCC_TIMCLKPrescaler));

  *(__IO uint32_t *) DCKCFGR_TIMPRE_BB = RCC_TIMCLKPrescaler;
20000844:	4b03      	ldr	r3, [pc, #12]	; (20000854 <RCC_TIMCLKPresConfig+0x18>)
20000846:	687a      	ldr	r2, [r7, #4]
20000848:	601a      	str	r2, [r3, #0]
}
2000084a:	46c0      	nop			; (mov r8, r8)
2000084c:	46bd      	mov	sp, r7
2000084e:	b002      	add	sp, #8
20000850:	bd80      	pop	{r7, pc}
20000852:	46c0      	nop			; (mov r8, r8)
20000854:	424711e0 	submi	r1, r7, #224, 2	; 0x38

20000858 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
20000858:	b580      	push	{r7, lr}
2000085a:	b082      	sub	sp, #8
2000085c:	af00      	add	r7, sp, #0
2000085e:	6078      	str	r0, [r7, #4]
20000860:	000a      	movs	r2, r1
20000862:	1cfb      	adds	r3, r7, #3
20000864:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
20000866:	1cfb      	adds	r3, r7, #3
20000868:	781b      	ldrb	r3, [r3, #0]
2000086a:	2b00      	cmp	r3, #0
2000086c:	d006      	beq.n	2000087c <RCC_AHB1PeriphClockCmd+0x24>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
2000086e:	4b09      	ldr	r3, [pc, #36]	; (20000894 <RCC_AHB1PeriphClockCmd+0x3c>)
20000870:	6b19      	ldr	r1, [r3, #48]	; 0x30
20000872:	4b08      	ldr	r3, [pc, #32]	; (20000894 <RCC_AHB1PeriphClockCmd+0x3c>)
20000874:	687a      	ldr	r2, [r7, #4]
20000876:	430a      	orrs	r2, r1
20000878:	631a      	str	r2, [r3, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
2000087a:	e006      	b.n	2000088a <RCC_AHB1PeriphClockCmd+0x32>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
2000087c:	4b05      	ldr	r3, [pc, #20]	; (20000894 <RCC_AHB1PeriphClockCmd+0x3c>)
2000087e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20000880:	687b      	ldr	r3, [r7, #4]
20000882:	43d9      	mvns	r1, r3
20000884:	4b03      	ldr	r3, [pc, #12]	; (20000894 <RCC_AHB1PeriphClockCmd+0x3c>)
20000886:	400a      	ands	r2, r1
20000888:	631a      	str	r2, [r3, #48]	; 0x30
}
2000088a:	46c0      	nop			; (mov r8, r8)
2000088c:	46bd      	mov	sp, r7
2000088e:	b002      	add	sp, #8
20000890:	bd80      	pop	{r7, pc}
20000892:	46c0      	nop			; (mov r8, r8)
20000894:	40023800 	andmi	r3, r2, r0, lsl #16

20000898 <RCC_AHB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
20000898:	b580      	push	{r7, lr}
2000089a:	b082      	sub	sp, #8
2000089c:	af00      	add	r7, sp, #0
2000089e:	6078      	str	r0, [r7, #4]
200008a0:	000a      	movs	r2, r1
200008a2:	1cfb      	adds	r3, r7, #3
200008a4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
200008a6:	1cfb      	adds	r3, r7, #3
200008a8:	781b      	ldrb	r3, [r3, #0]
200008aa:	2b00      	cmp	r3, #0
200008ac:	d006      	beq.n	200008bc <RCC_AHB2PeriphClockCmd+0x24>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
200008ae:	4b09      	ldr	r3, [pc, #36]	; (200008d4 <RCC_AHB2PeriphClockCmd+0x3c>)
200008b0:	6b59      	ldr	r1, [r3, #52]	; 0x34
200008b2:	4b08      	ldr	r3, [pc, #32]	; (200008d4 <RCC_AHB2PeriphClockCmd+0x3c>)
200008b4:	687a      	ldr	r2, [r7, #4]
200008b6:	430a      	orrs	r2, r1
200008b8:	635a      	str	r2, [r3, #52]	; 0x34
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
  }
}
200008ba:	e006      	b.n	200008ca <RCC_AHB2PeriphClockCmd+0x32>
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
200008bc:	4b05      	ldr	r3, [pc, #20]	; (200008d4 <RCC_AHB2PeriphClockCmd+0x3c>)
200008be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
200008c0:	687b      	ldr	r3, [r7, #4]
200008c2:	43d9      	mvns	r1, r3
200008c4:	4b03      	ldr	r3, [pc, #12]	; (200008d4 <RCC_AHB2PeriphClockCmd+0x3c>)
200008c6:	400a      	ands	r2, r1
200008c8:	635a      	str	r2, [r3, #52]	; 0x34
}
200008ca:	46c0      	nop			; (mov r8, r8)
200008cc:	46bd      	mov	sp, r7
200008ce:	b002      	add	sp, #8
200008d0:	bd80      	pop	{r7, pc}
200008d2:	46c0      	nop			; (mov r8, r8)
200008d4:	40023800 	andmi	r3, r2, r0, lsl #16

200008d8 <RCC_AHB3PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
200008d8:	b580      	push	{r7, lr}
200008da:	b082      	sub	sp, #8
200008dc:	af00      	add	r7, sp, #0
200008de:	6078      	str	r0, [r7, #4]
200008e0:	000a      	movs	r2, r1
200008e2:	1cfb      	adds	r3, r7, #3
200008e4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
200008e6:	1cfb      	adds	r3, r7, #3
200008e8:	781b      	ldrb	r3, [r3, #0]
200008ea:	2b00      	cmp	r3, #0
200008ec:	d006      	beq.n	200008fc <RCC_AHB3PeriphClockCmd+0x24>
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
200008ee:	4b09      	ldr	r3, [pc, #36]	; (20000914 <RCC_AHB3PeriphClockCmd+0x3c>)
200008f0:	6b99      	ldr	r1, [r3, #56]	; 0x38
200008f2:	4b08      	ldr	r3, [pc, #32]	; (20000914 <RCC_AHB3PeriphClockCmd+0x3c>)
200008f4:	687a      	ldr	r2, [r7, #4]
200008f6:	430a      	orrs	r2, r1
200008f8:	639a      	str	r2, [r3, #56]	; 0x38
  }
  else
  {
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
  }
}
200008fa:	e006      	b.n	2000090a <RCC_AHB3PeriphClockCmd+0x32>
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
200008fc:	4b05      	ldr	r3, [pc, #20]	; (20000914 <RCC_AHB3PeriphClockCmd+0x3c>)
200008fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
20000900:	687b      	ldr	r3, [r7, #4]
20000902:	43d9      	mvns	r1, r3
20000904:	4b03      	ldr	r3, [pc, #12]	; (20000914 <RCC_AHB3PeriphClockCmd+0x3c>)
20000906:	400a      	ands	r2, r1
20000908:	639a      	str	r2, [r3, #56]	; 0x38
}
2000090a:	46c0      	nop			; (mov r8, r8)
2000090c:	46bd      	mov	sp, r7
2000090e:	b002      	add	sp, #8
20000910:	bd80      	pop	{r7, pc}
20000912:	46c0      	nop			; (mov r8, r8)
20000914:	40023800 	andmi	r3, r2, r0, lsl #16

20000918 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
20000918:	b580      	push	{r7, lr}
2000091a:	b082      	sub	sp, #8
2000091c:	af00      	add	r7, sp, #0
2000091e:	6078      	str	r0, [r7, #4]
20000920:	000a      	movs	r2, r1
20000922:	1cfb      	adds	r3, r7, #3
20000924:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
20000926:	1cfb      	adds	r3, r7, #3
20000928:	781b      	ldrb	r3, [r3, #0]
2000092a:	2b00      	cmp	r3, #0
2000092c:	d006      	beq.n	2000093c <RCC_APB1PeriphClockCmd+0x24>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
2000092e:	4b09      	ldr	r3, [pc, #36]	; (20000954 <RCC_APB1PeriphClockCmd+0x3c>)
20000930:	6c19      	ldr	r1, [r3, #64]	; 0x40
20000932:	4b08      	ldr	r3, [pc, #32]	; (20000954 <RCC_APB1PeriphClockCmd+0x3c>)
20000934:	687a      	ldr	r2, [r7, #4]
20000936:	430a      	orrs	r2, r1
20000938:	641a      	str	r2, [r3, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
2000093a:	e006      	b.n	2000094a <RCC_APB1PeriphClockCmd+0x32>
    RCC->APB1ENR &= ~RCC_APB1Periph;
2000093c:	4b05      	ldr	r3, [pc, #20]	; (20000954 <RCC_APB1PeriphClockCmd+0x3c>)
2000093e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
20000940:	687b      	ldr	r3, [r7, #4]
20000942:	43d9      	mvns	r1, r3
20000944:	4b03      	ldr	r3, [pc, #12]	; (20000954 <RCC_APB1PeriphClockCmd+0x3c>)
20000946:	400a      	ands	r2, r1
20000948:	641a      	str	r2, [r3, #64]	; 0x40
}
2000094a:	46c0      	nop			; (mov r8, r8)
2000094c:	46bd      	mov	sp, r7
2000094e:	b002      	add	sp, #8
20000950:	bd80      	pop	{r7, pc}
20000952:	46c0      	nop			; (mov r8, r8)
20000954:	40023800 	andmi	r3, r2, r0, lsl #16

20000958 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
20000958:	b580      	push	{r7, lr}
2000095a:	b082      	sub	sp, #8
2000095c:	af00      	add	r7, sp, #0
2000095e:	6078      	str	r0, [r7, #4]
20000960:	000a      	movs	r2, r1
20000962:	1cfb      	adds	r3, r7, #3
20000964:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
20000966:	1cfb      	adds	r3, r7, #3
20000968:	781b      	ldrb	r3, [r3, #0]
2000096a:	2b00      	cmp	r3, #0
2000096c:	d006      	beq.n	2000097c <RCC_APB2PeriphClockCmd+0x24>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
2000096e:	4b09      	ldr	r3, [pc, #36]	; (20000994 <RCC_APB2PeriphClockCmd+0x3c>)
20000970:	6c59      	ldr	r1, [r3, #68]	; 0x44
20000972:	4b08      	ldr	r3, [pc, #32]	; (20000994 <RCC_APB2PeriphClockCmd+0x3c>)
20000974:	687a      	ldr	r2, [r7, #4]
20000976:	430a      	orrs	r2, r1
20000978:	645a      	str	r2, [r3, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
2000097a:	e006      	b.n	2000098a <RCC_APB2PeriphClockCmd+0x32>
    RCC->APB2ENR &= ~RCC_APB2Periph;
2000097c:	4b05      	ldr	r3, [pc, #20]	; (20000994 <RCC_APB2PeriphClockCmd+0x3c>)
2000097e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
20000980:	687b      	ldr	r3, [r7, #4]
20000982:	43d9      	mvns	r1, r3
20000984:	4b03      	ldr	r3, [pc, #12]	; (20000994 <RCC_APB2PeriphClockCmd+0x3c>)
20000986:	400a      	ands	r2, r1
20000988:	645a      	str	r2, [r3, #68]	; 0x44
}
2000098a:	46c0      	nop			; (mov r8, r8)
2000098c:	46bd      	mov	sp, r7
2000098e:	b002      	add	sp, #8
20000990:	bd80      	pop	{r7, pc}
20000992:	46c0      	nop			; (mov r8, r8)
20000994:	40023800 	andmi	r3, r2, r0, lsl #16

20000998 <RCC_AHB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
20000998:	b580      	push	{r7, lr}
2000099a:	b082      	sub	sp, #8
2000099c:	af00      	add	r7, sp, #0
2000099e:	6078      	str	r0, [r7, #4]
200009a0:	000a      	movs	r2, r1
200009a2:	1cfb      	adds	r3, r7, #3
200009a4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
200009a6:	1cfb      	adds	r3, r7, #3
200009a8:	781b      	ldrb	r3, [r3, #0]
200009aa:	2b00      	cmp	r3, #0
200009ac:	d006      	beq.n	200009bc <RCC_AHB1PeriphResetCmd+0x24>
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
200009ae:	4b09      	ldr	r3, [pc, #36]	; (200009d4 <RCC_AHB1PeriphResetCmd+0x3c>)
200009b0:	6919      	ldr	r1, [r3, #16]
200009b2:	4b08      	ldr	r3, [pc, #32]	; (200009d4 <RCC_AHB1PeriphResetCmd+0x3c>)
200009b4:	687a      	ldr	r2, [r7, #4]
200009b6:	430a      	orrs	r2, r1
200009b8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    RCC->AHB1RSTR &= ~RCC_AHB1Periph;
  }
}
200009ba:	e006      	b.n	200009ca <RCC_AHB1PeriphResetCmd+0x32>
    RCC->AHB1RSTR &= ~RCC_AHB1Periph;
200009bc:	4b05      	ldr	r3, [pc, #20]	; (200009d4 <RCC_AHB1PeriphResetCmd+0x3c>)
200009be:	691a      	ldr	r2, [r3, #16]
200009c0:	687b      	ldr	r3, [r7, #4]
200009c2:	43d9      	mvns	r1, r3
200009c4:	4b03      	ldr	r3, [pc, #12]	; (200009d4 <RCC_AHB1PeriphResetCmd+0x3c>)
200009c6:	400a      	ands	r2, r1
200009c8:	611a      	str	r2, [r3, #16]
}
200009ca:	46c0      	nop			; (mov r8, r8)
200009cc:	46bd      	mov	sp, r7
200009ce:	b002      	add	sp, #8
200009d0:	bd80      	pop	{r7, pc}
200009d2:	46c0      	nop			; (mov r8, r8)
200009d4:	40023800 	andmi	r3, r2, r0, lsl #16

200009d8 <RCC_AHB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
200009d8:	b580      	push	{r7, lr}
200009da:	b082      	sub	sp, #8
200009dc:	af00      	add	r7, sp, #0
200009de:	6078      	str	r0, [r7, #4]
200009e0:	000a      	movs	r2, r1
200009e2:	1cfb      	adds	r3, r7, #3
200009e4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
200009e6:	1cfb      	adds	r3, r7, #3
200009e8:	781b      	ldrb	r3, [r3, #0]
200009ea:	2b00      	cmp	r3, #0
200009ec:	d006      	beq.n	200009fc <RCC_AHB2PeriphResetCmd+0x24>
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
200009ee:	4b09      	ldr	r3, [pc, #36]	; (20000a14 <RCC_AHB2PeriphResetCmd+0x3c>)
200009f0:	6959      	ldr	r1, [r3, #20]
200009f2:	4b08      	ldr	r3, [pc, #32]	; (20000a14 <RCC_AHB2PeriphResetCmd+0x3c>)
200009f4:	687a      	ldr	r2, [r7, #4]
200009f6:	430a      	orrs	r2, r1
200009f8:	615a      	str	r2, [r3, #20]
  }
  else
  {
    RCC->AHB2RSTR &= ~RCC_AHB2Periph;
  }
}
200009fa:	e006      	b.n	20000a0a <RCC_AHB2PeriphResetCmd+0x32>
    RCC->AHB2RSTR &= ~RCC_AHB2Periph;
200009fc:	4b05      	ldr	r3, [pc, #20]	; (20000a14 <RCC_AHB2PeriphResetCmd+0x3c>)
200009fe:	695a      	ldr	r2, [r3, #20]
20000a00:	687b      	ldr	r3, [r7, #4]
20000a02:	43d9      	mvns	r1, r3
20000a04:	4b03      	ldr	r3, [pc, #12]	; (20000a14 <RCC_AHB2PeriphResetCmd+0x3c>)
20000a06:	400a      	ands	r2, r1
20000a08:	615a      	str	r2, [r3, #20]
}
20000a0a:	46c0      	nop			; (mov r8, r8)
20000a0c:	46bd      	mov	sp, r7
20000a0e:	b002      	add	sp, #8
20000a10:	bd80      	pop	{r7, pc}
20000a12:	46c0      	nop			; (mov r8, r8)
20000a14:	40023800 	andmi	r3, r2, r0, lsl #16

20000a18 <RCC_AHB3PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
20000a18:	b580      	push	{r7, lr}
20000a1a:	b082      	sub	sp, #8
20000a1c:	af00      	add	r7, sp, #0
20000a1e:	6078      	str	r0, [r7, #4]
20000a20:	000a      	movs	r2, r1
20000a22:	1cfb      	adds	r3, r7, #3
20000a24:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
20000a26:	1cfb      	adds	r3, r7, #3
20000a28:	781b      	ldrb	r3, [r3, #0]
20000a2a:	2b00      	cmp	r3, #0
20000a2c:	d006      	beq.n	20000a3c <RCC_AHB3PeriphResetCmd+0x24>
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
20000a2e:	4b09      	ldr	r3, [pc, #36]	; (20000a54 <RCC_AHB3PeriphResetCmd+0x3c>)
20000a30:	6999      	ldr	r1, [r3, #24]
20000a32:	4b08      	ldr	r3, [pc, #32]	; (20000a54 <RCC_AHB3PeriphResetCmd+0x3c>)
20000a34:	687a      	ldr	r2, [r7, #4]
20000a36:	430a      	orrs	r2, r1
20000a38:	619a      	str	r2, [r3, #24]
  }
  else
  {
    RCC->AHB3RSTR &= ~RCC_AHB3Periph;
  }
}
20000a3a:	e006      	b.n	20000a4a <RCC_AHB3PeriphResetCmd+0x32>
    RCC->AHB3RSTR &= ~RCC_AHB3Periph;
20000a3c:	4b05      	ldr	r3, [pc, #20]	; (20000a54 <RCC_AHB3PeriphResetCmd+0x3c>)
20000a3e:	699a      	ldr	r2, [r3, #24]
20000a40:	687b      	ldr	r3, [r7, #4]
20000a42:	43d9      	mvns	r1, r3
20000a44:	4b03      	ldr	r3, [pc, #12]	; (20000a54 <RCC_AHB3PeriphResetCmd+0x3c>)
20000a46:	400a      	ands	r2, r1
20000a48:	619a      	str	r2, [r3, #24]
}
20000a4a:	46c0      	nop			; (mov r8, r8)
20000a4c:	46bd      	mov	sp, r7
20000a4e:	b002      	add	sp, #8
20000a50:	bd80      	pop	{r7, pc}
20000a52:	46c0      	nop			; (mov r8, r8)
20000a54:	40023800 	andmi	r3, r2, r0, lsl #16

20000a58 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
20000a58:	b580      	push	{r7, lr}
20000a5a:	b082      	sub	sp, #8
20000a5c:	af00      	add	r7, sp, #0
20000a5e:	6078      	str	r0, [r7, #4]
20000a60:	000a      	movs	r2, r1
20000a62:	1cfb      	adds	r3, r7, #3
20000a64:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
20000a66:	1cfb      	adds	r3, r7, #3
20000a68:	781b      	ldrb	r3, [r3, #0]
20000a6a:	2b00      	cmp	r3, #0
20000a6c:	d006      	beq.n	20000a7c <RCC_APB1PeriphResetCmd+0x24>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
20000a6e:	4b09      	ldr	r3, [pc, #36]	; (20000a94 <RCC_APB1PeriphResetCmd+0x3c>)
20000a70:	6a19      	ldr	r1, [r3, #32]
20000a72:	4b08      	ldr	r3, [pc, #32]	; (20000a94 <RCC_APB1PeriphResetCmd+0x3c>)
20000a74:	687a      	ldr	r2, [r7, #4]
20000a76:	430a      	orrs	r2, r1
20000a78:	621a      	str	r2, [r3, #32]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
20000a7a:	e006      	b.n	20000a8a <RCC_APB1PeriphResetCmd+0x32>
    RCC->APB1RSTR &= ~RCC_APB1Periph;
20000a7c:	4b05      	ldr	r3, [pc, #20]	; (20000a94 <RCC_APB1PeriphResetCmd+0x3c>)
20000a7e:	6a1a      	ldr	r2, [r3, #32]
20000a80:	687b      	ldr	r3, [r7, #4]
20000a82:	43d9      	mvns	r1, r3
20000a84:	4b03      	ldr	r3, [pc, #12]	; (20000a94 <RCC_APB1PeriphResetCmd+0x3c>)
20000a86:	400a      	ands	r2, r1
20000a88:	621a      	str	r2, [r3, #32]
}
20000a8a:	46c0      	nop			; (mov r8, r8)
20000a8c:	46bd      	mov	sp, r7
20000a8e:	b002      	add	sp, #8
20000a90:	bd80      	pop	{r7, pc}
20000a92:	46c0      	nop			; (mov r8, r8)
20000a94:	40023800 	andmi	r3, r2, r0, lsl #16

20000a98 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
20000a98:	b580      	push	{r7, lr}
20000a9a:	b082      	sub	sp, #8
20000a9c:	af00      	add	r7, sp, #0
20000a9e:	6078      	str	r0, [r7, #4]
20000aa0:	000a      	movs	r2, r1
20000aa2:	1cfb      	adds	r3, r7, #3
20000aa4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
20000aa6:	1cfb      	adds	r3, r7, #3
20000aa8:	781b      	ldrb	r3, [r3, #0]
20000aaa:	2b00      	cmp	r3, #0
20000aac:	d006      	beq.n	20000abc <RCC_APB2PeriphResetCmd+0x24>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
20000aae:	4b09      	ldr	r3, [pc, #36]	; (20000ad4 <RCC_APB2PeriphResetCmd+0x3c>)
20000ab0:	6a59      	ldr	r1, [r3, #36]	; 0x24
20000ab2:	4b08      	ldr	r3, [pc, #32]	; (20000ad4 <RCC_APB2PeriphResetCmd+0x3c>)
20000ab4:	687a      	ldr	r2, [r7, #4]
20000ab6:	430a      	orrs	r2, r1
20000ab8:	625a      	str	r2, [r3, #36]	; 0x24
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
20000aba:	e006      	b.n	20000aca <RCC_APB2PeriphResetCmd+0x32>
    RCC->APB2RSTR &= ~RCC_APB2Periph;
20000abc:	4b05      	ldr	r3, [pc, #20]	; (20000ad4 <RCC_APB2PeriphResetCmd+0x3c>)
20000abe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
20000ac0:	687b      	ldr	r3, [r7, #4]
20000ac2:	43d9      	mvns	r1, r3
20000ac4:	4b03      	ldr	r3, [pc, #12]	; (20000ad4 <RCC_APB2PeriphResetCmd+0x3c>)
20000ac6:	400a      	ands	r2, r1
20000ac8:	625a      	str	r2, [r3, #36]	; 0x24
}
20000aca:	46c0      	nop			; (mov r8, r8)
20000acc:	46bd      	mov	sp, r7
20000ace:	b002      	add	sp, #8
20000ad0:	bd80      	pop	{r7, pc}
20000ad2:	46c0      	nop			; (mov r8, r8)
20000ad4:	40023800 	andmi	r3, r2, r0, lsl #16

20000ad8 <RCC_AHB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
20000ad8:	b580      	push	{r7, lr}
20000ada:	b082      	sub	sp, #8
20000adc:	af00      	add	r7, sp, #0
20000ade:	6078      	str	r0, [r7, #4]
20000ae0:	000a      	movs	r2, r1
20000ae2:	1cfb      	adds	r3, r7, #3
20000ae4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
20000ae6:	1cfb      	adds	r3, r7, #3
20000ae8:	781b      	ldrb	r3, [r3, #0]
20000aea:	2b00      	cmp	r3, #0
20000aec:	d006      	beq.n	20000afc <RCC_AHB1PeriphClockLPModeCmd+0x24>
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
20000aee:	4b09      	ldr	r3, [pc, #36]	; (20000b14 <RCC_AHB1PeriphClockLPModeCmd+0x3c>)
20000af0:	6d19      	ldr	r1, [r3, #80]	; 0x50
20000af2:	4b08      	ldr	r3, [pc, #32]	; (20000b14 <RCC_AHB1PeriphClockLPModeCmd+0x3c>)
20000af4:	687a      	ldr	r2, [r7, #4]
20000af6:	430a      	orrs	r2, r1
20000af8:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    RCC->AHB1LPENR &= ~RCC_AHB1Periph;
  }
}
20000afa:	e006      	b.n	20000b0a <RCC_AHB1PeriphClockLPModeCmd+0x32>
    RCC->AHB1LPENR &= ~RCC_AHB1Periph;
20000afc:	4b05      	ldr	r3, [pc, #20]	; (20000b14 <RCC_AHB1PeriphClockLPModeCmd+0x3c>)
20000afe:	6d1a      	ldr	r2, [r3, #80]	; 0x50
20000b00:	687b      	ldr	r3, [r7, #4]
20000b02:	43d9      	mvns	r1, r3
20000b04:	4b03      	ldr	r3, [pc, #12]	; (20000b14 <RCC_AHB1PeriphClockLPModeCmd+0x3c>)
20000b06:	400a      	ands	r2, r1
20000b08:	651a      	str	r2, [r3, #80]	; 0x50
}
20000b0a:	46c0      	nop			; (mov r8, r8)
20000b0c:	46bd      	mov	sp, r7
20000b0e:	b002      	add	sp, #8
20000b10:	bd80      	pop	{r7, pc}
20000b12:	46c0      	nop			; (mov r8, r8)
20000b14:	40023800 	andmi	r3, r2, r0, lsl #16

20000b18 <RCC_AHB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
20000b18:	b580      	push	{r7, lr}
20000b1a:	b082      	sub	sp, #8
20000b1c:	af00      	add	r7, sp, #0
20000b1e:	6078      	str	r0, [r7, #4]
20000b20:	000a      	movs	r2, r1
20000b22:	1cfb      	adds	r3, r7, #3
20000b24:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
20000b26:	1cfb      	adds	r3, r7, #3
20000b28:	781b      	ldrb	r3, [r3, #0]
20000b2a:	2b00      	cmp	r3, #0
20000b2c:	d006      	beq.n	20000b3c <RCC_AHB2PeriphClockLPModeCmd+0x24>
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
20000b2e:	4b09      	ldr	r3, [pc, #36]	; (20000b54 <RCC_AHB2PeriphClockLPModeCmd+0x3c>)
20000b30:	6d59      	ldr	r1, [r3, #84]	; 0x54
20000b32:	4b08      	ldr	r3, [pc, #32]	; (20000b54 <RCC_AHB2PeriphClockLPModeCmd+0x3c>)
20000b34:	687a      	ldr	r2, [r7, #4]
20000b36:	430a      	orrs	r2, r1
20000b38:	655a      	str	r2, [r3, #84]	; 0x54
  }
  else
  {
    RCC->AHB2LPENR &= ~RCC_AHB2Periph;
  }
}
20000b3a:	e006      	b.n	20000b4a <RCC_AHB2PeriphClockLPModeCmd+0x32>
    RCC->AHB2LPENR &= ~RCC_AHB2Periph;
20000b3c:	4b05      	ldr	r3, [pc, #20]	; (20000b54 <RCC_AHB2PeriphClockLPModeCmd+0x3c>)
20000b3e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
20000b40:	687b      	ldr	r3, [r7, #4]
20000b42:	43d9      	mvns	r1, r3
20000b44:	4b03      	ldr	r3, [pc, #12]	; (20000b54 <RCC_AHB2PeriphClockLPModeCmd+0x3c>)
20000b46:	400a      	ands	r2, r1
20000b48:	655a      	str	r2, [r3, #84]	; 0x54
}
20000b4a:	46c0      	nop			; (mov r8, r8)
20000b4c:	46bd      	mov	sp, r7
20000b4e:	b002      	add	sp, #8
20000b50:	bd80      	pop	{r7, pc}
20000b52:	46c0      	nop			; (mov r8, r8)
20000b54:	40023800 	andmi	r3, r2, r0, lsl #16

20000b58 <RCC_AHB3PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
20000b58:	b580      	push	{r7, lr}
20000b5a:	b082      	sub	sp, #8
20000b5c:	af00      	add	r7, sp, #0
20000b5e:	6078      	str	r0, [r7, #4]
20000b60:	000a      	movs	r2, r1
20000b62:	1cfb      	adds	r3, r7, #3
20000b64:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
20000b66:	1cfb      	adds	r3, r7, #3
20000b68:	781b      	ldrb	r3, [r3, #0]
20000b6a:	2b00      	cmp	r3, #0
20000b6c:	d006      	beq.n	20000b7c <RCC_AHB3PeriphClockLPModeCmd+0x24>
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
20000b6e:	4b09      	ldr	r3, [pc, #36]	; (20000b94 <RCC_AHB3PeriphClockLPModeCmd+0x3c>)
20000b70:	6d99      	ldr	r1, [r3, #88]	; 0x58
20000b72:	4b08      	ldr	r3, [pc, #32]	; (20000b94 <RCC_AHB3PeriphClockLPModeCmd+0x3c>)
20000b74:	687a      	ldr	r2, [r7, #4]
20000b76:	430a      	orrs	r2, r1
20000b78:	659a      	str	r2, [r3, #88]	; 0x58
  }
  else
  {
    RCC->AHB3LPENR &= ~RCC_AHB3Periph;
  }
}
20000b7a:	e006      	b.n	20000b8a <RCC_AHB3PeriphClockLPModeCmd+0x32>
    RCC->AHB3LPENR &= ~RCC_AHB3Periph;
20000b7c:	4b05      	ldr	r3, [pc, #20]	; (20000b94 <RCC_AHB3PeriphClockLPModeCmd+0x3c>)
20000b7e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
20000b80:	687b      	ldr	r3, [r7, #4]
20000b82:	43d9      	mvns	r1, r3
20000b84:	4b03      	ldr	r3, [pc, #12]	; (20000b94 <RCC_AHB3PeriphClockLPModeCmd+0x3c>)
20000b86:	400a      	ands	r2, r1
20000b88:	659a      	str	r2, [r3, #88]	; 0x58
}
20000b8a:	46c0      	nop			; (mov r8, r8)
20000b8c:	46bd      	mov	sp, r7
20000b8e:	b002      	add	sp, #8
20000b90:	bd80      	pop	{r7, pc}
20000b92:	46c0      	nop			; (mov r8, r8)
20000b94:	40023800 	andmi	r3, r2, r0, lsl #16

20000b98 <RCC_APB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
20000b98:	b580      	push	{r7, lr}
20000b9a:	b082      	sub	sp, #8
20000b9c:	af00      	add	r7, sp, #0
20000b9e:	6078      	str	r0, [r7, #4]
20000ba0:	000a      	movs	r2, r1
20000ba2:	1cfb      	adds	r3, r7, #3
20000ba4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
20000ba6:	1cfb      	adds	r3, r7, #3
20000ba8:	781b      	ldrb	r3, [r3, #0]
20000baa:	2b00      	cmp	r3, #0
20000bac:	d006      	beq.n	20000bbc <RCC_APB1PeriphClockLPModeCmd+0x24>
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
20000bae:	4b09      	ldr	r3, [pc, #36]	; (20000bd4 <RCC_APB1PeriphClockLPModeCmd+0x3c>)
20000bb0:	6e19      	ldr	r1, [r3, #96]	; 0x60
20000bb2:	4b08      	ldr	r3, [pc, #32]	; (20000bd4 <RCC_APB1PeriphClockLPModeCmd+0x3c>)
20000bb4:	687a      	ldr	r2, [r7, #4]
20000bb6:	430a      	orrs	r2, r1
20000bb8:	661a      	str	r2, [r3, #96]	; 0x60
  }
  else
  {
    RCC->APB1LPENR &= ~RCC_APB1Periph;
  }
}
20000bba:	e006      	b.n	20000bca <RCC_APB1PeriphClockLPModeCmd+0x32>
    RCC->APB1LPENR &= ~RCC_APB1Periph;
20000bbc:	4b05      	ldr	r3, [pc, #20]	; (20000bd4 <RCC_APB1PeriphClockLPModeCmd+0x3c>)
20000bbe:	6e1a      	ldr	r2, [r3, #96]	; 0x60
20000bc0:	687b      	ldr	r3, [r7, #4]
20000bc2:	43d9      	mvns	r1, r3
20000bc4:	4b03      	ldr	r3, [pc, #12]	; (20000bd4 <RCC_APB1PeriphClockLPModeCmd+0x3c>)
20000bc6:	400a      	ands	r2, r1
20000bc8:	661a      	str	r2, [r3, #96]	; 0x60
}
20000bca:	46c0      	nop			; (mov r8, r8)
20000bcc:	46bd      	mov	sp, r7
20000bce:	b002      	add	sp, #8
20000bd0:	bd80      	pop	{r7, pc}
20000bd2:	46c0      	nop			; (mov r8, r8)
20000bd4:	40023800 	andmi	r3, r2, r0, lsl #16

20000bd8 <RCC_APB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
20000bd8:	b580      	push	{r7, lr}
20000bda:	b082      	sub	sp, #8
20000bdc:	af00      	add	r7, sp, #0
20000bde:	6078      	str	r0, [r7, #4]
20000be0:	000a      	movs	r2, r1
20000be2:	1cfb      	adds	r3, r7, #3
20000be4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
20000be6:	1cfb      	adds	r3, r7, #3
20000be8:	781b      	ldrb	r3, [r3, #0]
20000bea:	2b00      	cmp	r3, #0
20000bec:	d006      	beq.n	20000bfc <RCC_APB2PeriphClockLPModeCmd+0x24>
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
20000bee:	4b09      	ldr	r3, [pc, #36]	; (20000c14 <RCC_APB2PeriphClockLPModeCmd+0x3c>)
20000bf0:	6e59      	ldr	r1, [r3, #100]	; 0x64
20000bf2:	4b08      	ldr	r3, [pc, #32]	; (20000c14 <RCC_APB2PeriphClockLPModeCmd+0x3c>)
20000bf4:	687a      	ldr	r2, [r7, #4]
20000bf6:	430a      	orrs	r2, r1
20000bf8:	665a      	str	r2, [r3, #100]	; 0x64
  }
  else
  {
    RCC->APB2LPENR &= ~RCC_APB2Periph;
  }
}
20000bfa:	e006      	b.n	20000c0a <RCC_APB2PeriphClockLPModeCmd+0x32>
    RCC->APB2LPENR &= ~RCC_APB2Periph;
20000bfc:	4b05      	ldr	r3, [pc, #20]	; (20000c14 <RCC_APB2PeriphClockLPModeCmd+0x3c>)
20000bfe:	6e5a      	ldr	r2, [r3, #100]	; 0x64
20000c00:	687b      	ldr	r3, [r7, #4]
20000c02:	43d9      	mvns	r1, r3
20000c04:	4b03      	ldr	r3, [pc, #12]	; (20000c14 <RCC_APB2PeriphClockLPModeCmd+0x3c>)
20000c06:	400a      	ands	r2, r1
20000c08:	665a      	str	r2, [r3, #100]	; 0x64
}
20000c0a:	46c0      	nop			; (mov r8, r8)
20000c0c:	46bd      	mov	sp, r7
20000c0e:	b002      	add	sp, #8
20000c10:	bd80      	pop	{r7, pc}
20000c12:	46c0      	nop			; (mov r8, r8)
20000c14:	40023800 	andmi	r3, r2, r0, lsl #16

20000c18 <RCC_LSEModeConfig>:
  *            @arg RCC_LSE_LOWPOWER_MODE:  LSE oscillator in low power mode.
  *            @arg RCC_LSE_HIGHDRIVE_MODE: LSE oscillator in High Drive mode.
  * @retval None
  */
void RCC_LSEModeConfig(uint8_t RCC_Mode)
{
20000c18:	b580      	push	{r7, lr}
20000c1a:	b082      	sub	sp, #8
20000c1c:	af00      	add	r7, sp, #0
20000c1e:	0002      	movs	r2, r0
20000c20:	1dfb      	adds	r3, r7, #7
20000c22:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_RCC_LSE_MODE(RCC_Mode));
  
  if(RCC_Mode == RCC_LSE_HIGHDRIVE_MODE)
20000c24:	1dfb      	adds	r3, r7, #7
20000c26:	781b      	ldrb	r3, [r3, #0]
20000c28:	2b01      	cmp	r3, #1
20000c2a:	d106      	bne.n	20000c3a <RCC_LSEModeConfig+0x22>
  {
    SET_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
20000c2c:	4b08      	ldr	r3, [pc, #32]	; (20000c50 <RCC_LSEModeConfig+0x38>)
20000c2e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
20000c30:	4b07      	ldr	r3, [pc, #28]	; (20000c50 <RCC_LSEModeConfig+0x38>)
20000c32:	2108      	movs	r1, #8
20000c34:	430a      	orrs	r2, r1
20000c36:	671a      	str	r2, [r3, #112]	; 0x70
  }
  else
  {
    CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
  }
}
20000c38:	e005      	b.n	20000c46 <RCC_LSEModeConfig+0x2e>
    CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
20000c3a:	4b05      	ldr	r3, [pc, #20]	; (20000c50 <RCC_LSEModeConfig+0x38>)
20000c3c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
20000c3e:	4b04      	ldr	r3, [pc, #16]	; (20000c50 <RCC_LSEModeConfig+0x38>)
20000c40:	2108      	movs	r1, #8
20000c42:	438a      	bics	r2, r1
20000c44:	671a      	str	r2, [r3, #112]	; 0x70
}
20000c46:	46c0      	nop			; (mov r8, r8)
20000c48:	46bd      	mov	sp, r7
20000c4a:	b002      	add	sp, #8
20000c4c:	bd80      	pop	{r7, pc}
20000c4e:	46c0      	nop			; (mov r8, r8)
20000c50:	40023800 	andmi	r3, r2, r0, lsl #16

20000c54 <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
20000c54:	b580      	push	{r7, lr}
20000c56:	b082      	sub	sp, #8
20000c58:	af00      	add	r7, sp, #0
20000c5a:	0002      	movs	r2, r0
20000c5c:	1dfb      	adds	r3, r7, #7
20000c5e:	701a      	strb	r2, [r3, #0]
20000c60:	1dbb      	adds	r3, r7, #6
20000c62:	1c0a      	adds	r2, r1, #0
20000c64:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
20000c66:	1dbb      	adds	r3, r7, #6
20000c68:	781b      	ldrb	r3, [r3, #0]
20000c6a:	2b00      	cmp	r3, #0
20000c6c:	d009      	beq.n	20000c82 <RCC_ITConfig+0x2e>
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
20000c6e:	4b0c      	ldr	r3, [pc, #48]	; (20000ca0 <RCC_ITConfig+0x4c>)
20000c70:	781b      	ldrb	r3, [r3, #0]
20000c72:	b2da      	uxtb	r2, r3
20000c74:	490a      	ldr	r1, [pc, #40]	; (20000ca0 <RCC_ITConfig+0x4c>)
20000c76:	1dfb      	adds	r3, r7, #7
20000c78:	781b      	ldrb	r3, [r3, #0]
20000c7a:	4313      	orrs	r3, r2
20000c7c:	b2db      	uxtb	r3, r3
20000c7e:	700b      	strb	r3, [r1, #0]
  else
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
  }
}
20000c80:	e00a      	b.n	20000c98 <RCC_ITConfig+0x44>
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
20000c82:	4b07      	ldr	r3, [pc, #28]	; (20000ca0 <RCC_ITConfig+0x4c>)
20000c84:	781b      	ldrb	r3, [r3, #0]
20000c86:	b2db      	uxtb	r3, r3
20000c88:	1dfa      	adds	r2, r7, #7
20000c8a:	7812      	ldrb	r2, [r2, #0]
20000c8c:	43d2      	mvns	r2, r2
20000c8e:	b2d2      	uxtb	r2, r2
20000c90:	4903      	ldr	r1, [pc, #12]	; (20000ca0 <RCC_ITConfig+0x4c>)
20000c92:	4013      	ands	r3, r2
20000c94:	b2db      	uxtb	r3, r3
20000c96:	700b      	strb	r3, [r1, #0]
}
20000c98:	46c0      	nop			; (mov r8, r8)
20000c9a:	46bd      	mov	sp, r7
20000c9c:	b002      	add	sp, #8
20000c9e:	bd80      	pop	{r7, pc}
20000ca0:	4002380d 	andmi	r3, r2, sp, lsl #16

20000ca4 <RCC_GetFlagStatus>:
  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *            @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
20000ca4:	b580      	push	{r7, lr}
20000ca6:	b086      	sub	sp, #24
20000ca8:	af00      	add	r7, sp, #0
20000caa:	0002      	movs	r2, r0
20000cac:	1dfb      	adds	r3, r7, #7
20000cae:	701a      	strb	r2, [r3, #0]
  uint32_t tmp = 0;
20000cb0:	2300      	movs	r3, #0
20000cb2:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
20000cb4:	2300      	movs	r3, #0
20000cb6:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
20000cb8:	2313      	movs	r3, #19
20000cba:	18fb      	adds	r3, r7, r3
20000cbc:	2200      	movs	r2, #0
20000cbe:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
20000cc0:	1dfb      	adds	r3, r7, #7
20000cc2:	781b      	ldrb	r3, [r3, #0]
20000cc4:	095b      	lsrs	r3, r3, #5
20000cc6:	b2db      	uxtb	r3, r3
20000cc8:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
20000cca:	68fb      	ldr	r3, [r7, #12]
20000ccc:	2b01      	cmp	r3, #1
20000cce:	d103      	bne.n	20000cd8 <RCC_GetFlagStatus+0x34>
  {
    statusreg = RCC->CR;
20000cd0:	4b14      	ldr	r3, [pc, #80]	; (20000d24 <RCC_GetFlagStatus+0x80>)
20000cd2:	681b      	ldr	r3, [r3, #0]
20000cd4:	617b      	str	r3, [r7, #20]
20000cd6:	e009      	b.n	20000cec <RCC_GetFlagStatus+0x48>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
20000cd8:	68fb      	ldr	r3, [r7, #12]
20000cda:	2b02      	cmp	r3, #2
20000cdc:	d103      	bne.n	20000ce6 <RCC_GetFlagStatus+0x42>
  {
    statusreg = RCC->BDCR;
20000cde:	4b11      	ldr	r3, [pc, #68]	; (20000d24 <RCC_GetFlagStatus+0x80>)
20000ce0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
20000ce2:	617b      	str	r3, [r7, #20]
20000ce4:	e002      	b.n	20000cec <RCC_GetFlagStatus+0x48>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
20000ce6:	4b0f      	ldr	r3, [pc, #60]	; (20000d24 <RCC_GetFlagStatus+0x80>)
20000ce8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20000cea:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
20000cec:	1dfb      	adds	r3, r7, #7
20000cee:	781b      	ldrb	r3, [r3, #0]
20000cf0:	221f      	movs	r2, #31
20000cf2:	4013      	ands	r3, r2
20000cf4:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
20000cf6:	697a      	ldr	r2, [r7, #20]
20000cf8:	68fb      	ldr	r3, [r7, #12]
20000cfa:	40da      	lsrs	r2, r3
20000cfc:	0013      	movs	r3, r2
20000cfe:	2201      	movs	r2, #1
20000d00:	4013      	ands	r3, r2
20000d02:	d004      	beq.n	20000d0e <RCC_GetFlagStatus+0x6a>
  {
    bitstatus = SET;
20000d04:	2313      	movs	r3, #19
20000d06:	18fb      	adds	r3, r7, r3
20000d08:	2201      	movs	r2, #1
20000d0a:	701a      	strb	r2, [r3, #0]
20000d0c:	e003      	b.n	20000d16 <RCC_GetFlagStatus+0x72>
  }
  else
  {
    bitstatus = RESET;
20000d0e:	2313      	movs	r3, #19
20000d10:	18fb      	adds	r3, r7, r3
20000d12:	2200      	movs	r2, #0
20000d14:	701a      	strb	r2, [r3, #0]
  }
  /* Return the flag status */
  return bitstatus;
20000d16:	2313      	movs	r3, #19
20000d18:	18fb      	adds	r3, r7, r3
20000d1a:	781b      	ldrb	r3, [r3, #0]
}
20000d1c:	0018      	movs	r0, r3
20000d1e:	46bd      	mov	sp, r7
20000d20:	b006      	add	sp, #24
20000d22:	bd80      	pop	{r7, pc}
20000d24:	40023800 	andmi	r3, r2, r0, lsl #16

20000d28 <RCC_ClearFlag>:
  *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
  * @param  None
  * @retval None
  */
void RCC_ClearFlag(void)
{
20000d28:	b580      	push	{r7, lr}
20000d2a:	af00      	add	r7, sp, #0
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
20000d2c:	4b04      	ldr	r3, [pc, #16]	; (20000d40 <RCC_ClearFlag+0x18>)
20000d2e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
20000d30:	4b03      	ldr	r3, [pc, #12]	; (20000d40 <RCC_ClearFlag+0x18>)
20000d32:	2180      	movs	r1, #128	; 0x80
20000d34:	0449      	lsls	r1, r1, #17
20000d36:	430a      	orrs	r2, r1
20000d38:	675a      	str	r2, [r3, #116]	; 0x74
}
20000d3a:	46c0      	nop			; (mov r8, r8)
20000d3c:	46bd      	mov	sp, r7
20000d3e:	bd80      	pop	{r7, pc}
20000d40:	40023800 	andmi	r3, r2, r0, lsl #16

20000d44 <RCC_GetITStatus>:
  *            @arg RCC_IT_PLLSAIRDY: PLLSAI clock ready interrupt (only for STM32F42xxx/43xxx/446xx/469xx/479xx devices)
  *            @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval The new state of RCC_IT (SET or RESET).
  */
ITStatus RCC_GetITStatus(uint8_t RCC_IT)
{
20000d44:	b580      	push	{r7, lr}
20000d46:	b084      	sub	sp, #16
20000d48:	af00      	add	r7, sp, #0
20000d4a:	0002      	movs	r2, r0
20000d4c:	1dfb      	adds	r3, r7, #7
20000d4e:	701a      	strb	r2, [r3, #0]
  ITStatus bitstatus = RESET;
20000d50:	230f      	movs	r3, #15
20000d52:	18fb      	adds	r3, r7, r3
20000d54:	2200      	movs	r2, #0
20000d56:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
20000d58:	4b0a      	ldr	r3, [pc, #40]	; (20000d84 <RCC_GetITStatus+0x40>)
20000d5a:	68db      	ldr	r3, [r3, #12]
20000d5c:	1dfa      	adds	r2, r7, #7
20000d5e:	7812      	ldrb	r2, [r2, #0]
20000d60:	4013      	ands	r3, r2
20000d62:	d004      	beq.n	20000d6e <RCC_GetITStatus+0x2a>
  {
    bitstatus = SET;
20000d64:	230f      	movs	r3, #15
20000d66:	18fb      	adds	r3, r7, r3
20000d68:	2201      	movs	r2, #1
20000d6a:	701a      	strb	r2, [r3, #0]
20000d6c:	e003      	b.n	20000d76 <RCC_GetITStatus+0x32>
  }
  else
  {
    bitstatus = RESET;
20000d6e:	230f      	movs	r3, #15
20000d70:	18fb      	adds	r3, r7, r3
20000d72:	2200      	movs	r2, #0
20000d74:	701a      	strb	r2, [r3, #0]
  }
  /* Return the RCC_IT status */
  return  bitstatus;
20000d76:	230f      	movs	r3, #15
20000d78:	18fb      	adds	r3, r7, r3
20000d7a:	781b      	ldrb	r3, [r3, #0]
}
20000d7c:	0018      	movs	r0, r3
20000d7e:	46bd      	mov	sp, r7
20000d80:	b004      	add	sp, #16
20000d82:	bd80      	pop	{r7, pc}
20000d84:	40023800 	andmi	r3, r2, r0, lsl #16

20000d88 <RCC_ClearITPendingBit>:
  *            @arg RCC_IT_PLLSAIRDY: PLLSAI ready interrupt (only for STM32F42xxx/43xxx/446xx/469xx/479xx devices) 
  *            @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval None
  */
void RCC_ClearITPendingBit(uint8_t RCC_IT)
{
20000d88:	b580      	push	{r7, lr}
20000d8a:	b082      	sub	sp, #8
20000d8c:	af00      	add	r7, sp, #0
20000d8e:	0002      	movs	r2, r0
20000d90:	1dfb      	adds	r3, r7, #7
20000d92:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
20000d94:	4a03      	ldr	r2, [pc, #12]	; (20000da4 <RCC_ClearITPendingBit+0x1c>)
20000d96:	1dfb      	adds	r3, r7, #7
20000d98:	781b      	ldrb	r3, [r3, #0]
20000d9a:	7013      	strb	r3, [r2, #0]
}
20000d9c:	46c0      	nop			; (mov r8, r8)
20000d9e:	46bd      	mov	sp, r7
20000da0:	b002      	add	sp, #8
20000da2:	bd80      	pop	{r7, pc}
20000da4:	4002380e 	andmi	r3, r2, lr, lsl #16

20000da8 <detect_Closed_Doors>:
	GPIO_Pin_0, GPIO_Pin_1, GPIO_Pin_2, GPIO_Pin_3, GPIO_Pin_4, GPIO_Pin_5,
	GPIO_Pin_6, GPIO_Pin_7, GPIO_Pin_8, GPIO_Pin_9, GPIO_Pin_10, GPIO_Pin_11,
	GPIO_Pin_12, GPIO_Pin_13, GPIO_Pin_14, GPIO_Pin_15};

void detect_Closed_Doors(int *pointer)
{
20000da8:	b580      	push	{r7, lr}
20000daa:	b084      	sub	sp, #16
20000dac:	af00      	add	r7, sp, #0
20000dae:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < sizeof(GPIO_Pins); i = i + 2)
20000db0:	2300      	movs	r3, #0
20000db2:	60fb      	str	r3, [r7, #12]
20000db4:	e012      	b.n	20000ddc <detect_Closed_Doors+0x34>
	{
		if ((GPIO_ReadInputDataBit(GPIOE, GPIO_Pins[i])))
20000db6:	4b0d      	ldr	r3, [pc, #52]	; (20000dec <detect_Closed_Doors+0x44>)
20000db8:	68fa      	ldr	r2, [r7, #12]
20000dba:	0052      	lsls	r2, r2, #1
20000dbc:	5ad3      	ldrh	r3, [r2, r3]
20000dbe:	4a0c      	ldr	r2, [pc, #48]	; (20000df0 <detect_Closed_Doors+0x48>)
20000dc0:	0019      	movs	r1, r3
20000dc2:	0010      	movs	r0, r2
20000dc4:	f000 fa5f 	bl	20001286 <GPIO_ReadInputDataBit>
20000dc8:	1e03      	subs	r3, r0, #0
20000dca:	d004      	beq.n	20000dd6 <detect_Closed_Doors+0x2e>
		{
			(*pointer)++;
20000dcc:	687b      	ldr	r3, [r7, #4]
20000dce:	681b      	ldr	r3, [r3, #0]
20000dd0:	1c5a      	adds	r2, r3, #1
20000dd2:	687b      	ldr	r3, [r7, #4]
20000dd4:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < sizeof(GPIO_Pins); i = i + 2)
20000dd6:	68fb      	ldr	r3, [r7, #12]
20000dd8:	3302      	adds	r3, #2
20000dda:	60fb      	str	r3, [r7, #12]
20000ddc:	68fb      	ldr	r3, [r7, #12]
20000dde:	2b1f      	cmp	r3, #31
20000de0:	d9e9      	bls.n	20000db6 <detect_Closed_Doors+0xe>
		}
	}
}
20000de2:	46c0      	nop			; (mov r8, r8)
20000de4:	46bd      	mov	sp, r7
20000de6:	b004      	add	sp, #16
20000de8:	bd80      	pop	{r7, pc}
20000dea:	46c0      	nop			; (mov r8, r8)
20000dec:	2000226c 	andcs	r2, r0, ip, ror #4
20000df0:	40021000 	andmi	r1, r2, r0

20000df4 <init_Doors>:

void init_Doors(door *pointer, int length)
{
20000df4:	b580      	push	{r7, lr}
20000df6:	b084      	sub	sp, #16
20000df8:	af00      	add	r7, sp, #0
20000dfa:	6078      	str	r0, [r7, #4]
20000dfc:	6039      	str	r1, [r7, #0]
	int SafetyNum = 0;
20000dfe:	2300      	movs	r3, #0
20000e00:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < sizeof(GPIO_Pins); i = i+2)
20000e02:	2300      	movs	r3, #0
20000e04:	60bb      	str	r3, [r7, #8]
20000e06:	e039      	b.n	20000e7c <init_Doors+0x88>
	{
		if (SafetyNum == length) //finns ifall en dörr stängs efter att första gången som programet kollar dörrar
20000e08:	68fa      	ldr	r2, [r7, #12]
20000e0a:	683b      	ldr	r3, [r7, #0]
20000e0c:	429a      	cmp	r2, r3
20000e0e:	d039      	beq.n	20000e84 <init_Doors+0x90>
		{
			break;
		}
		if ((GPIO_ReadInputDataBit(GPIOE, GPIO_Pins[i])))
20000e10:	4b1f      	ldr	r3, [pc, #124]	; (20000e90 <init_Doors+0x9c>)
20000e12:	68ba      	ldr	r2, [r7, #8]
20000e14:	0052      	lsls	r2, r2, #1
20000e16:	5ad3      	ldrh	r3, [r2, r3]
20000e18:	4a1e      	ldr	r2, [pc, #120]	; (20000e94 <init_Doors+0xa0>)
20000e1a:	0019      	movs	r1, r3
20000e1c:	0010      	movs	r0, r2
20000e1e:	f000 fa32 	bl	20001286 <GPIO_ReadInputDataBit>
20000e22:	1e03      	subs	r3, r0, #0
20000e24:	d027      	beq.n	20000e76 <init_Doors+0x82>
		{
		
			SafetyNum++;
20000e26:	68fb      	ldr	r3, [r7, #12]
20000e28:	3301      	adds	r3, #1
20000e2a:	60fb      	str	r3, [r7, #12]
			pointer->id = i;
20000e2c:	68bb      	ldr	r3, [r7, #8]
20000e2e:	b2da      	uxtb	r2, r3
20000e30:	687b      	ldr	r3, [r7, #4]
20000e32:	701a      	strb	r2, [r3, #0]
			pointer->controlbits = 0;
20000e34:	687b      	ldr	r3, [r7, #4]
20000e36:	2200      	movs	r2, #0
20000e38:	605a      	str	r2, [r3, #4]
			pointer->time_larm = 1;
20000e3a:	687b      	ldr	r3, [r7, #4]
20000e3c:	2201      	movs	r2, #1
20000e3e:	721a      	strb	r2, [r3, #8]
			pointer->time_central_larm = 2;
20000e40:	687b      	ldr	r3, [r7, #4]
20000e42:	2202      	movs	r2, #2
20000e44:	725a      	strb	r2, [r3, #9]
			pointer->password = 0;
20000e46:	687b      	ldr	r3, [r7, #4]
20000e48:	2200      	movs	r2, #0
20000e4a:	60da      	str	r2, [r3, #12]
			pointer->GPIO_lamp = GPIO_Pins[i + 1];
20000e4c:	68bb      	ldr	r3, [r7, #8]
20000e4e:	1c5a      	adds	r2, r3, #1
20000e50:	4b0f      	ldr	r3, [pc, #60]	; (20000e90 <init_Doors+0x9c>)
20000e52:	0052      	lsls	r2, r2, #1
20000e54:	5ad3      	ldrh	r3, [r2, r3]
20000e56:	001a      	movs	r2, r3
20000e58:	687b      	ldr	r3, [r7, #4]
20000e5a:	611a      	str	r2, [r3, #16]
			pointer->GPIO_read = GPIO_Pins[i];
20000e5c:	4b0c      	ldr	r3, [pc, #48]	; (20000e90 <init_Doors+0x9c>)
20000e5e:	68ba      	ldr	r2, [r7, #8]
20000e60:	0052      	lsls	r2, r2, #1
20000e62:	5ad3      	ldrh	r3, [r2, r3]
20000e64:	001a      	movs	r2, r3
20000e66:	687b      	ldr	r3, [r7, #4]
20000e68:	615a      	str	r2, [r3, #20]
			pointer->larmTick = 0;
20000e6a:	687b      	ldr	r3, [r7, #4]
20000e6c:	2200      	movs	r2, #0
20000e6e:	619a      	str	r2, [r3, #24]
			pointer++;
20000e70:	687b      	ldr	r3, [r7, #4]
20000e72:	331c      	adds	r3, #28
20000e74:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < sizeof(GPIO_Pins); i = i+2)
20000e76:	68bb      	ldr	r3, [r7, #8]
20000e78:	3302      	adds	r3, #2
20000e7a:	60bb      	str	r3, [r7, #8]
20000e7c:	68bb      	ldr	r3, [r7, #8]
20000e7e:	2b1f      	cmp	r3, #31
20000e80:	d9c2      	bls.n	20000e08 <init_Doors+0x14>
			
		}
	}
}
20000e82:	e000      	b.n	20000e86 <init_Doors+0x92>
			break;
20000e84:	46c0      	nop			; (mov r8, r8)
}
20000e86:	46c0      	nop			; (mov r8, r8)
20000e88:	46bd      	mov	sp, r7
20000e8a:	b004      	add	sp, #16
20000e8c:	bd80      	pop	{r7, pc}
20000e8e:	46c0      	nop			; (mov r8, r8)
20000e90:	2000226c 	andcs	r2, r0, ip, ror #4
20000e94:	40021000 	andmi	r1, r2, r0

20000e98 <init_GPIO_Ports>:

//======================================GPIO=========================================================
void init_GPIO_Ports()
{
20000e98:	b580      	push	{r7, lr}
20000e9a:	b082      	sub	sp, #8
20000e9c:	af00      	add	r7, sp, #0
	/*  Function used to set the GPIO configuration to the default reset state ****/
	GPIO_InitTypeDef init;
	//GPIO E UTPORTAR
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
20000e9e:	2101      	movs	r1, #1
20000ea0:	2010      	movs	r0, #16
20000ea2:	f7ff fcd9 	bl	20000858 <RCC_AHB1PeriphClockCmd>
	GPIO_StructInit(&init);
20000ea6:	003b      	movs	r3, r7
20000ea8:	0018      	movs	r0, r3
20000eaa:	f000 f9af 	bl	2000120c <GPIO_StructInit>
	init.GPIO_Pin = GPIO_Pin_1 | GPIO_Pin_3 | GPIO_Pin_5 | GPIO_Pin_7 | GPIO_Pin_9 | GPIO_Pin_11 | GPIO_Pin_13 | GPIO_Pin_15;
20000eae:	003b      	movs	r3, r7
20000eb0:	4a13      	ldr	r2, [pc, #76]	; (20000f00 <init_GPIO_Ports+0x68>)
20000eb2:	601a      	str	r2, [r3, #0]
	init.GPIO_Mode = GPIO_Mode_OUT;
20000eb4:	003b      	movs	r3, r7
20000eb6:	2201      	movs	r2, #1
20000eb8:	711a      	strb	r2, [r3, #4]
	init.GPIO_OType = GPIO_OType_PP;
20000eba:	003b      	movs	r3, r7
20000ebc:	2200      	movs	r2, #0
20000ebe:	719a      	strb	r2, [r3, #6]
	init.GPIO_PuPd = GPIO_PuPd_NOPULL;
20000ec0:	003b      	movs	r3, r7
20000ec2:	2200      	movs	r2, #0
20000ec4:	71da      	strb	r2, [r3, #7]
	GPIO_Init(GPIOE, &init);
20000ec6:	003b      	movs	r3, r7
20000ec8:	4a0e      	ldr	r2, [pc, #56]	; (20000f04 <init_GPIO_Ports+0x6c>)
20000eca:	0019      	movs	r1, r3
20000ecc:	0010      	movs	r0, r2
20000ece:	f000 f911 	bl	200010f4 <GPIO_Init>
	
	//konfigurerar inport GPIO E
	GPIO_StructInit(&init);
20000ed2:	003b      	movs	r3, r7
20000ed4:	0018      	movs	r0, r3
20000ed6:	f000 f999 	bl	2000120c <GPIO_StructInit>
	init.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_2 | GPIO_Pin_4 | GPIO_Pin_6 | GPIO_Pin_8 | GPIO_Pin_10 | GPIO_Pin_12 |GPIO_Pin_14;
20000eda:	003b      	movs	r3, r7
20000edc:	4a0a      	ldr	r2, [pc, #40]	; (20000f08 <init_GPIO_Ports+0x70>)
20000ede:	601a      	str	r2, [r3, #0]
	init.GPIO_Mode = GPIO_Mode_IN;
20000ee0:	003b      	movs	r3, r7
20000ee2:	2200      	movs	r2, #0
20000ee4:	711a      	strb	r2, [r3, #4]
	init.GPIO_PuPd = GPIO_PuPd_UP;
20000ee6:	003b      	movs	r3, r7
20000ee8:	2201      	movs	r2, #1
20000eea:	71da      	strb	r2, [r3, #7]
	GPIO_Init(GPIOE, &init);
20000eec:	003b      	movs	r3, r7
20000eee:	4a05      	ldr	r2, [pc, #20]	; (20000f04 <init_GPIO_Ports+0x6c>)
20000ef0:	0019      	movs	r1, r3
20000ef2:	0010      	movs	r0, r2
20000ef4:	f000 f8fe 	bl	200010f4 <GPIO_Init>
}
20000ef8:	46c0      	nop			; (mov r8, r8)
20000efa:	46bd      	mov	sp, r7
20000efc:	b002      	add	sp, #8
20000efe:	bd80      	pop	{r7, pc}
20000f00:	0000aaaa 	andeq	sl, r0, sl, lsr #21
20000f04:	40021000 	andmi	r1, r2, r0
20000f08:	00005555 	andeq	r5, r0, r5, asr r5

20000f0c <SysTick_Handler>:


// ========================================= SYSTICK ================================================
volatile uint32_t msTicks = 0; /* Variable to store millisecond ticks */
void SysTick_Handler(void)
{ /* SysTick interrupt Handler. */
20000f0c:	b580      	push	{r7, lr}
20000f0e:	af00      	add	r7, sp, #0
	msTicks++;
20000f10:	4b03      	ldr	r3, [pc, #12]	; (20000f20 <SysTick_Handler+0x14>)
20000f12:	681b      	ldr	r3, [r3, #0]
20000f14:	1c5a      	adds	r2, r3, #1
20000f16:	4b02      	ldr	r3, [pc, #8]	; (20000f20 <SysTick_Handler+0x14>)
20000f18:	601a      	str	r2, [r3, #0]
}
20000f1a:	46c0      	nop			; (mov r8, r8)
20000f1c:	46bd      	mov	sp, r7
20000f1e:	bd80      	pop	{r7, pc}
20000f20:	20002258 	andcs	r2, r0, r8, asr r2

20000f24 <systick_Init>:
void systick_Init(void)
{
20000f24:	b580      	push	{r7, lr}
20000f26:	b082      	sub	sp, #8
20000f28:	af00      	add	r7, sp, #0
	// Initiera SysTick.
	*((void (**)(void))0x2001C03C) = SysTick_Handler;
20000f2a:	4b06      	ldr	r3, [pc, #24]	; (20000f44 <systick_Init+0x20>)
20000f2c:	4a06      	ldr	r2, [pc, #24]	; (20000f48 <systick_Init+0x24>)
20000f2e:	601a      	str	r2, [r3, #0]
	uint32_t returnCode;
	returnCode = SysTick_Config(168000000 / 1000); // Genererar ett SysTick-avbrott varje ms.
20000f30:	4b06      	ldr	r3, [pc, #24]	; (20000f4c <systick_Init+0x28>)
20000f32:	0018      	movs	r0, r3
20000f34:	f7ff f89c 	bl	20000070 <SysTick_Config>
20000f38:	0003      	movs	r3, r0
20000f3a:	607b      	str	r3, [r7, #4]

	if (returnCode != 0)
	{   // Om inte SysTick_Config lyckas...
		//typ reboot? bootloops är alltid kul
	}
}
20000f3c:	46c0      	nop			; (mov r8, r8)
20000f3e:	46bd      	mov	sp, r7
20000f40:	b002      	add	sp, #8
20000f42:	bd80      	pop	{r7, pc}
20000f44:	2001c03c 	andcs	ip, r1, ip, lsr r0
20000f48:	20000f0d 	andcs	r0, r0, sp, lsl #30
20000f4c:	00029040 	andeq	r9, r2, r0, asr #32

20000f50 <main>:
void main(void){
20000f50:	b580      	push	{r7, lr}
20000f52:	af00      	add	r7, sp, #0
	init_GPIO_Ports();
20000f54:	f7ff ffa0 	bl	20000e98 <init_GPIO_Ports>
	if(GPIO_ReadInputDataBit(GPIOE, GPIO_Pin_14)){
20000f58:	2380      	movs	r3, #128	; 0x80
20000f5a:	01db      	lsls	r3, r3, #7
20000f5c:	4a08      	ldr	r2, [pc, #32]	; (20000f80 <main+0x30>)
20000f5e:	0019      	movs	r1, r3
20000f60:	0010      	movs	r0, r2
20000f62:	f000 f990 	bl	20001286 <GPIO_ReadInputDataBit>
20000f66:	1e03      	subs	r3, r0, #0
20000f68:	d006      	beq.n	20000f78 <main+0x28>
		GPIO_SetBits(GPIOE, GPIO_Pin_15);
20000f6a:	2380      	movs	r3, #128	; 0x80
20000f6c:	021b      	lsls	r3, r3, #8
20000f6e:	4a04      	ldr	r2, [pc, #16]	; (20000f80 <main+0x30>)
20000f70:	0019      	movs	r1, r3
20000f72:	0010      	movs	r0, r2
20000f74:	f000 f9df 	bl	20001336 <GPIO_SetBits>
	}
}
20000f78:	46c0      	nop			; (mov r8, r8)
20000f7a:	46bd      	mov	sp, r7
20000f7c:	bd80      	pop	{r7, pc}
20000f7e:	46c0      	nop			; (mov r8, r8)
20000f80:	40021000 	andmi	r1, r2, r0

20000f84 <GPIO_DeInit>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F42xxx/43xxx devices.
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices.  
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
20000f84:	b580      	push	{r7, lr}
20000f86:	b082      	sub	sp, #8
20000f88:	af00      	add	r7, sp, #0
20000f8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
20000f8c:	687b      	ldr	r3, [r7, #4]
20000f8e:	4a4e      	ldr	r2, [pc, #312]	; (200010c8 <GPIO_DeInit+0x144>)
20000f90:	4293      	cmp	r3, r2
20000f92:	d108      	bne.n	20000fa6 <GPIO_DeInit+0x22>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
20000f94:	2101      	movs	r1, #1
20000f96:	2001      	movs	r0, #1
20000f98:	f7ff fcfe 	bl	20000998 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
20000f9c:	2100      	movs	r1, #0
20000f9e:	2001      	movs	r0, #1
20000fa0:	f7ff fcfa 	bl	20000998 <RCC_AHB1PeriphResetCmd>
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
20000fa4:	e08c      	b.n	200010c0 <GPIO_DeInit+0x13c>
  else if (GPIOx == GPIOB)
20000fa6:	687b      	ldr	r3, [r7, #4]
20000fa8:	4a48      	ldr	r2, [pc, #288]	; (200010cc <GPIO_DeInit+0x148>)
20000faa:	4293      	cmp	r3, r2
20000fac:	d108      	bne.n	20000fc0 <GPIO_DeInit+0x3c>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
20000fae:	2101      	movs	r1, #1
20000fb0:	2002      	movs	r0, #2
20000fb2:	f7ff fcf1 	bl	20000998 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
20000fb6:	2100      	movs	r1, #0
20000fb8:	2002      	movs	r0, #2
20000fba:	f7ff fced 	bl	20000998 <RCC_AHB1PeriphResetCmd>
}
20000fbe:	e07f      	b.n	200010c0 <GPIO_DeInit+0x13c>
  else if (GPIOx == GPIOC)
20000fc0:	687b      	ldr	r3, [r7, #4]
20000fc2:	4a43      	ldr	r2, [pc, #268]	; (200010d0 <GPIO_DeInit+0x14c>)
20000fc4:	4293      	cmp	r3, r2
20000fc6:	d108      	bne.n	20000fda <GPIO_DeInit+0x56>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
20000fc8:	2101      	movs	r1, #1
20000fca:	2004      	movs	r0, #4
20000fcc:	f7ff fce4 	bl	20000998 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
20000fd0:	2100      	movs	r1, #0
20000fd2:	2004      	movs	r0, #4
20000fd4:	f7ff fce0 	bl	20000998 <RCC_AHB1PeriphResetCmd>
}
20000fd8:	e072      	b.n	200010c0 <GPIO_DeInit+0x13c>
  else if (GPIOx == GPIOD)
20000fda:	687b      	ldr	r3, [r7, #4]
20000fdc:	4a3d      	ldr	r2, [pc, #244]	; (200010d4 <GPIO_DeInit+0x150>)
20000fde:	4293      	cmp	r3, r2
20000fe0:	d108      	bne.n	20000ff4 <GPIO_DeInit+0x70>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
20000fe2:	2101      	movs	r1, #1
20000fe4:	2008      	movs	r0, #8
20000fe6:	f7ff fcd7 	bl	20000998 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
20000fea:	2100      	movs	r1, #0
20000fec:	2008      	movs	r0, #8
20000fee:	f7ff fcd3 	bl	20000998 <RCC_AHB1PeriphResetCmd>
}
20000ff2:	e065      	b.n	200010c0 <GPIO_DeInit+0x13c>
  else if (GPIOx == GPIOE)
20000ff4:	687b      	ldr	r3, [r7, #4]
20000ff6:	4a38      	ldr	r2, [pc, #224]	; (200010d8 <GPIO_DeInit+0x154>)
20000ff8:	4293      	cmp	r3, r2
20000ffa:	d108      	bne.n	2000100e <GPIO_DeInit+0x8a>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
20000ffc:	2101      	movs	r1, #1
20000ffe:	2010      	movs	r0, #16
20001000:	f7ff fcca 	bl	20000998 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
20001004:	2100      	movs	r1, #0
20001006:	2010      	movs	r0, #16
20001008:	f7ff fcc6 	bl	20000998 <RCC_AHB1PeriphResetCmd>
}
2000100c:	e058      	b.n	200010c0 <GPIO_DeInit+0x13c>
  else if (GPIOx == GPIOF)
2000100e:	687b      	ldr	r3, [r7, #4]
20001010:	4a32      	ldr	r2, [pc, #200]	; (200010dc <GPIO_DeInit+0x158>)
20001012:	4293      	cmp	r3, r2
20001014:	d108      	bne.n	20001028 <GPIO_DeInit+0xa4>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
20001016:	2101      	movs	r1, #1
20001018:	2020      	movs	r0, #32
2000101a:	f7ff fcbd 	bl	20000998 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
2000101e:	2100      	movs	r1, #0
20001020:	2020      	movs	r0, #32
20001022:	f7ff fcb9 	bl	20000998 <RCC_AHB1PeriphResetCmd>
}
20001026:	e04b      	b.n	200010c0 <GPIO_DeInit+0x13c>
  else if (GPIOx == GPIOG)
20001028:	687b      	ldr	r3, [r7, #4]
2000102a:	4a2d      	ldr	r2, [pc, #180]	; (200010e0 <GPIO_DeInit+0x15c>)
2000102c:	4293      	cmp	r3, r2
2000102e:	d108      	bne.n	20001042 <GPIO_DeInit+0xbe>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
20001030:	2101      	movs	r1, #1
20001032:	2040      	movs	r0, #64	; 0x40
20001034:	f7ff fcb0 	bl	20000998 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
20001038:	2100      	movs	r1, #0
2000103a:	2040      	movs	r0, #64	; 0x40
2000103c:	f7ff fcac 	bl	20000998 <RCC_AHB1PeriphResetCmd>
}
20001040:	e03e      	b.n	200010c0 <GPIO_DeInit+0x13c>
  else if (GPIOx == GPIOH)
20001042:	687b      	ldr	r3, [r7, #4]
20001044:	4a27      	ldr	r2, [pc, #156]	; (200010e4 <GPIO_DeInit+0x160>)
20001046:	4293      	cmp	r3, r2
20001048:	d108      	bne.n	2000105c <GPIO_DeInit+0xd8>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
2000104a:	2101      	movs	r1, #1
2000104c:	2080      	movs	r0, #128	; 0x80
2000104e:	f7ff fca3 	bl	20000998 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
20001052:	2100      	movs	r1, #0
20001054:	2080      	movs	r0, #128	; 0x80
20001056:	f7ff fc9f 	bl	20000998 <RCC_AHB1PeriphResetCmd>
}
2000105a:	e031      	b.n	200010c0 <GPIO_DeInit+0x13c>
  else if (GPIOx == GPIOI)
2000105c:	687b      	ldr	r3, [r7, #4]
2000105e:	4a22      	ldr	r2, [pc, #136]	; (200010e8 <GPIO_DeInit+0x164>)
20001060:	4293      	cmp	r3, r2
20001062:	d10c      	bne.n	2000107e <GPIO_DeInit+0xfa>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
20001064:	2380      	movs	r3, #128	; 0x80
20001066:	005b      	lsls	r3, r3, #1
20001068:	2101      	movs	r1, #1
2000106a:	0018      	movs	r0, r3
2000106c:	f7ff fc94 	bl	20000998 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
20001070:	2380      	movs	r3, #128	; 0x80
20001072:	005b      	lsls	r3, r3, #1
20001074:	2100      	movs	r1, #0
20001076:	0018      	movs	r0, r3
20001078:	f7ff fc8e 	bl	20000998 <RCC_AHB1PeriphResetCmd>
}
2000107c:	e020      	b.n	200010c0 <GPIO_DeInit+0x13c>
  else if (GPIOx == GPIOJ)
2000107e:	687b      	ldr	r3, [r7, #4]
20001080:	4a1a      	ldr	r2, [pc, #104]	; (200010ec <GPIO_DeInit+0x168>)
20001082:	4293      	cmp	r3, r2
20001084:	d10c      	bne.n	200010a0 <GPIO_DeInit+0x11c>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOJ, ENABLE);
20001086:	2380      	movs	r3, #128	; 0x80
20001088:	009b      	lsls	r3, r3, #2
2000108a:	2101      	movs	r1, #1
2000108c:	0018      	movs	r0, r3
2000108e:	f7ff fc83 	bl	20000998 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOJ, DISABLE);
20001092:	2380      	movs	r3, #128	; 0x80
20001094:	009b      	lsls	r3, r3, #2
20001096:	2100      	movs	r1, #0
20001098:	0018      	movs	r0, r3
2000109a:	f7ff fc7d 	bl	20000998 <RCC_AHB1PeriphResetCmd>
}
2000109e:	e00f      	b.n	200010c0 <GPIO_DeInit+0x13c>
    if (GPIOx == GPIOK)
200010a0:	687b      	ldr	r3, [r7, #4]
200010a2:	4a13      	ldr	r2, [pc, #76]	; (200010f0 <GPIO_DeInit+0x16c>)
200010a4:	4293      	cmp	r3, r2
200010a6:	d10b      	bne.n	200010c0 <GPIO_DeInit+0x13c>
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
200010a8:	2380      	movs	r3, #128	; 0x80
200010aa:	00db      	lsls	r3, r3, #3
200010ac:	2101      	movs	r1, #1
200010ae:	0018      	movs	r0, r3
200010b0:	f7ff fc72 	bl	20000998 <RCC_AHB1PeriphResetCmd>
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
200010b4:	2380      	movs	r3, #128	; 0x80
200010b6:	00db      	lsls	r3, r3, #3
200010b8:	2100      	movs	r1, #0
200010ba:	0018      	movs	r0, r3
200010bc:	f7ff fc6c 	bl	20000998 <RCC_AHB1PeriphResetCmd>
}
200010c0:	46c0      	nop			; (mov r8, r8)
200010c2:	46bd      	mov	sp, r7
200010c4:	b002      	add	sp, #8
200010c6:	bd80      	pop	{r7, pc}
200010c8:	40020000 	andmi	r0, r2, r0
200010cc:	40020400 	andmi	r0, r2, r0, lsl #8
200010d0:	40020800 	andmi	r0, r2, r0, lsl #16
200010d4:	40020c00 	andmi	r0, r2, r0, lsl #24
200010d8:	40021000 	andmi	r1, r2, r0
200010dc:	40021400 	andmi	r1, r2, r0, lsl #8
200010e0:	40021800 	andmi	r1, r2, r0, lsl #16
200010e4:	40021c00 	andmi	r1, r2, r0, lsl #24
200010e8:	40022000 	andmi	r2, r2, r0
200010ec:	40022400 	andmi	r2, r2, r0, lsl #8
200010f0:	40022800 	andmi	r2, r2, r0, lsl #16

200010f4 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
200010f4:	b580      	push	{r7, lr}
200010f6:	b086      	sub	sp, #24
200010f8:	af00      	add	r7, sp, #0
200010fa:	6078      	str	r0, [r7, #4]
200010fc:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
200010fe:	2300      	movs	r3, #0
20001100:	617b      	str	r3, [r7, #20]
20001102:	2300      	movs	r3, #0
20001104:	613b      	str	r3, [r7, #16]
20001106:	2300      	movs	r3, #0
20001108:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
2000110a:	2300      	movs	r3, #0
2000110c:	617b      	str	r3, [r7, #20]
2000110e:	e076      	b.n	200011fe <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
20001110:	2201      	movs	r2, #1
20001112:	697b      	ldr	r3, [r7, #20]
20001114:	409a      	lsls	r2, r3
20001116:	0013      	movs	r3, r2
20001118:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
2000111a:	683b      	ldr	r3, [r7, #0]
2000111c:	681a      	ldr	r2, [r3, #0]
2000111e:	693b      	ldr	r3, [r7, #16]
20001120:	4013      	ands	r3, r2
20001122:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
20001124:	68fa      	ldr	r2, [r7, #12]
20001126:	693b      	ldr	r3, [r7, #16]
20001128:	429a      	cmp	r2, r3
2000112a:	d165      	bne.n	200011f8 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
2000112c:	687b      	ldr	r3, [r7, #4]
2000112e:	681b      	ldr	r3, [r3, #0]
20001130:	697a      	ldr	r2, [r7, #20]
20001132:	0052      	lsls	r2, r2, #1
20001134:	2103      	movs	r1, #3
20001136:	4091      	lsls	r1, r2
20001138:	000a      	movs	r2, r1
2000113a:	43d2      	mvns	r2, r2
2000113c:	401a      	ands	r2, r3
2000113e:	687b      	ldr	r3, [r7, #4]
20001140:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
20001142:	687b      	ldr	r3, [r7, #4]
20001144:	681a      	ldr	r2, [r3, #0]
20001146:	683b      	ldr	r3, [r7, #0]
20001148:	791b      	ldrb	r3, [r3, #4]
2000114a:	0019      	movs	r1, r3
2000114c:	697b      	ldr	r3, [r7, #20]
2000114e:	005b      	lsls	r3, r3, #1
20001150:	4099      	lsls	r1, r3
20001152:	000b      	movs	r3, r1
20001154:	431a      	orrs	r2, r3
20001156:	687b      	ldr	r3, [r7, #4]
20001158:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
2000115a:	683b      	ldr	r3, [r7, #0]
2000115c:	791b      	ldrb	r3, [r3, #4]
2000115e:	2b01      	cmp	r3, #1
20001160:	d003      	beq.n	2000116a <GPIO_Init+0x76>
20001162:	683b      	ldr	r3, [r7, #0]
20001164:	791b      	ldrb	r3, [r3, #4]
20001166:	2b02      	cmp	r3, #2
20001168:	d12e      	bne.n	200011c8 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
2000116a:	687b      	ldr	r3, [r7, #4]
2000116c:	689b      	ldr	r3, [r3, #8]
2000116e:	697a      	ldr	r2, [r7, #20]
20001170:	0052      	lsls	r2, r2, #1
20001172:	2103      	movs	r1, #3
20001174:	4091      	lsls	r1, r2
20001176:	000a      	movs	r2, r1
20001178:	43d2      	mvns	r2, r2
2000117a:	401a      	ands	r2, r3
2000117c:	687b      	ldr	r3, [r7, #4]
2000117e:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
20001180:	687b      	ldr	r3, [r7, #4]
20001182:	689a      	ldr	r2, [r3, #8]
20001184:	683b      	ldr	r3, [r7, #0]
20001186:	795b      	ldrb	r3, [r3, #5]
20001188:	0019      	movs	r1, r3
2000118a:	697b      	ldr	r3, [r7, #20]
2000118c:	005b      	lsls	r3, r3, #1
2000118e:	4099      	lsls	r1, r3
20001190:	000b      	movs	r3, r1
20001192:	431a      	orrs	r2, r3
20001194:	687b      	ldr	r3, [r7, #4]
20001196:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
20001198:	687b      	ldr	r3, [r7, #4]
2000119a:	685b      	ldr	r3, [r3, #4]
2000119c:	697a      	ldr	r2, [r7, #20]
2000119e:	b292      	uxth	r2, r2
200011a0:	0011      	movs	r1, r2
200011a2:	2201      	movs	r2, #1
200011a4:	408a      	lsls	r2, r1
200011a6:	43d2      	mvns	r2, r2
200011a8:	401a      	ands	r2, r3
200011aa:	687b      	ldr	r3, [r7, #4]
200011ac:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
200011ae:	687b      	ldr	r3, [r7, #4]
200011b0:	685b      	ldr	r3, [r3, #4]
200011b2:	683a      	ldr	r2, [r7, #0]
200011b4:	7992      	ldrb	r2, [r2, #6]
200011b6:	0011      	movs	r1, r2
200011b8:	697a      	ldr	r2, [r7, #20]
200011ba:	b292      	uxth	r2, r2
200011bc:	4091      	lsls	r1, r2
200011be:	000a      	movs	r2, r1
200011c0:	b292      	uxth	r2, r2
200011c2:	431a      	orrs	r2, r3
200011c4:	687b      	ldr	r3, [r7, #4]
200011c6:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
200011c8:	687b      	ldr	r3, [r7, #4]
200011ca:	68db      	ldr	r3, [r3, #12]
200011cc:	697a      	ldr	r2, [r7, #20]
200011ce:	b292      	uxth	r2, r2
200011d0:	0052      	lsls	r2, r2, #1
200011d2:	2103      	movs	r1, #3
200011d4:	4091      	lsls	r1, r2
200011d6:	000a      	movs	r2, r1
200011d8:	43d2      	mvns	r2, r2
200011da:	401a      	ands	r2, r3
200011dc:	687b      	ldr	r3, [r7, #4]
200011de:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
200011e0:	687b      	ldr	r3, [r7, #4]
200011e2:	68da      	ldr	r2, [r3, #12]
200011e4:	683b      	ldr	r3, [r7, #0]
200011e6:	79db      	ldrb	r3, [r3, #7]
200011e8:	0019      	movs	r1, r3
200011ea:	697b      	ldr	r3, [r7, #20]
200011ec:	005b      	lsls	r3, r3, #1
200011ee:	4099      	lsls	r1, r3
200011f0:	000b      	movs	r3, r1
200011f2:	431a      	orrs	r2, r3
200011f4:	687b      	ldr	r3, [r7, #4]
200011f6:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
200011f8:	697b      	ldr	r3, [r7, #20]
200011fa:	3301      	adds	r3, #1
200011fc:	617b      	str	r3, [r7, #20]
200011fe:	697b      	ldr	r3, [r7, #20]
20001200:	2b0f      	cmp	r3, #15
20001202:	d985      	bls.n	20001110 <GPIO_Init+0x1c>
    }
  }
}
20001204:	46c0      	nop			; (mov r8, r8)
20001206:	46bd      	mov	sp, r7
20001208:	b006      	add	sp, #24
2000120a:	bd80      	pop	{r7, pc}

2000120c <GPIO_StructInit>:
  * @brief  Fills each GPIO_InitStruct member with its default value.
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
2000120c:	b580      	push	{r7, lr}
2000120e:	b082      	sub	sp, #8
20001210:	af00      	add	r7, sp, #0
20001212:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
20001214:	687b      	ldr	r3, [r7, #4]
20001216:	4a09      	ldr	r2, [pc, #36]	; (2000123c <GPIO_StructInit+0x30>)
20001218:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
2000121a:	687b      	ldr	r3, [r7, #4]
2000121c:	2200      	movs	r2, #0
2000121e:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
20001220:	687b      	ldr	r3, [r7, #4]
20001222:	2200      	movs	r2, #0
20001224:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
20001226:	687b      	ldr	r3, [r7, #4]
20001228:	2200      	movs	r2, #0
2000122a:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
2000122c:	687b      	ldr	r3, [r7, #4]
2000122e:	2200      	movs	r2, #0
20001230:	71da      	strb	r2, [r3, #7]
}
20001232:	46c0      	nop			; (mov r8, r8)
20001234:	46bd      	mov	sp, r7
20001236:	b002      	add	sp, #8
20001238:	bd80      	pop	{r7, pc}
2000123a:	46c0      	nop			; (mov r8, r8)
2000123c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>

20001240 <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be locked.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
20001240:	b580      	push	{r7, lr}
20001242:	b084      	sub	sp, #16
20001244:	af00      	add	r7, sp, #0
20001246:	6078      	str	r0, [r7, #4]
20001248:	000a      	movs	r2, r1
2000124a:	1cbb      	adds	r3, r7, #2
2000124c:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmp = 0x00010000;
2000124e:	2380      	movs	r3, #128	; 0x80
20001250:	025b      	lsls	r3, r3, #9
20001252:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  tmp |= GPIO_Pin;
20001254:	1cbb      	adds	r3, r7, #2
20001256:	881a      	ldrh	r2, [r3, #0]
20001258:	68fb      	ldr	r3, [r7, #12]
2000125a:	4313      	orrs	r3, r2
2000125c:	60fb      	str	r3, [r7, #12]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
2000125e:	68fa      	ldr	r2, [r7, #12]
20001260:	687b      	ldr	r3, [r7, #4]
20001262:	61da      	str	r2, [r3, #28]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
20001264:	1cbb      	adds	r3, r7, #2
20001266:	881a      	ldrh	r2, [r3, #0]
20001268:	687b      	ldr	r3, [r7, #4]
2000126a:	61da      	str	r2, [r3, #28]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
2000126c:	68fa      	ldr	r2, [r7, #12]
2000126e:	687b      	ldr	r3, [r7, #4]
20001270:	61da      	str	r2, [r3, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
20001272:	687b      	ldr	r3, [r7, #4]
20001274:	69db      	ldr	r3, [r3, #28]
20001276:	60fb      	str	r3, [r7, #12]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
20001278:	687b      	ldr	r3, [r7, #4]
2000127a:	69db      	ldr	r3, [r3, #28]
2000127c:	60fb      	str	r3, [r7, #12]
}
2000127e:	46c0      	nop			; (mov r8, r8)
20001280:	46bd      	mov	sp, r7
20001282:	b004      	add	sp, #16
20001284:	bd80      	pop	{r7, pc}

20001286 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
20001286:	b580      	push	{r7, lr}
20001288:	b084      	sub	sp, #16
2000128a:	af00      	add	r7, sp, #0
2000128c:	6078      	str	r0, [r7, #4]
2000128e:	000a      	movs	r2, r1
20001290:	1cbb      	adds	r3, r7, #2
20001292:	801a      	strh	r2, [r3, #0]
  uint8_t bitstatus = 0x00;
20001294:	230f      	movs	r3, #15
20001296:	18fb      	adds	r3, r7, r3
20001298:	2200      	movs	r2, #0
2000129a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
2000129c:	687b      	ldr	r3, [r7, #4]
2000129e:	691b      	ldr	r3, [r3, #16]
200012a0:	1cba      	adds	r2, r7, #2
200012a2:	8812      	ldrh	r2, [r2, #0]
200012a4:	4013      	ands	r3, r2
200012a6:	d004      	beq.n	200012b2 <GPIO_ReadInputDataBit+0x2c>
  {
    bitstatus = (uint8_t)Bit_SET;
200012a8:	230f      	movs	r3, #15
200012aa:	18fb      	adds	r3, r7, r3
200012ac:	2201      	movs	r2, #1
200012ae:	701a      	strb	r2, [r3, #0]
200012b0:	e003      	b.n	200012ba <GPIO_ReadInputDataBit+0x34>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
200012b2:	230f      	movs	r3, #15
200012b4:	18fb      	adds	r3, r7, r3
200012b6:	2200      	movs	r2, #0
200012b8:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
200012ba:	230f      	movs	r3, #15
200012bc:	18fb      	adds	r3, r7, r3
200012be:	781b      	ldrb	r3, [r3, #0]
}
200012c0:	0018      	movs	r0, r3
200012c2:	46bd      	mov	sp, r7
200012c4:	b004      	add	sp, #16
200012c6:	bd80      	pop	{r7, pc}

200012c8 <GPIO_ReadInputData>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F42xxx/43xxx devices.
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices. 
  * @retval GPIO input data port value.
  */
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
200012c8:	b580      	push	{r7, lr}
200012ca:	b082      	sub	sp, #8
200012cc:	af00      	add	r7, sp, #0
200012ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
200012d0:	687b      	ldr	r3, [r7, #4]
200012d2:	691b      	ldr	r3, [r3, #16]
200012d4:	b29b      	uxth	r3, r3
}
200012d6:	0018      	movs	r0, r3
200012d8:	46bd      	mov	sp, r7
200012da:	b002      	add	sp, #8
200012dc:	bd80      	pop	{r7, pc}

200012de <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *          This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
200012de:	b580      	push	{r7, lr}
200012e0:	b084      	sub	sp, #16
200012e2:	af00      	add	r7, sp, #0
200012e4:	6078      	str	r0, [r7, #4]
200012e6:	000a      	movs	r2, r1
200012e8:	1cbb      	adds	r3, r7, #2
200012ea:	801a      	strh	r2, [r3, #0]
  uint8_t bitstatus = 0x00;
200012ec:	230f      	movs	r3, #15
200012ee:	18fb      	adds	r3, r7, r3
200012f0:	2200      	movs	r2, #0
200012f2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if (((GPIOx->ODR) & GPIO_Pin) != (uint32_t)Bit_RESET)
200012f4:	687b      	ldr	r3, [r7, #4]
200012f6:	695b      	ldr	r3, [r3, #20]
200012f8:	1cba      	adds	r2, r7, #2
200012fa:	8812      	ldrh	r2, [r2, #0]
200012fc:	4013      	ands	r3, r2
200012fe:	d004      	beq.n	2000130a <GPIO_ReadOutputDataBit+0x2c>
  {
    bitstatus = (uint8_t)Bit_SET;
20001300:	230f      	movs	r3, #15
20001302:	18fb      	adds	r3, r7, r3
20001304:	2201      	movs	r2, #1
20001306:	701a      	strb	r2, [r3, #0]
20001308:	e003      	b.n	20001312 <GPIO_ReadOutputDataBit+0x34>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
2000130a:	230f      	movs	r3, #15
2000130c:	18fb      	adds	r3, r7, r3
2000130e:	2200      	movs	r2, #0
20001310:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
20001312:	230f      	movs	r3, #15
20001314:	18fb      	adds	r3, r7, r3
20001316:	781b      	ldrb	r3, [r3, #0]
}
20001318:	0018      	movs	r0, r3
2000131a:	46bd      	mov	sp, r7
2000131c:	b004      	add	sp, #16
2000131e:	bd80      	pop	{r7, pc}

20001320 <GPIO_ReadOutputData>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F42xxx/43xxx devices.
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices. 
  * @retval GPIO output data port value.
  */
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
20001320:	b580      	push	{r7, lr}
20001322:	b082      	sub	sp, #8
20001324:	af00      	add	r7, sp, #0
20001326:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
20001328:	687b      	ldr	r3, [r7, #4]
2000132a:	695b      	ldr	r3, [r3, #20]
2000132c:	b29b      	uxth	r3, r3
}
2000132e:	0018      	movs	r0, r3
20001330:	46bd      	mov	sp, r7
20001332:	b002      	add	sp, #8
20001334:	bd80      	pop	{r7, pc}

20001336 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
20001336:	b580      	push	{r7, lr}
20001338:	b082      	sub	sp, #8
2000133a:	af00      	add	r7, sp, #0
2000133c:	6078      	str	r0, [r7, #4]
2000133e:	000a      	movs	r2, r1
20001340:	1cbb      	adds	r3, r7, #2
20001342:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
20001344:	687b      	ldr	r3, [r7, #4]
20001346:	1cba      	adds	r2, r7, #2
20001348:	8812      	ldrh	r2, [r2, #0]
2000134a:	831a      	strh	r2, [r3, #24]
}
2000134c:	46c0      	nop			; (mov r8, r8)
2000134e:	46bd      	mov	sp, r7
20001350:	b002      	add	sp, #8
20001352:	bd80      	pop	{r7, pc}

20001354 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
20001354:	b580      	push	{r7, lr}
20001356:	b082      	sub	sp, #8
20001358:	af00      	add	r7, sp, #0
2000135a:	6078      	str	r0, [r7, #4]
2000135c:	000a      	movs	r2, r1
2000135e:	1cbb      	adds	r3, r7, #2
20001360:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
20001362:	687b      	ldr	r3, [r7, #4]
20001364:	1cba      	adds	r2, r7, #2
20001366:	8812      	ldrh	r2, [r2, #0]
20001368:	835a      	strh	r2, [r3, #26]
}
2000136a:	46c0      	nop			; (mov r8, r8)
2000136c:	46bd      	mov	sp, r7
2000136e:	b002      	add	sp, #8
20001370:	bd80      	pop	{r7, pc}

20001372 <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
20001372:	b580      	push	{r7, lr}
20001374:	b082      	sub	sp, #8
20001376:	af00      	add	r7, sp, #0
20001378:	6078      	str	r0, [r7, #4]
2000137a:	0008      	movs	r0, r1
2000137c:	0011      	movs	r1, r2
2000137e:	1cbb      	adds	r3, r7, #2
20001380:	1c02      	adds	r2, r0, #0
20001382:	801a      	strh	r2, [r3, #0]
20001384:	1c7b      	adds	r3, r7, #1
20001386:	1c0a      	adds	r2, r1, #0
20001388:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
2000138a:	1c7b      	adds	r3, r7, #1
2000138c:	781b      	ldrb	r3, [r3, #0]
2000138e:	2b00      	cmp	r3, #0
20001390:	d004      	beq.n	2000139c <GPIO_WriteBit+0x2a>
  {
    GPIOx->BSRRL = GPIO_Pin;
20001392:	687b      	ldr	r3, [r7, #4]
20001394:	1cba      	adds	r2, r7, #2
20001396:	8812      	ldrh	r2, [r2, #0]
20001398:	831a      	strh	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
  }
}
2000139a:	e003      	b.n	200013a4 <GPIO_WriteBit+0x32>
    GPIOx->BSRRH = GPIO_Pin ;
2000139c:	687b      	ldr	r3, [r7, #4]
2000139e:	1cba      	adds	r2, r7, #2
200013a0:	8812      	ldrh	r2, [r2, #0]
200013a2:	835a      	strh	r2, [r3, #26]
}
200013a4:	46c0      	nop			; (mov r8, r8)
200013a6:	46bd      	mov	sp, r7
200013a8:	b002      	add	sp, #8
200013aa:	bd80      	pop	{r7, pc}

200013ac <GPIO_Write>:
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices. 
  * @param  PortVal: specifies the value to be written to the port output data register.
  * @retval None
  */
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
200013ac:	b580      	push	{r7, lr}
200013ae:	b082      	sub	sp, #8
200013b0:	af00      	add	r7, sp, #0
200013b2:	6078      	str	r0, [r7, #4]
200013b4:	000a      	movs	r2, r1
200013b6:	1cbb      	adds	r3, r7, #2
200013b8:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
200013ba:	1cbb      	adds	r3, r7, #2
200013bc:	881a      	ldrh	r2, [r3, #0]
200013be:	687b      	ldr	r3, [r7, #4]
200013c0:	615a      	str	r2, [r3, #20]
}
200013c2:	46c0      	nop			; (mov r8, r8)
200013c4:	46bd      	mov	sp, r7
200013c6:	b002      	add	sp, #8
200013c8:	bd80      	pop	{r7, pc}

200013ca <GPIO_ToggleBits>:
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices. 
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
200013ca:	b580      	push	{r7, lr}
200013cc:	b082      	sub	sp, #8
200013ce:	af00      	add	r7, sp, #0
200013d0:	6078      	str	r0, [r7, #4]
200013d2:	000a      	movs	r2, r1
200013d4:	1cbb      	adds	r3, r7, #2
200013d6:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
200013d8:	687b      	ldr	r3, [r7, #4]
200013da:	695a      	ldr	r2, [r3, #20]
200013dc:	1cbb      	adds	r3, r7, #2
200013de:	881b      	ldrh	r3, [r3, #0]
200013e0:	405a      	eors	r2, r3
200013e2:	687b      	ldr	r3, [r7, #4]
200013e4:	615a      	str	r2, [r3, #20]
}
200013e6:	46c0      	nop			; (mov r8, r8)
200013e8:	46bd      	mov	sp, r7
200013ea:	b002      	add	sp, #8
200013ec:	bd80      	pop	{r7, pc}

200013ee <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_LTDC: Connect LTDC pins to AF14 for STM32F429xx/439xx devices. 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
200013ee:	b580      	push	{r7, lr}
200013f0:	b084      	sub	sp, #16
200013f2:	af00      	add	r7, sp, #0
200013f4:	6078      	str	r0, [r7, #4]
200013f6:	0008      	movs	r0, r1
200013f8:	0011      	movs	r1, r2
200013fa:	1cbb      	adds	r3, r7, #2
200013fc:	1c02      	adds	r2, r0, #0
200013fe:	801a      	strh	r2, [r3, #0]
20001400:	1c7b      	adds	r3, r7, #1
20001402:	1c0a      	adds	r2, r1, #0
20001404:	701a      	strb	r2, [r3, #0]
  uint32_t temp = 0x00;
20001406:	2300      	movs	r3, #0
20001408:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
2000140a:	2300      	movs	r3, #0
2000140c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
2000140e:	1c7b      	adds	r3, r7, #1
20001410:	781a      	ldrb	r2, [r3, #0]
20001412:	1cbb      	adds	r3, r7, #2
20001414:	881b      	ldrh	r3, [r3, #0]
20001416:	2107      	movs	r1, #7
20001418:	400b      	ands	r3, r1
2000141a:	009b      	lsls	r3, r3, #2
2000141c:	409a      	lsls	r2, r3
2000141e:	0013      	movs	r3, r2
20001420:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
20001422:	1cbb      	adds	r3, r7, #2
20001424:	881b      	ldrh	r3, [r3, #0]
20001426:	08db      	lsrs	r3, r3, #3
20001428:	b29b      	uxth	r3, r3
2000142a:	001a      	movs	r2, r3
2000142c:	687b      	ldr	r3, [r7, #4]
2000142e:	3208      	adds	r2, #8
20001430:	0092      	lsls	r2, r2, #2
20001432:	58d3      	ldr	r3, [r2, r3]
20001434:	1cba      	adds	r2, r7, #2
20001436:	8812      	ldrh	r2, [r2, #0]
20001438:	2107      	movs	r1, #7
2000143a:	400a      	ands	r2, r1
2000143c:	0092      	lsls	r2, r2, #2
2000143e:	210f      	movs	r1, #15
20001440:	4091      	lsls	r1, r2
20001442:	000a      	movs	r2, r1
20001444:	43d2      	mvns	r2, r2
20001446:	1cb9      	adds	r1, r7, #2
20001448:	8809      	ldrh	r1, [r1, #0]
2000144a:	08c9      	lsrs	r1, r1, #3
2000144c:	b289      	uxth	r1, r1
2000144e:	0008      	movs	r0, r1
20001450:	401a      	ands	r2, r3
20001452:	0011      	movs	r1, r2
20001454:	687b      	ldr	r3, [r7, #4]
20001456:	0002      	movs	r2, r0
20001458:	3208      	adds	r2, #8
2000145a:	0092      	lsls	r2, r2, #2
2000145c:	50d1      	str	r1, [r2, r3]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
2000145e:	1cbb      	adds	r3, r7, #2
20001460:	881b      	ldrh	r3, [r3, #0]
20001462:	08db      	lsrs	r3, r3, #3
20001464:	b29b      	uxth	r3, r3
20001466:	001a      	movs	r2, r3
20001468:	687b      	ldr	r3, [r7, #4]
2000146a:	3208      	adds	r2, #8
2000146c:	0092      	lsls	r2, r2, #2
2000146e:	58d3      	ldr	r3, [r2, r3]
20001470:	68fa      	ldr	r2, [r7, #12]
20001472:	4313      	orrs	r3, r2
20001474:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
20001476:	1cbb      	adds	r3, r7, #2
20001478:	881b      	ldrh	r3, [r3, #0]
2000147a:	08db      	lsrs	r3, r3, #3
2000147c:	b29b      	uxth	r3, r3
2000147e:	001a      	movs	r2, r3
20001480:	687b      	ldr	r3, [r7, #4]
20001482:	3208      	adds	r2, #8
20001484:	0092      	lsls	r2, r2, #2
20001486:	68b9      	ldr	r1, [r7, #8]
20001488:	50d1      	str	r1, [r2, r3]
}
2000148a:	46c0      	nop			; (mov r8, r8)
2000148c:	46bd      	mov	sp, r7
2000148e:	b004      	add	sp, #16
20001490:	bd80      	pop	{r7, pc}
20001492:	46c0      	nop			; (mov r8, r8)

20001494 <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
20001494:	b580      	push	{r7, lr}
20001496:	b082      	sub	sp, #8
20001498:	af00      	add	r7, sp, #0
2000149a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
2000149c:	4b04      	ldr	r3, [pc, #16]	; (200014b0 <NVIC_PriorityGroupConfig+0x1c>)
2000149e:	687a      	ldr	r2, [r7, #4]
200014a0:	4904      	ldr	r1, [pc, #16]	; (200014b4 <NVIC_PriorityGroupConfig+0x20>)
200014a2:	430a      	orrs	r2, r1
200014a4:	60da      	str	r2, [r3, #12]
}
200014a6:	46c0      	nop			; (mov r8, r8)
200014a8:	46bd      	mov	sp, r7
200014aa:	b002      	add	sp, #8
200014ac:	bd80      	pop	{r7, pc}
200014ae:	46c0      	nop			; (mov r8, r8)
200014b0:	e000ed00 	and	lr, r0, r0, lsl #26
200014b4:	05fa0000 	ldrbeq	r0, [sl, #0]!

200014b8 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
200014b8:	b5b0      	push	{r4, r5, r7, lr}
200014ba:	b084      	sub	sp, #16
200014bc:	af00      	add	r7, sp, #0
200014be:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
200014c0:	230f      	movs	r3, #15
200014c2:	18fb      	adds	r3, r7, r3
200014c4:	2200      	movs	r2, #0
200014c6:	701a      	strb	r2, [r3, #0]
200014c8:	230e      	movs	r3, #14
200014ca:	18fb      	adds	r3, r7, r3
200014cc:	2200      	movs	r2, #0
200014ce:	701a      	strb	r2, [r3, #0]
200014d0:	230d      	movs	r3, #13
200014d2:	18fb      	adds	r3, r7, r3
200014d4:	220f      	movs	r2, #15
200014d6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
200014d8:	687b      	ldr	r3, [r7, #4]
200014da:	78db      	ldrb	r3, [r3, #3]
200014dc:	2b00      	cmp	r3, #0
200014de:	d04d      	beq.n	2000157c <NVIC_Init+0xc4>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
200014e0:	4b31      	ldr	r3, [pc, #196]	; (200015a8 <NVIC_Init+0xf0>)
200014e2:	68db      	ldr	r3, [r3, #12]
200014e4:	43db      	mvns	r3, r3
200014e6:	0a1b      	lsrs	r3, r3, #8
200014e8:	b2da      	uxtb	r2, r3
200014ea:	200f      	movs	r0, #15
200014ec:	183b      	adds	r3, r7, r0
200014ee:	2107      	movs	r1, #7
200014f0:	400a      	ands	r2, r1
200014f2:	701a      	strb	r2, [r3, #0]
    tmppre = (0x4 - tmppriority);
200014f4:	250e      	movs	r5, #14
200014f6:	197b      	adds	r3, r7, r5
200014f8:	183a      	adds	r2, r7, r0
200014fa:	7812      	ldrb	r2, [r2, #0]
200014fc:	2104      	movs	r1, #4
200014fe:	1a8a      	subs	r2, r1, r2
20001500:	701a      	strb	r2, [r3, #0]
    tmpsub = tmpsub >> tmppriority;
20001502:	240d      	movs	r4, #13
20001504:	193b      	adds	r3, r7, r4
20001506:	781a      	ldrb	r2, [r3, #0]
20001508:	0001      	movs	r1, r0
2000150a:	187b      	adds	r3, r7, r1
2000150c:	781b      	ldrb	r3, [r3, #0]
2000150e:	411a      	asrs	r2, r3
20001510:	193b      	adds	r3, r7, r4
20001512:	701a      	strb	r2, [r3, #0]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
20001514:	687b      	ldr	r3, [r7, #4]
20001516:	785b      	ldrb	r3, [r3, #1]
20001518:	001a      	movs	r2, r3
2000151a:	197b      	adds	r3, r7, r5
2000151c:	781b      	ldrb	r3, [r3, #0]
2000151e:	409a      	lsls	r2, r3
20001520:	0008      	movs	r0, r1
20001522:	187b      	adds	r3, r7, r1
20001524:	701a      	strb	r2, [r3, #0]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
20001526:	687b      	ldr	r3, [r7, #4]
20001528:	789b      	ldrb	r3, [r3, #2]
2000152a:	193a      	adds	r2, r7, r4
2000152c:	7812      	ldrb	r2, [r2, #0]
2000152e:	4013      	ands	r3, r2
20001530:	b2d9      	uxtb	r1, r3
20001532:	183b      	adds	r3, r7, r0
20001534:	183a      	adds	r2, r7, r0
20001536:	7812      	ldrb	r2, [r2, #0]
20001538:	430a      	orrs	r2, r1
2000153a:	701a      	strb	r2, [r3, #0]
        
    tmppriority = tmppriority << 0x04;
2000153c:	183b      	adds	r3, r7, r0
2000153e:	183a      	adds	r2, r7, r0
20001540:	7812      	ldrb	r2, [r2, #0]
20001542:	0112      	lsls	r2, r2, #4
20001544:	701a      	strb	r2, [r3, #0]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
20001546:	4a19      	ldr	r2, [pc, #100]	; (200015ac <NVIC_Init+0xf4>)
20001548:	687b      	ldr	r3, [r7, #4]
2000154a:	781b      	ldrb	r3, [r3, #0]
2000154c:	0019      	movs	r1, r3
2000154e:	23c0      	movs	r3, #192	; 0xc0
20001550:	009b      	lsls	r3, r3, #2
20001552:	1852      	adds	r2, r2, r1
20001554:	18d3      	adds	r3, r2, r3
20001556:	183a      	adds	r2, r7, r0
20001558:	7812      	ldrb	r2, [r2, #0]
2000155a:	701a      	strb	r2, [r3, #0]
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
2000155c:	687b      	ldr	r3, [r7, #4]
2000155e:	781b      	ldrb	r3, [r3, #0]
20001560:	001a      	movs	r2, r3
20001562:	231f      	movs	r3, #31
20001564:	4013      	ands	r3, r2
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
20001566:	4911      	ldr	r1, [pc, #68]	; (200015ac <NVIC_Init+0xf4>)
20001568:	687a      	ldr	r2, [r7, #4]
2000156a:	7812      	ldrb	r2, [r2, #0]
2000156c:	0952      	lsrs	r2, r2, #5
2000156e:	b2d2      	uxtb	r2, r2
20001570:	0010      	movs	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
20001572:	2201      	movs	r2, #1
20001574:	409a      	lsls	r2, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
20001576:	0083      	lsls	r3, r0, #2
20001578:	505a      	str	r2, [r3, r1]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
2000157a:	e010      	b.n	2000159e <NVIC_Init+0xe6>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
2000157c:	687b      	ldr	r3, [r7, #4]
2000157e:	781b      	ldrb	r3, [r3, #0]
20001580:	001a      	movs	r2, r3
20001582:	231f      	movs	r3, #31
20001584:	4013      	ands	r3, r2
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
20001586:	4909      	ldr	r1, [pc, #36]	; (200015ac <NVIC_Init+0xf4>)
20001588:	687a      	ldr	r2, [r7, #4]
2000158a:	7812      	ldrb	r2, [r2, #0]
2000158c:	0952      	lsrs	r2, r2, #5
2000158e:	b2d2      	uxtb	r2, r2
20001590:	0010      	movs	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
20001592:	2201      	movs	r2, #1
20001594:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
20001596:	0003      	movs	r3, r0
20001598:	3320      	adds	r3, #32
2000159a:	009b      	lsls	r3, r3, #2
2000159c:	505a      	str	r2, [r3, r1]
}
2000159e:	46c0      	nop			; (mov r8, r8)
200015a0:	46bd      	mov	sp, r7
200015a2:	b004      	add	sp, #16
200015a4:	bdb0      	pop	{r4, r5, r7, pc}
200015a6:	46c0      	nop			; (mov r8, r8)
200015a8:	e000ed00 	and	lr, r0, r0, lsl #26
200015ac:	e000e100 	and	lr, r0, r0, lsl #2

200015b0 <NVIC_SetVectorTable>:
  *     @arg NVIC_VectTab_FLASH: Vector Table in internal FLASH.
  * @param  Offset: Vector Table base offset field. This value must be a multiple of 0x200.
  * @retval None
  */
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{ 
200015b0:	b580      	push	{r7, lr}
200015b2:	b082      	sub	sp, #8
200015b4:	af00      	add	r7, sp, #0
200015b6:	6078      	str	r0, [r7, #4]
200015b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
200015ba:	683b      	ldr	r3, [r7, #0]
200015bc:	4a05      	ldr	r2, [pc, #20]	; (200015d4 <NVIC_SetVectorTable+0x24>)
200015be:	4013      	ands	r3, r2
200015c0:	0019      	movs	r1, r3
200015c2:	4b05      	ldr	r3, [pc, #20]	; (200015d8 <NVIC_SetVectorTable+0x28>)
200015c4:	687a      	ldr	r2, [r7, #4]
200015c6:	430a      	orrs	r2, r1
200015c8:	609a      	str	r2, [r3, #8]
}
200015ca:	46c0      	nop			; (mov r8, r8)
200015cc:	46bd      	mov	sp, r7
200015ce:	b002      	add	sp, #8
200015d0:	bd80      	pop	{r7, pc}
200015d2:	46c0      	nop			; (mov r8, r8)
200015d4:	1fffff80 	svcne	0x00ffff80
200015d8:	e000ed00 	and	lr, r0, r0, lsl #26

200015dc <NVIC_SystemLPConfig>:
  *     @arg NVIC_LP_SLEEPONEXIT: Low Power Sleep on Exit.
  * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
200015dc:	b580      	push	{r7, lr}
200015de:	b082      	sub	sp, #8
200015e0:	af00      	add	r7, sp, #0
200015e2:	0002      	movs	r2, r0
200015e4:	1dfb      	adds	r3, r7, #7
200015e6:	701a      	strb	r2, [r3, #0]
200015e8:	1dbb      	adds	r3, r7, #6
200015ea:	1c0a      	adds	r2, r1, #0
200015ec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
200015ee:	1dbb      	adds	r3, r7, #6
200015f0:	781b      	ldrb	r3, [r3, #0]
200015f2:	2b00      	cmp	r3, #0
200015f4:	d007      	beq.n	20001606 <NVIC_SystemLPConfig+0x2a>
  {
    SCB->SCR |= LowPowerMode;
200015f6:	4b0a      	ldr	r3, [pc, #40]	; (20001620 <NVIC_SystemLPConfig+0x44>)
200015f8:	6919      	ldr	r1, [r3, #16]
200015fa:	1dfb      	adds	r3, r7, #7
200015fc:	781a      	ldrb	r2, [r3, #0]
200015fe:	4b08      	ldr	r3, [pc, #32]	; (20001620 <NVIC_SystemLPConfig+0x44>)
20001600:	430a      	orrs	r2, r1
20001602:	611a      	str	r2, [r3, #16]
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
  }
}
20001604:	e007      	b.n	20001616 <NVIC_SystemLPConfig+0x3a>
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
20001606:	4b06      	ldr	r3, [pc, #24]	; (20001620 <NVIC_SystemLPConfig+0x44>)
20001608:	691a      	ldr	r2, [r3, #16]
2000160a:	1dfb      	adds	r3, r7, #7
2000160c:	781b      	ldrb	r3, [r3, #0]
2000160e:	43d9      	mvns	r1, r3
20001610:	4b03      	ldr	r3, [pc, #12]	; (20001620 <NVIC_SystemLPConfig+0x44>)
20001612:	400a      	ands	r2, r1
20001614:	611a      	str	r2, [r3, #16]
}
20001616:	46c0      	nop			; (mov r8, r8)
20001618:	46bd      	mov	sp, r7
2000161a:	b002      	add	sp, #8
2000161c:	bd80      	pop	{r7, pc}
2000161e:	46c0      	nop			; (mov r8, r8)
20001620:	e000ed00 	and	lr, r0, r0, lsl #26

20001624 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
20001624:	b580      	push	{r7, lr}
20001626:	b082      	sub	sp, #8
20001628:	af00      	add	r7, sp, #0
2000162a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
2000162c:	687b      	ldr	r3, [r7, #4]
2000162e:	2b04      	cmp	r3, #4
20001630:	d106      	bne.n	20001640 <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
20001632:	4b08      	ldr	r3, [pc, #32]	; (20001654 <SysTick_CLKSourceConfig+0x30>)
20001634:	681a      	ldr	r2, [r3, #0]
20001636:	4b07      	ldr	r3, [pc, #28]	; (20001654 <SysTick_CLKSourceConfig+0x30>)
20001638:	2104      	movs	r1, #4
2000163a:	430a      	orrs	r2, r1
2000163c:	601a      	str	r2, [r3, #0]
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
  }
}
2000163e:	e005      	b.n	2000164c <SysTick_CLKSourceConfig+0x28>
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
20001640:	4b04      	ldr	r3, [pc, #16]	; (20001654 <SysTick_CLKSourceConfig+0x30>)
20001642:	681a      	ldr	r2, [r3, #0]
20001644:	4b03      	ldr	r3, [pc, #12]	; (20001654 <SysTick_CLKSourceConfig+0x30>)
20001646:	2104      	movs	r1, #4
20001648:	438a      	bics	r2, r1
2000164a:	601a      	str	r2, [r3, #0]
}
2000164c:	46c0      	nop			; (mov r8, r8)
2000164e:	46bd      	mov	sp, r7
20001650:	b002      	add	sp, #8
20001652:	bd80      	pop	{r7, pc}
20001654:	e000e010 	and	lr, r0, r0, lsl r0

20001658 <bufferInit>:
#include "buffer.h"

//Nollställer bufferten
void bufferInit(FIFO *buffer) {
20001658:	b580      	push	{r7, lr}
2000165a:	b082      	sub	sp, #8
2000165c:	af00      	add	r7, sp, #0
2000165e:	6078      	str	r0, [r7, #4]
    buffer->count = 0;
20001660:	687b      	ldr	r3, [r7, #4]
20001662:	2264      	movs	r2, #100	; 0x64
20001664:	2100      	movs	r1, #0
20001666:	5499      	strb	r1, [r3, r2]
    buffer->in = 0;
20001668:	687b      	ldr	r3, [r7, #4]
2000166a:	2265      	movs	r2, #101	; 0x65
2000166c:	2100      	movs	r1, #0
2000166e:	5499      	strb	r1, [r3, r2]
    buffer->out = 0;
20001670:	687b      	ldr	r3, [r7, #4]
20001672:	2266      	movs	r2, #102	; 0x66
20001674:	2100      	movs	r1, #0
20001676:	5499      	strb	r1, [r3, r2]
}
20001678:	46c0      	nop			; (mov r8, r8)
2000167a:	46bd      	mov	sp, r7
2000167c:	b002      	add	sp, #8
2000167e:	bd80      	pop	{r7, pc}

20001680 <bufferPut>:

//Lägger till ett elem i buffern.
//Returnerar 1 om det lyckades, 0 annars.
uint8_t bufferPut ( FIFO *buffer, uint8_t elem) {
20001680:	b580      	push	{r7, lr}
20001682:	b082      	sub	sp, #8
20001684:	af00      	add	r7, sp, #0
20001686:	6078      	str	r0, [r7, #4]
20001688:	000a      	movs	r2, r1
2000168a:	1cfb      	adds	r3, r7, #3
2000168c:	701a      	strb	r2, [r3, #0]
    //Kollar om bufferten är full.
    if (buffer->count == BUFFERSIZE){
2000168e:	687b      	ldr	r3, [r7, #4]
20001690:	2264      	movs	r2, #100	; 0x64
20001692:	5c9b      	ldrb	r3, [r3, r2]
20001694:	2b64      	cmp	r3, #100	; 0x64
20001696:	d101      	bne.n	2000169c <bufferPut+0x1c>
        return 0;
20001698:	2300      	movs	r3, #0
2000169a:	e01e      	b.n	200016da <bufferPut+0x5a>
    }

    //Lägger elem i bufferten
    buffer->buff[buffer->in++] = elem;
2000169c:	687b      	ldr	r3, [r7, #4]
2000169e:	2265      	movs	r2, #101	; 0x65
200016a0:	5c9b      	ldrb	r3, [r3, r2]
200016a2:	1c5a      	adds	r2, r3, #1
200016a4:	b2d0      	uxtb	r0, r2
200016a6:	687a      	ldr	r2, [r7, #4]
200016a8:	2165      	movs	r1, #101	; 0x65
200016aa:	5450      	strb	r0, [r2, r1]
200016ac:	0019      	movs	r1, r3
200016ae:	687b      	ldr	r3, [r7, #4]
200016b0:	1cfa      	adds	r2, r7, #3
200016b2:	7812      	ldrb	r2, [r2, #0]
200016b4:	545a      	strb	r2, [r3, r1]
    buffer->count++;
200016b6:	687b      	ldr	r3, [r7, #4]
200016b8:	2264      	movs	r2, #100	; 0x64
200016ba:	5c9b      	ldrb	r3, [r3, r2]
200016bc:	3301      	adds	r3, #1
200016be:	b2d9      	uxtb	r1, r3
200016c0:	687b      	ldr	r3, [r7, #4]
200016c2:	2264      	movs	r2, #100	; 0x64
200016c4:	5499      	strb	r1, [r3, r2]

    //Justerar pekaren om vi nått slutet
    if (buffer->in == BUFFERSIZE)
200016c6:	687b      	ldr	r3, [r7, #4]
200016c8:	2265      	movs	r2, #101	; 0x65
200016ca:	5c9b      	ldrb	r3, [r3, r2]
200016cc:	2b64      	cmp	r3, #100	; 0x64
200016ce:	d103      	bne.n	200016d8 <bufferPut+0x58>
        buffer->in = 0;
200016d0:	687b      	ldr	r3, [r7, #4]
200016d2:	2265      	movs	r2, #101	; 0x65
200016d4:	2100      	movs	r1, #0
200016d6:	5499      	strb	r1, [r3, r2]

    return 1;
200016d8:	2301      	movs	r3, #1
}
200016da:	0018      	movs	r0, r3
200016dc:	46bd      	mov	sp, r7
200016de:	b002      	add	sp, #8
200016e0:	bd80      	pop	{r7, pc}

200016e2 <bufferGet>:

//Hämtar ett element från buffern till dest.
//Returnerar 1 om det lyckades, 0 annars.
uint8_t bufferGet ( FIFO *buffer, uint8_t *dest) {
200016e2:	b580      	push	{r7, lr}
200016e4:	b082      	sub	sp, #8
200016e6:	af00      	add	r7, sp, #0
200016e8:	6078      	str	r0, [r7, #4]
200016ea:	6039      	str	r1, [r7, #0]
    //Kollar om bufferten är tom
    if (!buffer->count){
200016ec:	687b      	ldr	r3, [r7, #4]
200016ee:	2264      	movs	r2, #100	; 0x64
200016f0:	5c9b      	ldrb	r3, [r3, r2]
200016f2:	2b00      	cmp	r3, #0
200016f4:	d101      	bne.n	200016fa <bufferGet+0x18>
        return 0;
200016f6:	2300      	movs	r3, #0
200016f8:	e01e      	b.n	20001738 <bufferGet+0x56>
    }

    //Hämtar element ur buffern till dest
    *dest = buffer->buff[buffer->out++];
200016fa:	687b      	ldr	r3, [r7, #4]
200016fc:	2266      	movs	r2, #102	; 0x66
200016fe:	5c9b      	ldrb	r3, [r3, r2]
20001700:	1c5a      	adds	r2, r3, #1
20001702:	b2d0      	uxtb	r0, r2
20001704:	687a      	ldr	r2, [r7, #4]
20001706:	2166      	movs	r1, #102	; 0x66
20001708:	5450      	strb	r0, [r2, r1]
2000170a:	001a      	movs	r2, r3
2000170c:	687b      	ldr	r3, [r7, #4]
2000170e:	5c9a      	ldrb	r2, [r3, r2]
20001710:	683b      	ldr	r3, [r7, #0]
20001712:	701a      	strb	r2, [r3, #0]
    buffer->count--;
20001714:	687b      	ldr	r3, [r7, #4]
20001716:	2264      	movs	r2, #100	; 0x64
20001718:	5c9b      	ldrb	r3, [r3, r2]
2000171a:	3b01      	subs	r3, #1
2000171c:	b2d9      	uxtb	r1, r3
2000171e:	687b      	ldr	r3, [r7, #4]
20001720:	2264      	movs	r2, #100	; 0x64
20001722:	5499      	strb	r1, [r3, r2]

    //Justerar pekaren om vi nått slutet
    if (buffer->out == BUFFERSIZE)
20001724:	687b      	ldr	r3, [r7, #4]
20001726:	2266      	movs	r2, #102	; 0x66
20001728:	5c9b      	ldrb	r3, [r3, r2]
2000172a:	2b64      	cmp	r3, #100	; 0x64
2000172c:	d103      	bne.n	20001736 <bufferGet+0x54>
        buffer->out = 0;
2000172e:	687b      	ldr	r3, [r7, #4]
20001730:	2266      	movs	r2, #102	; 0x66
20001732:	2100      	movs	r1, #0
20001734:	5499      	strb	r1, [r3, r2]

    return 1;
20001736:	2301      	movs	r3, #1
20001738:	0018      	movs	r0, r3
2000173a:	46bd      	mov	sp, r7
2000173c:	b002      	add	sp, #8
2000173e:	bd80      	pop	{r7, pc}

20001740 <USART_DeInit>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
20001740:	b580      	push	{r7, lr}
20001742:	b082      	sub	sp, #8
20001744:	af00      	add	r7, sp, #0
20001746:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
20001748:	687b      	ldr	r3, [r7, #4]
2000174a:	4a41      	ldr	r2, [pc, #260]	; (20001850 <USART_DeInit+0x110>)
2000174c:	4293      	cmp	r3, r2
2000174e:	d108      	bne.n	20001762 <USART_DeInit+0x22>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
20001750:	2101      	movs	r1, #1
20001752:	2010      	movs	r0, #16
20001754:	f7ff f9a0 	bl	20000a98 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
20001758:	2100      	movs	r1, #0
2000175a:	2010      	movs	r0, #16
2000175c:	f7ff f99c 	bl	20000a98 <RCC_APB2PeriphResetCmd>
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, DISABLE);
    }
  }
}
20001760:	e071      	b.n	20001846 <USART_DeInit+0x106>
  else if (USARTx == USART2)
20001762:	687b      	ldr	r3, [r7, #4]
20001764:	4a3b      	ldr	r2, [pc, #236]	; (20001854 <USART_DeInit+0x114>)
20001766:	4293      	cmp	r3, r2
20001768:	d10c      	bne.n	20001784 <USART_DeInit+0x44>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
2000176a:	2380      	movs	r3, #128	; 0x80
2000176c:	029b      	lsls	r3, r3, #10
2000176e:	2101      	movs	r1, #1
20001770:	0018      	movs	r0, r3
20001772:	f7ff f971 	bl	20000a58 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
20001776:	2380      	movs	r3, #128	; 0x80
20001778:	029b      	lsls	r3, r3, #10
2000177a:	2100      	movs	r1, #0
2000177c:	0018      	movs	r0, r3
2000177e:	f7ff f96b 	bl	20000a58 <RCC_APB1PeriphResetCmd>
}
20001782:	e060      	b.n	20001846 <USART_DeInit+0x106>
  else if (USARTx == USART3)
20001784:	687b      	ldr	r3, [r7, #4]
20001786:	4a34      	ldr	r2, [pc, #208]	; (20001858 <USART_DeInit+0x118>)
20001788:	4293      	cmp	r3, r2
2000178a:	d10c      	bne.n	200017a6 <USART_DeInit+0x66>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
2000178c:	2380      	movs	r3, #128	; 0x80
2000178e:	02db      	lsls	r3, r3, #11
20001790:	2101      	movs	r1, #1
20001792:	0018      	movs	r0, r3
20001794:	f7ff f960 	bl	20000a58 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
20001798:	2380      	movs	r3, #128	; 0x80
2000179a:	02db      	lsls	r3, r3, #11
2000179c:	2100      	movs	r1, #0
2000179e:	0018      	movs	r0, r3
200017a0:	f7ff f95a 	bl	20000a58 <RCC_APB1PeriphResetCmd>
}
200017a4:	e04f      	b.n	20001846 <USART_DeInit+0x106>
  else if (USARTx == UART4)
200017a6:	687b      	ldr	r3, [r7, #4]
200017a8:	4a2c      	ldr	r2, [pc, #176]	; (2000185c <USART_DeInit+0x11c>)
200017aa:	4293      	cmp	r3, r2
200017ac:	d10c      	bne.n	200017c8 <USART_DeInit+0x88>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
200017ae:	2380      	movs	r3, #128	; 0x80
200017b0:	031b      	lsls	r3, r3, #12
200017b2:	2101      	movs	r1, #1
200017b4:	0018      	movs	r0, r3
200017b6:	f7ff f94f 	bl	20000a58 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
200017ba:	2380      	movs	r3, #128	; 0x80
200017bc:	031b      	lsls	r3, r3, #12
200017be:	2100      	movs	r1, #0
200017c0:	0018      	movs	r0, r3
200017c2:	f7ff f949 	bl	20000a58 <RCC_APB1PeriphResetCmd>
}
200017c6:	e03e      	b.n	20001846 <USART_DeInit+0x106>
  else if (USARTx == UART5)
200017c8:	687b      	ldr	r3, [r7, #4]
200017ca:	4a25      	ldr	r2, [pc, #148]	; (20001860 <USART_DeInit+0x120>)
200017cc:	4293      	cmp	r3, r2
200017ce:	d10c      	bne.n	200017ea <USART_DeInit+0xaa>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
200017d0:	2380      	movs	r3, #128	; 0x80
200017d2:	035b      	lsls	r3, r3, #13
200017d4:	2101      	movs	r1, #1
200017d6:	0018      	movs	r0, r3
200017d8:	f7ff f93e 	bl	20000a58 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
200017dc:	2380      	movs	r3, #128	; 0x80
200017de:	035b      	lsls	r3, r3, #13
200017e0:	2100      	movs	r1, #0
200017e2:	0018      	movs	r0, r3
200017e4:	f7ff f938 	bl	20000a58 <RCC_APB1PeriphResetCmd>
}
200017e8:	e02d      	b.n	20001846 <USART_DeInit+0x106>
  else if (USARTx == USART6)
200017ea:	687b      	ldr	r3, [r7, #4]
200017ec:	4a1d      	ldr	r2, [pc, #116]	; (20001864 <USART_DeInit+0x124>)
200017ee:	4293      	cmp	r3, r2
200017f0:	d108      	bne.n	20001804 <USART_DeInit+0xc4>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
200017f2:	2101      	movs	r1, #1
200017f4:	2020      	movs	r0, #32
200017f6:	f7ff f94f 	bl	20000a98 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
200017fa:	2100      	movs	r1, #0
200017fc:	2020      	movs	r0, #32
200017fe:	f7ff f94b 	bl	20000a98 <RCC_APB2PeriphResetCmd>
}
20001802:	e020      	b.n	20001846 <USART_DeInit+0x106>
  else if (USARTx == UART7)
20001804:	687b      	ldr	r3, [r7, #4]
20001806:	4a18      	ldr	r2, [pc, #96]	; (20001868 <USART_DeInit+0x128>)
20001808:	4293      	cmp	r3, r2
2000180a:	d10c      	bne.n	20001826 <USART_DeInit+0xe6>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART7, ENABLE);
2000180c:	2380      	movs	r3, #128	; 0x80
2000180e:	05db      	lsls	r3, r3, #23
20001810:	2101      	movs	r1, #1
20001812:	0018      	movs	r0, r3
20001814:	f7ff f920 	bl	20000a58 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART7, DISABLE);
20001818:	2380      	movs	r3, #128	; 0x80
2000181a:	05db      	lsls	r3, r3, #23
2000181c:	2100      	movs	r1, #0
2000181e:	0018      	movs	r0, r3
20001820:	f7ff f91a 	bl	20000a58 <RCC_APB1PeriphResetCmd>
}
20001824:	e00f      	b.n	20001846 <USART_DeInit+0x106>
    if (USARTx == UART8)
20001826:	687b      	ldr	r3, [r7, #4]
20001828:	4a10      	ldr	r2, [pc, #64]	; (2000186c <USART_DeInit+0x12c>)
2000182a:	4293      	cmp	r3, r2
2000182c:	d10b      	bne.n	20001846 <USART_DeInit+0x106>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, ENABLE);
2000182e:	2380      	movs	r3, #128	; 0x80
20001830:	061b      	lsls	r3, r3, #24
20001832:	2101      	movs	r1, #1
20001834:	0018      	movs	r0, r3
20001836:	f7ff f90f 	bl	20000a58 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, DISABLE);
2000183a:	2380      	movs	r3, #128	; 0x80
2000183c:	061b      	lsls	r3, r3, #24
2000183e:	2100      	movs	r1, #0
20001840:	0018      	movs	r0, r3
20001842:	f7ff f909 	bl	20000a58 <RCC_APB1PeriphResetCmd>
}
20001846:	46c0      	nop			; (mov r8, r8)
20001848:	46bd      	mov	sp, r7
2000184a:	b002      	add	sp, #8
2000184c:	bd80      	pop	{r7, pc}
2000184e:	46c0      	nop			; (mov r8, r8)
20001850:	40011000 	andmi	r1, r1, r0
20001854:	40004400 	andmi	r4, r0, r0, lsl #8
20001858:	40004800 	andmi	r4, r0, r0, lsl #16
2000185c:	40004c00 	andmi	r4, r0, r0, lsl #24
20001860:	40005000 	andmi	r5, r0, r0
20001864:	40011400 	andmi	r1, r1, r0, lsl #8
20001868:	40007800 	andmi	r7, r0, r0, lsl #16
2000186c:	40007c00 	andmi	r7, r0, r0, lsl #24

20001870 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
20001870:	b580      	push	{r7, lr}
20001872:	b08a      	sub	sp, #40	; 0x28
20001874:	af00      	add	r7, sp, #0
20001876:	6078      	str	r0, [r7, #4]
20001878:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
2000187a:	2300      	movs	r3, #0
2000187c:	627b      	str	r3, [r7, #36]	; 0x24
2000187e:	2300      	movs	r3, #0
20001880:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
20001882:	2300      	movs	r3, #0
20001884:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
20001886:	2300      	movs	r3, #0
20001888:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
2000188a:	687b      	ldr	r3, [r7, #4]
2000188c:	8a1b      	ldrh	r3, [r3, #16]
2000188e:	b29b      	uxth	r3, r3
20001890:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
20001892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20001894:	4a56      	ldr	r2, [pc, #344]	; (200019f0 <USART_Init+0x180>)
20001896:	4013      	ands	r3, r2
20001898:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
2000189a:	683b      	ldr	r3, [r7, #0]
2000189c:	88db      	ldrh	r3, [r3, #6]
2000189e:	001a      	movs	r2, r3
200018a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200018a2:	4313      	orrs	r3, r2
200018a4:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
200018a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200018a8:	b29a      	uxth	r2, r3
200018aa:	687b      	ldr	r3, [r7, #4]
200018ac:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
200018ae:	687b      	ldr	r3, [r7, #4]
200018b0:	899b      	ldrh	r3, [r3, #12]
200018b2:	b29b      	uxth	r3, r3
200018b4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
200018b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200018b8:	4a4e      	ldr	r2, [pc, #312]	; (200019f4 <USART_Init+0x184>)
200018ba:	4013      	ands	r3, r2
200018bc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
200018be:	683b      	ldr	r3, [r7, #0]
200018c0:	889a      	ldrh	r2, [r3, #4]
200018c2:	683b      	ldr	r3, [r7, #0]
200018c4:	891b      	ldrh	r3, [r3, #8]
200018c6:	4313      	orrs	r3, r2
200018c8:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
200018ca:	683b      	ldr	r3, [r7, #0]
200018cc:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
200018ce:	4313      	orrs	r3, r2
200018d0:	b29b      	uxth	r3, r3
200018d2:	001a      	movs	r2, r3
200018d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200018d6:	4313      	orrs	r3, r2
200018d8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
200018da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200018dc:	b29a      	uxth	r2, r3
200018de:	687b      	ldr	r3, [r7, #4]
200018e0:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
200018e2:	687b      	ldr	r3, [r7, #4]
200018e4:	8a9b      	ldrh	r3, [r3, #20]
200018e6:	b29b      	uxth	r3, r3
200018e8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
200018ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200018ec:	4a42      	ldr	r2, [pc, #264]	; (200019f8 <USART_Init+0x188>)
200018ee:	4013      	ands	r3, r2
200018f0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
200018f2:	683b      	ldr	r3, [r7, #0]
200018f4:	899b      	ldrh	r3, [r3, #12]
200018f6:	001a      	movs	r2, r3
200018f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200018fa:	4313      	orrs	r3, r2
200018fc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
200018fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20001900:	b29a      	uxth	r2, r3
20001902:	687b      	ldr	r3, [r7, #4]
20001904:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
20001906:	2308      	movs	r3, #8
20001908:	18fb      	adds	r3, r7, r3
2000190a:	0018      	movs	r0, r3
2000190c:	f7fe fdf4 	bl	200004f8 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
20001910:	687b      	ldr	r3, [r7, #4]
20001912:	4a3a      	ldr	r2, [pc, #232]	; (200019fc <USART_Init+0x18c>)
20001914:	4293      	cmp	r3, r2
20001916:	d003      	beq.n	20001920 <USART_Init+0xb0>
20001918:	687b      	ldr	r3, [r7, #4]
2000191a:	4a39      	ldr	r2, [pc, #228]	; (20001a00 <USART_Init+0x190>)
2000191c:	4293      	cmp	r3, r2
2000191e:	d104      	bne.n	2000192a <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
20001920:	2308      	movs	r3, #8
20001922:	18fb      	adds	r3, r7, r3
20001924:	68db      	ldr	r3, [r3, #12]
20001926:	623b      	str	r3, [r7, #32]
20001928:	e003      	b.n	20001932 <USART_Init+0xc2>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
2000192a:	2308      	movs	r3, #8
2000192c:	18fb      	adds	r3, r7, r3
2000192e:	689b      	ldr	r3, [r3, #8]
20001930:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
20001932:	687b      	ldr	r3, [r7, #4]
20001934:	899b      	ldrh	r3, [r3, #12]
20001936:	b29b      	uxth	r3, r3
20001938:	b21b      	sxth	r3, r3
2000193a:	2b00      	cmp	r3, #0
2000193c:	da0f      	bge.n	2000195e <USART_Init+0xee>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
2000193e:	6a3a      	ldr	r2, [r7, #32]
20001940:	0013      	movs	r3, r2
20001942:	009b      	lsls	r3, r3, #2
20001944:	189b      	adds	r3, r3, r2
20001946:	009a      	lsls	r2, r3, #2
20001948:	189a      	adds	r2, r3, r2
2000194a:	683b      	ldr	r3, [r7, #0]
2000194c:	681b      	ldr	r3, [r3, #0]
2000194e:	005b      	lsls	r3, r3, #1
20001950:	0019      	movs	r1, r3
20001952:	0010      	movs	r0, r2
20001954:	f000 fbf4 	bl	20002140 <__udivsi3>
20001958:	0003      	movs	r3, r0
2000195a:	61fb      	str	r3, [r7, #28]
2000195c:	e00e      	b.n	2000197c <USART_Init+0x10c>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
2000195e:	6a3a      	ldr	r2, [r7, #32]
20001960:	0013      	movs	r3, r2
20001962:	009b      	lsls	r3, r3, #2
20001964:	189b      	adds	r3, r3, r2
20001966:	009a      	lsls	r2, r3, #2
20001968:	189a      	adds	r2, r3, r2
2000196a:	683b      	ldr	r3, [r7, #0]
2000196c:	681b      	ldr	r3, [r3, #0]
2000196e:	009b      	lsls	r3, r3, #2
20001970:	0019      	movs	r1, r3
20001972:	0010      	movs	r0, r2
20001974:	f000 fbe4 	bl	20002140 <__udivsi3>
20001978:	0003      	movs	r3, r0
2000197a:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
2000197c:	69fb      	ldr	r3, [r7, #28]
2000197e:	2164      	movs	r1, #100	; 0x64
20001980:	0018      	movs	r0, r3
20001982:	f000 fbdd 	bl	20002140 <__udivsi3>
20001986:	0003      	movs	r3, r0
20001988:	011b      	lsls	r3, r3, #4
2000198a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
2000198c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2000198e:	091b      	lsrs	r3, r3, #4
20001990:	2264      	movs	r2, #100	; 0x64
20001992:	4353      	muls	r3, r2
20001994:	69fa      	ldr	r2, [r7, #28]
20001996:	1ad3      	subs	r3, r2, r3
20001998:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
2000199a:	687b      	ldr	r3, [r7, #4]
2000199c:	899b      	ldrh	r3, [r3, #12]
2000199e:	b29b      	uxth	r3, r3
200019a0:	b21b      	sxth	r3, r3
200019a2:	2b00      	cmp	r3, #0
200019a4:	da0e      	bge.n	200019c4 <USART_Init+0x154>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
200019a6:	69bb      	ldr	r3, [r7, #24]
200019a8:	00db      	lsls	r3, r3, #3
200019aa:	3332      	adds	r3, #50	; 0x32
200019ac:	2164      	movs	r1, #100	; 0x64
200019ae:	0018      	movs	r0, r3
200019b0:	f000 fbc6 	bl	20002140 <__udivsi3>
200019b4:	0003      	movs	r3, r0
200019b6:	001a      	movs	r2, r3
200019b8:	2307      	movs	r3, #7
200019ba:	4013      	ands	r3, r2
200019bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
200019be:	4313      	orrs	r3, r2
200019c0:	627b      	str	r3, [r7, #36]	; 0x24
200019c2:	e00d      	b.n	200019e0 <USART_Init+0x170>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
200019c4:	69bb      	ldr	r3, [r7, #24]
200019c6:	011b      	lsls	r3, r3, #4
200019c8:	3332      	adds	r3, #50	; 0x32
200019ca:	2164      	movs	r1, #100	; 0x64
200019cc:	0018      	movs	r0, r3
200019ce:	f000 fbb7 	bl	20002140 <__udivsi3>
200019d2:	0003      	movs	r3, r0
200019d4:	001a      	movs	r2, r3
200019d6:	230f      	movs	r3, #15
200019d8:	4013      	ands	r3, r2
200019da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
200019dc:	4313      	orrs	r3, r2
200019de:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
200019e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200019e2:	b29a      	uxth	r2, r3
200019e4:	687b      	ldr	r3, [r7, #4]
200019e6:	811a      	strh	r2, [r3, #8]
}
200019e8:	46c0      	nop			; (mov r8, r8)
200019ea:	46bd      	mov	sp, r7
200019ec:	b00a      	add	sp, #40	; 0x28
200019ee:	bd80      	pop	{r7, pc}
200019f0:	ffffcfff 			; <UNDEFINED> instruction: 0xffffcfff
200019f4:	ffffe9f3 			; <UNDEFINED> instruction: 0xffffe9f3
200019f8:	fffffcff 			; <UNDEFINED> instruction: 0xfffffcff
200019fc:	40011000 	andmi	r1, r1, r0
20001a00:	40011400 	andmi	r1, r1, r0, lsl #8

20001a04 <USART_StructInit>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
20001a04:	b580      	push	{r7, lr}
20001a06:	b082      	sub	sp, #8
20001a08:	af00      	add	r7, sp, #0
20001a0a:	6078      	str	r0, [r7, #4]
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
20001a0c:	687b      	ldr	r3, [r7, #4]
20001a0e:	2296      	movs	r2, #150	; 0x96
20001a10:	0192      	lsls	r2, r2, #6
20001a12:	601a      	str	r2, [r3, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
20001a14:	687b      	ldr	r3, [r7, #4]
20001a16:	2200      	movs	r2, #0
20001a18:	809a      	strh	r2, [r3, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
20001a1a:	687b      	ldr	r3, [r7, #4]
20001a1c:	2200      	movs	r2, #0
20001a1e:	80da      	strh	r2, [r3, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
20001a20:	687b      	ldr	r3, [r7, #4]
20001a22:	2200      	movs	r2, #0
20001a24:	811a      	strh	r2, [r3, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
20001a26:	687b      	ldr	r3, [r7, #4]
20001a28:	220c      	movs	r2, #12
20001a2a:	815a      	strh	r2, [r3, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
20001a2c:	687b      	ldr	r3, [r7, #4]
20001a2e:	2200      	movs	r2, #0
20001a30:	819a      	strh	r2, [r3, #12]
}
20001a32:	46c0      	nop			; (mov r8, r8)
20001a34:	46bd      	mov	sp, r7
20001a36:	b002      	add	sp, #8
20001a38:	bd80      	pop	{r7, pc}

20001a3a <USART_ClockInit>:
  *         contains the configuration information for the specified  USART peripheral.
  * @note   The Smart Card and Synchronous modes are not available for UART4 and UART5.    
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
20001a3a:	b580      	push	{r7, lr}
20001a3c:	b084      	sub	sp, #16
20001a3e:	af00      	add	r7, sp, #0
20001a40:	6078      	str	r0, [r7, #4]
20001a42:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00;
20001a44:	2300      	movs	r3, #0
20001a46:	60fb      	str	r3, [r7, #12]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
20001a48:	687b      	ldr	r3, [r7, #4]
20001a4a:	8a1b      	ldrh	r3, [r3, #16]
20001a4c:	b29b      	uxth	r3, r3
20001a4e:	60fb      	str	r3, [r7, #12]
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)CR2_CLOCK_CLEAR_MASK);
20001a50:	68fb      	ldr	r3, [r7, #12]
20001a52:	4a0e      	ldr	r2, [pc, #56]	; (20001a8c <USART_ClockInit+0x52>)
20001a54:	4013      	ands	r3, r2
20001a56:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
20001a58:	683b      	ldr	r3, [r7, #0]
20001a5a:	881a      	ldrh	r2, [r3, #0]
20001a5c:	683b      	ldr	r3, [r7, #0]
20001a5e:	885b      	ldrh	r3, [r3, #2]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
20001a60:	4313      	orrs	r3, r2
20001a62:	b29a      	uxth	r2, r3
20001a64:	683b      	ldr	r3, [r7, #0]
20001a66:	889b      	ldrh	r3, [r3, #4]
20001a68:	4313      	orrs	r3, r2
20001a6a:	b29a      	uxth	r2, r3
20001a6c:	683b      	ldr	r3, [r7, #0]
20001a6e:	88db      	ldrh	r3, [r3, #6]
20001a70:	4313      	orrs	r3, r2
20001a72:	b29b      	uxth	r3, r3
20001a74:	001a      	movs	r2, r3
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
20001a76:	68fb      	ldr	r3, [r7, #12]
20001a78:	4313      	orrs	r3, r2
20001a7a:	60fb      	str	r3, [r7, #12]
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
20001a7c:	68fb      	ldr	r3, [r7, #12]
20001a7e:	b29a      	uxth	r2, r3
20001a80:	687b      	ldr	r3, [r7, #4]
20001a82:	821a      	strh	r2, [r3, #16]
}
20001a84:	46c0      	nop			; (mov r8, r8)
20001a86:	46bd      	mov	sp, r7
20001a88:	b004      	add	sp, #16
20001a8a:	bd80      	pop	{r7, pc}
20001a8c:	fffff0ff 			; <UNDEFINED> instruction: 0xfffff0ff

20001a90 <USART_ClockStructInit>:
  * @param  USART_ClockInitStruct: pointer to a USART_ClockInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
20001a90:	b580      	push	{r7, lr}
20001a92:	b082      	sub	sp, #8
20001a94:	af00      	add	r7, sp, #0
20001a96:	6078      	str	r0, [r7, #4]
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
20001a98:	687b      	ldr	r3, [r7, #4]
20001a9a:	2200      	movs	r2, #0
20001a9c:	801a      	strh	r2, [r3, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
20001a9e:	687b      	ldr	r3, [r7, #4]
20001aa0:	2200      	movs	r2, #0
20001aa2:	805a      	strh	r2, [r3, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
20001aa4:	687b      	ldr	r3, [r7, #4]
20001aa6:	2200      	movs	r2, #0
20001aa8:	809a      	strh	r2, [r3, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
20001aaa:	687b      	ldr	r3, [r7, #4]
20001aac:	2200      	movs	r2, #0
20001aae:	80da      	strh	r2, [r3, #6]
}
20001ab0:	46c0      	nop			; (mov r8, r8)
20001ab2:	46bd      	mov	sp, r7
20001ab4:	b002      	add	sp, #8
20001ab6:	bd80      	pop	{r7, pc}

20001ab8 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
20001ab8:	b580      	push	{r7, lr}
20001aba:	b082      	sub	sp, #8
20001abc:	af00      	add	r7, sp, #0
20001abe:	6078      	str	r0, [r7, #4]
20001ac0:	000a      	movs	r2, r1
20001ac2:	1cfb      	adds	r3, r7, #3
20001ac4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
20001ac6:	1cfb      	adds	r3, r7, #3
20001ac8:	781b      	ldrb	r3, [r3, #0]
20001aca:	2b00      	cmp	r3, #0
20001acc:	d009      	beq.n	20001ae2 <USART_Cmd+0x2a>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
20001ace:	687b      	ldr	r3, [r7, #4]
20001ad0:	899b      	ldrh	r3, [r3, #12]
20001ad2:	b29b      	uxth	r3, r3
20001ad4:	2280      	movs	r2, #128	; 0x80
20001ad6:	0192      	lsls	r2, r2, #6
20001ad8:	4313      	orrs	r3, r2
20001ada:	b29a      	uxth	r2, r3
20001adc:	687b      	ldr	r3, [r7, #4]
20001ade:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
20001ae0:	e007      	b.n	20001af2 <USART_Cmd+0x3a>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
20001ae2:	687b      	ldr	r3, [r7, #4]
20001ae4:	899b      	ldrh	r3, [r3, #12]
20001ae6:	b29b      	uxth	r3, r3
20001ae8:	4a04      	ldr	r2, [pc, #16]	; (20001afc <USART_Cmd+0x44>)
20001aea:	4013      	ands	r3, r2
20001aec:	b29a      	uxth	r2, r3
20001aee:	687b      	ldr	r3, [r7, #4]
20001af0:	819a      	strh	r2, [r3, #12]
}
20001af2:	46c0      	nop			; (mov r8, r8)
20001af4:	46bd      	mov	sp, r7
20001af6:	b002      	add	sp, #8
20001af8:	bd80      	pop	{r7, pc}
20001afa:	46c0      	nop			; (mov r8, r8)
20001afc:	ffffdfff 			; <UNDEFINED> instruction: 0xffffdfff

20001b00 <USART_SetPrescaler>:
  * @param  USART_Prescaler: specifies the prescaler clock. 
  * @note   The function is used for IrDA mode with UART4 and UART5.   
  * @retval None
  */
void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler)
{ 
20001b00:	b580      	push	{r7, lr}
20001b02:	b082      	sub	sp, #8
20001b04:	af00      	add	r7, sp, #0
20001b06:	6078      	str	r0, [r7, #4]
20001b08:	000a      	movs	r2, r1
20001b0a:	1cfb      	adds	r3, r7, #3
20001b0c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= USART_GTPR_GT;
20001b0e:	687b      	ldr	r3, [r7, #4]
20001b10:	8b1b      	ldrh	r3, [r3, #24]
20001b12:	b29b      	uxth	r3, r3
20001b14:	22ff      	movs	r2, #255	; 0xff
20001b16:	4393      	bics	r3, r2
20001b18:	b29a      	uxth	r2, r3
20001b1a:	687b      	ldr	r3, [r7, #4]
20001b1c:	831a      	strh	r2, [r3, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
20001b1e:	687b      	ldr	r3, [r7, #4]
20001b20:	8b1b      	ldrh	r3, [r3, #24]
20001b22:	b29a      	uxth	r2, r3
20001b24:	1cfb      	adds	r3, r7, #3
20001b26:	781b      	ldrb	r3, [r3, #0]
20001b28:	b29b      	uxth	r3, r3
20001b2a:	4313      	orrs	r3, r2
20001b2c:	b29a      	uxth	r2, r3
20001b2e:	687b      	ldr	r3, [r7, #4]
20001b30:	831a      	strh	r2, [r3, #24]
}
20001b32:	46c0      	nop			; (mov r8, r8)
20001b34:	46bd      	mov	sp, r7
20001b36:	b002      	add	sp, #8
20001b38:	bd80      	pop	{r7, pc}

20001b3a <USART_OverSampling8Cmd>:
  * @param  NewState: new state of the USART 8x oversampling mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
20001b3a:	b580      	push	{r7, lr}
20001b3c:	b082      	sub	sp, #8
20001b3e:	af00      	add	r7, sp, #0
20001b40:	6078      	str	r0, [r7, #4]
20001b42:	000a      	movs	r2, r1
20001b44:	1cfb      	adds	r3, r7, #3
20001b46:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
20001b48:	1cfb      	adds	r3, r7, #3
20001b4a:	781b      	ldrb	r3, [r3, #0]
20001b4c:	2b00      	cmp	r3, #0
20001b4e:	d008      	beq.n	20001b62 <USART_OverSampling8Cmd+0x28>
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
20001b50:	687b      	ldr	r3, [r7, #4]
20001b52:	899b      	ldrh	r3, [r3, #12]
20001b54:	b29b      	uxth	r3, r3
20001b56:	4a09      	ldr	r2, [pc, #36]	; (20001b7c <USART_OverSampling8Cmd+0x42>)
20001b58:	4313      	orrs	r3, r2
20001b5a:	b29a      	uxth	r2, r3
20001b5c:	687b      	ldr	r3, [r7, #4]
20001b5e:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_OVER8);
  }
}  
20001b60:	e007      	b.n	20001b72 <USART_OverSampling8Cmd+0x38>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_OVER8);
20001b62:	687b      	ldr	r3, [r7, #4]
20001b64:	899b      	ldrh	r3, [r3, #12]
20001b66:	b29b      	uxth	r3, r3
20001b68:	045b      	lsls	r3, r3, #17
20001b6a:	0c5b      	lsrs	r3, r3, #17
20001b6c:	b29a      	uxth	r2, r3
20001b6e:	687b      	ldr	r3, [r7, #4]
20001b70:	819a      	strh	r2, [r3, #12]
}  
20001b72:	46c0      	nop			; (mov r8, r8)
20001b74:	46bd      	mov	sp, r7
20001b76:	b002      	add	sp, #8
20001b78:	bd80      	pop	{r7, pc}
20001b7a:	46c0      	nop			; (mov r8, r8)
20001b7c:	ffff8000 			; <UNDEFINED> instruction: 0xffff8000

20001b80 <USART_OneBitMethodCmd>:
  * @param  NewState: new state of the USART one bit sampling method.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
20001b80:	b580      	push	{r7, lr}
20001b82:	b082      	sub	sp, #8
20001b84:	af00      	add	r7, sp, #0
20001b86:	6078      	str	r0, [r7, #4]
20001b88:	000a      	movs	r2, r1
20001b8a:	1cfb      	adds	r3, r7, #3
20001b8c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
20001b8e:	1cfb      	adds	r3, r7, #3
20001b90:	781b      	ldrb	r3, [r3, #0]
20001b92:	2b00      	cmp	r3, #0
20001b94:	d009      	beq.n	20001baa <USART_OneBitMethodCmd+0x2a>
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_ONEBIT;
20001b96:	687b      	ldr	r3, [r7, #4]
20001b98:	8a9b      	ldrh	r3, [r3, #20]
20001b9a:	b29b      	uxth	r3, r3
20001b9c:	2280      	movs	r2, #128	; 0x80
20001b9e:	0112      	lsls	r2, r2, #4
20001ba0:	4313      	orrs	r3, r2
20001ba2:	b29a      	uxth	r2, r3
20001ba4:	687b      	ldr	r3, [r7, #4]
20001ba6:	829a      	strh	r2, [r3, #20]
  else
  {
    /* Disable the one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_ONEBIT);
  }
}
20001ba8:	e007      	b.n	20001bba <USART_OneBitMethodCmd+0x3a>
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_ONEBIT);
20001baa:	687b      	ldr	r3, [r7, #4]
20001bac:	8a9b      	ldrh	r3, [r3, #20]
20001bae:	b29b      	uxth	r3, r3
20001bb0:	4a04      	ldr	r2, [pc, #16]	; (20001bc4 <USART_OneBitMethodCmd+0x44>)
20001bb2:	4013      	ands	r3, r2
20001bb4:	b29a      	uxth	r2, r3
20001bb6:	687b      	ldr	r3, [r7, #4]
20001bb8:	829a      	strh	r2, [r3, #20]
}
20001bba:	46c0      	nop			; (mov r8, r8)
20001bbc:	46bd      	mov	sp, r7
20001bbe:	b002      	add	sp, #8
20001bc0:	bd80      	pop	{r7, pc}
20001bc2:	46c0      	nop			; (mov r8, r8)
20001bc4:	fffff7ff 			; <UNDEFINED> instruction: 0xfffff7ff

20001bc8 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
20001bc8:	b580      	push	{r7, lr}
20001bca:	b082      	sub	sp, #8
20001bcc:	af00      	add	r7, sp, #0
20001bce:	6078      	str	r0, [r7, #4]
20001bd0:	000a      	movs	r2, r1
20001bd2:	1cbb      	adds	r3, r7, #2
20001bd4:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
20001bd6:	1cbb      	adds	r3, r7, #2
20001bd8:	881b      	ldrh	r3, [r3, #0]
20001bda:	05db      	lsls	r3, r3, #23
20001bdc:	0ddb      	lsrs	r3, r3, #23
20001bde:	b29a      	uxth	r2, r3
20001be0:	687b      	ldr	r3, [r7, #4]
20001be2:	809a      	strh	r2, [r3, #4]
}
20001be4:	46c0      	nop			; (mov r8, r8)
20001be6:	46bd      	mov	sp, r7
20001be8:	b002      	add	sp, #8
20001bea:	bd80      	pop	{r7, pc}

20001bec <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
20001bec:	b580      	push	{r7, lr}
20001bee:	b082      	sub	sp, #8
20001bf0:	af00      	add	r7, sp, #0
20001bf2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
20001bf4:	687b      	ldr	r3, [r7, #4]
20001bf6:	889b      	ldrh	r3, [r3, #4]
20001bf8:	b29b      	uxth	r3, r3
20001bfa:	05db      	lsls	r3, r3, #23
20001bfc:	0ddb      	lsrs	r3, r3, #23
20001bfe:	b29b      	uxth	r3, r3
}
20001c00:	0018      	movs	r0, r3
20001c02:	46bd      	mov	sp, r7
20001c04:	b002      	add	sp, #8
20001c06:	bd80      	pop	{r7, pc}

20001c08 <USART_SetAddress>:
  *         UART peripheral.
  * @param  USART_Address: Indicates the address of the USART node.
  * @retval None
  */
void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address)
{
20001c08:	b580      	push	{r7, lr}
20001c0a:	b082      	sub	sp, #8
20001c0c:	af00      	add	r7, sp, #0
20001c0e:	6078      	str	r0, [r7, #4]
20001c10:	000a      	movs	r2, r1
20001c12:	1cfb      	adds	r3, r7, #3
20001c14:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_ADD);
20001c16:	687b      	ldr	r3, [r7, #4]
20001c18:	8a1b      	ldrh	r3, [r3, #16]
20001c1a:	b29b      	uxth	r3, r3
20001c1c:	220f      	movs	r2, #15
20001c1e:	4393      	bics	r3, r2
20001c20:	b29a      	uxth	r2, r3
20001c22:	687b      	ldr	r3, [r7, #4]
20001c24:	821a      	strh	r2, [r3, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
20001c26:	687b      	ldr	r3, [r7, #4]
20001c28:	8a1b      	ldrh	r3, [r3, #16]
20001c2a:	b29a      	uxth	r2, r3
20001c2c:	1cfb      	adds	r3, r7, #3
20001c2e:	781b      	ldrb	r3, [r3, #0]
20001c30:	b29b      	uxth	r3, r3
20001c32:	4313      	orrs	r3, r2
20001c34:	b29a      	uxth	r2, r3
20001c36:	687b      	ldr	r3, [r7, #4]
20001c38:	821a      	strh	r2, [r3, #16]
}
20001c3a:	46c0      	nop			; (mov r8, r8)
20001c3c:	46bd      	mov	sp, r7
20001c3e:	b002      	add	sp, #8
20001c40:	bd80      	pop	{r7, pc}

20001c42 <USART_ReceiverWakeUpCmd>:
  * @param  NewState: new state of the USART mute mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ReceiverWakeUpCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
20001c42:	b580      	push	{r7, lr}
20001c44:	b082      	sub	sp, #8
20001c46:	af00      	add	r7, sp, #0
20001c48:	6078      	str	r0, [r7, #4]
20001c4a:	000a      	movs	r2, r1
20001c4c:	1cfb      	adds	r3, r7, #3
20001c4e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
20001c50:	1cfb      	adds	r3, r7, #3
20001c52:	781b      	ldrb	r3, [r3, #0]
20001c54:	2b00      	cmp	r3, #0
20001c56:	d008      	beq.n	20001c6a <USART_ReceiverWakeUpCmd+0x28>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_RWU;
20001c58:	687b      	ldr	r3, [r7, #4]
20001c5a:	899b      	ldrh	r3, [r3, #12]
20001c5c:	b29b      	uxth	r3, r3
20001c5e:	2202      	movs	r2, #2
20001c60:	4313      	orrs	r3, r2
20001c62:	b29a      	uxth	r2, r3
20001c64:	687b      	ldr	r3, [r7, #4]
20001c66:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_RWU);
  }
}
20001c68:	e007      	b.n	20001c7a <USART_ReceiverWakeUpCmd+0x38>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_RWU);
20001c6a:	687b      	ldr	r3, [r7, #4]
20001c6c:	899b      	ldrh	r3, [r3, #12]
20001c6e:	b29b      	uxth	r3, r3
20001c70:	2202      	movs	r2, #2
20001c72:	4393      	bics	r3, r2
20001c74:	b29a      	uxth	r2, r3
20001c76:	687b      	ldr	r3, [r7, #4]
20001c78:	819a      	strh	r2, [r3, #12]
}
20001c7a:	46c0      	nop			; (mov r8, r8)
20001c7c:	46bd      	mov	sp, r7
20001c7e:	b002      	add	sp, #8
20001c80:	bd80      	pop	{r7, pc}

20001c82 <USART_WakeUpConfig>:
  *            @arg USART_WakeUp_IdleLine: WakeUp by an idle line detection
  *            @arg USART_WakeUp_AddressMark: WakeUp by an address mark
  * @retval None
  */
void USART_WakeUpConfig(USART_TypeDef* USARTx, uint16_t USART_WakeUp)
{
20001c82:	b580      	push	{r7, lr}
20001c84:	b082      	sub	sp, #8
20001c86:	af00      	add	r7, sp, #0
20001c88:	6078      	str	r0, [r7, #4]
20001c8a:	000a      	movs	r2, r1
20001c8c:	1cbb      	adds	r3, r7, #2
20001c8e:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_WAKE);
20001c90:	687b      	ldr	r3, [r7, #4]
20001c92:	899b      	ldrh	r3, [r3, #12]
20001c94:	b29b      	uxth	r3, r3
20001c96:	4a09      	ldr	r2, [pc, #36]	; (20001cbc <USART_WakeUpConfig+0x3a>)
20001c98:	4013      	ands	r3, r2
20001c9a:	b29a      	uxth	r2, r3
20001c9c:	687b      	ldr	r3, [r7, #4]
20001c9e:	819a      	strh	r2, [r3, #12]
  USARTx->CR1 |= USART_WakeUp;
20001ca0:	687b      	ldr	r3, [r7, #4]
20001ca2:	899b      	ldrh	r3, [r3, #12]
20001ca4:	b29a      	uxth	r2, r3
20001ca6:	1cbb      	adds	r3, r7, #2
20001ca8:	881b      	ldrh	r3, [r3, #0]
20001caa:	4313      	orrs	r3, r2
20001cac:	b29a      	uxth	r2, r3
20001cae:	687b      	ldr	r3, [r7, #4]
20001cb0:	819a      	strh	r2, [r3, #12]
}
20001cb2:	46c0      	nop			; (mov r8, r8)
20001cb4:	46bd      	mov	sp, r7
20001cb6:	b002      	add	sp, #8
20001cb8:	bd80      	pop	{r7, pc}
20001cba:	46c0      	nop			; (mov r8, r8)
20001cbc:	fffff7ff 			; <UNDEFINED> instruction: 0xfffff7ff

20001cc0 <USART_LINBreakDetectLengthConfig>:
  *            @arg USART_LINBreakDetectLength_10b: 10-bit break detection
  *            @arg USART_LINBreakDetectLength_11b: 11-bit break detection
  * @retval None
  */
void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint16_t USART_LINBreakDetectLength)
{
20001cc0:	b580      	push	{r7, lr}
20001cc2:	b082      	sub	sp, #8
20001cc4:	af00      	add	r7, sp, #0
20001cc6:	6078      	str	r0, [r7, #4]
20001cc8:	000a      	movs	r2, r1
20001cca:	1cbb      	adds	r3, r7, #2
20001ccc:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LBDL);
20001cce:	687b      	ldr	r3, [r7, #4]
20001cd0:	8a1b      	ldrh	r3, [r3, #16]
20001cd2:	b29b      	uxth	r3, r3
20001cd4:	2220      	movs	r2, #32
20001cd6:	4393      	bics	r3, r2
20001cd8:	b29a      	uxth	r2, r3
20001cda:	687b      	ldr	r3, [r7, #4]
20001cdc:	821a      	strh	r2, [r3, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
20001cde:	687b      	ldr	r3, [r7, #4]
20001ce0:	8a1b      	ldrh	r3, [r3, #16]
20001ce2:	b29a      	uxth	r2, r3
20001ce4:	1cbb      	adds	r3, r7, #2
20001ce6:	881b      	ldrh	r3, [r3, #0]
20001ce8:	4313      	orrs	r3, r2
20001cea:	b29a      	uxth	r2, r3
20001cec:	687b      	ldr	r3, [r7, #4]
20001cee:	821a      	strh	r2, [r3, #16]
}
20001cf0:	46c0      	nop			; (mov r8, r8)
20001cf2:	46bd      	mov	sp, r7
20001cf4:	b002      	add	sp, #8
20001cf6:	bd80      	pop	{r7, pc}

20001cf8 <USART_LINCmd>:
  * @param  NewState: new state of the USART LIN mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
20001cf8:	b580      	push	{r7, lr}
20001cfa:	b082      	sub	sp, #8
20001cfc:	af00      	add	r7, sp, #0
20001cfe:	6078      	str	r0, [r7, #4]
20001d00:	000a      	movs	r2, r1
20001d02:	1cfb      	adds	r3, r7, #3
20001d04:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
20001d06:	1cfb      	adds	r3, r7, #3
20001d08:	781b      	ldrb	r3, [r3, #0]
20001d0a:	2b00      	cmp	r3, #0
20001d0c:	d009      	beq.n	20001d22 <USART_LINCmd+0x2a>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_LINEN;
20001d0e:	687b      	ldr	r3, [r7, #4]
20001d10:	8a1b      	ldrh	r3, [r3, #16]
20001d12:	b29b      	uxth	r3, r3
20001d14:	2280      	movs	r2, #128	; 0x80
20001d16:	01d2      	lsls	r2, r2, #7
20001d18:	4313      	orrs	r3, r2
20001d1a:	b29a      	uxth	r2, r3
20001d1c:	687b      	ldr	r3, [r7, #4]
20001d1e:	821a      	strh	r2, [r3, #16]
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LINEN);
  }
}
20001d20:	e007      	b.n	20001d32 <USART_LINCmd+0x3a>
    USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LINEN);
20001d22:	687b      	ldr	r3, [r7, #4]
20001d24:	8a1b      	ldrh	r3, [r3, #16]
20001d26:	b29b      	uxth	r3, r3
20001d28:	4a04      	ldr	r2, [pc, #16]	; (20001d3c <USART_LINCmd+0x44>)
20001d2a:	4013      	ands	r3, r2
20001d2c:	b29a      	uxth	r2, r3
20001d2e:	687b      	ldr	r3, [r7, #4]
20001d30:	821a      	strh	r2, [r3, #16]
}
20001d32:	46c0      	nop			; (mov r8, r8)
20001d34:	46bd      	mov	sp, r7
20001d36:	b002      	add	sp, #8
20001d38:	bd80      	pop	{r7, pc}
20001d3a:	46c0      	nop			; (mov r8, r8)
20001d3c:	ffffbfff 			; <UNDEFINED> instruction: 0xffffbfff

20001d40 <USART_SendBreak>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_SendBreak(USART_TypeDef* USARTx)
{
20001d40:	b580      	push	{r7, lr}
20001d42:	b082      	sub	sp, #8
20001d44:	af00      	add	r7, sp, #0
20001d46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= USART_CR1_SBK;
20001d48:	687b      	ldr	r3, [r7, #4]
20001d4a:	899b      	ldrh	r3, [r3, #12]
20001d4c:	b29b      	uxth	r3, r3
20001d4e:	2201      	movs	r2, #1
20001d50:	4313      	orrs	r3, r2
20001d52:	b29a      	uxth	r2, r3
20001d54:	687b      	ldr	r3, [r7, #4]
20001d56:	819a      	strh	r2, [r3, #12]
}
20001d58:	46c0      	nop			; (mov r8, r8)
20001d5a:	46bd      	mov	sp, r7
20001d5c:	b002      	add	sp, #8
20001d5e:	bd80      	pop	{r7, pc}

20001d60 <USART_HalfDuplexCmd>:
  * @param  NewState: new state of the USART Communication.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
20001d60:	b580      	push	{r7, lr}
20001d62:	b082      	sub	sp, #8
20001d64:	af00      	add	r7, sp, #0
20001d66:	6078      	str	r0, [r7, #4]
20001d68:	000a      	movs	r2, r1
20001d6a:	1cfb      	adds	r3, r7, #3
20001d6c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
20001d6e:	1cfb      	adds	r3, r7, #3
20001d70:	781b      	ldrb	r3, [r3, #0]
20001d72:	2b00      	cmp	r3, #0
20001d74:	d008      	beq.n	20001d88 <USART_HalfDuplexCmd+0x28>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_HDSEL;
20001d76:	687b      	ldr	r3, [r7, #4]
20001d78:	8a9b      	ldrh	r3, [r3, #20]
20001d7a:	b29b      	uxth	r3, r3
20001d7c:	2208      	movs	r2, #8
20001d7e:	4313      	orrs	r3, r2
20001d80:	b29a      	uxth	r2, r3
20001d82:	687b      	ldr	r3, [r7, #4]
20001d84:	829a      	strh	r2, [r3, #20]
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_HDSEL);
  }
}
20001d86:	e007      	b.n	20001d98 <USART_HalfDuplexCmd+0x38>
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_HDSEL);
20001d88:	687b      	ldr	r3, [r7, #4]
20001d8a:	8a9b      	ldrh	r3, [r3, #20]
20001d8c:	b29b      	uxth	r3, r3
20001d8e:	2208      	movs	r2, #8
20001d90:	4393      	bics	r3, r2
20001d92:	b29a      	uxth	r2, r3
20001d94:	687b      	ldr	r3, [r7, #4]
20001d96:	829a      	strh	r2, [r3, #20]
}
20001d98:	46c0      	nop			; (mov r8, r8)
20001d9a:	46bd      	mov	sp, r7
20001d9c:	b002      	add	sp, #8
20001d9e:	bd80      	pop	{r7, pc}

20001da0 <USART_SetGuardTime>:
  *         UART peripheral.
  * @param  USART_GuardTime: specifies the guard time.   
  * @retval None
  */
void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime)
{    
20001da0:	b580      	push	{r7, lr}
20001da2:	b082      	sub	sp, #8
20001da4:	af00      	add	r7, sp, #0
20001da6:	6078      	str	r0, [r7, #4]
20001da8:	000a      	movs	r2, r1
20001daa:	1cfb      	adds	r3, r7, #3
20001dac:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= USART_GTPR_PSC;
20001dae:	687b      	ldr	r3, [r7, #4]
20001db0:	8b1b      	ldrh	r3, [r3, #24]
20001db2:	b29b      	uxth	r3, r3
20001db4:	22ff      	movs	r2, #255	; 0xff
20001db6:	4013      	ands	r3, r2
20001db8:	b29a      	uxth	r2, r3
20001dba:	687b      	ldr	r3, [r7, #4]
20001dbc:	831a      	strh	r2, [r3, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
20001dbe:	687b      	ldr	r3, [r7, #4]
20001dc0:	8b1b      	ldrh	r3, [r3, #24]
20001dc2:	b29a      	uxth	r2, r3
20001dc4:	1cfb      	adds	r3, r7, #3
20001dc6:	781b      	ldrb	r3, [r3, #0]
20001dc8:	b29b      	uxth	r3, r3
20001dca:	021b      	lsls	r3, r3, #8
20001dcc:	b29b      	uxth	r3, r3
20001dce:	4313      	orrs	r3, r2
20001dd0:	b29a      	uxth	r2, r3
20001dd2:	687b      	ldr	r3, [r7, #4]
20001dd4:	831a      	strh	r2, [r3, #24]
}
20001dd6:	46c0      	nop			; (mov r8, r8)
20001dd8:	46bd      	mov	sp, r7
20001dda:	b002      	add	sp, #8
20001ddc:	bd80      	pop	{r7, pc}

20001dde <USART_SmartCardCmd>:
  * @param  NewState: new state of the Smart Card mode.
  *          This parameter can be: ENABLE or DISABLE.      
  * @retval None
  */
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
20001dde:	b580      	push	{r7, lr}
20001de0:	b082      	sub	sp, #8
20001de2:	af00      	add	r7, sp, #0
20001de4:	6078      	str	r0, [r7, #4]
20001de6:	000a      	movs	r2, r1
20001de8:	1cfb      	adds	r3, r7, #3
20001dea:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
20001dec:	1cfb      	adds	r3, r7, #3
20001dee:	781b      	ldrb	r3, [r3, #0]
20001df0:	2b00      	cmp	r3, #0
20001df2:	d008      	beq.n	20001e06 <USART_SmartCardCmd+0x28>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_SCEN;
20001df4:	687b      	ldr	r3, [r7, #4]
20001df6:	8a9b      	ldrh	r3, [r3, #20]
20001df8:	b29b      	uxth	r3, r3
20001dfa:	2220      	movs	r2, #32
20001dfc:	4313      	orrs	r3, r2
20001dfe:	b29a      	uxth	r2, r3
20001e00:	687b      	ldr	r3, [r7, #4]
20001e02:	829a      	strh	r2, [r3, #20]
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_SCEN);
  }
}
20001e04:	e007      	b.n	20001e16 <USART_SmartCardCmd+0x38>
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_SCEN);
20001e06:	687b      	ldr	r3, [r7, #4]
20001e08:	8a9b      	ldrh	r3, [r3, #20]
20001e0a:	b29b      	uxth	r3, r3
20001e0c:	2220      	movs	r2, #32
20001e0e:	4393      	bics	r3, r2
20001e10:	b29a      	uxth	r2, r3
20001e12:	687b      	ldr	r3, [r7, #4]
20001e14:	829a      	strh	r2, [r3, #20]
}
20001e16:	46c0      	nop			; (mov r8, r8)
20001e18:	46bd      	mov	sp, r7
20001e1a:	b002      	add	sp, #8
20001e1c:	bd80      	pop	{r7, pc}

20001e1e <USART_SmartCardNACKCmd>:
  * @param  NewState: new state of the NACK transmission.
  *          This parameter can be: ENABLE or DISABLE.  
  * @retval None
  */
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
20001e1e:	b580      	push	{r7, lr}
20001e20:	b082      	sub	sp, #8
20001e22:	af00      	add	r7, sp, #0
20001e24:	6078      	str	r0, [r7, #4]
20001e26:	000a      	movs	r2, r1
20001e28:	1cfb      	adds	r3, r7, #3
20001e2a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
20001e2c:	1cfb      	adds	r3, r7, #3
20001e2e:	781b      	ldrb	r3, [r3, #0]
20001e30:	2b00      	cmp	r3, #0
20001e32:	d008      	beq.n	20001e46 <USART_SmartCardNACKCmd+0x28>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_NACK;
20001e34:	687b      	ldr	r3, [r7, #4]
20001e36:	8a9b      	ldrh	r3, [r3, #20]
20001e38:	b29b      	uxth	r3, r3
20001e3a:	2210      	movs	r2, #16
20001e3c:	4313      	orrs	r3, r2
20001e3e:	b29a      	uxth	r2, r3
20001e40:	687b      	ldr	r3, [r7, #4]
20001e42:	829a      	strh	r2, [r3, #20]
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_NACK);
  }
}
20001e44:	e007      	b.n	20001e56 <USART_SmartCardNACKCmd+0x38>
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_NACK);
20001e46:	687b      	ldr	r3, [r7, #4]
20001e48:	8a9b      	ldrh	r3, [r3, #20]
20001e4a:	b29b      	uxth	r3, r3
20001e4c:	2210      	movs	r2, #16
20001e4e:	4393      	bics	r3, r2
20001e50:	b29a      	uxth	r2, r3
20001e52:	687b      	ldr	r3, [r7, #4]
20001e54:	829a      	strh	r2, [r3, #20]
}
20001e56:	46c0      	nop			; (mov r8, r8)
20001e58:	46bd      	mov	sp, r7
20001e5a:	b002      	add	sp, #8
20001e5c:	bd80      	pop	{r7, pc}

20001e5e <USART_IrDAConfig>:
  *            @arg USART_IrDAMode_LowPower
  *            @arg USART_IrDAMode_Normal
  * @retval None
  */
void USART_IrDAConfig(USART_TypeDef* USARTx, uint16_t USART_IrDAMode)
{
20001e5e:	b580      	push	{r7, lr}
20001e60:	b082      	sub	sp, #8
20001e62:	af00      	add	r7, sp, #0
20001e64:	6078      	str	r0, [r7, #4]
20001e66:	000a      	movs	r2, r1
20001e68:	1cbb      	adds	r3, r7, #2
20001e6a:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IRLP);
20001e6c:	687b      	ldr	r3, [r7, #4]
20001e6e:	8a9b      	ldrh	r3, [r3, #20]
20001e70:	b29b      	uxth	r3, r3
20001e72:	2204      	movs	r2, #4
20001e74:	4393      	bics	r3, r2
20001e76:	b29a      	uxth	r2, r3
20001e78:	687b      	ldr	r3, [r7, #4]
20001e7a:	829a      	strh	r2, [r3, #20]
  USARTx->CR3 |= USART_IrDAMode;
20001e7c:	687b      	ldr	r3, [r7, #4]
20001e7e:	8a9b      	ldrh	r3, [r3, #20]
20001e80:	b29a      	uxth	r2, r3
20001e82:	1cbb      	adds	r3, r7, #2
20001e84:	881b      	ldrh	r3, [r3, #0]
20001e86:	4313      	orrs	r3, r2
20001e88:	b29a      	uxth	r2, r3
20001e8a:	687b      	ldr	r3, [r7, #4]
20001e8c:	829a      	strh	r2, [r3, #20]
}
20001e8e:	46c0      	nop			; (mov r8, r8)
20001e90:	46bd      	mov	sp, r7
20001e92:	b002      	add	sp, #8
20001e94:	bd80      	pop	{r7, pc}

20001e96 <USART_IrDACmd>:
  * @param  NewState: new state of the IrDA mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
20001e96:	b580      	push	{r7, lr}
20001e98:	b082      	sub	sp, #8
20001e9a:	af00      	add	r7, sp, #0
20001e9c:	6078      	str	r0, [r7, #4]
20001e9e:	000a      	movs	r2, r1
20001ea0:	1cfb      	adds	r3, r7, #3
20001ea2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
20001ea4:	1cfb      	adds	r3, r7, #3
20001ea6:	781b      	ldrb	r3, [r3, #0]
20001ea8:	2b00      	cmp	r3, #0
20001eaa:	d008      	beq.n	20001ebe <USART_IrDACmd+0x28>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_IREN;
20001eac:	687b      	ldr	r3, [r7, #4]
20001eae:	8a9b      	ldrh	r3, [r3, #20]
20001eb0:	b29b      	uxth	r3, r3
20001eb2:	2202      	movs	r2, #2
20001eb4:	4313      	orrs	r3, r2
20001eb6:	b29a      	uxth	r2, r3
20001eb8:	687b      	ldr	r3, [r7, #4]
20001eba:	829a      	strh	r2, [r3, #20]
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IREN);
  }
}
20001ebc:	e007      	b.n	20001ece <USART_IrDACmd+0x38>
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IREN);
20001ebe:	687b      	ldr	r3, [r7, #4]
20001ec0:	8a9b      	ldrh	r3, [r3, #20]
20001ec2:	b29b      	uxth	r3, r3
20001ec4:	2202      	movs	r2, #2
20001ec6:	4393      	bics	r3, r2
20001ec8:	b29a      	uxth	r2, r3
20001eca:	687b      	ldr	r3, [r7, #4]
20001ecc:	829a      	strh	r2, [r3, #20]
}
20001ece:	46c0      	nop			; (mov r8, r8)
20001ed0:	46bd      	mov	sp, r7
20001ed2:	b002      	add	sp, #8
20001ed4:	bd80      	pop	{r7, pc}

20001ed6 <USART_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.   
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
{
20001ed6:	b580      	push	{r7, lr}
20001ed8:	b082      	sub	sp, #8
20001eda:	af00      	add	r7, sp, #0
20001edc:	6078      	str	r0, [r7, #4]
20001ede:	0008      	movs	r0, r1
20001ee0:	0011      	movs	r1, r2
20001ee2:	1cbb      	adds	r3, r7, #2
20001ee4:	1c02      	adds	r2, r0, #0
20001ee6:	801a      	strh	r2, [r3, #0]
20001ee8:	1c7b      	adds	r3, r7, #1
20001eea:	1c0a      	adds	r2, r1, #0
20001eec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
20001eee:	1c7b      	adds	r3, r7, #1
20001ef0:	781b      	ldrb	r3, [r3, #0]
20001ef2:	2b00      	cmp	r3, #0
20001ef4:	d009      	beq.n	20001f0a <USART_DMACmd+0x34>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
20001ef6:	687b      	ldr	r3, [r7, #4]
20001ef8:	8a9b      	ldrh	r3, [r3, #20]
20001efa:	b29a      	uxth	r2, r3
20001efc:	1cbb      	adds	r3, r7, #2
20001efe:	881b      	ldrh	r3, [r3, #0]
20001f00:	4313      	orrs	r3, r2
20001f02:	b29a      	uxth	r2, r3
20001f04:	687b      	ldr	r3, [r7, #4]
20001f06:	829a      	strh	r2, [r3, #20]
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
  }
}
20001f08:	e00a      	b.n	20001f20 <USART_DMACmd+0x4a>
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
20001f0a:	687b      	ldr	r3, [r7, #4]
20001f0c:	8a9b      	ldrh	r3, [r3, #20]
20001f0e:	b29b      	uxth	r3, r3
20001f10:	1cba      	adds	r2, r7, #2
20001f12:	8812      	ldrh	r2, [r2, #0]
20001f14:	43d2      	mvns	r2, r2
20001f16:	b292      	uxth	r2, r2
20001f18:	4013      	ands	r3, r2
20001f1a:	b29a      	uxth	r2, r3
20001f1c:	687b      	ldr	r3, [r7, #4]
20001f1e:	829a      	strh	r2, [r3, #20]
}
20001f20:	46c0      	nop			; (mov r8, r8)
20001f22:	46bd      	mov	sp, r7
20001f24:	b002      	add	sp, #8
20001f26:	bd80      	pop	{r7, pc}

20001f28 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
20001f28:	b580      	push	{r7, lr}
20001f2a:	b086      	sub	sp, #24
20001f2c:	af00      	add	r7, sp, #0
20001f2e:	6078      	str	r0, [r7, #4]
20001f30:	0008      	movs	r0, r1
20001f32:	0011      	movs	r1, r2
20001f34:	1cbb      	adds	r3, r7, #2
20001f36:	1c02      	adds	r2, r0, #0
20001f38:	801a      	strh	r2, [r3, #0]
20001f3a:	1c7b      	adds	r3, r7, #1
20001f3c:	1c0a      	adds	r2, r1, #0
20001f3e:	701a      	strb	r2, [r3, #0]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
20001f40:	2300      	movs	r3, #0
20001f42:	613b      	str	r3, [r7, #16]
20001f44:	2300      	movs	r3, #0
20001f46:	60fb      	str	r3, [r7, #12]
20001f48:	2300      	movs	r3, #0
20001f4a:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
20001f4c:	2300      	movs	r3, #0
20001f4e:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
20001f50:	687b      	ldr	r3, [r7, #4]
20001f52:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
20001f54:	1cbb      	adds	r3, r7, #2
20001f56:	881b      	ldrh	r3, [r3, #0]
20001f58:	b2db      	uxtb	r3, r3
20001f5a:	095b      	lsrs	r3, r3, #5
20001f5c:	b2db      	uxtb	r3, r3
20001f5e:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
20001f60:	1cbb      	adds	r3, r7, #2
20001f62:	881b      	ldrh	r3, [r3, #0]
20001f64:	221f      	movs	r2, #31
20001f66:	4013      	ands	r3, r2
20001f68:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
20001f6a:	2201      	movs	r2, #1
20001f6c:	68fb      	ldr	r3, [r7, #12]
20001f6e:	409a      	lsls	r2, r3
20001f70:	0013      	movs	r3, r2
20001f72:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
20001f74:	693b      	ldr	r3, [r7, #16]
20001f76:	2b01      	cmp	r3, #1
20001f78:	d103      	bne.n	20001f82 <USART_ITConfig+0x5a>
  {
    usartxbase += 0x0C;
20001f7a:	697b      	ldr	r3, [r7, #20]
20001f7c:	330c      	adds	r3, #12
20001f7e:	617b      	str	r3, [r7, #20]
20001f80:	e009      	b.n	20001f96 <USART_ITConfig+0x6e>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
20001f82:	693b      	ldr	r3, [r7, #16]
20001f84:	2b02      	cmp	r3, #2
20001f86:	d103      	bne.n	20001f90 <USART_ITConfig+0x68>
  {
    usartxbase += 0x10;
20001f88:	697b      	ldr	r3, [r7, #20]
20001f8a:	3310      	adds	r3, #16
20001f8c:	617b      	str	r3, [r7, #20]
20001f8e:	e002      	b.n	20001f96 <USART_ITConfig+0x6e>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
20001f90:	697b      	ldr	r3, [r7, #20]
20001f92:	3314      	adds	r3, #20
20001f94:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
20001f96:	1c7b      	adds	r3, r7, #1
20001f98:	781b      	ldrb	r3, [r3, #0]
20001f9a:	2b00      	cmp	r3, #0
20001f9c:	d006      	beq.n	20001fac <USART_ITConfig+0x84>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
20001f9e:	697b      	ldr	r3, [r7, #20]
20001fa0:	6819      	ldr	r1, [r3, #0]
20001fa2:	697b      	ldr	r3, [r7, #20]
20001fa4:	68ba      	ldr	r2, [r7, #8]
20001fa6:	430a      	orrs	r2, r1
20001fa8:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
20001faa:	e006      	b.n	20001fba <USART_ITConfig+0x92>
    *(__IO uint32_t*)usartxbase &= ~itmask;
20001fac:	697b      	ldr	r3, [r7, #20]
20001fae:	681a      	ldr	r2, [r3, #0]
20001fb0:	68bb      	ldr	r3, [r7, #8]
20001fb2:	43d9      	mvns	r1, r3
20001fb4:	697b      	ldr	r3, [r7, #20]
20001fb6:	400a      	ands	r2, r1
20001fb8:	601a      	str	r2, [r3, #0]
}
20001fba:	46c0      	nop			; (mov r8, r8)
20001fbc:	46bd      	mov	sp, r7
20001fbe:	b006      	add	sp, #24
20001fc0:	bd80      	pop	{r7, pc}

20001fc2 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
20001fc2:	b580      	push	{r7, lr}
20001fc4:	b084      	sub	sp, #16
20001fc6:	af00      	add	r7, sp, #0
20001fc8:	6078      	str	r0, [r7, #4]
20001fca:	000a      	movs	r2, r1
20001fcc:	1cbb      	adds	r3, r7, #2
20001fce:	801a      	strh	r2, [r3, #0]
  FlagStatus bitstatus = RESET;
20001fd0:	230f      	movs	r3, #15
20001fd2:	18fb      	adds	r3, r7, r3
20001fd4:	2200      	movs	r2, #0
20001fd6:	701a      	strb	r2, [r3, #0]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
20001fd8:	687b      	ldr	r3, [r7, #4]
20001fda:	881b      	ldrh	r3, [r3, #0]
20001fdc:	b29b      	uxth	r3, r3
20001fde:	1cba      	adds	r2, r7, #2
20001fe0:	8812      	ldrh	r2, [r2, #0]
20001fe2:	4013      	ands	r3, r2
20001fe4:	b29b      	uxth	r3, r3
20001fe6:	2b00      	cmp	r3, #0
20001fe8:	d004      	beq.n	20001ff4 <USART_GetFlagStatus+0x32>
  {
    bitstatus = SET;
20001fea:	230f      	movs	r3, #15
20001fec:	18fb      	adds	r3, r7, r3
20001fee:	2201      	movs	r2, #1
20001ff0:	701a      	strb	r2, [r3, #0]
20001ff2:	e003      	b.n	20001ffc <USART_GetFlagStatus+0x3a>
  }
  else
  {
    bitstatus = RESET;
20001ff4:	230f      	movs	r3, #15
20001ff6:	18fb      	adds	r3, r7, r3
20001ff8:	2200      	movs	r2, #0
20001ffa:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
20001ffc:	230f      	movs	r3, #15
20001ffe:	18fb      	adds	r3, r7, r3
20002000:	781b      	ldrb	r3, [r3, #0]
}
20002002:	0018      	movs	r0, r3
20002004:	46bd      	mov	sp, r7
20002006:	b004      	add	sp, #16
20002008:	bd80      	pop	{r7, pc}

2000200a <USART_ClearFlag>:
  *          (USART_SendData()).
  *   
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
2000200a:	b580      	push	{r7, lr}
2000200c:	b082      	sub	sp, #8
2000200e:	af00      	add	r7, sp, #0
20002010:	6078      	str	r0, [r7, #4]
20002012:	000a      	movs	r2, r1
20002014:	1cbb      	adds	r3, r7, #2
20002016:	801a      	strh	r2, [r3, #0]
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
       
  USARTx->SR = (uint16_t)~USART_FLAG;
20002018:	1cbb      	adds	r3, r7, #2
2000201a:	881b      	ldrh	r3, [r3, #0]
2000201c:	43db      	mvns	r3, r3
2000201e:	b29a      	uxth	r2, r3
20002020:	687b      	ldr	r3, [r7, #4]
20002022:	801a      	strh	r2, [r3, #0]
}
20002024:	46c0      	nop			; (mov r8, r8)
20002026:	46bd      	mov	sp, r7
20002028:	b002      	add	sp, #8
2000202a:	bd80      	pop	{r7, pc}

2000202c <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
2000202c:	b580      	push	{r7, lr}
2000202e:	b086      	sub	sp, #24
20002030:	af00      	add	r7, sp, #0
20002032:	6078      	str	r0, [r7, #4]
20002034:	000a      	movs	r2, r1
20002036:	1cbb      	adds	r3, r7, #2
20002038:	801a      	strh	r2, [r3, #0]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
2000203a:	2300      	movs	r3, #0
2000203c:	60fb      	str	r3, [r7, #12]
2000203e:	2300      	movs	r3, #0
20002040:	617b      	str	r3, [r7, #20]
20002042:	2300      	movs	r3, #0
20002044:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
20002046:	2313      	movs	r3, #19
20002048:	18fb      	adds	r3, r7, r3
2000204a:	2200      	movs	r2, #0
2000204c:	701a      	strb	r2, [r3, #0]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
2000204e:	1cbb      	adds	r3, r7, #2
20002050:	881b      	ldrh	r3, [r3, #0]
20002052:	b2db      	uxtb	r3, r3
20002054:	095b      	lsrs	r3, r3, #5
20002056:	b2db      	uxtb	r3, r3
20002058:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
2000205a:	1cbb      	adds	r3, r7, #2
2000205c:	881b      	ldrh	r3, [r3, #0]
2000205e:	221f      	movs	r2, #31
20002060:	4013      	ands	r3, r2
20002062:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
20002064:	2201      	movs	r2, #1
20002066:	697b      	ldr	r3, [r7, #20]
20002068:	409a      	lsls	r2, r3
2000206a:	0013      	movs	r3, r2
2000206c:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
2000206e:	68bb      	ldr	r3, [r7, #8]
20002070:	2b01      	cmp	r3, #1
20002072:	d107      	bne.n	20002084 <USART_GetITStatus+0x58>
  {
    itmask &= USARTx->CR1;
20002074:	687b      	ldr	r3, [r7, #4]
20002076:	899b      	ldrh	r3, [r3, #12]
20002078:	b29b      	uxth	r3, r3
2000207a:	001a      	movs	r2, r3
2000207c:	697b      	ldr	r3, [r7, #20]
2000207e:	4013      	ands	r3, r2
20002080:	617b      	str	r3, [r7, #20]
20002082:	e011      	b.n	200020a8 <USART_GetITStatus+0x7c>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
20002084:	68bb      	ldr	r3, [r7, #8]
20002086:	2b02      	cmp	r3, #2
20002088:	d107      	bne.n	2000209a <USART_GetITStatus+0x6e>
  {
    itmask &= USARTx->CR2;
2000208a:	687b      	ldr	r3, [r7, #4]
2000208c:	8a1b      	ldrh	r3, [r3, #16]
2000208e:	b29b      	uxth	r3, r3
20002090:	001a      	movs	r2, r3
20002092:	697b      	ldr	r3, [r7, #20]
20002094:	4013      	ands	r3, r2
20002096:	617b      	str	r3, [r7, #20]
20002098:	e006      	b.n	200020a8 <USART_GetITStatus+0x7c>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
2000209a:	687b      	ldr	r3, [r7, #4]
2000209c:	8a9b      	ldrh	r3, [r3, #20]
2000209e:	b29b      	uxth	r3, r3
200020a0:	001a      	movs	r2, r3
200020a2:	697b      	ldr	r3, [r7, #20]
200020a4:	4013      	ands	r3, r2
200020a6:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
200020a8:	1cbb      	adds	r3, r7, #2
200020aa:	881b      	ldrh	r3, [r3, #0]
200020ac:	0a1b      	lsrs	r3, r3, #8
200020ae:	b29b      	uxth	r3, r3
200020b0:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
200020b2:	2201      	movs	r2, #1
200020b4:	68fb      	ldr	r3, [r7, #12]
200020b6:	409a      	lsls	r2, r3
200020b8:	0013      	movs	r3, r2
200020ba:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
200020bc:	687b      	ldr	r3, [r7, #4]
200020be:	881b      	ldrh	r3, [r3, #0]
200020c0:	b29b      	uxth	r3, r3
200020c2:	001a      	movs	r2, r3
200020c4:	68fb      	ldr	r3, [r7, #12]
200020c6:	4013      	ands	r3, r2
200020c8:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
200020ca:	697b      	ldr	r3, [r7, #20]
200020cc:	2b00      	cmp	r3, #0
200020ce:	d007      	beq.n	200020e0 <USART_GetITStatus+0xb4>
200020d0:	68fb      	ldr	r3, [r7, #12]
200020d2:	2b00      	cmp	r3, #0
200020d4:	d004      	beq.n	200020e0 <USART_GetITStatus+0xb4>
  {
    bitstatus = SET;
200020d6:	2313      	movs	r3, #19
200020d8:	18fb      	adds	r3, r7, r3
200020da:	2201      	movs	r2, #1
200020dc:	701a      	strb	r2, [r3, #0]
200020de:	e003      	b.n	200020e8 <USART_GetITStatus+0xbc>
  }
  else
  {
    bitstatus = RESET;
200020e0:	2313      	movs	r3, #19
200020e2:	18fb      	adds	r3, r7, r3
200020e4:	2200      	movs	r2, #0
200020e6:	701a      	strb	r2, [r3, #0]
  }
  
  return bitstatus;  
200020e8:	2313      	movs	r3, #19
200020ea:	18fb      	adds	r3, r7, r3
200020ec:	781b      	ldrb	r3, [r3, #0]
}
200020ee:	0018      	movs	r0, r3
200020f0:	46bd      	mov	sp, r7
200020f2:	b006      	add	sp, #24
200020f4:	bd80      	pop	{r7, pc}

200020f6 <USART_ClearITPendingBit>:
  *          (USART_SendData()).
  *  
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
200020f6:	b580      	push	{r7, lr}
200020f8:	b084      	sub	sp, #16
200020fa:	af00      	add	r7, sp, #0
200020fc:	6078      	str	r0, [r7, #4]
200020fe:	000a      	movs	r2, r1
20002100:	1cbb      	adds	r3, r7, #2
20002102:	801a      	strh	r2, [r3, #0]
  uint16_t bitpos = 0x00, itmask = 0x00;
20002104:	210e      	movs	r1, #14
20002106:	187b      	adds	r3, r7, r1
20002108:	2200      	movs	r2, #0
2000210a:	801a      	strh	r2, [r3, #0]
2000210c:	200c      	movs	r0, #12
2000210e:	183b      	adds	r3, r7, r0
20002110:	2200      	movs	r2, #0
20002112:	801a      	strh	r2, [r3, #0]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
20002114:	187b      	adds	r3, r7, r1
20002116:	1cba      	adds	r2, r7, #2
20002118:	8812      	ldrh	r2, [r2, #0]
2000211a:	0a12      	lsrs	r2, r2, #8
2000211c:	801a      	strh	r2, [r3, #0]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
2000211e:	187b      	adds	r3, r7, r1
20002120:	881b      	ldrh	r3, [r3, #0]
20002122:	2201      	movs	r2, #1
20002124:	409a      	lsls	r2, r3
20002126:	183b      	adds	r3, r7, r0
20002128:	801a      	strh	r2, [r3, #0]
  USARTx->SR = (uint16_t)~itmask;
2000212a:	183b      	adds	r3, r7, r0
2000212c:	881b      	ldrh	r3, [r3, #0]
2000212e:	43db      	mvns	r3, r3
20002130:	b29a      	uxth	r2, r3
20002132:	687b      	ldr	r3, [r7, #4]
20002134:	801a      	strh	r2, [r3, #0]
}
20002136:	46c0      	nop			; (mov r8, r8)
20002138:	46bd      	mov	sp, r7
2000213a:	b004      	add	sp, #16
2000213c:	bd80      	pop	{r7, pc}
2000213e:	46c0      	nop			; (mov r8, r8)

20002140 <__udivsi3>:
20002140:	2200      	movs	r2, #0
20002142:	0843      	lsrs	r3, r0, #1
20002144:	428b      	cmp	r3, r1
20002146:	d374      	bcc.n	20002232 <__udivsi3+0xf2>
20002148:	0903      	lsrs	r3, r0, #4
2000214a:	428b      	cmp	r3, r1
2000214c:	d35f      	bcc.n	2000220e <__udivsi3+0xce>
2000214e:	0a03      	lsrs	r3, r0, #8
20002150:	428b      	cmp	r3, r1
20002152:	d344      	bcc.n	200021de <__udivsi3+0x9e>
20002154:	0b03      	lsrs	r3, r0, #12
20002156:	428b      	cmp	r3, r1
20002158:	d328      	bcc.n	200021ac <__udivsi3+0x6c>
2000215a:	0c03      	lsrs	r3, r0, #16
2000215c:	428b      	cmp	r3, r1
2000215e:	d30d      	bcc.n	2000217c <__udivsi3+0x3c>
20002160:	22ff      	movs	r2, #255	; 0xff
20002162:	0209      	lsls	r1, r1, #8
20002164:	ba12      	rev	r2, r2
20002166:	0c03      	lsrs	r3, r0, #16
20002168:	428b      	cmp	r3, r1
2000216a:	d302      	bcc.n	20002172 <__udivsi3+0x32>
2000216c:	1212      	asrs	r2, r2, #8
2000216e:	0209      	lsls	r1, r1, #8
20002170:	d065      	beq.n	2000223e <__udivsi3+0xfe>
20002172:	0b03      	lsrs	r3, r0, #12
20002174:	428b      	cmp	r3, r1
20002176:	d319      	bcc.n	200021ac <__udivsi3+0x6c>
20002178:	e000      	b.n	2000217c <__udivsi3+0x3c>
2000217a:	0a09      	lsrs	r1, r1, #8
2000217c:	0bc3      	lsrs	r3, r0, #15
2000217e:	428b      	cmp	r3, r1
20002180:	d301      	bcc.n	20002186 <__udivsi3+0x46>
20002182:	03cb      	lsls	r3, r1, #15
20002184:	1ac0      	subs	r0, r0, r3
20002186:	4152      	adcs	r2, r2
20002188:	0b83      	lsrs	r3, r0, #14
2000218a:	428b      	cmp	r3, r1
2000218c:	d301      	bcc.n	20002192 <__udivsi3+0x52>
2000218e:	038b      	lsls	r3, r1, #14
20002190:	1ac0      	subs	r0, r0, r3
20002192:	4152      	adcs	r2, r2
20002194:	0b43      	lsrs	r3, r0, #13
20002196:	428b      	cmp	r3, r1
20002198:	d301      	bcc.n	2000219e <__udivsi3+0x5e>
2000219a:	034b      	lsls	r3, r1, #13
2000219c:	1ac0      	subs	r0, r0, r3
2000219e:	4152      	adcs	r2, r2
200021a0:	0b03      	lsrs	r3, r0, #12
200021a2:	428b      	cmp	r3, r1
200021a4:	d301      	bcc.n	200021aa <__udivsi3+0x6a>
200021a6:	030b      	lsls	r3, r1, #12
200021a8:	1ac0      	subs	r0, r0, r3
200021aa:	4152      	adcs	r2, r2
200021ac:	0ac3      	lsrs	r3, r0, #11
200021ae:	428b      	cmp	r3, r1
200021b0:	d301      	bcc.n	200021b6 <__udivsi3+0x76>
200021b2:	02cb      	lsls	r3, r1, #11
200021b4:	1ac0      	subs	r0, r0, r3
200021b6:	4152      	adcs	r2, r2
200021b8:	0a83      	lsrs	r3, r0, #10
200021ba:	428b      	cmp	r3, r1
200021bc:	d301      	bcc.n	200021c2 <__udivsi3+0x82>
200021be:	028b      	lsls	r3, r1, #10
200021c0:	1ac0      	subs	r0, r0, r3
200021c2:	4152      	adcs	r2, r2
200021c4:	0a43      	lsrs	r3, r0, #9
200021c6:	428b      	cmp	r3, r1
200021c8:	d301      	bcc.n	200021ce <__udivsi3+0x8e>
200021ca:	024b      	lsls	r3, r1, #9
200021cc:	1ac0      	subs	r0, r0, r3
200021ce:	4152      	adcs	r2, r2
200021d0:	0a03      	lsrs	r3, r0, #8
200021d2:	428b      	cmp	r3, r1
200021d4:	d301      	bcc.n	200021da <__udivsi3+0x9a>
200021d6:	020b      	lsls	r3, r1, #8
200021d8:	1ac0      	subs	r0, r0, r3
200021da:	4152      	adcs	r2, r2
200021dc:	d2cd      	bcs.n	2000217a <__udivsi3+0x3a>
200021de:	09c3      	lsrs	r3, r0, #7
200021e0:	428b      	cmp	r3, r1
200021e2:	d301      	bcc.n	200021e8 <__udivsi3+0xa8>
200021e4:	01cb      	lsls	r3, r1, #7
200021e6:	1ac0      	subs	r0, r0, r3
200021e8:	4152      	adcs	r2, r2
200021ea:	0983      	lsrs	r3, r0, #6
200021ec:	428b      	cmp	r3, r1
200021ee:	d301      	bcc.n	200021f4 <__udivsi3+0xb4>
200021f0:	018b      	lsls	r3, r1, #6
200021f2:	1ac0      	subs	r0, r0, r3
200021f4:	4152      	adcs	r2, r2
200021f6:	0943      	lsrs	r3, r0, #5
200021f8:	428b      	cmp	r3, r1
200021fa:	d301      	bcc.n	20002200 <__udivsi3+0xc0>
200021fc:	014b      	lsls	r3, r1, #5
200021fe:	1ac0      	subs	r0, r0, r3
20002200:	4152      	adcs	r2, r2
20002202:	0903      	lsrs	r3, r0, #4
20002204:	428b      	cmp	r3, r1
20002206:	d301      	bcc.n	2000220c <__udivsi3+0xcc>
20002208:	010b      	lsls	r3, r1, #4
2000220a:	1ac0      	subs	r0, r0, r3
2000220c:	4152      	adcs	r2, r2
2000220e:	08c3      	lsrs	r3, r0, #3
20002210:	428b      	cmp	r3, r1
20002212:	d301      	bcc.n	20002218 <__udivsi3+0xd8>
20002214:	00cb      	lsls	r3, r1, #3
20002216:	1ac0      	subs	r0, r0, r3
20002218:	4152      	adcs	r2, r2
2000221a:	0883      	lsrs	r3, r0, #2
2000221c:	428b      	cmp	r3, r1
2000221e:	d301      	bcc.n	20002224 <__udivsi3+0xe4>
20002220:	008b      	lsls	r3, r1, #2
20002222:	1ac0      	subs	r0, r0, r3
20002224:	4152      	adcs	r2, r2
20002226:	0843      	lsrs	r3, r0, #1
20002228:	428b      	cmp	r3, r1
2000222a:	d301      	bcc.n	20002230 <__udivsi3+0xf0>
2000222c:	004b      	lsls	r3, r1, #1
2000222e:	1ac0      	subs	r0, r0, r3
20002230:	4152      	adcs	r2, r2
20002232:	1a41      	subs	r1, r0, r1
20002234:	d200      	bcs.n	20002238 <__udivsi3+0xf8>
20002236:	4601      	mov	r1, r0
20002238:	4152      	adcs	r2, r2
2000223a:	4610      	mov	r0, r2
2000223c:	4770      	bx	lr
2000223e:	e7ff      	b.n	20002240 <__udivsi3+0x100>
20002240:	b501      	push	{r0, lr}
20002242:	2000      	movs	r0, #0
20002244:	f000 f806 	bl	20002254 <__aeabi_idiv0>
20002248:	bd02      	pop	{r1, pc}
2000224a:	46c0      	nop			; (mov r8, r8)

2000224c <__aeabi_uidivmod>:
2000224c:	2900      	cmp	r1, #0
2000224e:	d0f7      	beq.n	20002240 <__udivsi3+0x100>
20002250:	e776      	b.n	20002140 <__udivsi3>
20002252:	4770      	bx	lr

20002254 <__aeabi_idiv0>:
20002254:	4770      	bx	lr
20002256:	46c0      	nop			; (mov r8, r8)

20002258 <msTicks>:
20002258:	00000000 	andeq	r0, r0, r0

2000225c <APBAHBPrescTable>:
2000225c:	00000000 	andeq	r0, r0, r0
20002260:	04030201 	streq	r0, [r3], #-513	; 0xfffffdff
20002264:	04030201 	streq	r0, [r3], #-513	; 0xfffffdff
20002268:	09080706 	stmdbeq	r8, {r1, r2, r8, r9, sl}

2000226c <GPIO_Pins>:
2000226c:	00020001 	andeq	r0, r2, r1
20002270:	00080004 	andeq	r0, r8, r4
20002274:	00200010 	eoreq	r0, r0, r0, lsl r0
20002278:	00800040 	addeq	r0, r0, r0, asr #32
2000227c:	02000100 	andeq	r0, r0, #0, 2
20002280:	08000400 	stmdaeq	r0, {sl}
20002284:	20001000 	andcs	r1, r0, r0
20002288:	80004000 	andhi	r4, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	0000177c 	andeq	r1, r0, ip, ror r7
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	000005d8 	ldrdeq	r0, [r0], -r8
      10:	000db90c 	andeq	fp, sp, ip, lsl #18
      14:	00053800 	andeq	r3, r5, r0, lsl #16
      18:	00001800 	andeq	r1, r0, r0, lsl #16
	...
      24:	0fc70200 	svceq	0x00c70200
      28:	01050000 	mrseq	r0, (UNDEF: 5)
      2c:	00000253 	andeq	r0, r0, r3, asr r2
      30:	0253c804 	subseq	ip, r3, #4, 16	; 0x40000
      34:	a8030000 	stmdage	r3, {}	; <UNPREDICTABLE>
      38:	72000007 	andvc	r0, r0, #7
      3c:	00082e03 	andeq	r2, r8, r3, lsl #28
      40:	f9037400 			; <UNDEFINED> instruction: 0xf9037400
      44:	75000008 	strvc	r0, [r0, #-8]
      48:	00048103 	andeq	r8, r4, r3, lsl #2
      4c:	d6037600 	strle	r7, [r3], -r0, lsl #12
      50:	7b000009 	blvc	7c <startup-0x1fffff84>
      54:	000ead03 	andeq	sl, lr, r3, lsl #26
      58:	08037c00 	stmdaeq	r3, {sl, fp, ip, sp, lr}
      5c:	7e000011 	mcrvc	0, 0, r0, cr0, cr1, {0}
      60:	00032d03 	andeq	r2, r3, r3, lsl #26
      64:	c7047f00 	strgt	r7, [r4, -r0, lsl #30]
      68:	00000007 	andeq	r0, r0, r7
      6c:	00069f04 	andeq	r9, r6, r4, lsl #30
      70:	54040100 	strpl	r0, [r4], #-256	; 0xffffff00
      74:	02000008 	andeq	r0, r0, #8
      78:	00000e04 	andeq	r0, r0, r4, lsl #28
      7c:	bb040300 	bllt	100c84 <startup-0x1feff37c>
      80:	04000000 	streq	r0, [r0], #-0
      84:	000f4404 	andeq	r4, pc, r4, lsl #8
      88:	2e040500 	cfsh32cs	mvfx0, mvfx4, #0
      8c:	0600000e 	streq	r0, [r0], -lr
      90:	00072c04 	andeq	r2, r7, r4, lsl #24
      94:	1c040700 	stcne	7, cr0, [r4], {-0}
      98:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
      9c:	0010fd04 	andseq	pc, r0, r4, lsl #26
      a0:	d1040900 	tstle	r4, r0, lsl #18
      a4:	0a00000a 	beq	d4 <startup-0x1fffff2c>
      a8:	000c7004 	andeq	r7, ip, r4
      ac:	9c040b00 			; <UNDEFINED> instruction: 0x9c040b00
      b0:	0c00000b 	stceq	0, cr0, [r0], {11}
      b4:	00039e04 	andeq	r9, r3, r4, lsl #28
      b8:	59040d00 	stmdbpl	r4, {r8, sl, fp}
      bc:	0e00000f 	cdpeq	0, 0, cr0, cr0, cr15, {0}
      c0:	000e6004 	andeq	r6, lr, r4
      c4:	44040f00 	strmi	r0, [r4], #-3840	; 0xfffff100
      c8:	10000007 	andne	r0, r0, r7
      cc:	00002704 	andeq	r2, r0, r4, lsl #14
      d0:	6f041100 	svcvs	0x00041100
      d4:	1200000d 	andne	r0, r0, #13
      d8:	00073704 	andeq	r3, r7, r4, lsl #14
      dc:	2a041300 	bcs	104ce4 <startup-0x1fefb31c>
      e0:	14000005 	strne	r0, [r0], #-5
      e4:	00104d04 	andseq	r4, r0, r4, lsl #26
      e8:	64041500 	strvs	r1, [r4], #-1280	; 0xfffffb00
      ec:	16000008 	strne	r0, [r0], -r8
      f0:	00107704 	andseq	r7, r0, r4, lsl #14
      f4:	20041700 	andcs	r1, r4, r0, lsl #14
      f8:	18000009 	stmdane	r0, {r0, r3}
      fc:	000fb904 	andeq	fp, pc, r4, lsl #18
     100:	95041900 	strls	r1, [r4, #-2304]	; 0xfffff700
     104:	1a000002 	bne	114 <startup-0x1ffffeec>
     108:	00071104 	andeq	r1, r7, r4, lsl #2
     10c:	3c041b00 			; <UNDEFINED> instruction: 0x3c041b00
     110:	1c000001 	stcne	0, cr0, [r0], {1}
     114:	000d2304 	andeq	r2, sp, r4, lsl #6
     118:	ce041d00 	cdpgt	13, 0, cr1, cr4, cr0, {0}
     11c:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
     120:	0006b504 	andeq	fp, r6, r4, lsl #10
     124:	3a041f00 	bcc	107d2c <startup-0x1fef82d4>
     128:	20000004 	andcs	r0, r0, r4
     12c:	000b0304 	andeq	r0, fp, r4, lsl #6
     130:	cc042100 	stfgts	f2, [r4], {-0}
     134:	22000008 	andcs	r0, r0, #8
     138:	0009c404 	andeq	ip, r9, r4, lsl #8
     13c:	cd042300 	stcgt	3, cr2, [r4, #-0]
     140:	24000001 	strcs	r0, [r0], #-1
     144:	000d2d04 	andeq	r2, sp, r4, lsl #26
     148:	6b042500 	blvs	109550 <startup-0x1fef6ab0>
     14c:	2600000f 	strcs	r0, [r0], -pc
     150:	00034904 	andeq	r4, r3, r4, lsl #18
     154:	ea042700 	b	109d5c <startup-0x1fef62a4>
     158:	2800000c 	stmdacs	r0, {r2, r3}
     15c:	000ca204 	andeq	sl, ip, r4, lsl #4
     160:	a7042900 	strge	r2, [r4, -r0, lsl #18]
     164:	2a00000a 	bcs	194 <startup-0x1ffffe6c>
     168:	0001d704 	andeq	sp, r1, r4, lsl #14
     16c:	39042b00 	stmdbcc	r4, {r8, r9, fp, sp}
     170:	2c000000 	stccs	0, cr0, [r0], {-0}
     174:	00077204 	andeq	r7, r7, r4, lsl #4
     178:	ca042d00 	bgt	10b580 <startup-0x1fef4a80>
     17c:	2e000010 	mcrcs	0, 0, r0, cr0, cr0, {0}
     180:	00112704 	andseq	r2, r1, r4, lsl #14
     184:	1f042f00 	svcne	0x00042f00
     188:	3000000e 	andcc	r0, r0, lr
     18c:	0010d704 	andseq	sp, r0, r4, lsl #14
     190:	77043100 	strvc	r3, [r4, -r0, lsl #2]
     194:	32000004 	andcc	r0, r0, #4
     198:	0000b104 	andeq	fp, r0, r4, lsl #2
     19c:	72043300 	andvc	r3, r4, #0, 6
     1a0:	3400000a 	strcc	r0, [r0], #-10
     1a4:	00091504 	andeq	r1, r9, r4, lsl #10
     1a8:	e1043500 	tst	r4, r0, lsl #10
     1ac:	3600000a 	strcc	r0, [r0], -sl
     1b0:	00098604 	andeq	r8, r9, r4, lsl #12
     1b4:	8f043700 	svchi	0x00043700
     1b8:	38000008 	stmdacc	r0, {r3}
     1bc:	00007a04 	andeq	r7, r0, r4, lsl #20
     1c0:	a0043900 	andge	r3, r4, r0, lsl #18
     1c4:	3a000011 	bcc	210 <startup-0x1ffffdf0>
     1c8:	000bae04 	andeq	sl, fp, r4, lsl #28
     1cc:	f7043b00 			; <UNDEFINED> instruction: 0xf7043b00
     1d0:	3c000003 	stccc	0, cr0, [r0], {3}
     1d4:	000eff04 	andeq	pc, lr, r4, lsl #30
     1d8:	9e043d00 	cdpls	13, 0, cr3, cr4, cr0, {0}
     1dc:	3e000009 	cdpcc	0, 0, cr0, cr0, cr9, {0}
     1e0:	000bc904 	andeq	ip, fp, r4, lsl #18
     1e4:	9f043f00 	svcls	0x00043f00
     1e8:	40000001 	andmi	r0, r0, r1
     1ec:	000d6104 	andeq	r6, sp, r4, lsl #2
     1f0:	47044100 	strmi	r4, [r4, -r0, lsl #2]
     1f4:	42000004 	andmi	r0, r0, #4
     1f8:	00079c04 	andeq	r9, r7, r4, lsl #24
     1fc:	5f044300 	svcpl	0x00044300
     200:	44000002 	strmi	r0, [r0], #-2
     204:	000e7c04 	andeq	r7, lr, r4, lsl #24
     208:	8a044500 	bhi	111610 <startup-0x1feee9f0>
     20c:	46000007 	strmi	r0, [r0], -r7
     210:	0001ad04 	andeq	sl, r1, r4, lsl #26
     214:	df044700 	svcle	0x00044700
     218:	4800000e 	stmdami	r0, {r1, r2, r3}
     21c:	000cd304 	andeq	sp, ip, r4, lsl #6
     220:	0b044900 	bleq	112628 <startup-0x1feed9d8>
     224:	4a000010 	bmi	26c <startup-0x1ffffd94>
     228:	00111404 	andseq	r1, r1, r4, lsl #8
     22c:	d1044b00 	tstle	r4, r0, lsl #22
     230:	4c000007 	stcmi	0, cr0, [r0], {7}
     234:	0009ac04 	andeq	sl, r9, r4, lsl #24
     238:	c6044d00 	strgt	r4, [r4], -r0, lsl #26
     23c:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
     240:	000ce004 	andeq	lr, ip, r4
     244:	1e044f00 	cdpne	15, 0, cr4, cr4, cr0, {0}
     248:	50000007 	andpl	r0, r0, r7
     24c:	000a4b04 	andeq	r4, sl, r4, lsl #22
     250:	05005100 	streq	r5, [r0, #-256]	; 0xffffff00
     254:	03eb0601 	mvneq	r0, #1048576	; 0x100000
     258:	78060000 	stmdavc	r6, {}	; <UNPREDICTABLE>
     25c:	04000008 	streq	r0, [r0], #-8
     260:	0025032f 	eoreq	r0, r5, pc, lsr #6
     264:	c3070000 	movwgt	r0, #28672	; 0x7000
     268:	05000001 	streq	r0, [r0, #-1]
     26c:	0002712b 	andeq	r7, r2, fp, lsr #2
     270:	08010500 	stmdaeq	r1, {r8, sl}
     274:	000003e9 	andeq	r0, r0, r9, ror #7
     278:	31050205 	tstcc	r5, r5, lsl #4
     27c:	0700000f 	streq	r0, [r0, -pc]
     280:	000004f8 	strdeq	r0, [r0], -r8
     284:	028a3905 	addeq	r3, sl, #81920	; 0x14000
     288:	02050000 	andeq	r0, r5, #0
     28c:	0010a607 	andseq	sl, r0, r7, lsl #12
     290:	11390700 	teqne	r9, r0, lsl #14
     294:	4d050000 	stcmi	0, cr0, [r5, #-0]
     298:	0000029c 	muleq	r0, ip, r2
     29c:	95050405 	strls	r0, [r5, #-1029]	; 0xfffffbfb
     2a0:	07000009 	streq	r0, [r0, -r9]
     2a4:	0000093e 	andeq	r0, r0, lr, lsr r9
     2a8:	02ae4f05 	adceq	r4, lr, #5, 30
     2ac:	04050000 	streq	r0, [r5], #-0
     2b0:	000cfe07 	andeq	pc, ip, r7, lsl #28
     2b4:	05080500 	streq	r0, [r8, #-1280]	; 0xfffffb00
     2b8:	00000990 	muleq	r0, r0, r9
     2bc:	f9070805 			; <UNDEFINED> instruction: 0xf9070805
     2c0:	0800000c 	stmdaeq	r0, {r2, r3}
     2c4:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     2c8:	04050074 	streq	r0, [r5], #-116	; 0xffffff8c
     2cc:	000d0307 	andeq	r0, sp, r7, lsl #6
     2d0:	01c50700 	biceq	r0, r5, r0, lsl #14
     2d4:	18060000 	stmdane	r6, {}	; <UNPREDICTABLE>
     2d8:	00000266 	andeq	r0, r0, r6, ror #4
     2dc:	0002d109 	andeq	sp, r2, r9, lsl #2
     2e0:	02d10a00 	sbcseq	r0, r1, #0, 20
     2e4:	e1090000 	mrs	r0, (UNDEF: 9)
     2e8:	07000002 	streq	r0, [r0, -r2]
     2ec:	000004fa 	strdeq	r0, [r0], -sl
     2f0:	027f2406 	rsbseq	r2, pc, #100663296	; 0x6000000
     2f4:	eb090000 	bl	2402fc <startup-0x1fdbfd04>
     2f8:	07000002 	streq	r0, [r0, -r2]
     2fc:	0000113b 	andeq	r1, r0, fp, lsr r1
     300:	02912c06 	addseq	r2, r1, #1536	; 0x600
     304:	fb090000 	blx	24030e <startup-0x1fdbfcf2>
     308:	07000002 	streq	r0, [r0, -r2]
     30c:	00000940 	andeq	r0, r0, r0, asr #18
     310:	02a33006 	adceq	r3, r3, #6
     314:	0b090000 	bleq	24031c <startup-0x1fdbfce4>
     318:	0a000003 	beq	32c <startup-0x1ffffcd4>
     31c:	00000316 	andeq	r0, r0, r6, lsl r3
     320:	010e040b 	tsteq	lr, fp, lsl #8
     324:	03dc01a0 	bicseq	r0, ip, #160, 2	; 0x28
     328:	570c0000 	strpl	r0, [ip, -r0]
     32c:	01000011 	tsteq	r0, r1, lsl r0
     330:	03ec01a2 	mvneq	r0, #-2147483608	; 0x80000028
     334:	0c000000 	stceq	0, cr0, [r0], {-0}
     338:	000003d5 	ldrdeq	r0, [r0], -r5
     33c:	f101a301 			; <UNDEFINED> instruction: 0xf101a301
     340:	20000003 	andcs	r0, r0, r3
     344:	000d8a0c 	andeq	r8, sp, ip, lsl #20
     348:	01a40100 			; <UNDEFINED> instruction: 0x01a40100
     34c:	000003ec 	andeq	r0, r0, ip, ror #7
     350:	00050c80 	andeq	r0, r5, r0, lsl #25
     354:	a5010000 	strge	r0, [r1, #-0]
     358:	0003f101 	andeq	pc, r3, r1, lsl #2
     35c:	e70da000 	str	sl, [sp, -r0]
     360:	01000010 	tsteq	r0, r0, lsl r0
     364:	03ec01a6 	mvneq	r0, #-2147483607	; 0x80000029
     368:	01000000 	mrseq	r0, (UNDEF: 0)
     36c:	0004630d 	andeq	r6, r4, sp, lsl #6
     370:	01a70100 			; <UNDEFINED> instruction: 0x01a70100
     374:	000003f1 	strdeq	r0, [r0], -r1
     378:	6e0d0120 	adfvsep	f0, f5, f0
     37c:	01000001 	tsteq	r0, r1
     380:	03ec01a8 	mvneq	r0, #168, 2	; 0x2a
     384:	01800000 	orreq	r0, r0, r0
     388:	00046d0d 	andeq	r6, r4, sp, lsl #26
     38c:	01a90100 			; <UNDEFINED> instruction: 0x01a90100
     390:	000003f1 	strdeq	r0, [r0], -r1
     394:	270d01a0 	strcs	r0, [sp, -r0, lsr #3]
     398:	01000004 	tsteq	r0, r4
     39c:	03ec01aa 	mvneq	r0, #-2147483606	; 0x8000002a
     3a0:	02000000 	andeq	r0, r0, #0
     3a4:	0004090d 	andeq	r0, r4, sp, lsl #18
     3a8:	01ab0100 			; <UNDEFINED> instruction: 0x01ab0100
     3ac:	00000401 	andeq	r0, r0, r1, lsl #8
     3b0:	490e0220 	stmdbmi	lr, {r5, r9}
     3b4:	ac010050 	stcge	0, cr0, [r1], {80}	; 0x50
     3b8:	00042101 	andeq	r2, r4, r1, lsl #2
     3bc:	0d030000 	stceq	0, cr0, [r3, #-0]
     3c0:	00000413 	andeq	r0, r0, r3, lsl r4
     3c4:	2601ad01 	strcs	sl, [r1], -r1, lsl #26
     3c8:	f0000004 			; <UNDEFINED> instruction: 0xf0000004
     3cc:	06b00d03 	ldrteq	r0, [r0], r3, lsl #26
     3d0:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
     3d4:	00031601 	andeq	r1, r3, r1, lsl #12
     3d8:	000e0000 	andeq	r0, lr, r0
     3dc:	0003160f 	andeq	r1, r3, pc, lsl #12
     3e0:	0003ec00 	andeq	lr, r3, r0, lsl #24
     3e4:	02ca1000 	sbceq	r1, sl, #0
     3e8:	00070000 	andeq	r0, r7, r0
     3ec:	0003dc09 	andeq	sp, r3, r9, lsl #24
     3f0:	030b0f00 	movweq	r0, #48896	; 0xbf00
     3f4:	04010000 	streq	r0, [r1], #-0
     3f8:	ca100000 	bgt	400400 <startup-0x1fbffc00>
     3fc:	17000002 	strne	r0, [r0, -r2]
     400:	030b0f00 	movweq	r0, #48896	; 0xbf00
     404:	04110000 	ldreq	r0, [r1], #-0
     408:	ca100000 	bgt	400410 <startup-0x1fbffbf0>
     40c:	37000002 	strcc	r0, [r0, -r2]
     410:	02dc0f00 	sbcseq	r0, ip, #0, 30
     414:	04210000 	strteq	r0, [r1], #-0
     418:	ca100000 	bgt	400420 <startup-0x1fbffbe0>
     41c:	ef000002 	svc	0x00000002
     420:	04110900 	ldreq	r0, [r1], #-2304	; 0xfffff700
     424:	0b0f0000 	bleq	3c042c <startup-0x1fc3fbd4>
     428:	37000003 	strcc	r0, [r0, -r3]
     42c:	11000004 	tstne	r0, r4
     430:	000002ca 	andeq	r0, r0, sl, asr #5
     434:	06000283 	streq	r0, [r0], -r3, lsl #5
     438:	00000cb9 			; <UNDEFINED> instruction: 0x00000cb9
     43c:	2001af01 	andcs	sl, r1, r1, lsl #30
     440:	12000003 	andne	r0, r0, #3
     444:	01c0018c 	biceq	r0, r0, ip, lsl #3
     448:	0000055e 	andeq	r0, r0, lr, asr r5
     44c:	0002340c 	andeq	r3, r2, ip, lsl #8
     450:	01c20100 	biceq	r0, r2, r0, lsl #2
     454:	0000031b 	andeq	r0, r0, fp, lsl r3
     458:	035d0c00 	cmpeq	sp, #0, 24
     45c:	c3010000 	movwgt	r0, #4096	; 0x1000
     460:	00031601 	andeq	r1, r3, r1, lsl #12
     464:	ac0c0400 	cfstrsge	mvf0, [ip], {-0}
     468:	01000000 	mrseq	r0, (UNDEF: 0)
     46c:	031601c4 	tsteq	r6, #196, 2	; 0x31
     470:	0c080000 	stceq	0, cr0, [r8], {-0}
     474:	00000204 	andeq	r0, r0, r4, lsl #4
     478:	1601c501 	strne	ip, [r1], -r1, lsl #10
     47c:	0c000003 	stceq	0, cr0, [r0], {3}
     480:	52435313 	subpl	r5, r3, #1275068416	; 0x4c000000
     484:	01c60100 	biceq	r0, r6, r0, lsl #2
     488:	00000316 	andeq	r0, r0, r6, lsl r3
     48c:	43431310 	movtmi	r1, #13072	; 0x3310
     490:	c7010052 	smlsdgt	r1, r2, r0, r0
     494:	00031601 	andeq	r1, r3, r1, lsl #12
     498:	53131400 	tstpl	r3, #0, 8
     49c:	01005048 	tsteq	r0, r8, asr #32
     4a0:	056e01c8 	strbeq	r0, [lr, #-456]!	; 0xfffffe38
     4a4:	0c180000 	ldceq	0, cr0, [r8], {-0}
     4a8:	00000699 	muleq	r0, r9, r6
     4ac:	1601c901 	strne	ip, [r1], -r1, lsl #18
     4b0:	24000003 	strcs	r0, [r0], #-3
     4b4:	000e420c 	andeq	r4, lr, ip, lsl #4
     4b8:	01ca0100 	biceq	r0, sl, r0, lsl #2
     4bc:	00000316 	andeq	r0, r0, r6, lsl r3
     4c0:	057b0c28 	ldrbeq	r0, [fp, #-3112]!	; 0xfffff3d8
     4c4:	cb010000 	blgt	404cc <startup-0x1ffbfb34>
     4c8:	00031601 	andeq	r1, r3, r1, lsl #12
     4cc:	ab0c2c00 	blge	30b4d4 <startup-0x1fcf4b2c>
     4d0:	01000004 	tsteq	r0, r4
     4d4:	031601cc 	tsteq	r6, #204, 2	; 0x33
     4d8:	0c300000 	ldceq	0, cr0, [r0], #-0
     4dc:	00000f2b 	andeq	r0, r0, fp, lsr #30
     4e0:	1601cd01 	strne	ip, [r1], -r1, lsl #26
     4e4:	34000003 	strcc	r0, [r0], #-3
     4e8:	000b8d0c 	andeq	r8, fp, ip, lsl #26
     4ec:	01ce0100 	biceq	r0, lr, r0, lsl #2
     4f0:	00000316 	andeq	r0, r0, r6, lsl r3
     4f4:	0e060c38 	mcreq	12, 0, r0, cr6, cr8, {1}
     4f8:	cf010000 	svcgt	0x00010000
     4fc:	00031601 	andeq	r1, r3, r1, lsl #12
     500:	50133c00 	andspl	r3, r3, r0, lsl #24
     504:	01005246 	tsteq	r0, r6, asr #4
     508:	058801d0 	streq	r0, [r8, #464]	; 0x1d0
     50c:	13400000 	movtne	r0, #0
     510:	00524644 	subseq	r4, r2, r4, asr #12
     514:	1b01d101 	blne	74920 <startup-0x1ff8b6e0>
     518:	48000003 	stmdami	r0, {r0, r1}
     51c:	52444113 	subpl	r4, r4, #-1073741820	; 0xc0000004
     520:	01d20100 	bicseq	r0, r2, r0, lsl #2
     524:	0000031b 	andeq	r0, r0, fp, lsl r3
     528:	0f1a0c4c 	svceq	0x001a0c4c
     52c:	d3010000 	movwle	r0, #4096	; 0x1000
     530:	0005a201 	andeq	sl, r5, r1, lsl #4
     534:	540c5000 	strpl	r5, [ip], #-0
     538:	0100000f 	tsteq	r0, pc
     53c:	05bc01d4 	ldreq	r0, [ip, #468]!	; 0x1d4
     540:	0c600000 	stcleq	0, cr0, [r0], #-0
     544:	000003d5 	ldrdeq	r0, [r0], -r5
     548:	c101d501 	tstgt	r1, r1, lsl #10
     54c:	74000005 	strvc	r0, [r0], #-5
     550:	0010e10c 	andseq	lr, r0, ip, lsl #2
     554:	01d60100 	bicseq	r0, r6, r0, lsl #2
     558:	00000316 	andeq	r0, r0, r6, lsl r3
     55c:	dc0f0088 	stcle	0, cr0, [pc], {136}	; 0x88
     560:	6e000002 	cdpvs	0, 0, cr0, cr0, cr2, {0}
     564:	10000005 	andne	r0, r0, r5
     568:	000002ca 	andeq	r0, r0, sl, asr #5
     56c:	5e09000b 	cdppl	0, 0, cr0, cr9, cr11, {0}
     570:	0f000005 	svceq	0x00000005
     574:	0000031b 	andeq	r0, r0, fp, lsl r3
     578:	00000583 	andeq	r0, r0, r3, lsl #11
     57c:	0002ca10 	andeq	ip, r2, r0, lsl sl
     580:	0a000100 	beq	988 <startup-0x1ffff678>
     584:	00000573 	andeq	r0, r0, r3, ror r5
     588:	00058309 	andeq	r8, r5, r9, lsl #6
     58c:	031b0f00 	tsteq	fp, #0, 30
     590:	059d0000 	ldreq	r0, [sp]
     594:	ca100000 	bgt	40059c <startup-0x1fbffa64>
     598:	03000002 	movweq	r0, #2
     59c:	058d0a00 	streq	r0, [sp, #2560]	; 0xa00
     5a0:	9d090000 	stcls	0, cr0, [r9, #-0]
     5a4:	0f000005 	svceq	0x00000005
     5a8:	0000031b 	andeq	r0, r0, fp, lsl r3
     5ac:	000005b7 			; <UNDEFINED> instruction: 0x000005b7
     5b0:	0002ca10 	andeq	ip, r2, r0, lsl sl
     5b4:	0a000400 	beq	15bc <startup-0x1fffea44>
     5b8:	000005a7 	andeq	r0, r0, r7, lsr #11
     5bc:	0005b709 	andeq	fp, r5, r9, lsl #14
     5c0:	030b0f00 	movweq	r0, #48896	; 0xbf00
     5c4:	05d10000 	ldrbeq	r0, [r1]
     5c8:	ca100000 	bgt	4005d0 <startup-0x1fbffa30>
     5cc:	04000002 	streq	r0, [r0], #-2
     5d0:	04910600 	ldreq	r0, [r1], #1536	; 0x600
     5d4:	d7010000 	strle	r0, [r1, -r0]
     5d8:	00044301 	andeq	r4, r4, r1, lsl #6
     5dc:	01101200 	tsteq	r0, r0, lsl #4
     5e0:	061b02bf 			; <UNDEFINED> instruction: 0x061b02bf
     5e4:	dc0c0000 	stcle	0, cr0, [ip], {-0}
     5e8:	0100000a 	tsteq	r0, sl
     5ec:	031602c1 	tsteq	r6, #268435468	; 0x1000000c
     5f0:	0c000000 	stceq	0, cr0, [r0], {-0}
     5f4:	00000e96 	muleq	r0, r6, lr
     5f8:	1602c201 	strne	ip, [r2], -r1, lsl #4
     5fc:	04000003 	streq	r0, [r0], #-3
     600:	4c415613 	mcrrmi	6, 1, r5, r1, cr3
     604:	02c30100 	sbceq	r0, r3, #0, 2
     608:	00000316 	andeq	r0, r0, r6, lsl r3
     60c:	0e120c08 	cdpeq	12, 1, cr0, cr2, cr8, {0}
     610:	c4010000 	strgt	r0, [r1], #-0
     614:	00031b02 	andeq	r1, r3, r2, lsl #22
     618:	06000c00 	streq	r0, [r0], -r0, lsl #24
     61c:	00000c14 	andeq	r0, r0, r4, lsl ip
     620:	dd02c501 	cfstr32le	mvfx12, [r2, #-4]
     624:	0f000005 	svceq	0x00000005
     628:	0000030b 	andeq	r0, r0, fp, lsl #6
     62c:	00000637 	andeq	r0, r0, r7, lsr r6
     630:	0002ca10 	andeq	ip, r2, r0, lsl sl
     634:	14000100 	strne	r0, [r0], #-256	; 0xffffff00
     638:	00000fcc 	andeq	r0, r0, ip, asr #31
     63c:	0606fa01 	streq	pc, [r6], -r1, lsl #20
     640:	15000003 	strne	r0, [r0, #-3]
     644:	00000844 	andeq	r0, r0, r4, asr #16
     648:	030b3b07 	movweq	r3, #47879	; 0xbb07
     64c:	07160000 	ldreq	r0, [r6, -r0]
     650:	00027101 	andeq	r7, r2, r1, lsl #2
     654:	035d0400 	cmpeq	sp, #0, 8
     658:	00000669 	andeq	r0, r0, r9, ror #12
     65c:	00122004 	andseq	r2, r2, r4
     660:	53170000 	tstpl	r7, #0
     664:	01005445 	tsteq	r0, r5, asr #8
     668:	09f80600 	ldmibeq	r8!, {r9, sl}^
     66c:	5d040000 	stcpl	0, cr0, [r4, #-0]
     670:	00064e03 	andeq	r4, r6, r3, lsl #28
     674:	0ac80600 	beq	ff201e7c <GPIO_Pins+0xdf1ffc10>
     678:	5d040000 	stcpl	0, cr0, [r4, #-0]
     67c:	00064e03 	andeq	r4, r6, r3, lsl #28
     680:	01071600 	tsteq	r7, r0, lsl #12
     684:	00000271 	andeq	r0, r0, r1, ror r2
     688:	9c035f04 	stcls	15, cr5, [r3], {4}
     68c:	04000006 	streq	r0, [r0], #-6
     690:	000009ce 	andeq	r0, r0, lr, asr #19
     694:	0f810400 	svceq	0x00810400
     698:	00010000 	andeq	r0, r1, r0
     69c:	000cc306 	andeq	ip, ip, r6, lsl #6
     6a0:	035f0400 	cmpeq	pc, #0, 8
     6a4:	00000681 	andeq	r0, r0, r1, lsl #13
     6a8:	71010716 	tstvc	r1, r6, lsl r7
     6ac:	04000002 	streq	r0, [r0], #-2
     6b0:	06c30362 	strbeq	r0, [r3], r2, ror #6
     6b4:	c6040000 	strgt	r0, [r4], -r0
     6b8:	00000008 	andeq	r0, r0, r8
     6bc:	000d4f04 	andeq	r4, sp, r4, lsl #30
     6c0:	06000100 	streq	r0, [r0], -r0, lsl #2
     6c4:	00000c64 	andeq	r0, r0, r4, ror #24
     6c8:	a8036204 	stmdage	r3, {r2, r9, sp, lr}
     6cc:	12000006 	andne	r0, r0, #6
     6d0:	05c30428 	strbeq	r0, [r3, #1064]	; 0x428
     6d4:	0000075b 	andeq	r0, r0, fp, asr r7
     6d8:	0010360c 	andseq	r3, r0, ip, lsl #12
     6dc:	05c50400 	strbeq	r0, [r5, #1024]	; 0x400
     6e0:	00000316 	andeq	r0, r0, r6, lsl r3
     6e4:	0e0b0c00 	cdpeq	12, 0, cr0, cr11, cr0, {0}
     6e8:	c6040000 	strgt	r0, [r4], -r0
     6ec:	00031605 	andeq	r1, r3, r5, lsl #12
     6f0:	f10c0400 			; <UNDEFINED> instruction: 0xf10c0400
     6f4:	04000008 	streq	r0, [r0], #-8
     6f8:	031605c7 	tsteq	r6, #834666496	; 0x31c00000
     6fc:	0c080000 	stceq	0, cr0, [r8], {-0}
     700:	000009b8 			; <UNDEFINED> instruction: 0x000009b8
     704:	1605c804 	strne	ip, [r5], -r4, lsl #16
     708:	0c000003 	stceq	0, cr0, [r0], {3}
     70c:	52444913 	subpl	r4, r4, #311296	; 0x4c000
     710:	05c90400 	strbeq	r0, [r9, #1024]	; 0x400
     714:	00000316 	andeq	r0, r0, r6, lsl r3
     718:	444f1310 	strbmi	r1, [pc], #-784	; 720 <startup-0x1ffff8e0>
     71c:	ca040052 	bgt	10086c <startup-0x1feff794>
     720:	00031605 	andeq	r1, r3, r5, lsl #12
     724:	0e0c1400 	cfcpyseq	mvf1, mvf12
     728:	0400000a 	streq	r0, [r0], #-10
     72c:	02f605cb 	rscseq	r0, r6, #851443712	; 0x32c00000
     730:	0c180000 	ldceq	0, cr0, [r8], {-0}
     734:	000009eb 	andeq	r0, r0, fp, ror #19
     738:	f605cc04 			; <UNDEFINED> instruction: 0xf605cc04
     73c:	1a000002 	bne	74c <startup-0x1ffff8b4>
     740:	0008b00c 	andeq	fp, r8, ip
     744:	05cd0400 	strbeq	r0, [sp, #1024]	; 0x400
     748:	00000316 	andeq	r0, r0, r6, lsl r3
     74c:	4641131c 			; <UNDEFINED> instruction: 0x4641131c
     750:	ce040052 	mcrgt	0, 0, r0, cr4, cr2, {2}
     754:	00076b05 	andeq	r6, r7, r5, lsl #22
     758:	0f002000 	svceq	0x00002000
     75c:	00000316 	andeq	r0, r0, r6, lsl r3
     760:	0000076b 	andeq	r0, r0, fp, ror #14
     764:	0002ca10 	andeq	ip, r2, r0, lsl sl
     768:	09000100 	stmdbeq	r0, {r8}
     76c:	0000075b 	andeq	r0, r0, fp, asr r7
     770:	000fac06 	andeq	sl, pc, r6, lsl #24
     774:	05cf0400 	strbeq	r0, [pc, #1024]	; b7c <startup-0x1ffff484>
     778:	000006cf 	andeq	r0, r0, pc, asr #13
     77c:	64049812 	strvs	r9, [r4], #-2066	; 0xfffff7ee
     780:	00093f06 	andeq	r3, r9, r6, lsl #30
     784:	52431300 	subpl	r1, r3, #0, 6
     788:	06660400 	strbteq	r0, [r6], -r0, lsl #8
     78c:	00000316 	andeq	r0, r0, r6, lsl r3
     790:	090d0c00 	stmdbeq	sp, {sl, fp}
     794:	67040000 	strvs	r0, [r4, -r0]
     798:	00031606 	andeq	r1, r3, r6, lsl #12
     79c:	8a0c0400 	bhi	3017a4 <startup-0x1fcfe85c>
     7a0:	04000010 	streq	r0, [r0], #-16
     7a4:	03160668 	tsteq	r6, #104, 12	; 0x6800000
     7a8:	13080000 	movwne	r0, #32768	; 0x8000
     7ac:	00524943 	subseq	r4, r2, r3, asr #18
     7b0:	16066904 	strne	r6, [r6], -r4, lsl #18
     7b4:	0c000003 	stceq	0, cr0, [r0], {3}
     7b8:	0004b00c 	andeq	fp, r4, ip
     7bc:	066a0400 	strbteq	r0, [sl], -r0, lsl #8
     7c0:	00000316 	andeq	r0, r0, r6, lsl r3
     7c4:	0ef60c10 	mrceq	12, 7, r0, cr6, cr0, {0}
     7c8:	6b040000 	blvs	1007d0 <startup-0x1feff830>
     7cc:	00031606 	andeq	r1, r3, r6, lsl #12
     7d0:	5b0c1400 	blpl	3057d8 <startup-0x1fcfa828>
     7d4:	0400000c 	streq	r0, [r0], #-12
     7d8:	0316066c 	tsteq	r6, #108, 12	; 0x6c00000
     7dc:	0c180000 	ldceq	0, cr0, [r8], {-0}
     7e0:	000003d5 	ldrdeq	r0, [r0], -r5
     7e4:	0b066d04 	bleq	19bbfc <startup-0x1fe64404>
     7e8:	1c000003 	stcne	0, cr0, [r0], {3}
     7ec:	000c990c 	andeq	r9, ip, ip, lsl #18
     7f0:	066e0400 	strbteq	r0, [lr], -r0, lsl #8
     7f4:	00000316 	andeq	r0, r0, r6, lsl r3
     7f8:	09e20c20 	stmibeq	r2!, {r5, sl, fp}^
     7fc:	6f040000 	svcvs	0x00040000
     800:	00031606 	andeq	r1, r3, r6, lsl #12
     804:	df0c2400 	svcle	0x000c2400
     808:	04000003 	streq	r0, [r0], #-3
     80c:	06270670 			; <UNDEFINED> instruction: 0x06270670
     810:	0c280000 	stceq	0, cr0, [r8], #-0
     814:	00000e8e 	andeq	r0, r0, lr, lsl #29
     818:	16067104 	strne	r7, [r6], -r4, lsl #2
     81c:	30000003 	andcc	r0, r0, r3
     820:	0005030c 	andeq	r0, r5, ip, lsl #6
     824:	06720400 	ldrbteq	r0, [r2], -r0, lsl #8
     828:	00000316 	andeq	r0, r0, r6, lsl r3
     82c:	11870c34 	orrne	r0, r7, r4, lsr ip
     830:	73040000 	movwvc	r0, #16384	; 0x4000
     834:	00031606 	andeq	r1, r3, r6, lsl #12
     838:	630c3800 	movwvs	r3, #51200	; 0xc800
     83c:	04000004 	streq	r0, [r0], #-4
     840:	030b0674 	movweq	r0, #46708	; 0xb674
     844:	0c3c0000 	ldceq	0, cr0, [ip], #-0
     848:	00000cb1 			; <UNDEFINED> instruction: 0x00000cb1
     84c:	16067504 	strne	r7, [r6], -r4, lsl #10
     850:	40000003 	andmi	r0, r0, r3
     854:	0002f80c 	andeq	pc, r2, ip, lsl #16
     858:	06760400 	ldrbteq	r0, [r6], -r0, lsl #8
     85c:	00000316 	andeq	r0, r0, r6, lsl r3
     860:	046d0c44 	strbteq	r0, [sp], #-3140	; 0xfffff3bc
     864:	77040000 	strvc	r0, [r4, -r0]
     868:	00062706 	andeq	r2, r6, r6, lsl #14
     86c:	140c4800 	strne	r4, [ip], #-2048	; 0xfffff800
     870:	04000003 	streq	r0, [r0], #-3
     874:	03160678 	tsteq	r6, #120, 12	; 0x7800000
     878:	0c500000 	mraeq	r0, r0, acc0
     87c:	000001eb 	andeq	r0, r0, fp, ror #3
     880:	16067904 	strne	r7, [r6], -r4, lsl #18
     884:	54000003 	strpl	r0, [r0], #-3
     888:	000d8f0c 	andeq	r8, sp, ip, lsl #30
     88c:	067a0400 	ldrbteq	r0, [sl], -r0, lsl #8
     890:	00000316 	andeq	r0, r0, r6, lsl r3
     894:	04090c58 	streq	r0, [r9], #-3160	; 0xfffff3a8
     898:	7b040000 	blvc	1008a0 <startup-0x1feff760>
     89c:	00030b06 	andeq	r0, r3, r6, lsl #22
     8a0:	920c5c00 	andls	r5, ip, #0, 24
     8a4:	0400000b 	streq	r0, [r0], #-11
     8a8:	0316067c 	tsteq	r6, #124, 12	; 0x7c00000
     8ac:	0c600000 	stcleq	0, cr0, [r0], #-0
     8b0:	00000a7d 	andeq	r0, r0, sp, ror sl
     8b4:	16067d04 	strne	r7, [r6], -r4, lsl #26
     8b8:	64000003 	strvs	r0, [r0], #-3
     8bc:	0004130c 	andeq	r1, r4, ip, lsl #6
     8c0:	067e0400 	ldrbteq	r0, [lr], -r0, lsl #8
     8c4:	00000627 	andeq	r0, r0, r7, lsr #12
     8c8:	06940c68 	ldreq	r0, [r4], r8, ror #24
     8cc:	7f040000 	svcvc	0x00040000
     8d0:	00031606 	andeq	r1, r3, r6, lsl #12
     8d4:	43137000 	tstmi	r3, #0
     8d8:	04005253 	streq	r5, [r0], #-595	; 0xfffffdad
     8dc:	03160680 	tsteq	r6, #128, 12	; 0x8000000
     8e0:	0c740000 	ldcleq	0, cr0, [r4], #-0
     8e4:	0000041d 	andeq	r0, r0, sp, lsl r4
     8e8:	27068104 	strcs	r8, [r6, -r4, lsl #2]
     8ec:	78000006 	stmdavc	r0, {r1, r2}
     8f0:	0009be0c 	andeq	fp, r9, ip, lsl #28
     8f4:	06820400 	streq	r0, [r2], r0, lsl #8
     8f8:	00000316 	andeq	r0, r0, r6, lsl r3
     8fc:	004c0c80 	subeq	r0, ip, r0, lsl #25
     900:	83040000 	movwhi	r0, #16384	; 0x4000
     904:	00031606 	andeq	r1, r3, r6, lsl #12
     908:	840c8400 	strhi	r8, [ip], #-1024	; 0xfffffc00
     90c:	04000010 	streq	r0, [r0], #-16
     910:	03160684 	tsteq	r6, #132, 12	; 0x8400000
     914:	0c880000 	stceq	0, cr0, [r8], {0}
     918:	00000355 	andeq	r0, r0, r5, asr r3
     91c:	16068504 	strne	r8, [r6], -r4, lsl #10
     920:	8c000003 	stchi	0, cr0, [r0], {3}
     924:	000bc00c 	andeq	ip, fp, ip
     928:	06860400 	streq	r0, [r6], r0, lsl #8
     92c:	00000316 	andeq	r0, r0, r6, lsl r3
     930:	0e390c90 	mrceq	12, 1, r0, cr9, cr0, {4}
     934:	87040000 	strhi	r0, [r4, -r0]
     938:	00031606 	andeq	r1, r3, r6, lsl #12
     93c:	06009400 	streq	r9, [r0], -r0, lsl #8
     940:	00000f1f 	andeq	r0, r0, pc, lsl pc
     944:	7c068904 			; <UNDEFINED> instruction: 0x7c068904
     948:	18000007 	stmdane	r0, {r0, r1, r2}
     94c:	84300810 	ldrthi	r0, [r0], #-2064	; 0xfffff7f0
     950:	19000009 	stmdbne	r0, {r0, r3}
     954:	000010ec 	andeq	r1, r0, ip, ror #1
     958:	030b3208 	movweq	r3, #45576	; 0xb208
     95c:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     960:	0000008c 	andeq	r0, r0, ip, lsl #1
     964:	030b3308 	movweq	r3, #45832	; 0xb308
     968:	19040000 	stmdbne	r4, {}	; <UNPREDICTABLE>
     96c:	00000595 	muleq	r0, r5, r5
     970:	030b3408 	movweq	r3, #46088	; 0xb408
     974:	19080000 	stmdbne	r8, {}	; <UNPREDICTABLE>
     978:	0000050b 	andeq	r0, r0, fp, lsl #10
     97c:	030b3508 	movweq	r3, #46344	; 0xb508
     980:	000c0000 	andeq	r0, ip, r0
     984:	000f0807 	andeq	r0, pc, r7, lsl #16
     988:	4b360800 	blmi	d82990 <startup-0x1f27d670>
     98c:	0f000009 	svceq	0x00000009
     990:	000002e6 	andeq	r0, r0, r6, ror #5
     994:	0000099f 	muleq	r0, pc, r9	; <UNPREDICTABLE>
     998:	0002ca10 	andeq	ip, r2, r0, lsl sl
     99c:	0a000f00 	beq	45a4 <startup-0x1fffba5c>
     9a0:	0000098f 	andeq	r0, r0, pc, lsl #19
     9a4:	00099f09 	andeq	r9, r9, r9, lsl #30
     9a8:	09491a00 	stmdbeq	r9, {r9, fp, ip}^
     9ac:	99020000 	stmdbls	r2, {}	; <UNPREDICTABLE>
     9b0:	000009a4 	andeq	r0, r0, r4, lsr #19
     9b4:	225c0305 	subscs	r0, ip, #335544320	; 0x14000000
     9b8:	071b2000 	ldreq	r2, [fp, -r0]
     9bc:	00027101 	andeq	r7, r2, r1, lsl #2
     9c0:	e0420900 	sub	r0, r2, r0, lsl #18
     9c4:	04000009 	streq	r0, [r0], #-9
     9c8:	00000882 	andeq	r0, r0, r2, lsl #17
     9cc:	07030400 	streq	r0, [r3, -r0, lsl #8]
     9d0:	04010000 	streq	r0, [r1], #-0
     9d4:	00000271 	andeq	r0, r0, r1, ror r2
     9d8:	02ad0402 	adceq	r0, sp, #33554432	; 0x2000000
     9dc:	00030000 	andeq	r0, r3, r0
     9e0:	000d9907 	andeq	r9, sp, r7, lsl #18
     9e4:	ba470900 	blt	11c2dec <startup-0x1ee3d214>
     9e8:	1b000009 	blne	a14 <startup-0x1ffff5ec>
     9ec:	02710107 	rsbseq	r0, r1, #-1073741823	; 0xc0000001
     9f0:	4f090000 	svcmi	0x00090000
     9f4:	00000a05 	andeq	r0, r0, r5, lsl #20
     9f8:	00042c04 	andeq	r2, r4, r4, lsl #24
     9fc:	6e040000 	cdpvs	0, 0, cr0, cr4, cr0, {0}
     a00:	01000003 	tsteq	r0, r3
     a04:	010a0700 	tsteq	sl, r0, lsl #14
     a08:	52090000 	andpl	r0, r9, #0
     a0c:	000009eb 	andeq	r0, r0, fp, ror #19
     a10:	7101071b 	tstvc	r1, fp, lsl r7
     a14:	09000002 	stmdbeq	r0, {r1}
     a18:	000a365a 	andeq	r3, sl, sl, asr r6
     a1c:	051b0400 	ldreq	r0, [fp, #-1024]	; 0xfffffc00
     a20:	04000000 	streq	r0, [r0], #-0
     a24:	0000095a 	andeq	r0, r0, sl, asr r9
     a28:	11b20401 			; <UNDEFINED> instruction: 0x11b20401
     a2c:	04020000 	streq	r0, [r2], #-0
     a30:	00000a14 	andeq	r0, r0, r4, lsl sl
     a34:	9b070003 	blls	1c0a48 <startup-0x1fe3f5b8>
     a38:	0900000e 	stmdbeq	r0, {r1, r2, r3}
     a3c:	000a105f 	andeq	r1, sl, pc, asr r0
     a40:	01071b00 	tsteq	r7, r0, lsl #22
     a44:	00000271 	andeq	r0, r0, r1, ror r2
     a48:	0a616e09 	beq	185c274 <startup-0x1e7a3d8c>
     a4c:	9b040000 	blls	100a54 <startup-0x1feff5ac>
     a50:	00000000 	andeq	r0, r0, r0
     a54:	00106a04 	andseq	r6, r0, r4, lsl #20
     a58:	f5040100 			; <UNDEFINED> instruction: 0xf5040100
     a5c:	02000001 	andeq	r0, r0, #1
     a60:	049a0700 	ldreq	r0, [sl], #1792	; 0x700
     a64:	72090000 	andvc	r0, r9, #0
     a68:	00000a41 	andeq	r0, r0, r1, asr #20
     a6c:	84090818 	strhi	r0, [r9], #-2072	; 0xfffff7e8
     a70:	00000ab1 			; <UNDEFINED> instruction: 0x00000ab1
     a74:	000ebf19 	andeq	fp, lr, r9, lsl pc
     a78:	0b860900 	bleq	fe182e80 <GPIO_Pins+0xde180c14>
     a7c:	00000003 	andeq	r0, r0, r3
     a80:	000d5719 	andeq	r5, sp, r9, lsl r7
     a84:	e0890900 	add	r0, r9, r0, lsl #18
     a88:	04000009 	streq	r0, [r0], #-9
     a8c:	000af819 	andeq	pc, sl, r9, lsl r8	; <UNPREDICTABLE>
     a90:	368c0900 	strcc	r0, [ip], r0, lsl #18
     a94:	0500000a 	streq	r0, [r0, #-10]
     a98:	00093319 	andeq	r3, r9, r9, lsl r3
     a9c:	058f0900 	streq	r0, [pc, #2304]	; 13a4 <startup-0x1fffec5c>
     aa0:	0600000a 	streq	r0, [r0], -sl
     aa4:	000eec19 	andeq	lr, lr, r9, lsl ip
     aa8:	61920900 	orrsvs	r0, r2, r0, lsl #18
     aac:	0700000a 	streq	r0, [r0, -sl]
     ab0:	037c0700 	cmneq	ip, #0, 14
     ab4:	94090000 	strls	r0, [r9], #-0
     ab8:	00000a6c 	andeq	r0, r0, ip, ror #20
     abc:	0008721c 	andeq	r7, r8, ip, lsl r2
     ac0:	010a1c00 	tsteq	sl, r0, lsl #24
     ac4:	00000b28 	andeq	r0, r0, r8, lsr #22
     ac8:	0064691d 	rsbeq	r6, r4, sp, lsl r9
     acc:	0b28030a 	bleq	a016fc <startup-0x1f5fe904>
     ad0:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     ad4:	000002ca 	andeq	r0, r0, sl, asr #5
     ad8:	02c3040a 	sbceq	r0, r3, #167772160	; 0xa000000
     adc:	19040000 	stmdbne	r4, {}	; <UNPREDICTABLE>
     ae0:	000001b9 			; <UNDEFINED> instruction: 0x000001b9
     ae4:	0b28050a 	bleq	a01f14 <startup-0x1f5fe0ec>
     ae8:	19080000 	stmdbne	r8, {}	; <UNPREDICTABLE>
     aec:	00000c2b 	andeq	r0, r0, fp, lsr #24
     af0:	0b28060a 	bleq	a02320 <startup-0x1f5fdce0>
     af4:	19090000 	stmdbne	r9, {}	; <UNPREDICTABLE>
     af8:	00000f3b 	andeq	r0, r0, fp, lsr pc
     afc:	02c3070a 	sbceq	r0, r3, #2621440	; 0x280000
     b00:	190c0000 	stmdbne	ip, {}	; <UNPREDICTABLE>
     b04:	00000e72 	andeq	r0, r0, r2, ror lr
     b08:	02c3080a 	sbceq	r0, r3, #655360	; 0xa0000
     b0c:	19100000 	ldmdbne	r0, {}	; <UNPREDICTABLE>
     b10:	00000580 	andeq	r0, r0, r0, lsl #11
     b14:	02c3090a 	sbceq	r0, r3, #163840	; 0x28000
     b18:	19140000 	ldmdbne	r4, {}	; <UNPREDICTABLE>
     b1c:	0000101f 	andeq	r1, r0, pc, lsl r0
     b20:	02c30a0a 	sbceq	r0, r3, #40960	; 0xa000
     b24:	00180000 	andseq	r0, r8, r0
     b28:	f2080105 	vrhadd.s8	d0, d8, d5
     b2c:	07000003 	streq	r0, [r0, -r3]
     b30:	00000873 	andeq	r0, r0, r3, ror r8
     b34:	0abc0b0a 	beq	fef03764 <GPIO_Pins+0xdef014f8>
     b38:	eb0f0000 	bl	3c0b40 <startup-0x1fc3f4c0>
     b3c:	4a000002 	bmi	b4c <startup-0x1ffff4b4>
     b40:	1000000b 	andne	r0, r0, fp
     b44:	000002ca 	andeq	r0, r0, sl, asr #5
     b48:	f91e000f 			; <UNDEFINED> instruction: 0xf91e000f
     b4c:	03000006 	movweq	r0, #6
     b50:	000b3a15 	andeq	r3, fp, r5, lsl sl
     b54:	6c030500 	cfstr32vs	mvfx0, [r3], {-0}
     b58:	1e200022 	cdpne	0, 2, cr0, cr0, cr2, {1}
     b5c:	000008d9 	ldrdeq	r0, [r0], -r9
     b60:	03165803 	tsteq	r6, #196608	; 0x30000
     b64:	03050000 	movweq	r0, #20480	; 0x5000
     b68:	20002258 	andcs	r2, r0, r8, asr r2
     b6c:	0010061f 	andseq	r0, r0, pc, lsl r6
     b70:	50690300 	rsbpl	r0, r9, r0, lsl #6
     b74:	3420000f 	strtcc	r0, [r0], #-15
     b78:	01000000 	mrseq	r0, (UNDEF: 0)
     b7c:	0b58209c 	bleq	1608df4 <startup-0x1e9f720c>
     b80:	5d030000 	stcpl	0, cr0, [r3, #-0]
     b84:	20000f24 	andcs	r0, r0, r4, lsr #30
     b88:	0000002c 	andeq	r0, r0, ip, lsr #32
     b8c:	0ba19c01 	bleq	fe867b98 <GPIO_Pins+0xde86592c>
     b90:	d01a0000 	andsle	r0, sl, r0
     b94:	03000004 	movweq	r0, #4
     b98:	00030b61 	andeq	r0, r3, r1, ror #22
     b9c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
     ba0:	023a2100 	eorseq	r2, sl, #0, 2
     ba4:	59030000 	stmdbpl	r3, {}	; <UNPREDICTABLE>
     ba8:	20000f0c 	andcs	r0, r0, ip, lsl #30
     bac:	00000018 	andeq	r0, r0, r8, lsl r0
     bb0:	24229c01 	strtcs	r9, [r2], #-3073	; 0xfffff3ff
     bb4:	03000002 	movweq	r0, #2
     bb8:	000e9841 	andeq	r9, lr, r1, asr #16
     bbc:	00007420 	andeq	r7, r0, r0, lsr #8
     bc0:	d69c0100 	ldrle	r0, [ip], r0, lsl #2
     bc4:	1a00000b 	bne	bf8 <startup-0x1ffff408>
     bc8:	00000e29 	andeq	r0, r0, r9, lsr #28
     bcc:	0ab14403 	beq	fec51be0 <GPIO_Pins+0xdec4f974>
     bd0:	91020000 	mrsls	r0, (UNDEF: 2)
     bd4:	bc200070 	stclt	0, cr0, [r0], #-448	; 0xfffffe40
     bd8:	03000007 	movweq	r0, #7
     bdc:	000df425 	andeq	pc, sp, r5, lsr #8
     be0:	0000a420 	andeq	sl, r0, r0, lsr #8
     be4:	289c0100 	ldmcs	ip, {r8}
     be8:	2300000c 	movwcs	r0, #12
     bec:	00000670 	andeq	r0, r0, r0, ror r6
     bf0:	0c282503 	cfstr32eq	mvfx2, [r8], #-12
     bf4:	91020000 	mrsls	r0, (UNDEF: 2)
     bf8:	0d1c236c 	ldceq	3, cr2, [ip, #-432]	; 0xfffffe50
     bfc:	25030000 	strcs	r0, [r3, #-0]
     c00:	000002c3 	andeq	r0, r0, r3, asr #5
     c04:	1a689102 	bne	1a25014 <startup-0x1e5dafec>
     c08:	00000c21 	andeq	r0, r0, r1, lsr #24
     c0c:	02c32703 	sbceq	r2, r3, #786432	; 0xc0000
     c10:	91020000 	mrsls	r0, (UNDEF: 2)
     c14:	00002474 	andeq	r2, r0, r4, ror r4
     c18:	69250000 	stmdbvs	r5!, {}	; <UNPREDICTABLE>
     c1c:	c3280300 			; <UNDEFINED> instruction: 0xc3280300
     c20:	02000002 	andeq	r0, r0, #2
     c24:	00007091 	muleq	r0, r1, r0
     c28:	0b2f0426 	bleq	bc1cc8 <startup-0x1f43e338>
     c2c:	5e200000 	cdppl	0, 2, cr0, cr0, cr0, {0}
     c30:	03000007 	movweq	r0, #7
     c34:	000da81a 	andeq	sl, sp, sl, lsl r8
     c38:	00004c20 	andeq	r4, r0, r0, lsr #24
     c3c:	689c0100 	ldmvs	ip, {r8}
     c40:	2300000c 	movwcs	r0, #12
     c44:	00000670 	andeq	r0, r0, r0, ror r6
     c48:	0c681a03 			; <UNDEFINED> instruction: 0x0c681a03
     c4c:	91020000 	mrsls	r0, (UNDEF: 2)
     c50:	0db0276c 	ldceq	7, cr2, [r0, #432]!	; 0x1b0
     c54:	00322000 	eorseq	r2, r2, r0
     c58:	69250000 	stmdbvs	r5!, {}	; <UNPREDICTABLE>
     c5c:	c31c0300 	tstgt	ip, #0, 6
     c60:	02000002 	andeq	r0, r0, #2
     c64:	00007491 	muleq	r0, r1, r4
     c68:	02c30426 	sbceq	r0, r3, #637534208	; 0x26000000
     c6c:	82210000 	eorhi	r0, r1, #0
     c70:	0300000c 	movweq	r0, #12
     c74:	0000000b 	andeq	r0, r0, fp
     c78:	00000c20 	andeq	r0, r0, r0, lsr #24
     c7c:	289c0100 	ldmcs	ip, {r8}
     c80:	00000b10 	andeq	r0, r0, r0, lsl fp
     c84:	880c5e02 	stmdahi	ip, {r1, r9, sl, fp, ip, lr}
     c88:	2020000d 	eorcs	r0, r0, sp
     c8c:	01000000 	mrseq	r0, (UNDEF: 0)
     c90:	000ca59c 	muleq	ip, ip, r5
     c94:	0f4d2900 	svceq	0x004d2900
     c98:	5e020000 	cdppl	0, 0, cr0, cr2, cr0, {0}
     c9c:	0002d10c 	andeq	sp, r2, ip, lsl #2
     ca0:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
     ca4:	0ac12a00 	beq	ff04b4ac <GPIO_Pins+0xdf049240>
     ca8:	3c020000 	stccc	0, cr0, [r2], {-0}
     cac:	0006750c 	andeq	r7, r6, ip, lsl #10
     cb0:	000d4400 	andeq	r4, sp, r0, lsl #8
     cb4:	00004420 	andeq	r4, r0, r0, lsr #8
     cb8:	de9c0100 	fmllee	f0, f4, f0
     cbc:	2900000c 	stmdbcs	r0, {r2, r3}
     cc0:	00000f4d 	andeq	r0, r0, sp, asr #30
     cc4:	d10c3c02 	tstle	ip, r2, lsl #24
     cc8:	02000002 	andeq	r0, r0, #2
     ccc:	772b6f91 			; <UNDEFINED> instruction: 0x772b6f91
     cd0:	0200000f 	andeq	r0, r0, #15
     cd4:	06750c3e 			; <UNDEFINED> instruction: 0x06750c3e
     cd8:	91020000 	mrsls	r0, (UNDEF: 2)
     cdc:	782c0077 	stmdavc	ip!, {r0, r1, r2, r4, r5, r6}
     ce0:	02000006 	andeq	r0, r0, #6
     ce4:	0d280c28 	stceq	12, cr0, [r8, #-160]!	; 0xffffff60
     ce8:	001c2000 	andseq	r2, ip, r0
     cec:	9c010000 	stcls	0, cr0, [r1], {-0}
     cf0:	0009f12a 	andeq	pc, r9, sl, lsr #2
     cf4:	0bfb0200 	bleq	ffec14fc <GPIO_Pins+0xdfebf290>
     cf8:	00000669 	andeq	r0, r0, r9, ror #12
     cfc:	20000ca4 	andcs	r0, r0, r4, lsr #25
     d00:	00000084 	andeq	r0, r0, r4, lsl #1
     d04:	0d479c01 	stcleq	12, cr9, [r7, #-4]
     d08:	b8290000 	stmdalt	r9!, {}	; <UNPREDICTABLE>
     d0c:	0200000a 	andeq	r0, r0, #10
     d10:	02d10bfb 	sbcseq	r0, r1, #257024	; 0x3ec00
     d14:	91020000 	mrsls	r0, (UNDEF: 2)
     d18:	6d742d67 	ldclvs	13, cr2, [r4, #-412]!	; 0xfffffe64
     d1c:	fd020070 	stc2	0, cr0, [r2, #-448]	; 0xfffffe40
     d20:	00030b0b 	andeq	r0, r3, fp, lsl #22
     d24:	6c910200 	lfmvs	f0, 4, [r1], {0}
     d28:	000b652b 	andeq	r6, fp, fp, lsr #10
     d2c:	0bfe0200 	bleq	fff81534 <GPIO_Pins+0xdff7f2c8>
     d30:	0000030b 	andeq	r0, r0, fp, lsl #6
     d34:	2b749102 	blcs	1d25144 <startup-0x1e2daebc>
     d38:	00000f77 	andeq	r0, r0, r7, ror pc
     d3c:	690bff02 	stmdbvs	fp, {r1, r8, r9, sl, fp, ip, sp, lr, pc}
     d40:	02000006 	andeq	r0, r0, #6
     d44:	28007391 	stmdacs	r0, {r0, r4, r7, r8, r9, ip, sp, lr}
     d48:	00000a24 	andeq	r0, r0, r4, lsr #20
     d4c:	540bd602 	strpl	sp, [fp], #-1538	; 0xfffff9fe
     d50:	5020000c 	eorpl	r0, r0, ip
     d54:	01000000 	mrseq	r0, (UNDEF: 0)
     d58:	000d7c9c 	muleq	sp, ip, ip
     d5c:	0f4d2900 	svceq	0x004d2900
     d60:	d6020000 	strle	r0, [r2], -r0
     d64:	0002d10b 	andeq	sp, r2, fp, lsl #2
     d68:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
     d6c:	000aef29 	andeq	lr, sl, r9, lsr #30
     d70:	0bd60200 	bleq	ff581578 <GPIO_Pins+0xdf57f30c>
     d74:	0000069c 	muleq	r0, ip, r6
     d78:	00769102 	rsbseq	r9, r6, r2, lsl #2
     d7c:	000d7828 	andeq	r7, sp, r8, lsr #16
     d80:	0a9e0200 	beq	fe781588 <GPIO_Pins+0xde77f31c>
     d84:	20000c18 	andcs	r0, r0, r8, lsl ip
     d88:	0000003c 	andeq	r0, r0, ip, lsr r0
     d8c:	0da29c01 	stceq	12, cr9, [r2, #4]!
     d90:	33290000 			; <UNDEFINED> instruction: 0x33290000
     d94:	02000001 	andeq	r0, r0, #1
     d98:	02d10a9e 	sbcseq	r0, r1, #647168	; 0x9e000
     d9c:	91020000 	mrsls	r0, (UNDEF: 2)
     da0:	d0280077 	eorle	r0, r8, r7, ror r0
     da4:	02000000 	andeq	r0, r0, #0
     da8:	0bd80a86 	bleq	ff6037c8 <GPIO_Pins+0xdf60155c>
     dac:	00402000 	subeq	r2, r0, r0
     db0:	9c010000 	stcls	0, cr0, [r1], {-0}
     db4:	00000dd7 	ldrdeq	r0, [r0], -r7
     db8:	000b6f29 	andeq	r6, fp, r9, lsr #30
     dbc:	0a860200 	beq	fe1815c4 <GPIO_Pins+0xde17f358>
     dc0:	0000030b 	andeq	r0, r0, fp, lsl #6
     dc4:	29749102 	ldmdbcs	r4!, {r1, r8, ip, pc}^
     dc8:	00000aef 	andeq	r0, r0, pc, ror #21
     dcc:	9c0a8602 	stcls	6, cr8, [sl], {2}
     dd0:	02000006 	andeq	r0, r0, #6
     dd4:	28007391 	stmdacs	r0, {r0, r4, r7, r8, r9, ip, sp, lr}
     dd8:	00000f8f 	andeq	r0, r0, pc, lsl #31
     ddc:	980a5202 	stmdals	sl, {r1, r9, ip, lr}
     de0:	4020000b 	eormi	r0, r0, fp
     de4:	01000000 	mrseq	r0, (UNDEF: 0)
     de8:	000e0c9c 	muleq	lr, ip, ip
     dec:	0a872900 	beq	fe1cb1f4 <GPIO_Pins+0xde1c8f88>
     df0:	52020000 	andpl	r0, r2, #0
     df4:	00030b0a 	andeq	r0, r3, sl, lsl #22
     df8:	74910200 	ldrvc	r0, [r1], #512	; 0x200
     dfc:	000aef29 	andeq	lr, sl, r9, lsr #30
     e00:	0a520200 	beq	1481608 <startup-0x1eb7e9f8>
     e04:	0000069c 	muleq	r0, ip, r6
     e08:	00739102 	rsbseq	r9, r3, r2, lsl #2
     e0c:	0004db28 	andeq	sp, r4, r8, lsr #22
     e10:	0a190200 	beq	641618 <startup-0x1f9be9e8>
     e14:	20000b58 	andcs	r0, r0, r8, asr fp
     e18:	00000040 	andeq	r0, r0, r0, asr #32
     e1c:	0e419c01 	cdpeq	12, 4, cr9, cr1, cr1, {0}
     e20:	3a290000 	bcc	a40e28 <startup-0x1f5bf1d8>
     e24:	02000003 	andeq	r0, r0, #3
     e28:	030b0a19 	movweq	r0, #47641	; 0xba19
     e2c:	91020000 	mrsls	r0, (UNDEF: 2)
     e30:	0aef2974 	beq	ffbcb408 <GPIO_Pins+0xdfbc919c>
     e34:	19020000 	stmdbne	r2, {}	; <UNPREDICTABLE>
     e38:	00069c0a 	andeq	r9, r6, sl, lsl #24
     e3c:	73910200 	orrsvc	r0, r1, #0, 4
     e40:	00ed2800 	rsceq	r2, sp, r0, lsl #16
     e44:	fb020000 	blx	80e4e <startup-0x1ff7f1b2>
     e48:	000b1809 	andeq	r1, fp, r9, lsl #16
     e4c:	00004020 	andeq	r4, r0, r0, lsr #32
     e50:	769c0100 	ldrvc	r0, [ip], r0, lsl #2
     e54:	2900000e 	stmdbcs	r0, {r1, r2, r3}
     e58:	0000105b 	andeq	r1, r0, fp, asr r0
     e5c:	0b09fb02 	bleq	27fa6c <startup-0x1fd80594>
     e60:	02000003 	andeq	r0, r0, #3
     e64:	ef297491 	svc	0x00297491
     e68:	0200000a 	andeq	r0, r0, #10
     e6c:	069c09fb 			; <UNDEFINED> instruction: 0x069c09fb
     e70:	91020000 	mrsls	r0, (UNDEF: 2)
     e74:	e1280073 	bkpt	0x8003
     e78:	0200000f 	andeq	r0, r0, #15
     e7c:	0ad809db 	beq	ff6035f0 <GPIO_Pins+0xdf601384>
     e80:	00402000 	subeq	r2, r0, r0
     e84:	9c010000 	stcls	0, cr0, [r1], {-0}
     e88:	00000eab 	andeq	r0, r0, fp, lsr #29
     e8c:	000e4729 	andeq	r4, lr, r9, lsr #14
     e90:	09db0200 	ldmibeq	fp, {r9}^
     e94:	0000030b 	andeq	r0, r0, fp, lsl #6
     e98:	29749102 	ldmdbcs	r4!, {r1, r8, ip, pc}^
     e9c:	00000aef 	andeq	r0, r0, pc, ror #21
     ea0:	9c09db02 			; <UNDEFINED> instruction: 0x9c09db02
     ea4:	02000006 	andeq	r0, r0, #6
     ea8:	28007391 	stmdacs	r0, {r0, r4, r7, r8, r9, ip, sp, lr}
     eac:	000004b9 			; <UNDEFINED> instruction: 0x000004b9
     eb0:	9809aa02 	stmdals	r9, {r1, r9, fp, sp, pc}
     eb4:	4020000a 	eormi	r0, r0, sl
     eb8:	01000000 	mrseq	r0, (UNDEF: 0)
     ebc:	000ee09c 	muleq	lr, ip, r0
     ec0:	0b6f2900 	bleq	1bcb2c8 <startup-0x1e434d38>
     ec4:	aa020000 	bge	80ecc <startup-0x1ff7f134>
     ec8:	00030b09 	andeq	r0, r3, r9, lsl #22
     ecc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
     ed0:	000aef29 	andeq	lr, sl, r9, lsr #30
     ed4:	09aa0200 	stmibeq	sl!, {r9}
     ed8:	0000069c 	muleq	r0, ip, r6
     edc:	00739102 	rsbseq	r9, r3, r2, lsl #2
     ee0:	00011c28 	andeq	r1, r1, r8, lsr #24
     ee4:	097b0200 	ldmdbeq	fp!, {r9}^
     ee8:	20000a58 	andcs	r0, r0, r8, asr sl
     eec:	00000040 	andeq	r0, r0, r0, asr #32
     ef0:	0f159c01 	svceq	0x00159c01
     ef4:	87290000 	strhi	r0, [r9, -r0]!
     ef8:	0200000a 	andeq	r0, r0, #10
     efc:	030b097b 	movweq	r0, #47483	; 0xb97b
     f00:	91020000 	mrsls	r0, (UNDEF: 2)
     f04:	0aef2974 	beq	ffbcb4dc <GPIO_Pins+0xdfbc9270>
     f08:	7b020000 	blvc	80f10 <startup-0x1ff7f0f0>
     f0c:	00069c09 	andeq	r9, r6, r9, lsl #24
     f10:	73910200 	orrsvc	r0, r1, #0, 4
     f14:	027e2800 	rsbseq	r2, lr, #0, 16
     f18:	45020000 	strmi	r0, [r2, #-0]
     f1c:	000a1809 	andeq	r1, sl, r9, lsl #16
     f20:	00004020 	andeq	r4, r0, r0, lsr #32
     f24:	4a9c0100 	bmi	fe70132c <GPIO_Pins+0xde6ff0c0>
     f28:	2900000f 	stmdbcs	r0, {r0, r1, r2, r3}
     f2c:	0000033a 	andeq	r0, r0, sl, lsr r3
     f30:	0b094502 	bleq	252340 <startup-0x1fdadcc0>
     f34:	02000003 	andeq	r0, r0, #3
     f38:	ef297491 	svc	0x00297491
     f3c:	0200000a 	andeq	r0, r0, #10
     f40:	069c0945 	ldreq	r0, [ip], r5, asr #18
     f44:	91020000 	mrsls	r0, (UNDEF: 2)
     f48:	62280073 	eorvs	r0, r8, #115	; 0x73
     f4c:	02000011 	andeq	r0, r0, #17
     f50:	09d8092a 	ldmibeq	r8, {r1, r3, r5, r8, fp}^
     f54:	00402000 	subeq	r2, r0, r0
     f58:	9c010000 	stcls	0, cr0, [r1], {-0}
     f5c:	00000f7f 	andeq	r0, r0, pc, ror pc
     f60:	00105b29 	andseq	r5, r0, r9, lsr #22
     f64:	092a0200 	stmdbeq	sl!, {r9}
     f68:	0000030b 	andeq	r0, r0, fp, lsl #6
     f6c:	29749102 	ldmdbcs	r4!, {r1, r8, ip, pc}^
     f70:	00000aef 	andeq	r0, r0, pc, ror #21
     f74:	9c092a02 			; <UNDEFINED> instruction: 0x9c092a02
     f78:	02000006 	andeq	r0, r0, #6
     f7c:	28007391 	stmdacs	r0, {r0, r4, r7, r8, r9, ip, sp, lr}
     f80:	00000ec8 	andeq	r0, r0, r8, asr #29
     f84:	98090d02 	stmdals	r9, {r1, r8, sl, fp}
     f88:	40200009 	eormi	r0, r0, r9
     f8c:	01000000 	mrseq	r0, (UNDEF: 0)
     f90:	000fb49c 	muleq	pc, ip, r4	; <UNPREDICTABLE>
     f94:	0e472900 	vmlaeq.f16	s5, s14, s0	; <UNPREDICTABLE>
     f98:	0d020000 	stceq	0, cr0, [r2, #-0]
     f9c:	00030b09 	andeq	r0, r3, r9, lsl #22
     fa0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
     fa4:	000aef29 	andeq	lr, sl, r9, lsr #30
     fa8:	090d0200 	stmdbeq	sp, {r9}
     fac:	0000069c 	muleq	r0, ip, r6
     fb0:	00739102 	rsbseq	r9, r3, r2, lsl #2
     fb4:	0007e228 	andeq	lr, r7, r8, lsr #4
     fb8:	08e30200 	stmiaeq	r3!, {r9}^
     fbc:	20000958 	andcs	r0, r0, r8, asr r9
     fc0:	00000040 	andeq	r0, r0, r0, asr #32
     fc4:	0fe99c01 	svceq	0x00e99c01
     fc8:	6f290000 	svcvs	0x00290000
     fcc:	0200000b 	andeq	r0, r0, #11
     fd0:	030b08e3 	movweq	r0, #47331	; 0xb8e3
     fd4:	91020000 	mrsls	r0, (UNDEF: 2)
     fd8:	0aef2974 	beq	ffbcb5b0 <GPIO_Pins+0xdfbc9344>
     fdc:	e3020000 	movw	r0, #8192	; 0x2000
     fe0:	00069c08 	andeq	r9, r6, r8, lsl #24
     fe4:	73910200 	orrsvc	r0, r1, #0, 4
     fe8:	03be2800 			; <UNDEFINED> instruction: 0x03be2800
     fec:	af020000 	svcge	0x00020000
     ff0:	00091808 	andeq	r1, r9, r8, lsl #16
     ff4:	00004020 	andeq	r4, r0, r0, lsr #32
     ff8:	1e9c0100 	fmlnee	f0, f4, f0
     ffc:	29000010 	stmdbcs	r0, {r4}
    1000:	00000a87 	andeq	r0, r0, r7, lsl #21
    1004:	0b08af02 	bleq	22cc14 <startup-0x1fdd33ec>
    1008:	02000003 	andeq	r0, r0, #3
    100c:	ef297491 	svc	0x00297491
    1010:	0200000a 	andeq	r0, r0, #10
    1014:	069c08af 	ldreq	r0, [ip], pc, lsr #17
    1018:	91020000 	mrsls	r0, (UNDEF: 2)
    101c:	fd280073 	stc2	0, cr0, [r8, #-460]!	; 0xfffffe34
    1020:	0200000b 	andeq	r0, r0, #11
    1024:	08d80876 	ldmeq	r8, {r1, r2, r4, r5, r6, fp}^
    1028:	00402000 	subeq	r2, r0, r0
    102c:	9c010000 	stcls	0, cr0, [r1], {-0}
    1030:	00001053 	andeq	r1, r0, r3, asr r0
    1034:	00033a29 	andeq	r3, r3, r9, lsr #20
    1038:	08760200 	ldmdaeq	r6!, {r9}^
    103c:	0000030b 	andeq	r0, r0, fp, lsl #6
    1040:	29749102 	ldmdbcs	r4!, {r1, r8, ip, pc}^
    1044:	00000aef 	andeq	r0, r0, pc, ror #21
    1048:	9c087602 	stcls	6, cr7, [r8], {2}
    104c:	02000006 	andeq	r0, r0, #6
    1050:	28007391 	stmdacs	r0, {r0, r4, r7, r8, r9, ip, sp, lr}
    1054:	00000157 	andeq	r0, r0, r7, asr r1
    1058:	98085802 	stmdals	r8, {r1, fp, ip, lr}
    105c:	40200008 	eormi	r0, r0, r8
    1060:	01000000 	mrseq	r0, (UNDEF: 0)
    1064:	0010889c 	mulseq	r0, ip, r8
    1068:	105b2900 	subsne	r2, fp, r0, lsl #18
    106c:	58020000 	stmdapl	r2, {}	; <UNPREDICTABLE>
    1070:	00030b08 	andeq	r0, r3, r8, lsl #22
    1074:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    1078:	000aef29 	andeq	lr, sl, r9, lsr #30
    107c:	08580200 	ldmdaeq	r8, {r9}^
    1080:	0000069c 	muleq	r0, ip, r6
    1084:	00739102 	rsbseq	r9, r3, r2, lsl #2
    1088:	00108f28 	andseq	r8, r0, r8, lsr #30
    108c:	08380200 	ldmdaeq	r8!, {r9}
    1090:	20000858 	andcs	r0, r0, r8, asr r8
    1094:	00000040 	andeq	r0, r0, r0, asr #32
    1098:	10bd9c01 	adcsne	r9, sp, r1, lsl #24
    109c:	47290000 	strmi	r0, [r9, -r0]!
    10a0:	0200000e 	andeq	r0, r0, #14
    10a4:	030b0838 	movweq	r0, #47160	; 0xb838
    10a8:	91020000 	mrsls	r0, (UNDEF: 2)
    10ac:	0aef2974 	beq	ffbcb684 <GPIO_Pins+0xdfbc9418>
    10b0:	38020000 	stmdacc	r2, {}	; <UNPREDICTABLE>
    10b4:	00069c08 	andeq	r9, r6, r8, lsl #24
    10b8:	73910200 	orrsvc	r0, r1, #0, 4
    10bc:	01732800 	cmneq	r3, r0, lsl #16
    10c0:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
    10c4:	00083c08 	andeq	r3, r8, r8, lsl #24
    10c8:	00001c20 	andeq	r1, r0, r0, lsr #24
    10cc:	e39c0100 	orrs	r0, ip, #0, 2
    10d0:	29000010 	stmdbcs	r0, {r4}
    10d4:	00001143 	andeq	r1, r0, r3, asr #2
    10d8:	0b080e02 	bleq	2048e8 <startup-0x1fdfb718>
    10dc:	02000003 	andeq	r0, r0, #3
    10e0:	28007491 	stmdacs	r0, {r0, r4, r7, sl, ip, sp, lr}
    10e4:	0000024a 	andeq	r0, r0, sl, asr #4
    10e8:	00078e02 	andeq	r8, r7, r2, lsl #28
    10ec:	3c200008 	stccc	0, cr0, [r0], #-32	; 0xffffffe0
    10f0:	01000000 	mrseq	r0, (UNDEF: 0)
    10f4:	0011189c 	mulseq	r1, ip, r8
    10f8:	08082900 	stmdaeq	r8, {r8, fp, sp}
    10fc:	8e020000 	cdphi	0, 0, cr0, cr2, cr0, {0}
    1100:	00030b07 	andeq	r0, r3, r7, lsl #22
    1104:	6c910200 	lfmvs	f0, 4, [r1], {0}
    1108:	000e182b 	andeq	r1, lr, fp, lsr #16
    110c:	07900200 	ldreq	r0, [r0, r0, lsl #4]
    1110:	0000030b 	andeq	r0, r0, fp, lsl #6
    1114:	00749102 	rsbseq	r9, r4, r2, lsl #2
    1118:	00020a28 	andeq	r0, r2, r8, lsr #20
    111c:	072b0200 	streq	r0, [fp, -r0, lsl #4]!
    1120:	200007c0 	andcs	r0, r0, r0, asr #15
    1124:	00000040 	andeq	r0, r0, r0, asr #32
    1128:	114d9c01 	cmpne	sp, r1, lsl #24
    112c:	f9290000 			; <UNDEFINED> instruction: 0xf9290000
    1130:	02000007 	andeq	r0, r0, #7
    1134:	030b072b 	movweq	r0, #46891	; 0xb72b
    1138:	91020000 	mrsls	r0, (UNDEF: 2)
    113c:	0e182b6c 	vnmlaeq.f64	d2, d8, d28
    1140:	2d020000 	stccs	0, cr0, [r2, #-0]
    1144:	00030b07 	andeq	r0, r3, r7, lsl #22
    1148:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    114c:	096c2800 	stmdbeq	ip!, {fp, sp}^
    1150:	0b020000 	bleq	81158 <startup-0x1ff7eea8>
    1154:	00078407 	andeq	r8, r7, r7, lsl #8
    1158:	00003c20 	andeq	r3, r0, r0, lsr #24
    115c:	829c0100 	addshi	r0, ip, #0, 2
    1160:	29000011 	stmdbcs	r0, {r0, r4}
    1164:	0000031e 	andeq	r0, r0, lr, lsl r3
    1168:	0b070b02 	bleq	1c3d78 <startup-0x1fe3c288>
    116c:	02000003 	andeq	r0, r0, #3
    1170:	182b6c91 	stmdane	fp!, {r0, r4, r7, sl, fp, sp, lr}
    1174:	0200000e 	andeq	r0, r0, #14
    1178:	030b070d 	movweq	r0, #46861	; 0xb70d
    117c:	91020000 	mrsls	r0, (UNDEF: 2)
    1180:	e1280074 	bkpt	0x8004
    1184:	02000002 	andeq	r0, r0, #2
    1188:	074806ea 	strbeq	r0, [r8, -sl, ror #13]
    118c:	003c2000 	eorseq	r2, ip, r0
    1190:	9c010000 	stcls	0, cr0, [r1], {-0}
    1194:	000011b7 			; <UNDEFINED> instruction: 0x000011b7
    1198:	00081729 	andeq	r1, r8, r9, lsr #14
    119c:	06ea0200 	strbteq	r0, [sl], r0, lsl #4
    11a0:	0000030b 	andeq	r0, r0, fp, lsl #6
    11a4:	2b6c9102 	blcs	1b255b4 <startup-0x1e4daa4c>
    11a8:	00000e18 	andeq	r0, r0, r8, lsl lr
    11ac:	0b06ec02 	bleq	1bc1bc <startup-0x1fe43e44>
    11b0:	02000003 	andeq	r0, r0, #3
    11b4:	28007491 	stmdacs	r0, {r0, r4, r7, sl, ip, sp, lr}
    11b8:	000006c2 	andeq	r0, r0, r2, asr #13
    11bc:	0c06c602 	stceq	6, cr12, [r6], {2}
    11c0:	3c200007 	stccc	0, cr0, [r0], #-28	; 0xffffffe4
    11c4:	01000000 	mrseq	r0, (UNDEF: 0)
    11c8:	0011ec9c 	mulseq	r1, ip, ip
    11cc:	0b412900 	bleq	104b5d4 <startup-0x1efb4a2c>
    11d0:	c6020000 	strgt	r0, [r2], -r0
    11d4:	00030b06 	andeq	r0, r3, r6, lsl #22
    11d8:	6c910200 	lfmvs	f0, 4, [r1], {0}
    11dc:	000e182b 	andeq	r1, lr, fp, lsr #16
    11e0:	06c80200 	strbeq	r0, [r8], r0, lsl #4
    11e4:	0000030b 	andeq	r0, r0, fp, lsl #6
    11e8:	00749102 	rsbseq	r9, r4, r2, lsl #2
    11ec:	00005728 	andeq	r5, r0, r8, lsr #14
    11f0:	06ab0200 	strteq	r0, [fp], r0, lsl #4
    11f4:	200006f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
    11f8:	0000001c 	andeq	r0, r0, ip, lsl r0
    11fc:	12129c01 	andsne	r9, r2, #256	; 0x100
    1200:	b5290000 	strlt	r0, [r9, #-0]!
    1204:	02000008 	andeq	r0, r0, #8
    1208:	030b06ab 	movweq	r0, #46763	; 0xb6ab
    120c:	91020000 	mrsls	r0, (UNDEF: 2)
    1210:	48280074 	stmdami	r8!, {r2, r4, r5, r6}
    1214:	0200000c 	andeq	r0, r0, #12
    1218:	06d005ef 	ldrbeq	r0, [r0], pc, ror #11
    121c:	00202000 	eoreq	r2, r0, r0
    1220:	9c010000 	stcls	0, cr0, [r1], {-0}
    1224:	00001238 	andeq	r1, r0, r8, lsr r2
    1228:	000aef29 	andeq	lr, sl, r9, lsr #30
    122c:	05ef0200 	strbeq	r0, [pc, #512]!	; 1434 <startup-0x1fffebcc>
    1230:	0000069c 	muleq	r0, ip, r6
    1234:	00779102 	rsbseq	r9, r7, r2, lsl #2
    1238:	00102828 	andseq	r2, r0, r8, lsr #16
    123c:	05de0200 	ldrbeq	r0, [lr, #512]	; 0x200
    1240:	200006b0 			; <UNDEFINED> instruction: 0x200006b0
    1244:	00000020 	andeq	r0, r0, r0, lsr #32
    1248:	125e9c01 	subsne	r9, lr, #256	; 0x100
    124c:	ef290000 	svc	0x00290000
    1250:	0200000a 	andeq	r0, r0, #10
    1254:	069c05de 			; <UNDEFINED> instruction: 0x069c05de
    1258:	91020000 	mrsls	r0, (UNDEF: 2)
    125c:	96280077 			; <UNDEFINED> instruction: 0x96280077
    1260:	0200000a 	andeq	r0, r0, #10
    1264:	065005be 			; <UNDEFINED> instruction: 0x065005be
    1268:	00602000 	rsbeq	r2, r0, r0
    126c:	9c010000 	stcls	0, cr0, [r1], {-0}
    1270:	00001293 	muleq	r0, r3, r2
    1274:	00014629 	andeq	r4, r1, r9, lsr #12
    1278:	05be0200 	ldreq	r0, [lr, #512]!	; 0x200
    127c:	0000030b 	andeq	r0, r0, fp, lsl #6
    1280:	2b6c9102 	blcs	1b25690 <startup-0x1e4da970>
    1284:	00000e18 	andeq	r0, r0, r8, lsl lr
    1288:	0b05c002 	bleq	171298 <startup-0x1fe8ed68>
    128c:	02000003 	andeq	r0, r0, #3
    1290:	2e007491 	mcrcs	4, 0, r7, cr0, cr1, {4}
    1294:	00000068 	andeq	r0, r0, r8, rrx
    1298:	f8052502 			; <UNDEFINED> instruction: 0xf8052502
    129c:	58200004 	stmdapl	r0!, {r2}
    12a0:	01000001 	tsteq	r0, r1
    12a4:	0013139c 	mulseq	r3, ip, r3
    12a8:	0a032900 	beq	cb6b0 <startup-0x1ff34950>
    12ac:	25020000 	strcs	r0, [r2, #-0]
    12b0:	00131305 	andseq	r1, r3, r5, lsl #6
    12b4:	5c910200 	lfmpl	f0, 4, [r1], {0}
    12b8:	706d742d 	rsbvc	r7, sp, sp, lsr #8
    12bc:	05270200 	streq	r0, [r7, #-512]!	; 0xfffffe00
    12c0:	0000030b 	andeq	r0, r0, fp, lsl #6
    12c4:	2b709102 	blcs	1c256d4 <startup-0x1e3da92c>
    12c8:	0000115c 	andeq	r1, r0, ip, asr r1
    12cc:	0b052702 	bleq	14aedc <startup-0x1feb5124>
    12d0:	02000003 	andeq	r0, r0, #3
    12d4:	882b6c91 	stmdahi	fp!, {r0, r4, r7, sl, fp, sp, lr}
    12d8:	0200000f 	andeq	r0, r0, #15
    12dc:	030b0527 	movweq	r0, #46375	; 0xb527
    12e0:	91020000 	mrsls	r0, (UNDEF: 2)
    12e4:	00002b74 	andeq	r2, r0, r4, ror fp
    12e8:	27020000 	strcs	r0, [r2, -r0]
    12ec:	00030b05 	andeq	r0, r3, r5, lsl #22
    12f0:	68910200 	ldmvs	r1, {r9}
    12f4:	0005c42b 	andeq	ip, r5, fp, lsr #8
    12f8:	05270200 	streq	r0, [r7, #-512]!	; 0xfffffe00
    12fc:	0000030b 	andeq	r0, r0, fp, lsl #6
    1300:	2b649102 	blcs	1925710 <startup-0x1e6da8f0>
    1304:	000011d0 	ldrdeq	r1, [r0], -r0
    1308:	0b052702 	bleq	14af18 <startup-0x1feb50e8>
    130c:	02000003 	andeq	r0, r0, #3
    1310:	26006091 			; <UNDEFINED> instruction: 0x26006091
    1314:	00098404 	andeq	r8, r9, r4, lsl #8
    1318:	02ba2800 	adcseq	r2, sl, #0, 16
    131c:	f1020000 	cps	#0
    1320:	0004bc04 	andeq	fp, r4, r4, lsl #24
    1324:	00003c20 	andeq	r3, r0, r0, lsr #24
    1328:	4e9c0100 	fmlmie	f0, f4, f0
    132c:	29000013 	stmdbcs	r0, {r0, r1, r4}
    1330:	00000196 	muleq	r0, r6, r1
    1334:	0b04f102 	bleq	13d744 <startup-0x1fec28bc>
    1338:	02000003 	andeq	r0, r0, #3
    133c:	182b6c91 	stmdane	fp!, {r0, r4, r7, sl, fp, sp, lr}
    1340:	0200000e 	andeq	r0, r0, #14
    1344:	030b04f3 	movweq	r0, #46323	; 0xb4f3
    1348:	91020000 	mrsls	r0, (UNDEF: 2)
    134c:	e1280074 	bkpt	0x8004
    1350:	02000008 	andeq	r0, r0, #8
    1354:	048404d2 	streq	r0, [r4], #1234	; 0x4d2
    1358:	00382000 	eorseq	r2, r8, r0
    135c:	9c010000 	stcls	0, cr0, [r1], {-0}
    1360:	00001383 	andeq	r1, r0, r3, lsl #7
    1364:	00019629 	andeq	r9, r1, r9, lsr #12
    1368:	04d20200 	ldrbeq	r0, [r2], #512	; 0x200
    136c:	0000030b 	andeq	r0, r0, fp, lsl #6
    1370:	2b6c9102 	blcs	1b25780 <startup-0x1e4da880>
    1374:	00000e18 	andeq	r0, r0, r8, lsl lr
    1378:	0b04d402 	bleq	136388 <startup-0x1fec9c78>
    137c:	02000003 	andeq	r0, r0, #3
    1380:	28007491 	stmdacs	r0, {r0, r4, r7, sl, ip, sp, lr}
    1384:	00000b7e 	andeq	r0, r0, lr, ror fp
    1388:	5004b302 	andpl	fp, r4, r2, lsl #6
    138c:	34200004 	strtcc	r0, [r0], #-4
    1390:	01000000 	mrseq	r0, (UNDEF: 0)
    1394:	0013b89c 	mulseq	r3, ip, r8
    1398:	058a2900 	streq	r2, [sl, #2304]	; 0x900
    139c:	b3020000 	movwlt	r0, #8192	; 0x2000
    13a0:	00030b04 	andeq	r0, r3, r4, lsl #22
    13a4:	6c910200 	lfmvs	f0, 4, [r1], {0}
    13a8:	000e182b 	andeq	r1, lr, fp, lsr #16
    13ac:	04b50200 	ldrteq	r0, [r5], #512	; 0x200
    13b0:	0000030b 	andeq	r0, r0, fp, lsl #6
    13b4:	00749102 	rsbseq	r9, r4, r2, lsl #2
    13b8:	0003002f 	andeq	r0, r3, pc, lsr #32
    13bc:	049a0200 	ldreq	r0, [sl], #512	; 0x200
    13c0:	000002d1 	ldrdeq	r0, [r0], -r1
    13c4:	20000434 	andcs	r0, r0, r4, lsr r4
    13c8:	0000001c 	andeq	r0, r0, ip, lsl r0
    13cc:	8f289c01 	svchi	0x00289c01
    13d0:	02000011 	andeq	r0, r0, #17
    13d4:	0400047d 	streq	r0, [r0], #-1149	; 0xfffffb83
    13d8:	00342000 	eorseq	r2, r4, r0
    13dc:	9c010000 	stcls	0, cr0, [r1], {-0}
    13e0:	00001403 	andeq	r1, r0, r3, lsl #8
    13e4:	00038d29 	andeq	r8, r3, r9, lsr #26
    13e8:	047d0200 	ldrbteq	r0, [sp], #-512	; 0xfffffe00
    13ec:	0000030b 	andeq	r0, r0, fp, lsl #6
    13f0:	2b6c9102 	blcs	1b25800 <startup-0x1e4da800>
    13f4:	00000e18 	andeq	r0, r0, r8, lsl lr
    13f8:	0b047f02 	bleq	121008 <startup-0x1fedeff8>
    13fc:	02000003 	andeq	r0, r0, #3
    1400:	28007491 	stmdacs	r0, {r0, r4, r7, sl, ip, sp, lr}
    1404:	000008a1 	andeq	r0, r0, r1, lsr #17
    1408:	c403b502 	strgt	fp, [r3], #-1282	; 0xfffffafe
    140c:	3c200003 	stccc	0, cr0, [r0], #-12
    1410:	01000000 	mrseq	r0, (UNDEF: 0)
    1414:	0014479c 	mulseq	r4, ip, r7
    1418:	0c8a2900 			; <UNDEFINED> instruction: 0x0c8a2900
    141c:	b5020000 	strlt	r0, [r2, #-0]
    1420:	00030b03 	andeq	r0, r3, r3, lsl #22
    1424:	6c910200 	lfmvs	f0, 4, [r1], {0}
    1428:	00036229 	andeq	r6, r3, r9, lsr #4
    142c:	03b50200 			; <UNDEFINED> instruction: 0x03b50200
    1430:	0000030b 	andeq	r0, r0, fp, lsl #6
    1434:	2b689102 	blcs	1a25844 <startup-0x1e5da7bc>
    1438:	00000e18 	andeq	r0, r0, r8, lsl lr
    143c:	0b03b702 	bleq	ef04c <startup-0x1ff10fb4>
    1440:	02000003 	andeq	r0, r0, #3
    1444:	28007491 	stmdacs	r0, {r0, r4, r7, sl, ip, sp, lr}
    1448:	00000a31 	andeq	r0, r0, r1, lsr sl
    144c:	84038802 	strhi	r8, [r3], #-2050	; 0xfffff7fe
    1450:	40200003 	eormi	r0, r0, r3
    1454:	01000000 	mrseq	r0, (UNDEF: 0)
    1458:	00148b9c 	mulseq	r4, ip, fp
    145c:	0bee2900 	bleq	ffb8b864 <GPIO_Pins+0xdfb895f8>
    1460:	88020000 	stmdahi	r2, {}	; <UNPREDICTABLE>
    1464:	00030b03 	andeq	r0, r3, r3, lsl #22
    1468:	6c910200 	lfmvs	f0, 4, [r1], {0}
    146c:	000d1029 	andeq	r1, sp, r9, lsr #32
    1470:	03880200 	orreq	r0, r8, #0, 4
    1474:	0000030b 	andeq	r0, r0, fp, lsl #6
    1478:	2b689102 	blcs	1a25888 <startup-0x1e5da778>
    147c:	00000e18 	andeq	r0, r0, r8, lsl lr
    1480:	0b038a02 	bleq	e3c90 <startup-0x1ff1c370>
    1484:	02000003 	andeq	r0, r0, #3
    1488:	28007491 	stmdacs	r0, {r0, r4, r7, sl, ip, sp, lr}
    148c:	00000b26 	andeq	r0, r0, r6, lsr #22
    1490:	64036f02 	strvs	r6, [r3], #-3842	; 0xfffff0fe
    1494:	20200003 	eorcs	r0, r0, r3
    1498:	01000000 	mrseq	r0, (UNDEF: 0)
    149c:	0014b19c 	mulseq	r4, ip, r1
    14a0:	0aef2900 	beq	ffbcb8a8 <GPIO_Pins+0xdfbc963c>
    14a4:	6f020000 	svcvs	0x00020000
    14a8:	00069c03 	andeq	r9, r6, r3, lsl #24
    14ac:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    14b0:	11792800 	cmnne	r9, r0, lsl #16
    14b4:	5d020000 	stcpl	0, cr0, [r2, #-0]
    14b8:	00034403 	andeq	r4, r3, r3, lsl #8
    14bc:	00002020 	andeq	r2, r0, r0, lsr #32
    14c0:	d79c0100 	ldrle	r0, [ip, r0, lsl #2]
    14c4:	29000014 	stmdbcs	r0, {r2, r4}
    14c8:	00000aef 	andeq	r0, r0, pc, ror #21
    14cc:	9c035d02 	stcls	13, cr5, [r3], {2}
    14d0:	02000006 	andeq	r0, r0, #6
    14d4:	28007791 	stmdacs	r0, {r0, r4, r7, r8, r9, sl, ip, sp, lr}
    14d8:	000006e8 	andeq	r0, r0, r8, ror #13
    14dc:	14034902 	strne	r4, [r3], #-2306	; 0xfffff6fe
    14e0:	30200003 	eorcc	r0, r0, r3
    14e4:	01000000 	mrseq	r0, (UNDEF: 0)
    14e8:	00151b9c 	mulseq	r5, ip, fp
    14ec:	0bd62900 	bleq	ff58b8f4 <GPIO_Pins+0xdf589688>
    14f0:	49020000 	stmdbmi	r2, {}	; <UNPREDICTABLE>
    14f4:	00030b03 	andeq	r0, r3, r3, lsl #22
    14f8:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    14fc:	000bde29 	andeq	sp, fp, r9, lsr #28
    1500:	03490200 	movteq	r0, #37376	; 0x9200
    1504:	0000030b 	andeq	r0, r0, fp, lsl #6
    1508:	29709102 	ldmdbcs	r0!, {r1, r8, ip, pc}^
    150c:	00000be6 	andeq	r0, r0, r6, ror #23
    1510:	0b034902 	bleq	d3920 <startup-0x1ff2c6e0>
    1514:	02000003 	andeq	r0, r0, #3
    1518:	28006c91 	stmdacs	r0, {r0, r4, r7, sl, fp, sp, lr}
    151c:	00000188 	andeq	r0, r0, r8, lsl #3
    1520:	f402dc02 			; <UNDEFINED> instruction: 0xf402dc02
    1524:	20200002 	eorcs	r0, r0, r2
    1528:	01000000 	mrseq	r0, (UNDEF: 0)
    152c:	0015419c 	mulseq	r5, ip, r1
    1530:	0aef2900 	beq	ffbcb938 <GPIO_Pins+0xdfbc96cc>
    1534:	dc020000 	stcle	0, cr0, [r2], {-0}
    1538:	00069c02 	andeq	r9, r6, r2, lsl #24
    153c:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    1540:	10b92800 	adcsne	r2, r9, r0, lsl #16
    1544:	51020000 	mrspl	r0, (UNDEF: 2)
    1548:	0002cc02 	andeq	ip, r2, r2, lsl #24
    154c:	00002820 	andeq	r2, r0, r0, lsr #16
    1550:	769c0100 	ldrvc	r0, [ip], r0, lsl #2
    1554:	29000015 	stmdbcs	r0, {r0, r2, r4}
    1558:	00000fd9 	ldrdeq	r0, [r0], -r9
    155c:	0b025102 	bleq	9596c <startup-0x1ff6a694>
    1560:	02000003 	andeq	r0, r0, #3
    1564:	fe297491 	mcr2	4, 1, r7, cr9, cr1, {4}
    1568:	0200000f 	andeq	r0, r0, #15
    156c:	030b0251 	movweq	r0, #45649	; 0xb251
    1570:	91020000 	mrsls	r0, (UNDEF: 2)
    1574:	3d280070 	stccc	0, cr0, [r8, #-448]!	; 0xfffffe40
    1578:	0200000c 	andeq	r0, r0, #12
    157c:	02ac0233 	adceq	r0, ip, #805306371	; 0x30000003
    1580:	00202000 	eoreq	r2, r0, r0
    1584:	9c010000 	stcls	0, cr0, [r1], {-0}
    1588:	0000159c 	muleq	r0, ip, r5
    158c:	000aef29 	andeq	lr, sl, r9, lsr #30
    1590:	02330200 	eorseq	r0, r3, #0, 4
    1594:	0000069c 	muleq	r0, ip, r6
    1598:	00779102 	rsbseq	r9, r7, r2, lsl #2
    159c:	0011c228 	andseq	ip, r1, r8, lsr #4
    15a0:	021b0200 	andseq	r0, fp, #0, 4
    15a4:	20000270 	andcs	r0, r0, r0, ror r2
    15a8:	0000003c 	andeq	r0, r0, ip, lsr r0
    15ac:	15fe9c01 	ldrbne	r9, [lr, #3073]!	; 0xc01
    15b0:	b0290000 	eorlt	r0, r9, r0
    15b4:	02000003 	andeq	r0, r0, #3
    15b8:	030b021b 	movweq	r0, #45595	; 0xb21b
    15bc:	91020000 	mrsls	r0, (UNDEF: 2)
    15c0:	05a52974 	streq	r2, [r5, #2420]!	; 0x974
    15c4:	1b020000 	blne	815cc <startup-0x1ff7ea34>
    15c8:	00030b02 	andeq	r0, r3, r2, lsl #22
    15cc:	70910200 	addsvc	r0, r1, r0, lsl #4
    15d0:	0005aa29 	andeq	sl, r5, r9, lsr #20
    15d4:	021b0200 	andseq	r0, fp, #0, 4
    15d8:	0000030b 	andeq	r0, r0, fp, lsl #6
    15dc:	296c9102 	stmdbcs	ip!, {r1, r8, ip, pc}^
    15e0:	000005af 	andeq	r0, r0, pc, lsr #11
    15e4:	0b021b02 	bleq	881f4 <startup-0x1ff77e0c>
    15e8:	02000003 	andeq	r0, r0, #3
    15ec:	b4296891 	strtlt	r6, [r9], #-2193	; 0xfffff76f
    15f0:	02000005 	andeq	r0, r0, #5
    15f4:	030b021b 	movweq	r0, #45595	; 0xb21b
    15f8:	91020000 	mrsls	r0, (UNDEF: 2)
    15fc:	b9280000 	stmdblt	r8!, {}	; <UNPREDICTABLE>
    1600:	02000005 	andeq	r0, r0, #5
    1604:	025001b8 	subseq	r0, r0, #184, 2	; 0x2e
    1608:	00202000 	eoreq	r2, r0, r0
    160c:	9c010000 	stcls	0, cr0, [r1], {-0}
    1610:	00001624 	andeq	r1, r0, r4, lsr #12
    1614:	000aef29 	andeq	lr, sl, r9, lsr #30
    1618:	01b80200 			; <UNDEFINED> instruction: 0x01b80200
    161c:	0000069c 	muleq	r0, ip, r6
    1620:	00779102 	rsbseq	r9, r7, r2, lsl #2
    1624:	00045528 	andeq	r5, r4, r8, lsr #10
    1628:	01900200 	orrseq	r0, r0, r0, lsl #4
    162c:	2000020c 	andcs	r0, r0, ip, lsl #4
    1630:	00000044 	andeq	r0, r0, r4, asr #32
    1634:	164a9c01 	strbne	r9, [sl], -r1, lsl #24
    1638:	a8290000 	stmdage	r9!, {}	; <UNPREDICTABLE>
    163c:	02000006 	andeq	r0, r0, #6
    1640:	02d10190 	sbcseq	r0, r1, #144, 2	; 0x24
    1644:	91020000 	mrsls	r0, (UNDEF: 2)
    1648:	40280077 	eormi	r0, r8, r7, ror r0
    164c:	0200000a 	andeq	r0, r0, #10
    1650:	01ec0177 	mvneq	r0, r7, ror r1
    1654:	00202000 	eoreq	r2, r0, r0
    1658:	9c010000 	stcls	0, cr0, [r1], {-0}
    165c:	00001670 	andeq	r1, r0, r0, ror r6
    1660:	000aef29 	andeq	lr, sl, r9, lsr #30
    1664:	01770200 	cmneq	r7, r0, lsl #4
    1668:	0000069c 	muleq	r0, ip, r6
    166c:	00779102 	rsbseq	r9, r7, r2, lsl #2
    1670:	000a5428 	andeq	r5, sl, r8, lsr #8
    1674:	01530200 	cmpeq	r3, r0, lsl #4
    1678:	200001ae 	andcs	r0, r0, lr, lsr #3
    167c:	0000003e 	andeq	r0, r0, lr, lsr r0
    1680:	16a59c01 	strtne	r9, [r5], r1, lsl #24
    1684:	5e290000 	cdppl	0, 2, cr0, cr9, cr0, {0}
    1688:	0200000a 	andeq	r0, r0, #10
    168c:	02d10153 	sbcseq	r0, r1, #-1073741804	; 0xc0000014
    1690:	91020000 	mrsls	r0, (UNDEF: 2)
    1694:	0e182b6f 	vnmlaeq.f64	d2, d8, d31
    1698:	55020000 	strpl	r0, [r2, #-0]
    169c:	00030b01 	andeq	r0, r3, r1, lsl #22
    16a0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    16a4:	0d393000 	ldceq	0, cr3, [r9, #-0]
    16a8:	34020000 	strcc	r0, [r2], #-0
    16ac:	0006c301 	andeq	ip, r6, r1, lsl #6
    16b0:	00015000 	andeq	r5, r1, r0
    16b4:	00005e20 	andeq	r5, r0, r0, lsr #28
    16b8:	ed9c0100 	ldfs	f0, [ip]
    16bc:	2b000016 	blcs	171c <startup-0x1fffe8e4>
    16c0:	000006d9 	ldrdeq	r0, [r0], -r9
    16c4:	16013602 	strne	r3, [r1], -r2, lsl #12
    16c8:	02000003 	andeq	r0, r0, #3
    16cc:	592b6891 	stmdbpl	fp!, {r0, r4, r7, fp, sp, lr}
    16d0:	0200000e 	andeq	r0, r0, #14
    16d4:	06c30137 			; <UNDEFINED> instruction: 0x06c30137
    16d8:	91020000 	mrsls	r0, (UNDEF: 2)
    16dc:	0e562b6f 	vnmlaeq.f64	d18, d6, d31
    16e0:	38020000 	stmdacc	r2, {}	; <UNPREDICTABLE>
    16e4:	00066901 	andeq	r6, r6, r1, lsl #18
    16e8:	6e910200 	cdpvs	2, 9, cr0, cr1, cr0, {0}
    16ec:	06862800 	streq	r2, [r6], r0, lsl #16
    16f0:	1c020000 	stcne	0, cr0, [r2], {-0}
    16f4:	00012801 	andeq	r2, r1, r1, lsl #16
    16f8:	00002820 	andeq	r2, r0, r0, lsr #16
    16fc:	139c0100 	orrsne	r0, ip, #0, 2
    1700:	29000017 	stmdbcs	r0, {r0, r1, r2, r4}
    1704:	00000756 	andeq	r0, r0, r6, asr r7
    1708:	d1011c02 	tstle	r1, r2, lsl #24
    170c:	02000002 	andeq	r0, r0, #2
    1710:	21007791 			; <UNDEFINED> instruction: 0x21007791
    1714:	000002d6 	ldrdeq	r0, [r0], -r6
    1718:	00b8e102 	adcseq	lr, r8, r2, lsl #2
    171c:	00702000 	rsbseq	r2, r0, r0
    1720:	9c010000 	stcls	0, cr0, [r1], {-0}
    1724:	000daa31 	andeq	sl, sp, r1, lsr sl
    1728:	06e00100 	strbteq	r0, [r0], r0, lsl #2
    172c:	0000030b 	andeq	r0, r0, fp, lsl #6
    1730:	20000070 	andcs	r0, r0, r0, ror r0
    1734:	00000048 	andeq	r0, r0, r8, asr #32
    1738:	174e9c01 	strbne	r9, [lr, -r1, lsl #24]
    173c:	07290000 	streq	r0, [r9, -r0]!
    1740:	01000009 	tsteq	r0, r9
    1744:	030b06e0 	movweq	r0, #46816	; 0xb6e0
    1748:	91020000 	mrsls	r0, (UNDEF: 2)
    174c:	3c320074 	ldccc	0, cr0, [r2], #-464	; 0xfffffe30
    1750:	01000010 	tsteq	r0, r0, lsl r0
    1754:	0010065d 	andseq	r0, r0, sp, asr r6
    1758:	00602000 	rsbeq	r2, r0, r0
    175c:	9c010000 	stcls	0, cr0, [r1], {-0}
    1760:	000fc729 	andeq	ip, pc, r9, lsr #14
    1764:	065d0100 	ldrbeq	r0, [sp], -r0, lsl #2
    1768:	0000025a 	andeq	r0, r0, sl, asr r2
    176c:	29779102 	ldmdbcs	r7!, {r1, r8, ip, pc}^
    1770:	00001467 	andeq	r1, r0, r7, ror #8
    1774:	0b065d01 	bleq	198b80 <startup-0x1fe67480>
    1778:	02000003 	andeq	r0, r0, #3
    177c:	00007091 	muleq	r0, r1, r0
    1780:	00000623 	andeq	r0, r0, r3, lsr #12
    1784:	03230004 			; <UNDEFINED> instruction: 0x03230004
    1788:	01040000 	mrseq	r0, (UNDEF: 4)
    178c:	000005d8 	ldrdeq	r0, [r0], -r8
    1790:	00125a0c 	andseq	r5, r2, ip, lsl #20
    1794:	00053800 	andeq	r3, r5, r0, lsl #16
    1798:	000f8400 	andeq	r8, pc, r0, lsl #8
    179c:	00050e20 	andeq	r0, r5, r0, lsr #28
    17a0:	00047500 	andeq	r7, r4, r0, lsl #10
    17a4:	06010200 	streq	r0, [r1], -r0, lsl #4
    17a8:	000003eb 	andeq	r0, r0, fp, ror #7
    17ac:	0001c303 	andeq	ip, r1, r3, lsl #6
    17b0:	372b0200 	strcc	r0, [fp, -r0, lsl #4]!
    17b4:	02000000 	andeq	r0, r0, #0
    17b8:	03e90801 	mvneq	r0, #65536	; 0x10000
    17bc:	02020000 	andeq	r0, r2, #0
    17c0:	000f3105 	andeq	r3, pc, r5, lsl #2
    17c4:	04f80300 	ldrbteq	r0, [r8], #768	; 0x300
    17c8:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    17cc:	00000050 	andeq	r0, r0, r0, asr r0
    17d0:	a6070202 	strge	r0, [r7], -r2, lsl #4
    17d4:	03000010 	movweq	r0, #16
    17d8:	00001139 	andeq	r1, r0, r9, lsr r1
    17dc:	00624d02 	rsbeq	r4, r2, r2, lsl #26
    17e0:	04020000 	streq	r0, [r2], #-0
    17e4:	00099505 	andeq	r9, r9, r5, lsl #10
    17e8:	093e0300 	ldmdbeq	lr!, {r8, r9}
    17ec:	4f020000 	svcmi	0x00020000
    17f0:	00000074 	andeq	r0, r0, r4, ror r0
    17f4:	fe070402 	cdp2	4, 0, cr0, cr7, cr2, {0}
    17f8:	0200000c 	andeq	r0, r0, #12
    17fc:	09900508 	ldmibeq	r0, {r3, r8, sl}
    1800:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    1804:	000cf907 	andeq	pc, ip, r7, lsl #18
    1808:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
    180c:	00746e69 	rsbseq	r6, r4, r9, ror #28
    1810:	03070402 	movweq	r0, #29698	; 0x7402
    1814:	0300000d 	movweq	r0, #13
    1818:	000001c5 	andeq	r0, r0, r5, asr #3
    181c:	002c1803 	eoreq	r1, ip, r3, lsl #16
    1820:	fa030000 	blx	c1828 <startup-0x1ff3e7d8>
    1824:	03000004 	movweq	r0, #4
    1828:	00004524 	andeq	r4, r0, r4, lsr #10
    182c:	00a20500 	adceq	r0, r2, r0, lsl #10
    1830:	3b030000 	blcc	c1838 <startup-0x1ff3e7c8>
    1834:	03000011 	movweq	r0, #17
    1838:	0000572c 	andeq	r5, r0, ip, lsr #14
    183c:	00b20500 	adcseq	r0, r2, r0, lsl #10
    1840:	40030000 	andmi	r0, r3, r0
    1844:	03000009 	movweq	r0, #9
    1848:	00006930 	andeq	r6, r0, r0, lsr r9
    184c:	00c20500 	sbceq	r0, r2, r0, lsl #10
    1850:	cc060000 	stcgt	0, cr0, [r6], {-0}
    1854:	0400000f 	streq	r0, [r0], #-15
    1858:	00bd06fa 	ldrshteq	r0, [sp], sl
    185c:	44070000 	strmi	r0, [r7], #-0
    1860:	05000008 	streq	r0, [r0, #-8]
    1864:	0000c23b 	andeq	ip, r0, fp, lsr r2
    1868:	01070800 	tsteq	r7, r0, lsl #16
    186c:	00000037 	andeq	r0, r0, r7, lsr r0
    1870:	04035f06 	streq	r5, [r3], #-3846	; 0xfffff0fa
    1874:	09000001 	stmdbeq	r0, {r0}
    1878:	000009ce 	andeq	r0, r0, lr, asr #19
    187c:	0f810900 	svceq	0x00810900
    1880:	00010000 	andeq	r0, r1, r0
    1884:	c306280a 	movwgt	r2, #26634	; 0x680a
    1888:	00019005 	andeq	r9, r1, r5
    188c:	10360b00 	eorsne	r0, r6, r0, lsl #22
    1890:	c5060000 	strgt	r0, [r6, #-0]
    1894:	0000cd05 	andeq	ip, r0, r5, lsl #26
    1898:	0b0b0000 	bleq	2c18a0 <startup-0x1fd3e760>
    189c:	0600000e 	streq	r0, [r0], -lr
    18a0:	00cd05c6 	sbceq	r0, sp, r6, asr #11
    18a4:	0b040000 	bleq	1018ac <startup-0x1fefe754>
    18a8:	000008f1 	strdeq	r0, [r0], -r1
    18ac:	cd05c706 	stcgt	7, cr12, [r5, #-24]	; 0xffffffe8
    18b0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    18b4:	0009b80b 	andeq	fp, r9, fp, lsl #16
    18b8:	05c80600 	strbeq	r0, [r8, #1536]	; 0x600
    18bc:	000000cd 	andeq	r0, r0, sp, asr #1
    18c0:	44490c0c 	strbmi	r0, [r9], #-3084	; 0xfffff3f4
    18c4:	c9060052 	stmdbgt	r6, {r1, r4, r6}
    18c8:	0000cd05 	andeq	ip, r0, r5, lsl #26
    18cc:	4f0c1000 	svcmi	0x000c1000
    18d0:	06005244 	streq	r5, [r0], -r4, asr #4
    18d4:	00cd05ca 	sbceq	r0, sp, sl, asr #11
    18d8:	0b140000 	bleq	5018e0 <startup-0x1fafe720>
    18dc:	00000a0e 	andeq	r0, r0, lr, lsl #20
    18e0:	ad05cb06 	vstrge	d12, [r5, #-24]	; 0xffffffe8
    18e4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    18e8:	0009eb0b 	andeq	lr, r9, fp, lsl #22
    18ec:	05cc0600 	strbeq	r0, [ip, #1536]	; 0x600
    18f0:	000000ad 	andeq	r0, r0, sp, lsr #1
    18f4:	08b00b1a 	ldmeq	r0!, {r1, r3, r4, r8, r9, fp}
    18f8:	cd060000 	stcgt	0, cr0, [r6, #-0]
    18fc:	0000cd05 	andeq	ip, r0, r5, lsl #26
    1900:	410c1c00 	tstmi	ip, r0, lsl #24
    1904:	06005246 	streq	r5, [r0], -r6, asr #4
    1908:	01a005ce 	asreq	r0, lr, #11
    190c:	00200000 	eoreq	r0, r0, r0
    1910:	0000cd0d 	andeq	ip, r0, sp, lsl #26
    1914:	0001a000 	andeq	sl, r1, r0
    1918:	00900e00 	addseq	r0, r0, r0, lsl #28
    191c:	00010000 	andeq	r0, r1, r0
    1920:	00019005 	andeq	r9, r1, r5
    1924:	0fac0f00 	svceq	0x00ac0f00
    1928:	cf060000 	svcgt	0x00060000
    192c:	00010405 	andeq	r0, r1, r5, lsl #8
    1930:	01071000 	mrseq	r1, (UNDEF: 7)
    1934:	00000037 	andeq	r0, r0, r7, lsr r0
    1938:	01d74207 	bicseq	r4, r7, r7, lsl #4
    193c:	82090000 	andhi	r0, r9, #0
    1940:	00000008 	andeq	r0, r0, r8
    1944:	00070309 	andeq	r0, r7, r9, lsl #6
    1948:	71090100 	mrsvc	r0, (UNDEF: 25)
    194c:	02000002 	andeq	r0, r0, #2
    1950:	0002ad09 	andeq	sl, r2, r9, lsl #26
    1954:	03000300 	movweq	r0, #768	; 0x300
    1958:	00000d99 	muleq	r0, r9, sp
    195c:	01b14707 			; <UNDEFINED> instruction: 0x01b14707
    1960:	07100000 	ldreq	r0, [r0, -r0]
    1964:	00003701 	andeq	r3, r0, r1, lsl #14
    1968:	fc4f0700 	mcrr2	7, 0, r0, pc, cr0	; <UNPREDICTABLE>
    196c:	09000001 	stmdbeq	r0, {r0}
    1970:	0000042c 	andeq	r0, r0, ip, lsr #8
    1974:	036e0900 	cmneq	lr, #0, 18
    1978:	00010000 	andeq	r0, r1, r0
    197c:	00010a03 	andeq	r0, r1, r3, lsl #20
    1980:	e2520700 	subs	r0, r2, #0, 14
    1984:	10000001 	andne	r0, r0, r1
    1988:	00370107 	eorseq	r0, r7, r7, lsl #2
    198c:	5a070000 	bpl	1c1994 <startup-0x1fe3e66c>
    1990:	0000022d 	andeq	r0, r0, sp, lsr #4
    1994:	00051b09 	andeq	r1, r5, r9, lsl #22
    1998:	5a090000 	bpl	2419a0 <startup-0x1fdbe660>
    199c:	01000009 	tsteq	r0, r9
    19a0:	0011b209 	andseq	fp, r1, r9, lsl #4
    19a4:	14090200 	strne	r0, [r9], #-512	; 0xfffffe00
    19a8:	0300000a 	movweq	r0, #10
    19ac:	0e9b0300 	cdpeq	3, 9, cr0, cr11, cr0, {0}
    19b0:	5f070000 	svcpl	0x00070000
    19b4:	00000207 	andeq	r0, r0, r7, lsl #4
    19b8:	37010710 	smladcc	r1, r0, r7, r0
    19bc:	07000000 	streq	r0, [r0, -r0]
    19c0:	0002586e 	andeq	r5, r2, lr, ror #16
    19c4:	009b0900 	addseq	r0, fp, r0, lsl #18
    19c8:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    19cc:	0000106a 	andeq	r1, r0, sl, rrx
    19d0:	01f50901 	mvnseq	r0, r1, lsl #18
    19d4:	00020000 	andeq	r0, r2, r0
    19d8:	00049a03 	andeq	r9, r4, r3, lsl #20
    19dc:	38720700 	ldmdacc	r2!, {r8, r9, sl}^
    19e0:	10000002 	andne	r0, r0, r2
    19e4:	00370107 	eorseq	r0, r7, r7, lsl #2
    19e8:	7a070000 	bvc	1c19f0 <startup-0x1fe3e610>
    19ec:	0000027d 	andeq	r0, r0, sp, ror r2
    19f0:	00121c09 	andseq	r1, r2, r9, lsl #24
    19f4:	dc090000 	stcle	0, cr0, [r9], {-0}
    19f8:	01000011 	tsteq	r0, r1, lsl r0
    19fc:	13470300 	movtne	r0, #29440	; 0x7300
    1a00:	7d070000 	stcvc	0, cr0, [r7, #-0]
    1a04:	00000263 	andeq	r0, r0, r3, ror #4
    1a08:	84070811 	strhi	r0, [r7], #-2065	; 0xfffff7ef
    1a0c:	000002cd 	andeq	r0, r0, sp, asr #5
    1a10:	000ebf12 	andeq	fp, lr, r2, lsl pc
    1a14:	c2860700 	addgt	r0, r6, #0, 14
    1a18:	00000000 	andeq	r0, r0, r0
    1a1c:	000d5712 	andeq	r5, sp, r2, lsl r7
    1a20:	d7890700 	strle	r0, [r9, r0, lsl #14]
    1a24:	04000001 	streq	r0, [r0], #-1
    1a28:	000af812 	andeq	pc, sl, r2, lsl r8	; <UNPREDICTABLE>
    1a2c:	2d8c0700 	stccs	7, cr0, [ip]
    1a30:	05000002 	streq	r0, [r0, #-2]
    1a34:	00093312 	andeq	r3, r9, r2, lsl r3
    1a38:	fc8f0700 	stc2	7, cr0, [pc], {0}
    1a3c:	06000001 	streq	r0, [r0], -r1
    1a40:	000eec12 	andeq	lr, lr, r2, lsl ip
    1a44:	58920700 	ldmpl	r2, {r8, r9, sl}
    1a48:	07000002 	streq	r0, [r0, -r2]
    1a4c:	037c0300 	cmneq	ip, #0, 6
    1a50:	94070000 	strls	r0, [r7], #-0
    1a54:	00000288 	andeq	r0, r0, r8, lsl #5
    1a58:	00138413 	andseq	r8, r3, r3, lsl r4
    1a5c:	02430100 	subeq	r0, r3, #0, 2
    1a60:	200013ee 	andcs	r1, r0, lr, ror #7
    1a64:	000000a4 	andeq	r0, r0, r4, lsr #1
    1a68:	033a9c01 	teqeq	sl, #256	; 0x100
    1a6c:	67140000 	ldrvs	r0, [r4, -r0]
    1a70:	01000013 	tsteq	r0, r3, lsl r0
    1a74:	033a0243 	teqeq	sl, #805306372	; 0x30000004
    1a78:	91020000 	mrsls	r0, (UNDEF: 2)
    1a7c:	1312146c 	tstne	r2, #108, 8	; 0x6c000000
    1a80:	43010000 	movwmi	r0, #4096	; 0x1000
    1a84:	0000a202 	andeq	sl, r0, r2, lsl #4
    1a88:	6a910200 	bvs	fe442290 <GPIO_Pins+0xde440024>
    1a8c:	0011f814 	andseq	pc, r1, r4, lsl r8	; <UNPREDICTABLE>
    1a90:	02430100 	subeq	r0, r3, #0, 2
    1a94:	00000097 	muleq	r0, r7, r0
    1a98:	15699102 	strbne	r9, [r9, #-258]!	; 0xfffffefe
    1a9c:	00001200 	andeq	r1, r0, r0, lsl #4
    1aa0:	c2024501 	andgt	r4, r2, #4194304	; 0x400000
    1aa4:	02000000 	andeq	r0, r0, #0
    1aa8:	7d157491 	cfldrsvc	mvf7, [r5, #-580]	; 0xfffffdbc
    1aac:	01000013 	tsteq	r0, r3, lsl r0
    1ab0:	00c20246 	sbceq	r0, r2, r6, asr #4
    1ab4:	91020000 	mrsls	r0, (UNDEF: 2)
    1ab8:	04160070 	ldreq	r0, [r6], #-112	; 0xffffff90
    1abc:	000001a5 	andeq	r0, r0, r5, lsr #3
    1ac0:	00136d13 	andseq	r6, r3, r3, lsl sp
    1ac4:	01f00100 	mvnseq	r0, r0, lsl #2
    1ac8:	200013ca 	andcs	r1, r0, sl, asr #7
    1acc:	00000024 	andeq	r0, r0, r4, lsr #32
    1ad0:	03759c01 	cmneq	r5, #256	; 0x100
    1ad4:	67140000 	ldrvs	r0, [r4, -r0]
    1ad8:	01000013 	tsteq	r0, r3, lsl r0
    1adc:	033a01f0 	teqeq	sl, #240, 2	; 0x3c
    1ae0:	91020000 	mrsls	r0, (UNDEF: 2)
    1ae4:	0ebf1474 	mrceq	4, 5, r1, cr15, cr4, {3}
    1ae8:	f0010000 			; <UNDEFINED> instruction: 0xf0010000
    1aec:	0000a201 	andeq	sl, r0, r1, lsl #4
    1af0:	72910200 	addsvc	r0, r1, #0, 4
    1af4:	135c1300 	cmpne	ip, #0, 6
    1af8:	e0010000 	and	r0, r1, r0
    1afc:	0013ac01 	andseq	sl, r3, r1, lsl #24
    1b00:	00001e20 	andeq	r1, r0, r0, lsr #28
    1b04:	aa9c0100 	bge	fe701f0c <GPIO_Pins+0xde6ffca0>
    1b08:	14000003 	strne	r0, [r0], #-3
    1b0c:	00001367 	andeq	r1, r0, r7, ror #6
    1b10:	3a01e001 	bcc	79b1c <startup-0x1ff864e4>
    1b14:	02000003 	andeq	r0, r0, #3
    1b18:	0a147491 	beq	51ed64 <startup-0x1fae129c>
    1b1c:	01000013 	tsteq	r0, r3, lsl r0
    1b20:	00a201e0 	adceq	r0, r2, r0, ror #3
    1b24:	91020000 	mrsls	r0, (UNDEF: 2)
    1b28:	26130072 			; <UNDEFINED> instruction: 0x26130072
    1b2c:	01000012 	tsteq	r0, r2, lsl r0
    1b30:	137201c7 	cmnne	r2, #-1073741775	; 0xc0000031
    1b34:	003a2000 	eorseq	r2, sl, r0
    1b38:	9c010000 	stcls	0, cr0, [r1], {-0}
    1b3c:	000003ee 	andeq	r0, r0, lr, ror #7
    1b40:	00136714 	andseq	r6, r3, r4, lsl r7
    1b44:	01c70100 	biceq	r0, r7, r0, lsl #2
    1b48:	0000033a 	andeq	r0, r0, sl, lsr r3
    1b4c:	14749102 	ldrbtne	r9, [r4], #-258	; 0xfffffefe
    1b50:	00000ebf 			; <UNDEFINED> instruction: 0x00000ebf
    1b54:	a201c701 	andge	ip, r1, #262144	; 0x40000
    1b58:	02000000 	andeq	r0, r0, #0
    1b5c:	15147291 	ldrne	r7, [r4, #-657]	; 0xfffffd6f
    1b60:	01000012 	tsteq	r0, r2, lsl r0
    1b64:	027d01c7 	rsbseq	r0, sp, #-1073741775	; 0xc0000031
    1b68:	91020000 	mrsls	r0, (UNDEF: 2)
    1b6c:	4b130071 	blmi	4c1d38 <startup-0x1fb3e2c8>
    1b70:	01000012 	tsteq	r0, r2, lsl r0
    1b74:	135401b1 	cmpne	r4, #1073741868	; 0x4000002c
    1b78:	001e2000 	andseq	r2, lr, r0
    1b7c:	9c010000 	stcls	0, cr0, [r1], {-0}
    1b80:	00000423 	andeq	r0, r0, r3, lsr #8
    1b84:	00136714 	andseq	r6, r3, r4, lsl r7
    1b88:	01b10100 			; <UNDEFINED> instruction: 0x01b10100
    1b8c:	0000033a 	andeq	r0, r0, sl, lsr r3
    1b90:	14749102 	ldrbtne	r9, [r4], #-258	; 0xfffffefe
    1b94:	00000ebf 			; <UNDEFINED> instruction: 0x00000ebf
    1b98:	a201b101 	andge	fp, r1, #1073741824	; 0x40000000
    1b9c:	02000000 	andeq	r0, r0, #0
    1ba0:	13007291 	movwne	r7, #657	; 0x291
    1ba4:	00001234 	andeq	r1, r0, r4, lsr r2
    1ba8:	36019c01 	strcc	r9, [r1], -r1, lsl #24
    1bac:	1e200013 	miane	acc0, r3, r0
    1bb0:	01000000 	mrseq	r0, (UNDEF: 0)
    1bb4:	0004589c 	muleq	r4, ip, r8
    1bb8:	13671400 	cmnne	r7, #0, 8
    1bbc:	9c010000 	stcls	0, cr0, [r1], {-0}
    1bc0:	00033a01 	andeq	r3, r3, r1, lsl #20
    1bc4:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    1bc8:	000ebf14 	andeq	fp, lr, r4, lsl pc
    1bcc:	019c0100 	orrseq	r0, ip, r0, lsl #2
    1bd0:	000000a2 	andeq	r0, r0, r2, lsr #1
    1bd4:	00729102 	rsbseq	r9, r2, r2, lsl #2
    1bd8:	0011e417 	andseq	lr, r1, r7, lsl r4
    1bdc:	01880100 	orreq	r0, r8, r0, lsl #2
    1be0:	000000a2 	andeq	r0, r0, r2, lsr #1
    1be4:	20001320 	andcs	r1, r0, r0, lsr #6
    1be8:	00000016 	andeq	r0, r0, r6, lsl r0
    1bec:	04829c01 	streq	r9, [r2], #3073	; 0xc01
    1bf0:	67140000 	ldrvs	r0, [r4, -r0]
    1bf4:	01000013 	tsteq	r0, r3, lsl r0
    1bf8:	033a0188 	teqeq	sl, #136, 2	; 0x22
    1bfc:	91020000 	mrsls	r0, (UNDEF: 2)
    1c00:	95170074 	ldrls	r0, [r7, #-116]	; 0xffffff8c
    1c04:	01000013 	tsteq	r0, r3, lsl r0
    1c08:	0097016e 	addseq	r0, r7, lr, ror #2
    1c0c:	12de0000 	sbcsne	r0, lr, #0
    1c10:	00422000 	subeq	r2, r2, r0
    1c14:	9c010000 	stcls	0, cr0, [r1], {-0}
    1c18:	000004ca 	andeq	r0, r0, sl, asr #9
    1c1c:	00136714 	andseq	r6, r3, r4, lsl r7
    1c20:	016e0100 	cmneq	lr, r0, lsl #2
    1c24:	0000033a 	andeq	r0, r0, sl, lsr r3
    1c28:	146c9102 	strbtne	r9, [ip], #-258	; 0xfffffefe
    1c2c:	00000ebf 			; <UNDEFINED> instruction: 0x00000ebf
    1c30:	a2016e01 	andge	r6, r1, #1, 28
    1c34:	02000000 	andeq	r0, r0, #0
    1c38:	77156a91 			; <UNDEFINED> instruction: 0x77156a91
    1c3c:	0100000f 	tsteq	r0, pc
    1c40:	00970170 	addseq	r0, r7, r0, ror r1
    1c44:	91020000 	mrsls	r0, (UNDEF: 2)
    1c48:	21170077 	tstcs	r7, r7, ror r0
    1c4c:	01000013 	tsteq	r0, r3, lsl r0
    1c50:	00a2015d 	adceq	r0, r2, sp, asr r1
    1c54:	12c80000 	sbcne	r0, r8, #0
    1c58:	00162000 	andseq	r2, r6, r0
    1c5c:	9c010000 	stcls	0, cr0, [r1], {-0}
    1c60:	000004f4 	strdeq	r0, [r0], -r4
    1c64:	00136714 	andseq	r6, r3, r4, lsl r7
    1c68:	015d0100 	cmpeq	sp, r0, lsl #2
    1c6c:	0000033a 	andeq	r0, r0, sl, lsr r3
    1c70:	00749102 	rsbseq	r9, r4, r2, lsl #2
    1c74:	0012e417 	andseq	lr, r2, r7, lsl r4
    1c78:	01430100 	mrseq	r0, (UNDEF: 83)
    1c7c:	00000097 	muleq	r0, r7, r0
    1c80:	20001286 	andcs	r1, r0, r6, lsl #5
    1c84:	00000042 	andeq	r0, r0, r2, asr #32
    1c88:	053c9c01 	ldreq	r9, [ip, #-3073]!	; 0xfffff3ff
    1c8c:	67140000 	ldrvs	r0, [r4, -r0]
    1c90:	01000013 	tsteq	r0, r3, lsl r0
    1c94:	033a0143 	teqeq	sl, #-1073741808	; 0xc0000010
    1c98:	91020000 	mrsls	r0, (UNDEF: 2)
    1c9c:	0ebf146c 	cdpeq	4, 11, cr1, cr15, cr12, {3}
    1ca0:	43010000 	movwmi	r0, #4096	; 0x1000
    1ca4:	0000a201 	andeq	sl, r0, r1, lsl #4
    1ca8:	6a910200 	bvs	fe4424b0 <GPIO_Pins+0xde440244>
    1cac:	000f7715 	andeq	r7, pc, r5, lsl r7	; <UNPREDICTABLE>
    1cb0:	01450100 	mrseq	r0, (UNDEF: 85)
    1cb4:	00000097 	muleq	r0, r7, r0
    1cb8:	00779102 	rsbseq	r9, r7, r2, lsl #2
    1cbc:	00133413 	andseq	r3, r3, r3, lsl r4
    1cc0:	01150100 	tsteq	r5, r0, lsl #2
    1cc4:	20001240 	andcs	r1, r0, r0, asr #4
    1cc8:	00000046 	andeq	r0, r0, r6, asr #32
    1ccc:	05809c01 	streq	r9, [r0, #3073]	; 0xc01
    1cd0:	67140000 	ldrvs	r0, [r4, -r0]
    1cd4:	01000013 	tsteq	r0, r3, lsl r0
    1cd8:	033a0115 	teqeq	sl, #1073741829	; 0x40000005
    1cdc:	91020000 	mrsls	r0, (UNDEF: 2)
    1ce0:	0ebf146c 	cdpeq	4, 11, cr1, cr15, cr12, {3}
    1ce4:	15010000 	strne	r0, [r1, #-0]
    1ce8:	0000a201 	andeq	sl, r0, r1, lsl #4
    1cec:	6a910200 	bvs	fe4424f4 <GPIO_Pins+0xde440288>
    1cf0:	706d7418 	rsbvc	r7, sp, r8, lsl r4
    1cf4:	01170100 	tsteq	r7, r0, lsl #2
    1cf8:	000000cd 	andeq	r0, r0, sp, asr #1
    1cfc:	00749102 	rsbseq	r9, r4, r2, lsl #2
    1d00:	00120519 	andseq	r0, r2, r9, lsl r5
    1d04:	0cfe0100 	ldfeqe	f0, [lr]
    1d08:	34200012 	strtcc	r0, [r0], #-18	; 0xffffffee
    1d0c:	01000000 	mrseq	r0, (UNDEF: 0)
    1d10:	0005a49c 	muleq	r5, ip, r4
    1d14:	12fa1a00 	rscsne	r1, sl, #0, 20
    1d18:	fe010000 	cdp2	0, 0, cr0, cr1, cr0, {0}
    1d1c:	000005a4 	andeq	r0, r0, r4, lsr #11
    1d20:	00749102 	rsbseq	r9, r4, r2, lsl #2
    1d24:	02cd0416 	sbceq	r0, sp, #369098752	; 0x16000000
    1d28:	41190000 	tstmi	r9, r0
    1d2c:	01000012 	tsteq	r0, r2, lsl r0
    1d30:	0010f4ca 	andseq	pc, r0, sl, asr #9
    1d34:	00011820 	andeq	r1, r1, r0, lsr #16
    1d38:	069c0100 	ldreq	r0, [ip], r0, lsl #2
    1d3c:	1a000006 	bne	1d5c <startup-0x1fffe2a4>
    1d40:	00001367 	andeq	r1, r0, r7, ror #6
    1d44:	033aca01 	teqeq	sl, #4096	; 0x1000
    1d48:	91020000 	mrsls	r0, (UNDEF: 2)
    1d4c:	12fa1a64 	rscsne	r1, sl, #100, 20	; 0x64000
    1d50:	ca010000 	bgt	41d58 <startup-0x1ffbe2a8>
    1d54:	000005a4 	andeq	r0, r0, r4, lsr #11
    1d58:	1b609102 	blne	1826168 <startup-0x1e7d9e98>
    1d5c:	000011d5 	ldrdeq	r1, [r0], -r5
    1d60:	00c2cc01 	sbceq	ip, r2, r1, lsl #24
    1d64:	91020000 	mrsls	r0, (UNDEF: 2)
    1d68:	6f701c74 	svcvs	0x00701c74
    1d6c:	cc010073 	stcgt	0, cr0, [r1], {115}	; 0x73
    1d70:	000000c2 	andeq	r0, r0, r2, asr #1
    1d74:	1b709102 	blne	1c26184 <startup-0x1e3d9e7c>
    1d78:	00001351 	andeq	r1, r0, r1, asr r3
    1d7c:	00c2cc01 	sbceq	ip, r2, r1, lsl #24
    1d80:	91020000 	mrsls	r0, (UNDEF: 2)
    1d84:	d81d006c 	ldmdale	sp, {r2, r3, r5, r6}
    1d88:	01000012 	tsteq	r0, r2, lsl r0
    1d8c:	000f847f 	andeq	r8, pc, pc, ror r4	; <UNPREDICTABLE>
    1d90:	00017020 	andeq	r7, r1, r0, lsr #32
    1d94:	1a9c0100 	bne	fe70219c <GPIO_Pins+0xde6fff30>
    1d98:	00001367 	andeq	r1, r0, r7, ror #6
    1d9c:	033a7f01 	teqeq	sl, #1, 30
    1da0:	91020000 	mrsls	r0, (UNDEF: 2)
    1da4:	43000074 	movwmi	r0, #116	; 0x74
    1da8:	04000005 	streq	r0, [r0], #-5
    1dac:	0004df00 	andeq	sp, r4, r0, lsl #30
    1db0:	d8010400 	stmdale	r1, {sl}
    1db4:	0c000005 	stceq	0, cr0, [r0], {5}
    1db8:	000014ca 	andeq	r1, r0, sl, asr #9
    1dbc:	00000538 	andeq	r0, r0, r8, lsr r5
    1dc0:	20001494 	mulcs	r0, r4, r4
    1dc4:	000001c4 	andeq	r0, r0, r4, asr #3
    1dc8:	0000072e 	andeq	r0, r0, lr, lsr #14
    1dcc:	eb060102 	bl	1821dc <startup-0x1fe7de24>
    1dd0:	03000003 	movweq	r0, #3
    1dd4:	000001c3 	andeq	r0, r0, r3, asr #3
    1dd8:	00372b02 	eorseq	r2, r7, r2, lsl #22
    1ddc:	01020000 	mrseq	r0, (UNDEF: 2)
    1de0:	0003e908 	andeq	lr, r3, r8, lsl #18
    1de4:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    1de8:	00000f31 	andeq	r0, r0, r1, lsr pc
    1dec:	a6070202 	strge	r0, [r7], -r2, lsl #4
    1df0:	03000010 	movweq	r0, #16
    1df4:	00001139 	andeq	r1, r0, r9, lsr r1
    1df8:	00574d02 	subseq	r4, r7, r2, lsl #26
    1dfc:	04020000 	streq	r0, [r2], #-0
    1e00:	00099505 	andeq	r9, r9, r5, lsl #10
    1e04:	093e0300 	ldmdbeq	lr!, {r8, r9}
    1e08:	4f020000 	svcmi	0x00020000
    1e0c:	00000069 	andeq	r0, r0, r9, rrx
    1e10:	fe070402 	cdp2	4, 0, cr0, cr7, cr2, {0}
    1e14:	0200000c 	andeq	r0, r0, #12
    1e18:	09900508 	ldmibeq	r0, {r3, r8, sl}
    1e1c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    1e20:	000cf907 	andeq	pc, ip, r7, lsl #18
    1e24:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
    1e28:	00746e69 	rsbseq	r6, r4, r9, ror #28
    1e2c:	03070402 	movweq	r0, #29698	; 0x7402
    1e30:	0300000d 	movweq	r0, #13
    1e34:	000001c5 	andeq	r0, r0, r5, asr #3
    1e38:	002c1803 	eoreq	r1, ip, r3, lsl #16
    1e3c:	8c050000 	stchi	0, cr0, [r5], {-0}
    1e40:	03000000 	movweq	r0, #0
    1e44:	0000113b 	andeq	r1, r0, fp, lsr r1
    1e48:	004c2c03 	subeq	r2, ip, r3, lsl #24
    1e4c:	9c050000 	stcls	0, cr0, [r5], {-0}
    1e50:	03000000 	movweq	r0, #0
    1e54:	00000940 	andeq	r0, r0, r0, asr #18
    1e58:	005e3003 	subseq	r3, lr, r3
    1e5c:	ac050000 	stcge	0, cr0, [r5], {-0}
    1e60:	06000000 	streq	r0, [r0], -r0
    1e64:	000000b7 	strheq	r0, [r0], -r7
    1e68:	040e0407 	streq	r0, [lr], #-1031	; 0xfffffbf9
    1e6c:	017d01a0 	cmneq	sp, r0, lsr #3
    1e70:	57080000 	strpl	r0, [r8, -r0]
    1e74:	04000011 	streq	r0, [r0], #-17	; 0xffffffef
    1e78:	018d01a2 	orreq	r0, sp, r2, lsr #3
    1e7c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1e80:	000003d5 	ldrdeq	r0, [r0], -r5
    1e84:	9201a304 	andls	sl, r1, #4, 6	; 0x10000000
    1e88:	20000001 	andcs	r0, r0, r1
    1e8c:	000d8a08 	andeq	r8, sp, r8, lsl #20
    1e90:	01a40400 			; <UNDEFINED> instruction: 0x01a40400
    1e94:	0000018d 	andeq	r0, r0, sp, lsl #3
    1e98:	00050880 	andeq	r0, r5, r0, lsl #17
    1e9c:	a5040000 	strge	r0, [r4, #-0]
    1ea0:	00019201 	andeq	r9, r1, r1, lsl #4
    1ea4:	e709a000 	str	sl, [r9, -r0]
    1ea8:	04000010 	streq	r0, [r0], #-16
    1eac:	018d01a6 	orreq	r0, sp, r6, lsr #3
    1eb0:	01000000 	mrseq	r0, (UNDEF: 0)
    1eb4:	00046309 	andeq	r6, r4, r9, lsl #6
    1eb8:	01a70400 			; <UNDEFINED> instruction: 0x01a70400
    1ebc:	00000192 	muleq	r0, r2, r1
    1ec0:	6e090120 	adfvsep	f0, f1, f0
    1ec4:	04000001 	streq	r0, [r0], #-1
    1ec8:	018d01a8 	orreq	r0, sp, r8, lsr #3
    1ecc:	01800000 	orreq	r0, r0, r0
    1ed0:	00046d09 	andeq	r6, r4, r9, lsl #26
    1ed4:	01a90400 			; <UNDEFINED> instruction: 0x01a90400
    1ed8:	00000192 	muleq	r0, r2, r1
    1edc:	270901a0 	strcs	r0, [r9, -r0, lsr #3]
    1ee0:	04000004 	streq	r0, [r0], #-4
    1ee4:	018d01aa 	orreq	r0, sp, sl, lsr #3
    1ee8:	02000000 	andeq	r0, r0, #0
    1eec:	00040909 	andeq	r0, r4, r9, lsl #18
    1ef0:	01ab0400 			; <UNDEFINED> instruction: 0x01ab0400
    1ef4:	000001a2 	andeq	r0, r0, r2, lsr #3
    1ef8:	490a0220 	stmdbmi	sl, {r5, r9}
    1efc:	ac040050 	stcge	0, cr0, [r4], {80}	; 0x50
    1f00:	0001c201 	andeq	ip, r1, r1, lsl #4
    1f04:	09030000 	stmdbeq	r3, {}	; <UNPREDICTABLE>
    1f08:	00000413 	andeq	r0, r0, r3, lsl r4
    1f0c:	c701ad04 	strgt	sl, [r1, -r4, lsl #26]
    1f10:	f0000001 			; <UNDEFINED> instruction: 0xf0000001
    1f14:	06b00903 	ldrteq	r0, [r0], r3, lsl #18
    1f18:	ae040000 	cdpge	0, 0, cr0, cr4, cr0, {0}
    1f1c:	0000b701 	andeq	fp, r0, r1, lsl #14
    1f20:	000e0000 	andeq	r0, lr, r0
    1f24:	0000b70b 	andeq	fp, r0, fp, lsl #14
    1f28:	00018d00 	andeq	r8, r1, r0, lsl #26
    1f2c:	00850c00 	addeq	r0, r5, r0, lsl #24
    1f30:	00070000 	andeq	r0, r7, r0
    1f34:	00017d05 	andeq	r7, r1, r5, lsl #26
    1f38:	00ac0b00 	adceq	r0, ip, r0, lsl #22
    1f3c:	01a20000 			; <UNDEFINED> instruction: 0x01a20000
    1f40:	850c0000 	strhi	r0, [ip, #-0]
    1f44:	17000000 	strne	r0, [r0, -r0]
    1f48:	00ac0b00 	adceq	r0, ip, r0, lsl #22
    1f4c:	01b20000 			; <UNDEFINED> instruction: 0x01b20000
    1f50:	850c0000 	strhi	r0, [ip, #-0]
    1f54:	37000000 	strcc	r0, [r0, -r0]
    1f58:	00970b00 	addseq	r0, r7, r0, lsl #22
    1f5c:	01c20000 	biceq	r0, r2, r0
    1f60:	850c0000 	strhi	r0, [ip, #-0]
    1f64:	ef000000 	svc	0x00000000
    1f68:	01b20500 			; <UNDEFINED> instruction: 0x01b20500
    1f6c:	ac0b0000 	stcge	0, cr0, [fp], {-0}
    1f70:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    1f74:	0d000001 	stceq	0, cr0, [r0, #-4]
    1f78:	00000085 	andeq	r0, r0, r5, lsl #1
    1f7c:	0e000283 	cdpeq	2, 0, cr0, cr0, cr3, {4}
    1f80:	00000cb9 			; <UNDEFINED> instruction: 0x00000cb9
    1f84:	c101af04 	tstgt	r1, r4, lsl #30
    1f88:	0f000000 	svceq	0x00000000
    1f8c:	01c0048c 	biceq	r0, r0, ip, lsl #9
    1f90:	000002ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1f94:	00023408 	andeq	r3, r2, r8, lsl #8
    1f98:	01c20400 	biceq	r0, r2, r0, lsl #8
    1f9c:	000000bc 	strheq	r0, [r0], -ip
    1fa0:	035d0800 	cmpeq	sp, #0, 16
    1fa4:	c3040000 	movwgt	r0, #16384	; 0x4000
    1fa8:	0000b701 	andeq	fp, r0, r1, lsl #14
    1fac:	ac080400 	cfstrsge	mvf0, [r8], {-0}
    1fb0:	04000000 	streq	r0, [r0], #-0
    1fb4:	00b701c4 	adcseq	r0, r7, r4, asr #3
    1fb8:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
    1fbc:	00000204 	andeq	r0, r0, r4, lsl #4
    1fc0:	b701c504 	strlt	ip, [r1, -r4, lsl #10]
    1fc4:	0c000000 	stceq	0, cr0, [r0], {-0}
    1fc8:	52435310 	subpl	r5, r3, #16, 6	; 0x40000000
    1fcc:	01c60400 	biceq	r0, r6, r0, lsl #8
    1fd0:	000000b7 	strheq	r0, [r0], -r7
    1fd4:	43431010 	movtmi	r1, #12304	; 0x3010
    1fd8:	c7040052 	smlsdgt	r4, r2, r0, r0
    1fdc:	0000b701 	andeq	fp, r0, r1, lsl #14
    1fe0:	53101400 	tstpl	r0, #0, 8
    1fe4:	04005048 	streq	r5, [r0], #-72	; 0xffffffb8
    1fe8:	030f01c8 	movweq	r0, #61896	; 0xf1c8
    1fec:	08180000 	ldmdaeq	r8, {}	; <UNPREDICTABLE>
    1ff0:	00000699 	muleq	r0, r9, r6
    1ff4:	b701c904 	strlt	ip, [r1, -r4, lsl #18]
    1ff8:	24000000 	strcs	r0, [r0], #-0
    1ffc:	000e4208 	andeq	r4, lr, r8, lsl #4
    2000:	01ca0400 	biceq	r0, sl, r0, lsl #8
    2004:	000000b7 	strheq	r0, [r0], -r7
    2008:	057b0828 	ldrbeq	r0, [fp, #-2088]!	; 0xfffff7d8
    200c:	cb040000 	blgt	102014 <startup-0x1fefdfec>
    2010:	0000b701 	andeq	fp, r0, r1, lsl #14
    2014:	ab082c00 	blge	20d01c <startup-0x1fdf2fe4>
    2018:	04000004 	streq	r0, [r0], #-4
    201c:	00b701cc 	adcseq	r0, r7, ip, asr #3
    2020:	08300000 	ldmdaeq	r0!, {}	; <UNPREDICTABLE>
    2024:	00000f2b 	andeq	r0, r0, fp, lsr #30
    2028:	b701cd04 	strlt	ip, [r1, -r4, lsl #26]
    202c:	34000000 	strcc	r0, [r0], #-0
    2030:	000b8d08 	andeq	r8, fp, r8, lsl #26
    2034:	01ce0400 	biceq	r0, lr, r0, lsl #8
    2038:	000000b7 	strheq	r0, [r0], -r7
    203c:	0e060838 	mcreq	8, 0, r0, cr6, cr8, {1}
    2040:	cf040000 	svcgt	0x00040000
    2044:	0000b701 	andeq	fp, r0, r1, lsl #14
    2048:	50103c00 	andspl	r3, r0, r0, lsl #24
    204c:	04005246 	streq	r5, [r0], #-582	; 0xfffffdba
    2050:	032901d0 			; <UNDEFINED> instruction: 0x032901d0
    2054:	10400000 	subne	r0, r0, r0
    2058:	00524644 	subseq	r4, r2, r4, asr #12
    205c:	bc01d104 	stfltd	f5, [r1], {4}
    2060:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    2064:	52444110 	subpl	r4, r4, #16, 2
    2068:	01d20400 	bicseq	r0, r2, r0, lsl #8
    206c:	000000bc 	strheq	r0, [r0], -ip
    2070:	0f1a084c 	svceq	0x001a084c
    2074:	d3040000 	movwle	r0, #16384	; 0x4000
    2078:	00034301 	andeq	r4, r3, r1, lsl #6
    207c:	54085000 	strpl	r5, [r8], #-0
    2080:	0400000f 	streq	r0, [r0], #-15
    2084:	035d01d4 	cmpeq	sp, #212, 2	; 0x35
    2088:	08600000 	stmdaeq	r0!, {}^	; <UNPREDICTABLE>
    208c:	000003d5 	ldrdeq	r0, [r0], -r5
    2090:	6201d504 	andvs	sp, r1, #4, 10	; 0x1000000
    2094:	74000003 	strvc	r0, [r0], #-3
    2098:	0010e108 	andseq	lr, r0, r8, lsl #2
    209c:	01d60400 	bicseq	r0, r6, r0, lsl #8
    20a0:	000000b7 	strheq	r0, [r0], -r7
    20a4:	970b0088 	strls	r0, [fp, -r8, lsl #1]
    20a8:	0f000000 	svceq	0x00000000
    20ac:	0c000003 	stceq	0, cr0, [r0], {3}
    20b0:	00000085 	andeq	r0, r0, r5, lsl #1
    20b4:	ff05000b 			; <UNDEFINED> instruction: 0xff05000b
    20b8:	0b000002 	bleq	20c8 <startup-0x1fffdf38>
    20bc:	000000bc 	strheq	r0, [r0], -ip
    20c0:	00000324 	andeq	r0, r0, r4, lsr #6
    20c4:	0000850c 	andeq	r8, r0, ip, lsl #10
    20c8:	06000100 	streq	r0, [r0], -r0, lsl #2
    20cc:	00000314 	andeq	r0, r0, r4, lsl r3
    20d0:	00032405 	andeq	r2, r3, r5, lsl #8
    20d4:	00bc0b00 	adcseq	r0, ip, r0, lsl #22
    20d8:	033e0000 	teqeq	lr, #0
    20dc:	850c0000 	strhi	r0, [ip, #-0]
    20e0:	03000000 	movweq	r0, #0
    20e4:	032e0600 			; <UNDEFINED> instruction: 0x032e0600
    20e8:	3e050000 	cdpcc	0, 0, cr0, cr5, cr0, {0}
    20ec:	0b000003 	bleq	2100 <startup-0x1fffdf00>
    20f0:	000000bc 	strheq	r0, [r0], -ip
    20f4:	00000358 	andeq	r0, r0, r8, asr r3
    20f8:	0000850c 	andeq	r8, r0, ip, lsl #10
    20fc:	06000400 	streq	r0, [r0], -r0, lsl #8
    2100:	00000348 	andeq	r0, r0, r8, asr #6
    2104:	00035805 	andeq	r5, r3, r5, lsl #16
    2108:	00ac0b00 	adceq	r0, ip, r0, lsl #22
    210c:	03720000 	cmneq	r2, #0
    2110:	850c0000 	strhi	r0, [ip, #-0]
    2114:	04000000 	streq	r0, [r0], #-0
    2118:	04910e00 	ldreq	r0, [r1], #3584	; 0xe00
    211c:	d7040000 	strle	r0, [r4, -r0]
    2120:	0001e401 	andeq	lr, r1, r1, lsl #8
    2124:	04100f00 	ldreq	r0, [r0], #-3840	; 0xfffff100
    2128:	03bc02bf 			; <UNDEFINED> instruction: 0x03bc02bf
    212c:	dc080000 	stcle	0, cr0, [r8], {-0}
    2130:	0400000a 	streq	r0, [r0], #-10
    2134:	00b702c1 	adcseq	r0, r7, r1, asr #5
    2138:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    213c:	00000e96 	muleq	r0, r6, lr
    2140:	b702c204 	strlt	ip, [r2, -r4, lsl #4]
    2144:	04000000 	streq	r0, [r0], #-0
    2148:	4c415610 	mcrrmi	6, 1, r5, r1, cr0
    214c:	02c30400 	sbceq	r0, r3, #0, 8
    2150:	000000b7 	strheq	r0, [r0], -r7
    2154:	0e120808 	cdpeq	8, 1, cr0, cr2, cr8, {0}
    2158:	c4040000 	strgt	r0, [r4], #-0
    215c:	0000bc02 	andeq	fp, r0, r2, lsl #24
    2160:	0e000c00 	cdpeq	12, 0, cr0, cr0, cr0, {0}
    2164:	00000c14 	andeq	r0, r0, r4, lsl ip
    2168:	7e02c504 	cfsh32vc	mvfx12, mvfx2, #4
    216c:	11000003 	tstne	r0, r3
    2170:	00000fcc 	andeq	r0, r0, ip, asr #31
    2174:	a706fa04 	strge	pc, [r6, -r4, lsl #20]
    2178:	12000000 	andne	r0, r0, #0
    217c:	00000844 	andeq	r0, r0, r4, asr #16
    2180:	00ac3b05 	adceq	r3, ip, r5, lsl #22
    2184:	07130000 	ldreq	r0, [r3, -r0]
    2188:	00003701 	andeq	r3, r0, r1, lsl #14
    218c:	035f0600 	cmpeq	pc, #0, 12
    2190:	000003fa 	strdeq	r0, [r0], -sl
    2194:	0009ce14 	andeq	ip, r9, r4, lsl lr
    2198:	81140000 	tsthi	r4, r0
    219c:	0100000f 	tsteq	r0, pc
    21a0:	0cc30e00 	stcleq	14, cr0, [r3], {0}
    21a4:	5f060000 	svcpl	0x00060000
    21a8:	0003df03 	andeq	sp, r3, r3, lsl #30
    21ac:	07041500 	streq	r1, [r4, -r0, lsl #10]
    21b0:	00043f36 	andeq	r3, r4, r6, lsr pc
    21b4:	14701600 	ldrbtne	r1, [r0], #-1536	; 0xfffffa00
    21b8:	38070000 	stmdacc	r7, {}	; <UNPREDICTABLE>
    21bc:	0000008c 	andeq	r0, r0, ip, lsl #1
    21c0:	149b1600 	ldrne	r1, [fp], #1536	; 0x600
    21c4:	3d070000 	stccc	0, cr0, [r7, #-0]
    21c8:	0000008c 	andeq	r0, r0, ip, lsl #1
    21cc:	14801601 	strne	r1, [r0], #1537	; 0x601
    21d0:	42070000 	andmi	r0, r7, #0
    21d4:	0000008c 	andeq	r0, r0, ip, lsl #1
    21d8:	13bd1602 			; <UNDEFINED> instruction: 0x13bd1602
    21dc:	47070000 	strmi	r0, [r7, -r0]
    21e0:	000003fa 	strdeq	r0, [r0], -sl
    21e4:	ac030003 	stcge	0, cr0, [r3], {3}
    21e8:	07000013 	smladeq	r0, r3, r0, r0
    21ec:	0004064a 	andeq	r0, r4, sl, asr #12
    21f0:	144c1700 	strbne	r1, [ip], #-1792	; 0xfffff900
    21f4:	df010000 	svcle	0x00010000
    21f8:	20001624 	andcs	r1, r0, r4, lsr #12
    21fc:	00000034 	andeq	r0, r0, r4, lsr r0
    2200:	046e9c01 	strbteq	r9, [lr], #-3073	; 0xfffff3ff
    2204:	d0180000 	andsle	r0, r8, r0
    2208:	01000013 	tsteq	r0, r3, lsl r0
    220c:	0000acdf 	ldrdeq	sl, [r0], -pc	; <UNPREDICTABLE>
    2210:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    2214:	14381700 	ldrtne	r1, [r8], #-1792	; 0xfffff900
    2218:	c7010000 	strgt	r0, [r1, -r0]
    221c:	200015dc 	ldrdcs	r1, [r0], -ip
    2220:	00000048 	andeq	r0, r0, r8, asr #32
    2224:	04a09c01 	strteq	r9, [r0], #3073	; 0xc01
    2228:	3e180000 	cdpcc	0, 1, cr0, cr8, cr0, {0}
    222c:	01000015 	tsteq	r0, r5, lsl r0
    2230:	00008cc7 	andeq	r8, r0, r7, asr #25
    2234:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    2238:	000aef18 	andeq	lr, sl, r8, lsl pc
    223c:	fac70100 	blx	ff1c2644 <GPIO_Pins+0xdf1c03d8>
    2240:	02000003 	andeq	r0, r0, #3
    2244:	17007691 			; <UNDEFINED> instruction: 0x17007691
    2248:	0000141d 	andeq	r1, r0, sp, lsl r4
    224c:	15b0b401 	ldrne	fp, [r0, #1025]!	; 0x401
    2250:	002c2000 	eoreq	r2, ip, r0
    2254:	9c010000 	stcls	0, cr0, [r1], {-0}
    2258:	000004d2 	ldrdeq	r0, [r0], -r2
    225c:	0014bd18 	andseq	fp, r4, r8, lsl sp
    2260:	acb40100 	ldfges	f0, [r4]
    2264:	02000000 	andeq	r0, r0, #0
    2268:	16187491 			; <UNDEFINED> instruction: 0x16187491
    226c:	01000014 	tsteq	r0, r4, lsl r0
    2270:	0000acb4 			; <UNDEFINED> instruction: 0x0000acb4
    2274:	70910200 	addsvc	r0, r1, r0, lsl #4
    2278:	14051700 	strne	r1, [r5], #-1792	; 0xfffff900
    227c:	88010000 	stmdahi	r1, {}	; <UNPREDICTABLE>
    2280:	200014b8 			; <UNDEFINED> instruction: 0x200014b8
    2284:	000000f8 	strdeq	r0, [r0], -r8
    2288:	05209c01 	streq	r9, [r0, #-3073]!	; 0xfffff3ff
    228c:	e2180000 	ands	r0, r8, #0
    2290:	01000013 	tsteq	r0, r3, lsl r0
    2294:	00052088 	andeq	r2, r5, r8, lsl #1
    2298:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    229c:	00146419 	andseq	r6, r4, r9, lsl r4
    22a0:	8c8a0100 	stfhis	f0, [sl], {0}
    22a4:	02000000 	andeq	r0, r0, #0
    22a8:	0f196f91 	svceq	0x00196f91
    22ac:	01000014 	tsteq	r0, r4, lsl r0
    22b0:	00008c8a 	andeq	r8, r0, sl, lsl #25
    22b4:	6e910200 	cdpvs	2, 9, cr0, cr1, cr0, {0}
    22b8:	00143119 	andseq	r3, r4, r9, lsl r1
    22bc:	8c8a0100 	stfhis	f0, [sl], {0}
    22c0:	02000000 	andeq	r0, r0, #0
    22c4:	1a006d91 	bne	1d910 <startup-0x1ffe26f0>
    22c8:	00043f04 	andeq	r3, r4, r4, lsl #30
    22cc:	154b1b00 	strbne	r1, [fp, #-2816]	; 0xfffff500
    22d0:	76010000 	strvc	r0, [r1], -r0
    22d4:	20001494 	mulcs	r0, r4, r4
    22d8:	00000024 	andeq	r0, r0, r4, lsr #32
    22dc:	f2189c01 			; <UNDEFINED> instruction: 0xf2189c01
    22e0:	01000013 	tsteq	r0, r3, lsl r0
    22e4:	0000ac76 	andeq	sl, r0, r6, ror ip
    22e8:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    22ec:	01690000 	cmneq	r9, r0
    22f0:	00040000 	andeq	r0, r4, r0
    22f4:	00000653 	andeq	r0, r0, r3, asr r6
    22f8:	05d80104 	ldrbeq	r0, [r8, #260]	; 0x104
    22fc:	740c0000 	strvc	r0, [ip], #-0
    2300:	38000015 	stmdacc	r0, {r0, r2, r4}
    2304:	58000005 	stmdapl	r0, {r0, r2}
    2308:	e8200016 	stmda	r0!, {r1, r2, r4}
    230c:	2c000000 	stccs	0, cr0, [r0], {-0}
    2310:	02000009 	andeq	r0, r0, #9
    2314:	03eb0601 	mvneq	r0, #1048576	; 0x100000
    2318:	c3030000 	movwgt	r0, #12288	; 0x3000
    231c:	02000001 	andeq	r0, r0, #1
    2320:	0000372b 	andeq	r3, r0, fp, lsr #14
    2324:	08010200 	stmdaeq	r1, {r9}
    2328:	000003e9 	andeq	r0, r0, r9, ror #7
    232c:	31050202 	tstcc	r5, r2, lsl #4
    2330:	0200000f 	andeq	r0, r0, #15
    2334:	10a60702 	adcne	r0, r6, r2, lsl #14
    2338:	04020000 	streq	r0, [r2], #-0
    233c:	00099505 	andeq	r9, r9, r5, lsl #10
    2340:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2344:	00000cfe 	strdeq	r0, [r0], -lr
    2348:	90050802 	andls	r0, r5, r2, lsl #16
    234c:	02000009 	andeq	r0, r0, #9
    2350:	0cf90708 	ldcleq	7, cr0, [r9], #32
    2354:	04040000 	streq	r0, [r4], #-0
    2358:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    235c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2360:	00000d03 	andeq	r0, r0, r3, lsl #26
    2364:	0001c503 	andeq	ip, r1, r3, lsl #10
    2368:	2c180300 	ldccs	3, cr0, [r8], {-0}
    236c:	05000000 	streq	r0, [r0, #-0]
    2370:	b90c0467 	stmdblt	ip, {r0, r1, r2, r5, r6, sl}
    2374:	06000000 	streq	r0, [r0], -r0
    2378:	000015c9 	andeq	r1, r0, r9, asr #11
    237c:	00b90e04 	adcseq	r0, r9, r4, lsl #28
    2380:	06000000 	streq	r0, [r0], -r0
    2384:	0000156e 	andeq	r1, r0, lr, ror #10
    2388:	00761104 	rsbseq	r1, r6, r4, lsl #2
    238c:	07640000 	strbeq	r0, [r4, -r0]!
    2390:	04006e69 	streq	r6, [r0], #-3689	; 0xfffff197
    2394:	00007614 	andeq	r7, r0, r4, lsl r6
    2398:	6f076500 	svcvs	0x00076500
    239c:	04007475 	streq	r7, [r0], #-1141	; 0xfffffb8b
    23a0:	00007617 	andeq	r7, r0, r7, lsl r6
    23a4:	08006600 	stmdaeq	r0, {r9, sl, sp, lr}
    23a8:	00000076 	andeq	r0, r0, r6, ror r0
    23ac:	000000c9 	andeq	r0, r0, r9, asr #1
    23b0:	00006f09 	andeq	r6, r0, r9, lsl #30
    23b4:	03006300 	movweq	r6, #768	; 0x300
    23b8:	000015bf 			; <UNDEFINED> instruction: 0x000015bf
    23bc:	00811804 	addeq	r1, r1, r4, lsl #16
    23c0:	d30a0000 	movwle	r0, #40960	; 0xa000
    23c4:	01000015 	tsteq	r0, r5, lsl r0
    23c8:	0000761f 	andeq	r7, r0, pc, lsl r6
    23cc:	0016e200 	andseq	lr, r6, r0, lsl #4
    23d0:	00005e20 	andeq	r5, r0, r0, lsr #28
    23d4:	0a9c0100 	beq	fe7027dc <GPIO_Pins+0xde700570>
    23d8:	0b000001 	bleq	23e4 <startup-0x1fffdc1c>
    23dc:	000015e8 	andeq	r1, r0, r8, ror #11
    23e0:	010a1f01 	tsteq	sl, r1, lsl #30
    23e4:	91020000 	mrsls	r0, (UNDEF: 2)
    23e8:	15c40b74 	strbne	r0, [r4, #2932]	; 0xb74
    23ec:	1f010000 	svcne	0x00010000
    23f0:	00000110 	andeq	r0, r0, r0, lsl r1
    23f4:	00709102 	rsbseq	r9, r0, r2, lsl #2
    23f8:	00c9040c 	sbceq	r0, r9, ip, lsl #8
    23fc:	040c0000 	streq	r0, [ip], #-0
    2400:	00000076 	andeq	r0, r0, r6, ror r0
    2404:	0015640a 	andseq	r6, r5, sl, lsl #8
    2408:	760c0100 	strvc	r0, [ip], -r0, lsl #2
    240c:	80000000 	andhi	r0, r0, r0
    2410:	62200016 	eorvs	r0, r0, #22
    2414:	01000000 	mrseq	r0, (UNDEF: 0)
    2418:	00014c9c 	muleq	r1, ip, ip
    241c:	15e80b00 	strbne	r0, [r8, #2816]!	; 0xb00
    2420:	0c010000 	stceq	0, cr0, [r1], {-0}
    2424:	0000010a 	andeq	r0, r0, sl, lsl #2
    2428:	0b749102 	bleq	1d26838 <startup-0x1e2d97c8>
    242c:	000015ce 	andeq	r1, r0, lr, asr #11
    2430:	00760c01 	rsbseq	r0, r6, r1, lsl #24
    2434:	91020000 	mrsls	r0, (UNDEF: 2)
    2438:	dd0d0073 	stcle	0, cr0, [sp, #-460]	; 0xfffffe34
    243c:	01000015 	tsteq	r0, r5, lsl r0
    2440:	00165804 	andseq	r5, r6, r4, lsl #16
    2444:	00002820 	andeq	r2, r0, r0, lsr #16
    2448:	0b9c0100 	bleq	fe702850 <GPIO_Pins+0xde7005e4>
    244c:	000015e8 	andeq	r1, r0, r8, ror #11
    2450:	010a0401 	tsteq	sl, r1, lsl #8
    2454:	91020000 	mrsls	r0, (UNDEF: 2)
    2458:	cc000074 	stcgt	0, cr0, [r0], {116}	; 0x74
    245c:	04000009 	streq	r0, [r0], #-9
    2460:	00071300 	andeq	r1, r7, r0, lsl #6
    2464:	d8010400 	stmdale	r1, {sl}
    2468:	0c000005 	stceq	0, cr0, [r0], {5}
    246c:	000019c0 	andeq	r1, r0, r0, asr #19
    2470:	00000538 	andeq	r0, r0, r8, lsr r5
    2474:	20001740 	andcs	r1, r0, r0, asr #14
    2478:	000009fe 	strdeq	r0, [r0], -lr
    247c:	00000a61 	andeq	r0, r0, r1, ror #20
    2480:	eb060102 	bl	182890 <startup-0x1fe7d770>
    2484:	03000003 	movweq	r0, #3
    2488:	000001c3 	andeq	r0, r0, r3, asr #3
    248c:	00372b02 	eorseq	r2, r7, r2, lsl #22
    2490:	01020000 	mrseq	r0, (UNDEF: 2)
    2494:	0003e908 	andeq	lr, r3, r8, lsl #18
    2498:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    249c:	00000f31 	andeq	r0, r0, r1, lsr pc
    24a0:	0004f803 	andeq	pc, r4, r3, lsl #16
    24a4:	50390200 	eorspl	r0, r9, r0, lsl #4
    24a8:	02000000 	andeq	r0, r0, #0
    24ac:	10a60702 	adcne	r0, r6, r2, lsl #14
    24b0:	39030000 	stmdbcc	r3, {}	; <UNPREDICTABLE>
    24b4:	02000011 	andeq	r0, r0, #17
    24b8:	0000624d 	andeq	r6, r0, sp, asr #4
    24bc:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    24c0:	00000995 	muleq	r0, r5, r9
    24c4:	00093e03 	andeq	r3, r9, r3, lsl #28
    24c8:	744f0200 	strbvc	r0, [pc], #-512	; 24d0 <startup-0x1fffdb30>
    24cc:	02000000 	andeq	r0, r0, #0
    24d0:	0cfe0704 	ldcleq	7, cr0, [lr], #16
    24d4:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    24d8:	00099005 	andeq	r9, r9, r5
    24dc:	07080200 	streq	r0, [r8, -r0, lsl #4]
    24e0:	00000cf9 	strdeq	r0, [r0], -r9
    24e4:	69050404 	stmdbvs	r5, {r2, sl}
    24e8:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    24ec:	0d030704 	stceq	7, cr0, [r3, #-16]
    24f0:	c5030000 	strgt	r0, [r3, #-0]
    24f4:	03000001 	movweq	r0, #1
    24f8:	00002c18 	andeq	r2, r0, r8, lsl ip
    24fc:	04fa0300 	ldrbteq	r0, [sl], #768	; 0x300
    2500:	24030000 	strcs	r0, [r3], #-0
    2504:	00000045 	andeq	r0, r0, r5, asr #32
    2508:	0000a205 	andeq	sl, r0, r5, lsl #4
    250c:	113b0300 	teqne	fp, r0, lsl #6
    2510:	2c030000 	stccs	0, cr0, [r3], {-0}
    2514:	00000057 	andeq	r0, r0, r7, asr r0
    2518:	0000b205 	andeq	fp, r0, r5, lsl #4
    251c:	09400300 	stmdbeq	r0, {r8, r9}^
    2520:	30030000 	andcc	r0, r3, r0
    2524:	00000069 	andeq	r0, r0, r9, rrx
    2528:	000fcc06 	andeq	ip, pc, r6, lsl #24
    252c:	06fa0400 	ldrbteq	r0, [sl], r0, lsl #8
    2530:	000000bd 	strheq	r0, [r0], -sp
    2534:	00084407 	andeq	r4, r8, r7, lsl #8
    2538:	c23b0500 	eorsgt	r0, fp, #0, 10
    253c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2540:	00370107 	eorseq	r0, r7, r7, lsl #2
    2544:	5d060000 	stcpl	0, cr0, [r6, #-0]
    2548:	0000ff03 	andeq	pc, r0, r3, lsl #30
    254c:	12200900 	eorne	r0, r0, #0, 18
    2550:	0a000000 	beq	2558 <startup-0x1fffdaa8>
    2554:	00544553 	subseq	r4, r4, r3, asr r5
    2558:	f80b0001 			; <UNDEFINED> instruction: 0xf80b0001
    255c:	06000009 	streq	r0, [r0], -r9
    2560:	00e4035d 	rsceq	r0, r4, sp, asr r3
    2564:	c80b0000 	stmdagt	fp, {}	; <UNPREDICTABLE>
    2568:	0600000a 	streq	r0, [r0], -sl
    256c:	00e4035d 	rsceq	r0, r4, sp, asr r3
    2570:	07080000 	streq	r0, [r8, -r0]
    2574:	00003701 	andeq	r3, r0, r1, lsl #14
    2578:	035f0600 	cmpeq	pc, #0, 12
    257c:	00000132 	andeq	r0, r0, r2, lsr r1
    2580:	0009ce09 	andeq	ip, r9, r9, lsl #28
    2584:	81090000 	mrshi	r0, (UNDEF: 9)
    2588:	0100000f 	tsteq	r0, pc
    258c:	0cc30b00 	vstmiaeq	r3, {d16-d15}
    2590:	5f060000 	svcpl	0x00060000
    2594:	00011703 	andeq	r1, r1, r3, lsl #14
    2598:	061c0c00 	ldreq	r0, [ip], -r0, lsl #24
    259c:	01fc0773 	mvnseq	r0, r3, ror r7
    25a0:	530d0000 	movwpl	r0, #53248	; 0xd000
    25a4:	75060052 	strvc	r0, [r6, #-82]	; 0xffffffae
    25a8:	0000ad07 	andeq	sl, r0, r7, lsl #26
    25ac:	d50e0000 	strle	r0, [lr, #-0]
    25b0:	06000003 	streq	r0, [r0], -r3
    25b4:	00a20776 	adceq	r0, r2, r6, ror r7
    25b8:	0d020000 	stceq	0, cr0, [r2, #-0]
    25bc:	06005244 	streq	r5, [r0], -r4, asr #4
    25c0:	00ad0777 	adceq	r0, sp, r7, ror r7
    25c4:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    25c8:	000003df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    25cc:	a2077806 	andge	r7, r7, #393216	; 0x60000
    25d0:	06000000 	streq	r0, [r0], -r0
    25d4:	5252420d 	subspl	r4, r2, #-805306368	; 0xd0000000
    25d8:	07790600 	ldrbeq	r0, [r9, -r0, lsl #12]!
    25dc:	000000ad 	andeq	r0, r0, sp, lsr #1
    25e0:	04630e08 	strbteq	r0, [r3], #-3592	; 0xfffff1f8
    25e4:	7a060000 	bvc	1825ec <startup-0x1fe7da14>
    25e8:	0000a207 	andeq	sl, r0, r7, lsl #4
    25ec:	430d0a00 	movwmi	r0, #55808	; 0xda00
    25f0:	06003152 			; <UNDEFINED> instruction: 0x06003152
    25f4:	00ad077b 	adceq	r0, sp, fp, ror r7
    25f8:	0e0c0000 	cdpeq	0, 0, cr0, cr12, cr0, {0}
    25fc:	0000046d 	andeq	r0, r0, sp, ror #8
    2600:	a2077c06 	andge	r7, r7, #1536	; 0x600
    2604:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    2608:	3252430d 	subscc	r4, r2, #872415232	; 0x34000000
    260c:	077d0600 	ldrbeq	r0, [sp, -r0, lsl #12]!
    2610:	000000ad 	andeq	r0, r0, sp, lsr #1
    2614:	04090e10 	streq	r0, [r9], #-3600	; 0xfffff1f0
    2618:	7e060000 	cdpvc	0, 0, cr0, cr6, cr0, {0}
    261c:	0000a207 	andeq	sl, r0, r7, lsl #4
    2620:	430d1200 	movwmi	r1, #53760	; 0xd200
    2624:	06003352 			; <UNDEFINED> instruction: 0x06003352
    2628:	00ad077f 	adceq	r0, sp, pc, ror r7
    262c:	0e140000 	cdpeq	0, 1, cr0, cr4, cr0, {0}
    2630:	00000413 	andeq	r0, r0, r3, lsl r4
    2634:	a2078006 	andge	r8, r7, #6
    2638:	16000000 	strne	r0, [r0], -r0
    263c:	0016090e 	andseq	r0, r6, lr, lsl #18
    2640:	07810600 	streq	r0, [r1, r0, lsl #12]
    2644:	000000ad 	andeq	r0, r0, sp, lsr #1
    2648:	041d0e18 	ldreq	r0, [sp], #-3608	; 0xfffff1e8
    264c:	82060000 	andhi	r0, r6, #0
    2650:	0000a207 	andeq	sl, r0, r7, lsl #4
    2654:	0b001a00 	bleq	8e5c <startup-0x1fff71a4>
    2658:	00001675 	andeq	r1, r0, r5, ror r6
    265c:	3e078306 	cdpcc	3, 0, cr8, cr7, cr6, {0}
    2660:	0f000001 	svceq	0x00000001
    2664:	59360710 	ldmdbpl	r6!, {r4, r8, r9, sl}
    2668:	10000002 	andne	r0, r0, r2
    266c:	000016fb 	strdeq	r1, [r0], -fp
    2670:	00c23807 	sbceq	r3, r2, r7, lsl #16
    2674:	10000000 	andne	r0, r0, r0
    2678:	000016cf 	andeq	r1, r0, pc, asr #13
    267c:	00a23e07 	adceq	r3, r2, r7, lsl #28
    2680:	10040000 	andne	r0, r4, r0
    2684:	00001683 	andeq	r1, r0, r3, lsl #13
    2688:	00a24107 	adceq	r4, r2, r7, lsl #2
    268c:	10060000 	andne	r0, r6, r0
    2690:	00001799 	muleq	r0, r9, r7
    2694:	00a24407 	adceq	r4, r2, r7, lsl #8
    2698:	10080000 	andne	r0, r8, r0
    269c:	0000186d 	andeq	r1, r0, sp, ror #16
    26a0:	00a24b07 	adceq	r4, r2, r7, lsl #22
    26a4:	100a0000 	andne	r0, sl, r0
    26a8:	00001840 	andeq	r1, r0, r0, asr #16
    26ac:	00a24e07 	adceq	r4, r2, r7, lsl #28
    26b0:	000c0000 	andeq	r0, ip, r0
    26b4:	00180b03 	andseq	r0, r8, r3, lsl #22
    26b8:	08510700 	ldmdaeq	r1, {r8, r9, sl}^
    26bc:	0f000002 	svceq	0x00000002
    26c0:	9d570708 	ldclls	7, cr0, [r7, #-32]	; 0xffffffe0
    26c4:	10000002 	andne	r0, r0, r2
    26c8:	000018d4 	ldrdeq	r1, [r0], -r4
    26cc:	00a25a07 	adceq	r5, r2, r7, lsl #20
    26d0:	10000000 	andne	r0, r0, r0
    26d4:	000019ae 	andeq	r1, r0, lr, lsr #19
    26d8:	00a25d07 	adceq	r5, r2, r7, lsl #26
    26dc:	10020000 	andne	r0, r2, r0
    26e0:	000015fe 	strdeq	r1, [r0], -lr
    26e4:	00a26007 	adceq	r6, r2, r7
    26e8:	10040000 	andne	r0, r4, r0
    26ec:	000016ed 	andeq	r1, r0, sp, ror #13
    26f0:	00a26307 	adceq	r6, r2, r7, lsl #6
    26f4:	00060000 	andeq	r0, r6, r0
    26f8:	00169203 	andseq	r9, r6, r3, lsl #4
    26fc:	64660700 	strbtvs	r0, [r6], #-1792	; 0xfffff900
    2700:	0f000002 	svceq	0x00000002
    2704:	e1300810 	teq	r0, r0, lsl r8
    2708:	10000002 	andne	r0, r0, r2
    270c:	000010ec 	andeq	r1, r0, ip, ror #1
    2710:	00c23208 	sbceq	r3, r2, r8, lsl #4
    2714:	10000000 	andne	r0, r0, r0
    2718:	0000008c 	andeq	r0, r0, ip, lsl #1
    271c:	00c23308 	sbceq	r3, r2, r8, lsl #6
    2720:	10040000 	andne	r0, r4, r0
    2724:	00000595 	muleq	r0, r5, r5
    2728:	00c23408 	sbceq	r3, r2, r8, lsl #8
    272c:	10080000 	andne	r0, r8, r0
    2730:	0000050b 	andeq	r0, r0, fp, lsl #10
    2734:	00c23508 	sbceq	r3, r2, r8, lsl #10
    2738:	000c0000 	andeq	r0, ip, r0
    273c:	000f0803 	andeq	r0, pc, r3, lsl #16
    2740:	a8360800 	ldmdage	r6!, {fp}
    2744:	11000002 	tstne	r0, r2
    2748:	00001722 	andeq	r1, r0, r2, lsr #14
    274c:	f605ac01 			; <UNDEFINED> instruction: 0xf605ac01
    2750:	48200020 	stmdami	r0!, {r5}
    2754:	01000000 	mrseq	r0, (UNDEF: 0)
    2758:	00033f9c 	muleq	r3, ip, pc	; <UNPREDICTABLE>
    275c:	18391200 	ldmdane	r9!, {r9, ip}
    2760:	ac010000 	stcge	0, cr0, [r1], {-0}
    2764:	00033f05 	andeq	r3, r3, r5, lsl #30
    2768:	6c910200 	lfmvs	f0, 4, [r1], {0}
    276c:	00192b12 	andseq	r2, r9, r2, lsl fp
    2770:	05ac0100 	streq	r0, [ip, #256]!	; 0x100
    2774:	000000a2 	andeq	r0, r0, r2, lsr #1
    2778:	136a9102 	cmnne	sl, #-2147483648	; 0x80000000
    277c:	00001886 	andeq	r1, r0, r6, lsl #17
    2780:	a205ae01 	andge	sl, r5, #1, 28
    2784:	02000000 	andeq	r0, r0, #0
    2788:	b9137691 	ldmdblt	r3, {r0, r4, r7, r9, sl, ip, sp, lr}
    278c:	01000019 	tsteq	r0, r9, lsl r0
    2790:	00a205ae 	adceq	r0, r2, lr, lsr #11
    2794:	91020000 	mrsls	r0, (UNDEF: 2)
    2798:	04140074 	ldreq	r0, [r4], #-116	; 0xffffff8c
    279c:	000001fc 	strdeq	r0, [r0], -ip
    27a0:	0018a415 	andseq	sl, r8, r5, lsl r4
    27a4:	05620100 	strbeq	r0, [r2, #-256]!	; 0xffffff00
    27a8:	0000010b 	andeq	r0, r0, fp, lsl #2
    27ac:	2000202c 	andcs	r2, r0, ip, lsr #32
    27b0:	000000ca 	andeq	r0, r0, sl, asr #1
    27b4:	03ba9c01 			; <UNDEFINED> instruction: 0x03ba9c01
    27b8:	39120000 	ldmdbcc	r2, {}	; <UNPREDICTABLE>
    27bc:	01000018 	tsteq	r0, r8, lsl r0
    27c0:	033f0562 	teqeq	pc, #411041792	; 0x18800000
    27c4:	91020000 	mrsls	r0, (UNDEF: 2)
    27c8:	192b1264 	stmdbne	fp!, {r2, r5, r6, r9, ip}
    27cc:	62010000 	andvs	r0, r1, #0
    27d0:	0000a205 	andeq	sl, r0, r5, lsl #4
    27d4:	62910200 	addsvs	r0, r1, #0, 4
    27d8:	00188613 	andseq	r8, r8, r3, lsl r6
    27dc:	05640100 	strbeq	r0, [r4, #-256]!	; 0xffffff00
    27e0:	000000c2 	andeq	r0, r0, r2, asr #1
    27e4:	136c9102 	cmnne	ip, #-2147483648	; 0x80000000
    27e8:	000019b9 			; <UNDEFINED> instruction: 0x000019b9
    27ec:	c2056401 	andgt	r6, r5, #16777216	; 0x1000000
    27f0:	02000000 	andeq	r0, r0, #0
    27f4:	51137491 			; <UNDEFINED> instruction: 0x51137491
    27f8:	0100001a 	tsteq	r0, sl, lsl r0
    27fc:	00c20564 	sbceq	r0, r2, r4, ror #10
    2800:	91020000 	mrsls	r0, (UNDEF: 2)
    2804:	0f771368 	svceq	0x00771368
    2808:	65010000 	strvs	r0, [r1, #-0]
    280c:	00010b05 	andeq	r0, r1, r5, lsl #22
    2810:	73910200 	orrsvc	r0, r1, #0, 4
    2814:	17c71100 	strbne	r1, [r7, r0, lsl #2]
    2818:	40010000 	andmi	r0, r1, r0
    281c:	00200a05 	eoreq	r0, r0, r5, lsl #20
    2820:	00002220 	andeq	r2, r0, r0, lsr #4
    2824:	ef9c0100 	svc	0x009c0100
    2828:	12000003 	andne	r0, r0, #3
    282c:	00001839 	andeq	r1, r0, r9, lsr r8
    2830:	3f054001 	svccc	0x00054001
    2834:	02000003 	andeq	r0, r0, #3
    2838:	6b127491 	blvs	49fa84 <startup-0x1fb6057c>
    283c:	01000017 	tsteq	r0, r7, lsl r0
    2840:	00a20540 	adceq	r0, r2, r0, asr #10
    2844:	91020000 	mrsls	r0, (UNDEF: 2)
    2848:	17150072 			; <UNDEFINED> instruction: 0x17150072
    284c:	01000019 	tsteq	r0, r9, lsl r0
    2850:	00ff050f 	rscseq	r0, pc, pc, lsl #10
    2854:	1fc20000 	svcne	0x00c20000
    2858:	00482000 	subeq	r2, r8, r0
    285c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2860:	00000437 	andeq	r0, r0, r7, lsr r4
    2864:	00183912 	andseq	r3, r8, r2, lsl r9
    2868:	050f0100 	streq	r0, [pc, #-256]	; 2770 <startup-0x1fffd890>
    286c:	0000033f 	andeq	r0, r0, pc, lsr r3
    2870:	126c9102 	rsbne	r9, ip, #-2147483648	; 0x80000000
    2874:	0000176b 	andeq	r1, r0, fp, ror #14
    2878:	a2050f01 	andge	r0, r5, #1, 30
    287c:	02000000 	andeq	r0, r0, #0
    2880:	77136a91 			; <UNDEFINED> instruction: 0x77136a91
    2884:	0100000f 	tsteq	r0, pc
    2888:	00ff0511 	rscseq	r0, pc, r1, lsl r5	; <UNPREDICTABLE>
    288c:	91020000 	mrsls	r0, (UNDEF: 2)
    2890:	1d110077 	ldcne	0, cr0, [r1, #-476]	; 0xfffffe24
    2894:	01000018 	tsteq	r0, r8, lsl r0
    2898:	1f2804cf 	svcne	0x002804cf
    289c:	009a2000 	addseq	r2, sl, r0
    28a0:	9c010000 	stcls	0, cr0, [r1], {-0}
    28a4:	000004b7 			; <UNDEFINED> instruction: 0x000004b7
    28a8:	00183912 	andseq	r3, r8, r2, lsl r9
    28ac:	04cf0100 	strbeq	r0, [pc], #256	; 28b4 <startup-0x1fffd74c>
    28b0:	0000033f 	andeq	r0, r0, pc, lsr r3
    28b4:	12649102 	rsbne	r9, r4, #-2147483648	; 0x80000000
    28b8:	0000192b 	andeq	r1, r0, fp, lsr #18
    28bc:	a204cf01 	andge	ip, r4, #1, 30
    28c0:	02000000 	andeq	r0, r0, #0
    28c4:	ef126291 	svc	0x00126291
    28c8:	0100000a 	tsteq	r0, sl
    28cc:	013204cf 	teqeq	r2, pc, asr #9
    28d0:	91020000 	mrsls	r0, (UNDEF: 2)
    28d4:	1a511361 	bne	1447660 <startup-0x1ebb89a0>
    28d8:	d1010000 	mrsle	r0, (UNDEF: 1)
    28dc:	0000c204 	andeq	ip, r0, r4, lsl #4
    28e0:	70910200 	addsvc	r0, r1, r0, lsl #4
    28e4:	00188713 	andseq	r8, r8, r3, lsl r7
    28e8:	04d10100 	ldrbeq	r0, [r1], #256	; 0x100
    28ec:	000000c2 	andeq	r0, r0, r2, asr #1
    28f0:	136c9102 	cmnne	ip, #-2147483648	; 0x80000000
    28f4:	000019b9 			; <UNDEFINED> instruction: 0x000019b9
    28f8:	c204d101 	andgt	sp, r4, #1073741824	; 0x40000000
    28fc:	02000000 	andeq	r0, r0, #0
    2900:	bc136891 	ldclt	8, cr6, [r3], {145}	; 0x91
    2904:	01000017 	tsteq	r0, r7, lsl r0
    2908:	00c204d2 	ldrdeq	r0, [r2], #66	; 0x42
    290c:	91020000 	mrsls	r0, (UNDEF: 2)
    2910:	e0110074 	ands	r0, r1, r4, ror r0
    2914:	01000016 	tsteq	r0, r6, lsl r0
    2918:	1ed6044b 	cdpne	4, 13, cr0, cr6, cr11, {2}
    291c:	00522000 	subseq	r2, r2, r0
    2920:	9c010000 	stcls	0, cr0, [r1], {-0}
    2924:	000004fb 	strdeq	r0, [r0], -fp
    2928:	00183912 	andseq	r3, r8, r2, lsl r9
    292c:	044b0100 	strbeq	r0, [fp], #-256	; 0xffffff00
    2930:	0000033f 	andeq	r0, r0, pc, lsr r3
    2934:	12749102 	rsbsne	r9, r4, #-2147483648	; 0x80000000
    2938:	0000182c 	andeq	r1, r0, ip, lsr #16
    293c:	a2044b01 	andge	r4, r4, #1024	; 0x400
    2940:	02000000 	andeq	r0, r0, #0
    2944:	ef127291 	svc	0x00127291
    2948:	0100000a 	tsteq	r0, sl
    294c:	0132044b 	teqeq	r2, fp, asr #8
    2950:	91020000 	mrsls	r0, (UNDEF: 2)
    2954:	e0110071 	ands	r0, r1, r1, ror r0
    2958:	01000018 	tsteq	r0, r8, lsl r0
    295c:	1e96041d 	mrcne	4, 4, r0, cr6, cr13, {0}
    2960:	00402000 	subeq	r2, r0, r0
    2964:	9c010000 	stcls	0, cr0, [r1], {-0}
    2968:	00000530 	andeq	r0, r0, r0, lsr r5
    296c:	00183912 	andseq	r3, r8, r2, lsl r9
    2970:	041d0100 	ldreq	r0, [sp], #-256	; 0xffffff00
    2974:	0000033f 	andeq	r0, r0, pc, lsr r3
    2978:	12749102 	rsbsne	r9, r4, #-2147483648	; 0x80000000
    297c:	00000aef 	andeq	r0, r0, pc, ror #21
    2980:	32041d01 	andcc	r1, r4, #1, 26	; 0x40
    2984:	02000001 	andeq	r0, r0, #1
    2988:	11007391 			; <UNDEFINED> instruction: 0x11007391
    298c:	000018c3 	andeq	r1, r0, r3, asr #17
    2990:	5e040b01 	vmlapl.f64	d0, d4, d1
    2994:	3820001e 	stmdacc	r0!, {r1, r2, r3, r4}
    2998:	01000000 	mrseq	r0, (UNDEF: 0)
    299c:	0005659c 	muleq	r5, ip, r5
    29a0:	18391200 	ldmdane	r9!, {r9, ip}
    29a4:	0b010000 	bleq	429ac <startup-0x1ffbd654>
    29a8:	00033f04 	andeq	r3, r3, r4, lsl #30
    29ac:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    29b0:	00170a12 	andseq	r0, r7, r2, lsl sl
    29b4:	040b0100 	streq	r0, [fp], #-256	; 0xffffff00
    29b8:	000000a2 	andeq	r0, r0, r2, lsr #1
    29bc:	00729102 	rsbseq	r9, r2, r2, lsl #2
    29c0:	00190011 	andseq	r0, r9, r1, lsl r0
    29c4:	03c40100 	biceq	r0, r4, #0, 2
    29c8:	20001e1e 	andcs	r1, r0, lr, lsl lr
    29cc:	00000040 	andeq	r0, r0, r0, asr #32
    29d0:	059a9c01 	ldreq	r9, [sl, #3073]	; 0xc01
    29d4:	39120000 	ldmdbcc	r2, {}	; <UNPREDICTABLE>
    29d8:	01000018 	tsteq	r0, r8, lsl r0
    29dc:	033f03c4 	teqeq	pc, #196, 6	; 0x10000003
    29e0:	91020000 	mrsls	r0, (UNDEF: 2)
    29e4:	0aef1274 	beq	ffbc73bc <GPIO_Pins+0xdfbc5150>
    29e8:	c4010000 	strgt	r0, [r1], #-0
    29ec:	00013203 	andeq	r3, r1, r3, lsl #4
    29f0:	73910200 	orrsvc	r0, r1, #0, 4
    29f4:	185a1100 	ldmdane	sl, {r8, ip}^
    29f8:	ab010000 	blge	42a00 <startup-0x1ffbd600>
    29fc:	001dde03 	andseq	sp, sp, r3, lsl #28
    2a00:	00004020 	andeq	r4, r0, r0, lsr #32
    2a04:	cf9c0100 	svcgt	0x009c0100
    2a08:	12000005 	andne	r0, r0, #5
    2a0c:	00001839 	andeq	r1, r0, r9, lsr r8
    2a10:	3f03ab01 	svccc	0x0003ab01
    2a14:	02000003 	andeq	r0, r0, #3
    2a18:	ef127491 	svc	0x00127491
    2a1c:	0100000a 	tsteq	r0, sl
    2a20:	013203ab 	teqeq	r2, fp, lsr #7
    2a24:	91020000 	mrsls	r0, (UNDEF: 2)
    2a28:	e8110073 	ldmda	r1, {r0, r1, r4, r5, r6}
    2a2c:	01000017 	tsteq	r0, r7, lsl r0
    2a30:	1da00398 	stcne	3, cr0, [r0, #608]!	; 0x260
    2a34:	003e2000 	eorseq	r2, lr, r0
    2a38:	9c010000 	stcls	0, cr0, [r1], {-0}
    2a3c:	00000604 	andeq	r0, r0, r4, lsl #12
    2a40:	00183912 	andseq	r3, r8, r2, lsl r9
    2a44:	03980100 	orrseq	r0, r8, #0, 2
    2a48:	0000033f 	andeq	r0, r0, pc, lsr r3
    2a4c:	12749102 	rsbsne	r9, r4, #-2147483648	; 0x80000000
    2a50:	0000173a 	andeq	r1, r0, sl, lsr r7
    2a54:	97039801 	strls	r9, [r3, -r1, lsl #16]
    2a58:	02000000 	andeq	r0, r0, #0
    2a5c:	11007391 			; <UNDEFINED> instruction: 0x11007391
    2a60:	00001979 	andeq	r1, r0, r9, ror r9
    2a64:	60034401 	andvs	r4, r3, r1, lsl #8
    2a68:	4020001d 	eormi	r0, r0, sp, lsl r0
    2a6c:	01000000 	mrseq	r0, (UNDEF: 0)
    2a70:	0006399c 	muleq	r6, ip, r9
    2a74:	18391200 	ldmdane	r9!, {r9, ip}
    2a78:	44010000 	strmi	r0, [r1], #-0
    2a7c:	00033f03 	andeq	r3, r3, r3, lsl #30
    2a80:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    2a84:	000aef12 	andeq	lr, sl, r2, lsl pc
    2a88:	03440100 	movteq	r0, #16640	; 0x4100
    2a8c:	00000132 	andeq	r0, r0, r2, lsr r1
    2a90:	00739102 	rsbseq	r9, r3, r2, lsl #2
    2a94:	0017fb11 	andseq	pc, r7, r1, lsl fp	; <UNPREDICTABLE>
    2a98:	030f0100 	movweq	r0, #61696	; 0xf100
    2a9c:	20001d40 	andcs	r1, r0, r0, asr #26
    2aa0:	00000020 	andeq	r0, r0, r0, lsr #32
    2aa4:	065f9c01 	ldrbeq	r9, [pc], -r1, lsl #24
    2aa8:	39120000 	ldmdbcc	r2, {}	; <UNPREDICTABLE>
    2aac:	01000018 	tsteq	r0, r8, lsl r0
    2ab0:	033f030f 	teqeq	pc, #1006632960	; 0x3c000000
    2ab4:	91020000 	mrsls	r0, (UNDEF: 2)
    2ab8:	b6110074 			; <UNDEFINED> instruction: 0xb6110074
    2abc:	01000018 	tsteq	r0, r8, lsl r0
    2ac0:	1cf802f7 	lfmne	f0, 2, [r8], #988	; 0x3dc
    2ac4:	00482000 	subeq	r2, r8, r0
    2ac8:	9c010000 	stcls	0, cr0, [r1], {-0}
    2acc:	00000694 	muleq	r0, r4, r6
    2ad0:	00183912 	andseq	r3, r8, r2, lsl r9
    2ad4:	02f70100 	rscseq	r0, r7, #0, 2
    2ad8:	0000033f 	andeq	r0, r0, pc, lsr r3
    2adc:	12749102 	rsbsne	r9, r4, #-2147483648	; 0x80000000
    2ae0:	00000aef 	andeq	r0, r0, pc, ror #21
    2ae4:	3202f701 	andcc	pc, r2, #262144	; 0x40000
    2ae8:	02000001 	andeq	r0, r0, #1
    2aec:	11007391 			; <UNDEFINED> instruction: 0x11007391
    2af0:	0000174a 	andeq	r1, r0, sl, asr #14
    2af4:	c002e501 	andgt	lr, r2, r1, lsl #10
    2af8:	3820001c 	stmdacc	r0!, {r2, r3, r4}
    2afc:	01000000 	mrseq	r0, (UNDEF: 0)
    2b00:	0006c99c 	muleq	r6, ip, r9
    2b04:	18391200 	ldmdane	r9!, {r9, ip}
    2b08:	e5010000 	str	r0, [r1, #-0]
    2b0c:	00033f02 	andeq	r3, r3, r2, lsl #30
    2b10:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    2b14:	00164412 	andseq	r4, r6, r2, lsl r4
    2b18:	02e50100 	rsceq	r0, r5, #0, 2
    2b1c:	000000a2 	andeq	r0, r0, r2, lsr #1
    2b20:	00729102 	rsbseq	r9, r2, r2, lsl #2
    2b24:	00196611 	andseq	r6, r9, r1, lsl r6
    2b28:	02a00100 	adceq	r0, r0, #0, 2
    2b2c:	20001c82 	andcs	r1, r0, r2, lsl #25
    2b30:	0000003e 	andeq	r0, r0, lr, lsr r0
    2b34:	06fe9c01 	ldrbteq	r9, [lr], r1, lsl #24
    2b38:	39120000 	ldmdbcc	r2, {}	; <UNPREDICTABLE>
    2b3c:	01000018 	tsteq	r0, r8, lsl r0
    2b40:	033f02a0 	teqeq	pc, #160, 4
    2b44:	91020000 	mrsls	r0, (UNDEF: 2)
    2b48:	16c21274 			; <UNDEFINED> instruction: 0x16c21274
    2b4c:	a0010000 	andge	r0, r1, r0
    2b50:	0000a202 	andeq	sl, r0, r2, lsl #4
    2b54:	72910200 	addsvc	r0, r1, #0, 4
    2b58:	160e1100 	strne	r1, [lr], -r0, lsl #2
    2b5c:	85010000 	strhi	r0, [r1, #-0]
    2b60:	001c4202 	andseq	r4, ip, r2, lsl #4
    2b64:	00004020 	andeq	r4, r0, r0, lsr #32
    2b68:	339c0100 	orrscc	r0, ip, #0, 2
    2b6c:	12000007 	andne	r0, r0, #7
    2b70:	00001839 	andeq	r1, r0, r9, lsr r8
    2b74:	3f028501 	svccc	0x00028501
    2b78:	02000003 	andeq	r0, r0, #3
    2b7c:	ef127491 	svc	0x00127491
    2b80:	0100000a 	tsteq	r0, sl
    2b84:	01320285 	teqeq	r2, r5, lsl #5
    2b88:	91020000 	mrsls	r0, (UNDEF: 2)
    2b8c:	d7110073 			; <UNDEFINED> instruction: 0xd7110073
    2b90:	01000017 	tsteq	r0, r7, lsl r0
    2b94:	1c080271 	sfmne	f0, 4, [r8], {113}	; 0x71
    2b98:	003a2000 	eorseq	r2, sl, r0
    2b9c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2ba0:	00000768 	andeq	r0, r0, r8, ror #14
    2ba4:	00183912 	andseq	r3, r8, r2, lsl r9
    2ba8:	02710100 	rsbseq	r0, r1, #0, 2
    2bac:	0000033f 	andeq	r0, r0, pc, lsr r3
    2bb0:	12749102 	rsbsne	r9, r4, #-2147483648	; 0x80000000
    2bb4:	00001878 	andeq	r1, r0, r8, ror r8
    2bb8:	97027101 	strls	r7, [r2, -r1, lsl #2]
    2bbc:	02000000 	andeq	r0, r0, #0
    2bc0:	15007391 	strne	r7, [r0, #-913]	; 0xfffffc6f
    2bc4:	00001a3f 	andeq	r1, r0, pc, lsr sl
    2bc8:	a2023d01 	andge	r3, r2, #1, 26	; 0x40
    2bcc:	ec000000 	stc	0, cr0, [r0], {-0}
    2bd0:	1c20001b 	stcne	0, cr0, [r0], #-108	; 0xffffff94
    2bd4:	01000000 	mrseq	r0, (UNDEF: 0)
    2bd8:	0007929c 	muleq	r7, ip, r2
    2bdc:	18391200 	ldmdane	r9!, {r9, ip}
    2be0:	3d010000 	stccc	0, cr0, [r1, #-0]
    2be4:	00033f02 	andeq	r3, r3, r2, lsl #30
    2be8:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    2bec:	16b31100 	ldrtne	r1, [r3], r0, lsl #2
    2bf0:	2d010000 	stccs	0, cr0, [r1, #-0]
    2bf4:	001bc802 	andseq	ip, fp, r2, lsl #16
    2bf8:	00002420 	andeq	r2, r0, r0, lsr #8
    2bfc:	c79c0100 	ldrgt	r0, [ip, r0, lsl #2]
    2c00:	12000007 	andne	r0, r0, #7
    2c04:	00001839 	andeq	r1, r0, r9, lsr r8
    2c08:	3f022d01 	svccc	0x00022d01
    2c0c:	02000003 	andeq	r0, r0, #3
    2c10:	bd127491 	cfldrslt	mvf7, [r2, #-580]	; 0xfffffdbc
    2c14:	01000016 	tsteq	r0, r6, lsl r0
    2c18:	00a2022d 	adceq	r0, r2, sp, lsr #4
    2c1c:	91020000 	mrsls	r0, (UNDEF: 2)
    2c20:	5f110072 	svcpl	0x00110072
    2c24:	01000016 	tsteq	r0, r6, lsl r0
    2c28:	1b8001f4 	blne	fe003400 <GPIO_Pins+0xde001194>
    2c2c:	00482000 	subeq	r2, r8, r0
    2c30:	9c010000 	stcls	0, cr0, [r1], {-0}
    2c34:	000007fc 	strdeq	r0, [r0], -ip
    2c38:	00183912 	andseq	r3, r8, r2, lsl r9
    2c3c:	01f40100 	mvnseq	r0, r0, lsl #2
    2c40:	0000033f 	andeq	r0, r0, pc, lsr r3
    2c44:	12749102 	rsbsne	r9, r4, #-2147483648	; 0x80000000
    2c48:	00000aef 	andeq	r0, r0, pc, ror #21
    2c4c:	3201f401 	andcc	pc, r1, #16777216	; 0x1000000
    2c50:	02000001 	andeq	r0, r0, #1
    2c54:	11007391 			; <UNDEFINED> instruction: 0x11007391
    2c58:	0000188d 	andeq	r1, r0, sp, lsl #17
    2c5c:	3a01da01 	bcc	79468 <startup-0x1ff86b98>
    2c60:	4620001b 			; <UNDEFINED> instruction: 0x4620001b
    2c64:	01000000 	mrseq	r0, (UNDEF: 0)
    2c68:	0008319c 	muleq	r8, ip, r1
    2c6c:	18391200 	ldmdane	r9!, {r9, ip}
    2c70:	da010000 	ble	42c78 <startup-0x1ffbd388>
    2c74:	00033f01 	andeq	r3, r3, r1, lsl #30
    2c78:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    2c7c:	000aef12 	andeq	lr, sl, r2, lsl pc
    2c80:	01da0100 	bicseq	r0, sl, r0, lsl #2
    2c84:	00000132 	andeq	r0, r0, r2, lsr r1
    2c88:	00739102 	rsbseq	r9, r3, r2, lsl #2
    2c8c:	00162611 	andseq	r2, r6, r1, lsl r6
    2c90:	01c50100 	biceq	r0, r5, r0, lsl #2
    2c94:	20001b00 	andcs	r1, r0, r0, lsl #22
    2c98:	0000003a 	andeq	r0, r0, sl, lsr r0
    2c9c:	08669c01 	stmdaeq	r6!, {r0, sl, fp, ip, pc}^
    2ca0:	39120000 	ldmdbcc	r2, {}	; <UNPREDICTABLE>
    2ca4:	01000018 	tsteq	r0, r8, lsl r0
    2ca8:	033f01c5 	teqeq	pc, #1073741873	; 0x40000031
    2cac:	91020000 	mrsls	r0, (UNDEF: 2)
    2cb0:	199e1274 	ldmibne	lr, {r2, r4, r5, r6, r9, ip}
    2cb4:	c5010000 	strgt	r0, [r1, #-0]
    2cb8:	00009701 	andeq	r9, r0, r1, lsl #14
    2cbc:	73910200 	orrsvc	r0, r1, #0, 4
    2cc0:	16a91100 	strtne	r1, [r9], r0, lsl #2
    2cc4:	ab010000 	blge	42ccc <startup-0x1ffbd334>
    2cc8:	001ab801 	andseq	fp, sl, r1, lsl #16
    2ccc:	00004820 	andeq	r4, r0, r0, lsr #16
    2cd0:	9b9c0100 	blls	fe7030d8 <GPIO_Pins+0xde700e6c>
    2cd4:	12000008 	andne	r0, r0, #8
    2cd8:	00001839 	andeq	r1, r0, r9, lsr r8
    2cdc:	3f01ab01 	svccc	0x0001ab01
    2ce0:	02000003 	andeq	r0, r0, #3
    2ce4:	ef127491 	svc	0x00127491
    2ce8:	0100000a 	tsteq	r0, sl
    2cec:	013201ab 	teqeq	r2, fp, lsr #3
    2cf0:	91020000 	mrsls	r0, (UNDEF: 2)
    2cf4:	a6110073 			; <UNDEFINED> instruction: 0xa6110073
    2cf8:	01000017 	tsteq	r0, r7, lsl r0
    2cfc:	1a90019a 	bne	fe40336c <GPIO_Pins+0xde401100>
    2d00:	00282000 	eoreq	r2, r8, r0
    2d04:	9c010000 	stcls	0, cr0, [r1], {-0}
    2d08:	000008c1 	andeq	r0, r0, r1, asr #17
    2d0c:	00178312 	andseq	r8, r7, r2, lsl r3
    2d10:	019a0100 	orrseq	r0, sl, r0, lsl #2
    2d14:	000008c1 	andeq	r0, r0, r1, asr #17
    2d18:	00749102 	rsbseq	r9, r4, r2, lsl #2
    2d1c:	029d0414 	addseq	r0, sp, #20, 8	; 0x14000000
    2d20:	56110000 	ldrpl	r0, [r1], -r0
    2d24:	01000019 	tsteq	r0, r9, lsl r0
    2d28:	1a3a017b 	bne	e8331c <startup-0x1f17cce4>
    2d2c:	00562000 	subseq	r2, r6, r0
    2d30:	9c010000 	stcls	0, cr0, [r1], {-0}
    2d34:	0000090b 	andeq	r0, r0, fp, lsl #18
    2d38:	00183912 	andseq	r3, r8, r2, lsl r9
    2d3c:	017b0100 	cmneq	fp, r0, lsl #2
    2d40:	0000033f 	andeq	r0, r0, pc, lsr r3
    2d44:	126c9102 	rsbne	r9, ip, #-2147483648	; 0x80000000
    2d48:	00001783 	andeq	r1, r0, r3, lsl #15
    2d4c:	c1017b01 	tstgt	r1, r1, lsl #22
    2d50:	02000008 	andeq	r0, r0, #8
    2d54:	18136891 	ldmdane	r3, {r0, r4, r7, fp, sp, lr}
    2d58:	0100000e 	tsteq	r0, lr
    2d5c:	00c2017d 	sbceq	r0, r2, sp, ror r1
    2d60:	91020000 	mrsls	r0, (UNDEF: 2)
    2d64:	8d110074 	ldchi	0, cr0, [r1, #-464]	; 0xfffffe30
    2d68:	01000019 	tsteq	r0, r9, lsl r0
    2d6c:	1a040167 	bne	103310 <startup-0x1fefccf0>
    2d70:	00362000 	eorseq	r2, r6, r0
    2d74:	9c010000 	stcls	0, cr0, [r1], {-0}
    2d78:	00000931 	andeq	r0, r0, r1, lsr r9
    2d7c:	00193412 	andseq	r3, r9, r2, lsl r4
    2d80:	01670100 	cmneq	r7, r0, lsl #2
    2d84:	00000931 	andeq	r0, r0, r1, lsr r9
    2d88:	00749102 	rsbseq	r9, r4, r2, lsl #2
    2d8c:	02590414 	subseq	r0, r9, #20, 8	; 0x14000000
    2d90:	39160000 	ldmdbcc	r6, {}	; <UNPREDICTABLE>
    2d94:	01000016 	tsteq	r0, r6, lsl r0
    2d98:	001870f6 	ldrsheq	r7, [r8], -r6
    2d9c:	00019420 	andeq	r9, r1, r0, lsr #8
    2da0:	af9c0100 	svcge	0x009c0100
    2da4:	17000009 	strne	r0, [r0, -r9]
    2da8:	00001839 	andeq	r1, r0, r9, lsr r8
    2dac:	033ff601 	teqeq	pc, #1048576	; 0x100000	; <UNPREDICTABLE>
    2db0:	91020000 	mrsls	r0, (UNDEF: 2)
    2db4:	19341754 	ldmdbne	r4!, {r2, r4, r6, r8, r9, sl, ip}
    2db8:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
    2dbc:	00000931 	andeq	r0, r0, r1, lsr r9
    2dc0:	18509102 	ldmdane	r0, {r1, r8, ip, pc}^
    2dc4:	00000e18 	andeq	r0, r0, r8, lsl lr
    2dc8:	00c2f801 	sbceq	pc, r2, r1, lsl #16
    2dcc:	91020000 	mrsls	r0, (UNDEF: 2)
    2dd0:	17191874 			; <UNDEFINED> instruction: 0x17191874
    2dd4:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    2dd8:	000000c2 	andeq	r0, r0, r2, asr #1
    2ddc:	18709102 	ldmdane	r0!, {r1, r8, ip, pc}^
    2de0:	000015ef 	andeq	r1, r0, pc, ror #11
    2de4:	00c2f901 	sbceq	pc, r2, r1, lsl #18
    2de8:	91020000 	mrsls	r0, (UNDEF: 2)
    2dec:	18ee186c 	stmiane	lr!, {r2, r3, r5, r6, fp, ip}^
    2df0:	fa010000 	blx	42df8 <startup-0x1ffbd208>
    2df4:	000000c2 	andeq	r0, r0, r2, asr #1
    2df8:	18689102 	stmdane	r8!, {r1, r8, ip, pc}^
    2dfc:	00001945 	andeq	r1, r0, r5, asr #18
    2e00:	02e1fb01 	rsceq	pc, r1, #1024	; 0x400
    2e04:	91020000 	mrsls	r0, (UNDEF: 2)
    2e08:	76190058 			; <UNDEFINED> instruction: 0x76190058
    2e0c:	01000017 	tsteq	r0, r7, lsl r0
    2e10:	001740bb 	ldrheq	r4, [r7], -fp
    2e14:	00013020 	andeq	r3, r1, r0, lsr #32
    2e18:	179c0100 	ldrne	r0, [ip, r0, lsl #2]
    2e1c:	00001839 	andeq	r1, r0, r9, lsr r8
    2e20:	033fbb01 	teqeq	pc, #1024	; 0x400
    2e24:	91020000 	mrsls	r0, (UNDEF: 2)
    2e28:	Address 0x00002e28 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	0e030104 	adfeqs	f0, f3, f4
  18:	0b0b0b3e 	bleq	2c2d18 <startup-0x1fd3d2e8>
  1c:	0b3a1349 	bleq	e84d48 <startup-0x1f17b2b8>
  20:	13010b3b 	movwne	r0, #6971	; 0x1b3b
  24:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
  28:	1c0e0300 	stcne	3, cr0, [lr], {-0}
  2c:	0400000d 	streq	r0, [r0], #-13
  30:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
  34:	00000b1c 	andeq	r0, r0, ip, lsl fp
  38:	0b002405 	bleq	9054 <startup-0x1fff6fac>
  3c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  40:	0600000e 	streq	r0, [r0], -lr
  44:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  48:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
  4c:	00001349 	andeq	r1, r0, r9, asr #6
  50:	03001607 	movweq	r1, #1543	; 0x607
  54:	3b0b3a0e 	blcc	2ce894 <startup-0x1fd3176c>
  58:	0013490b 	andseq	r4, r3, fp, lsl #18
  5c:	00240800 	eoreq	r0, r4, r0, lsl #16
  60:	0b3e0b0b 	bleq	f82c94 <startup-0x1f07d36c>
  64:	00000803 	andeq	r0, r0, r3, lsl #16
  68:	49003509 	stmdbmi	r0, {r0, r3, r8, sl, ip, sp}
  6c:	0a000013 	beq	c0 <startup-0x1fffff40>
  70:	13490026 	movtne	r0, #36902	; 0x9026
  74:	130b0000 	movwne	r0, #45056	; 0xb000
  78:	3a050b01 	bcc	142c84 <startup-0x1febd37c>
  7c:	01053b0b 	tsteq	r5, fp, lsl #22
  80:	0c000013 	stceq	0, cr0, [r0], {19}
  84:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
  88:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
  8c:	0b381349 	bleq	e04db8 <startup-0x1f1fb248>
  90:	0d0d0000 	stceq	0, cr0, [sp, #-0]
  94:	3a0e0300 	bcc	380c9c <startup-0x1fc7f364>
  98:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
  9c:	00053813 	andeq	r3, r5, r3, lsl r8
  a0:	000d0e00 	andeq	r0, sp, r0, lsl #28
  a4:	0b3a0803 	bleq	e820b8 <startup-0x1f17df48>
  a8:	1349053b 	movtne	r0, #38203	; 0x953b
  ac:	00000538 	andeq	r0, r0, r8, lsr r5
  b0:	4901010f 	stmdbmi	r1, {r0, r1, r2, r3, r8}
  b4:	00130113 	andseq	r0, r3, r3, lsl r1
  b8:	00211000 	eoreq	r1, r1, r0
  bc:	0b2f1349 	bleq	bc4de8 <startup-0x1f43b218>
  c0:	21110000 	tstcs	r1, r0
  c4:	2f134900 	svccs	0x00134900
  c8:	12000005 	andne	r0, r0, #5
  cc:	0b0b0113 	bleq	2c0520 <startup-0x1fd3fae0>
  d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
  d4:	00001301 	andeq	r1, r0, r1, lsl #6
  d8:	03000d13 	movweq	r0, #3347	; 0xd13
  dc:	3b0b3a08 	blcc	2ce904 <startup-0x1fd316fc>
  e0:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
  e4:	1400000b 	strne	r0, [r0], #-11
  e8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  ec:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
  f0:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  f4:	0000193c 	andeq	r1, r0, ip, lsr r9
  f8:	03003415 	movweq	r3, #1045	; 0x415
  fc:	3b0b3a0e 	blcc	2ce93c <startup-0x1fd316c4>
 100:	3f13490b 	svccc	0x0013490b
 104:	00193c19 	andseq	r3, r9, r9, lsl ip
 108:	01041600 	tsteq	r4, r0, lsl #12
 10c:	0b0b0b3e 	bleq	2c2e0c <startup-0x1fd3d1f4>
 110:	0b3a1349 	bleq	e84e3c <startup-0x1f17b1c4>
 114:	1301053b 	movwne	r0, #5435	; 0x153b
 118:	28170000 	ldmdacs	r7, {}	; <UNPREDICTABLE>
 11c:	1c080300 	stcne	3, cr0, [r8], {-0}
 120:	1800000b 	stmdane	r0, {r0, r1, r3}
 124:	0b0b0113 	bleq	2c0578 <startup-0x1fd3fa88>
 128:	0b3b0b3a 	bleq	ec2e18 <startup-0x1f13d1e8>
 12c:	00001301 	andeq	r1, r0, r1, lsl #6
 130:	03000d19 	movweq	r0, #3353	; 0xd19
 134:	3b0b3a0e 	blcc	2ce974 <startup-0x1fd3168c>
 138:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
 13c:	1a00000b 	bne	170 <startup-0x1ffffe90>
 140:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 144:	0b3b0b3a 	bleq	ec2e34 <startup-0x1f13d1cc>
 148:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 14c:	041b0000 	ldreq	r0, [fp], #-0
 150:	0b0b3e01 	bleq	2cf95c <startup-0x1fd306a4>
 154:	3a13490b 	bcc	4d2588 <startup-0x1fb2da78>
 158:	010b3b0b 	tsteq	fp, fp, lsl #22
 15c:	1c000013 	stcne	0, cr0, [r0], {19}
 160:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
 164:	0b3a0b0b 	bleq	e82d98 <startup-0x1f17d268>
 168:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 16c:	0d1d0000 	ldceq	0, cr0, [sp, #-0]
 170:	3a080300 	bcc	200d78 <startup-0x1fdff288>
 174:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 178:	000b3813 	andeq	r3, fp, r3, lsl r8
 17c:	00341e00 	eorseq	r1, r4, r0, lsl #28
 180:	0b3a0e03 	bleq	e83994 <startup-0x1f17c66c>
 184:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 188:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 18c:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
 190:	03193f00 	tsteq	r9, #0, 30
 194:	3b0b3a0e 	blcc	2ce9d4 <startup-0x1fd3162c>
 198:	1119270b 	tstne	r9, fp, lsl #14
 19c:	40061201 	andmi	r1, r6, r1, lsl #4
 1a0:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 1a4:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
 1a8:	03193f01 	tsteq	r9, #1, 30
 1ac:	3b0b3a0e 	blcc	2ce9ec <startup-0x1fd31614>
 1b0:	1119270b 	tstne	r9, fp, lsl #14
 1b4:	40061201 	andmi	r1, r6, r1, lsl #4
 1b8:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 1bc:	00001301 	andeq	r1, r0, r1, lsl #6
 1c0:	3f002e21 	svccc	0x00002e21
 1c4:	3a0e0319 	bcc	380e30 <startup-0x1fc7f1d0>
 1c8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 1cc:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 1d0:	97184006 	ldrls	r4, [r8, -r6]
 1d4:	00001942 	andeq	r1, r0, r2, asr #18
 1d8:	3f012e22 	svccc	0x00012e22
 1dc:	3a0e0319 	bcc	380e48 <startup-0x1fc7f1b8>
 1e0:	110b3b0b 	tstne	fp, fp, lsl #22
 1e4:	40061201 	andmi	r1, r6, r1, lsl #4
 1e8:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 1ec:	00001301 	andeq	r1, r0, r1, lsl #6
 1f0:	03000523 	movweq	r0, #1315	; 0x523
 1f4:	3b0b3a0e 	blcc	2cea34 <startup-0x1fd315cc>
 1f8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 1fc:	24000018 	strcs	r0, [r0], #-24	; 0xffffffe8
 200:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
 204:	34250000 	strtcc	r0, [r5], #-0
 208:	3a080300 	bcc	200e10 <startup-0x1fdff1f0>
 20c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 210:	00180213 	andseq	r0, r8, r3, lsl r2
 214:	000f2600 	andeq	r2, pc, r0, lsl #12
 218:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 21c:	0b270000 	bleq	9c0224 <startup-0x1f63fddc>
 220:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
 224:	28000006 	stmdacs	r0, {r1, r2}
 228:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 22c:	0b3a0e03 	bleq	e83a40 <startup-0x1f17c5c0>
 230:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
 234:	06120111 			; <UNDEFINED> instruction: 0x06120111
 238:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 23c:	00130119 	andseq	r0, r3, r9, lsl r1
 240:	00052900 	andeq	r2, r5, r0, lsl #18
 244:	0b3a0e03 	bleq	e83a58 <startup-0x1f17c5a8>
 248:	1349053b 	movtne	r0, #38203	; 0x953b
 24c:	00001802 	andeq	r1, r0, r2, lsl #16
 250:	3f012e2a 	svccc	0x00012e2a
 254:	3a0e0319 	bcc	380ec0 <startup-0x1fc7f140>
 258:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 25c:	11134919 	tstne	r3, r9, lsl r9
 260:	40061201 	andmi	r1, r6, r1, lsl #4
 264:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 268:	00001301 	andeq	r1, r0, r1, lsl #6
 26c:	0300342b 	movweq	r3, #1067	; 0x42b
 270:	3b0b3a0e 	blcc	2ceab0 <startup-0x1fd31550>
 274:	02134905 	andseq	r4, r3, #81920	; 0x14000
 278:	2c000018 	stccs	0, cr0, [r0], {24}
 27c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 280:	0b3a0e03 	bleq	e83a94 <startup-0x1f17c56c>
 284:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
 288:	06120111 			; <UNDEFINED> instruction: 0x06120111
 28c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 290:	2d000019 	stccs	0, cr0, [r0, #-100]	; 0xffffff9c
 294:	08030034 	stmdaeq	r3, {r2, r4, r5}
 298:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 29c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 2a0:	2e2e0000 	cdpcs	0, 2, cr0, cr14, cr0, {0}
 2a4:	03193f01 	tsteq	r9, #1, 30
 2a8:	3b0b3a0e 	blcc	2ceae8 <startup-0x1fd31518>
 2ac:	11192705 	tstne	r9, r5, lsl #14
 2b0:	40061201 	andmi	r1, r6, r1, lsl #4
 2b4:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 2b8:	00001301 	andeq	r1, r0, r1, lsl #6
 2bc:	3f002e2f 	svccc	0x00002e2f
 2c0:	3a0e0319 	bcc	380f2c <startup-0x1fc7f0d4>
 2c4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 2c8:	11134919 	tstne	r3, r9, lsl r9
 2cc:	40061201 	andmi	r1, r6, r1, lsl #4
 2d0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 2d4:	2e300000 	cdpcs	0, 3, cr0, cr0, cr0, {0}
 2d8:	03193f01 	tsteq	r9, #1, 30
 2dc:	3b0b3a0e 	blcc	2ceb1c <startup-0x1fd314e4>
 2e0:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
 2e4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 2e8:	96184006 	ldrls	r4, [r8], -r6
 2ec:	13011942 	movwne	r1, #6466	; 0x1942
 2f0:	2e310000 	cdpcs	0, 3, cr0, cr1, cr0, {0}
 2f4:	3a0e0301 	bcc	380f00 <startup-0x1fc7f100>
 2f8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 2fc:	11134919 	tstne	r3, r9, lsl r9
 300:	40061201 	andmi	r1, r6, r1, lsl #4
 304:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 308:	00001301 	andeq	r1, r0, r1, lsl #6
 30c:	03012e32 	movweq	r2, #7730	; 0x1e32
 310:	3b0b3a0e 	blcc	2ceb50 <startup-0x1fd314b0>
 314:	11192705 	tstne	r9, r5, lsl #14
 318:	40061201 	andmi	r1, r6, r1, lsl #4
 31c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 320:	01000000 	mrseq	r0, (UNDEF: 0)
 324:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 328:	0e030b13 	vmoveq.32	d3[0], r0
 32c:	01110e1b 	tsteq	r1, fp, lsl lr
 330:	17100612 			; <UNDEFINED> instruction: 0x17100612
 334:	24020000 	strcs	r0, [r2], #-0
 338:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 33c:	000e030b 	andeq	r0, lr, fp, lsl #6
 340:	00160300 	andseq	r0, r6, r0, lsl #6
 344:	0b3a0e03 	bleq	e83b58 <startup-0x1f17c4a8>
 348:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 34c:	24040000 	strcs	r0, [r4], #-0
 350:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 354:	0008030b 	andeq	r0, r8, fp, lsl #6
 358:	00350500 	eorseq	r0, r5, r0, lsl #10
 35c:	00001349 	andeq	r1, r0, r9, asr #6
 360:	03003406 	movweq	r3, #1030	; 0x406
 364:	3b0b3a0e 	blcc	2ceba4 <startup-0x1fd3145c>
 368:	3f134905 	svccc	0x00134905
 36c:	00193c19 	andseq	r3, r9, r9, lsl ip
 370:	00340700 	eorseq	r0, r4, r0, lsl #14
 374:	0b3a0e03 	bleq	e83b88 <startup-0x1f17c478>
 378:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 37c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 380:	04080000 	streq	r0, [r8], #-0
 384:	0b0b3e01 	bleq	2cfb90 <startup-0x1fd30470>
 388:	3a13490b 	bcc	4d27bc <startup-0x1fb2d844>
 38c:	01053b0b 	tsteq	r5, fp, lsl #22
 390:	09000013 	stmdbeq	r0, {r0, r1, r4}
 394:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
 398:	00000b1c 	andeq	r0, r0, ip, lsl fp
 39c:	0b01130a 	bleq	44fcc <startup-0x1ffbb034>
 3a0:	3b0b3a0b 	blcc	2cebd4 <startup-0x1fd3142c>
 3a4:	00130105 	andseq	r0, r3, r5, lsl #2
 3a8:	000d0b00 	andeq	r0, sp, r0, lsl #22
 3ac:	0b3a0e03 	bleq	e83bc0 <startup-0x1f17c440>
 3b0:	1349053b 	movtne	r0, #38203	; 0x953b
 3b4:	00000b38 	andeq	r0, r0, r8, lsr fp
 3b8:	03000d0c 	movweq	r0, #3340	; 0xd0c
 3bc:	3b0b3a08 	blcc	2cebe4 <startup-0x1fd3141c>
 3c0:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 3c4:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
 3c8:	13490101 	movtne	r0, #37121	; 0x9101
 3cc:	00001301 	andeq	r1, r0, r1, lsl #6
 3d0:	4900210e 	stmdbmi	r0, {r1, r2, r3, r8, sp}
 3d4:	000b2f13 	andeq	r2, fp, r3, lsl pc
 3d8:	00160f00 	andseq	r0, r6, r0, lsl #30
 3dc:	0b3a0e03 	bleq	e83bf0 <startup-0x1f17c410>
 3e0:	1349053b 	movtne	r0, #38203	; 0x953b
 3e4:	04100000 	ldreq	r0, [r0], #-0
 3e8:	0b0b3e01 	bleq	2cfbf4 <startup-0x1fd3040c>
 3ec:	3a13490b 	bcc	4d2820 <startup-0x1fb2d7e0>
 3f0:	010b3b0b 	tsteq	fp, fp, lsl #22
 3f4:	11000013 	tstne	r0, r3, lsl r0
 3f8:	0b0b0113 	bleq	2c084c <startup-0x1fd3f7b4>
 3fc:	0b3b0b3a 	bleq	ec30ec <startup-0x1f13cf14>
 400:	00001301 	andeq	r1, r0, r1, lsl #6
 404:	03000d12 	movweq	r0, #3346	; 0xd12
 408:	3b0b3a0e 	blcc	2cec48 <startup-0x1fd313b8>
 40c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
 410:	1300000b 	movwne	r0, #11
 414:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 418:	0b3a0e03 	bleq	e83c2c <startup-0x1f17c3d4>
 41c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
 420:	06120111 			; <UNDEFINED> instruction: 0x06120111
 424:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 428:	00130119 	andseq	r0, r3, r9, lsl r1
 42c:	00051400 	andeq	r1, r5, r0, lsl #8
 430:	0b3a0e03 	bleq	e83c44 <startup-0x1f17c3bc>
 434:	1349053b 	movtne	r0, #38203	; 0x953b
 438:	00001802 	andeq	r1, r0, r2, lsl #16
 43c:	03003415 	movweq	r3, #1045	; 0x415
 440:	3b0b3a0e 	blcc	2cec80 <startup-0x1fd31380>
 444:	02134905 	andseq	r4, r3, #81920	; 0x14000
 448:	16000018 			; <UNDEFINED> instruction: 0x16000018
 44c:	0b0b000f 	bleq	2c0490 <startup-0x1fd3fb70>
 450:	00001349 	andeq	r1, r0, r9, asr #6
 454:	3f012e17 	svccc	0x00012e17
 458:	3a0e0319 	bcc	3810c4 <startup-0x1fc7ef3c>
 45c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 460:	11134919 	tstne	r3, r9, lsl r9
 464:	40061201 	andmi	r1, r6, r1, lsl #4
 468:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 46c:	00001301 	andeq	r1, r0, r1, lsl #6
 470:	03003418 	movweq	r3, #1048	; 0x418
 474:	3b0b3a08 	blcc	2cec9c <startup-0x1fd31364>
 478:	02134905 	andseq	r4, r3, #81920	; 0x14000
 47c:	19000018 	stmdbne	r0, {r3, r4}
 480:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 484:	0b3a0e03 	bleq	e83c98 <startup-0x1f17c368>
 488:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
 48c:	06120111 			; <UNDEFINED> instruction: 0x06120111
 490:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 494:	00130119 	andseq	r0, r3, r9, lsl r1
 498:	00051a00 	andeq	r1, r5, r0, lsl #20
 49c:	0b3a0e03 	bleq	e83cb0 <startup-0x1f17c350>
 4a0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 4a4:	00001802 	andeq	r1, r0, r2, lsl #16
 4a8:	0300341b 	movweq	r3, #1051	; 0x41b
 4ac:	3b0b3a0e 	blcc	2cecec <startup-0x1fd31314>
 4b0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 4b4:	1c000018 	stcne	0, cr0, [r0], {24}
 4b8:	08030034 	stmdaeq	r3, {r2, r4, r5}
 4bc:	0b3b0b3a 	bleq	ec31ac <startup-0x1f13ce54>
 4c0:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 4c4:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
 4c8:	03193f01 	tsteq	r9, #1, 30
 4cc:	3b0b3a0e 	blcc	2ced0c <startup-0x1fd312f4>
 4d0:	1119270b 	tstne	r9, fp, lsl #14
 4d4:	40061201 	andmi	r1, r6, r1, lsl #4
 4d8:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 4dc:	01000000 	mrseq	r0, (UNDEF: 0)
 4e0:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 4e4:	0e030b13 	vmoveq.32	d3[0], r0
 4e8:	01110e1b 	tsteq	r1, fp, lsl lr
 4ec:	17100612 			; <UNDEFINED> instruction: 0x17100612
 4f0:	24020000 	strcs	r0, [r2], #-0
 4f4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 4f8:	000e030b 	andeq	r0, lr, fp, lsl #6
 4fc:	00160300 	andseq	r0, r6, r0, lsl #6
 500:	0b3a0e03 	bleq	e83d14 <startup-0x1f17c2ec>
 504:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 508:	24040000 	strcs	r0, [r4], #-0
 50c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 510:	0008030b 	andeq	r0, r8, fp, lsl #6
 514:	00350500 	eorseq	r0, r5, r0, lsl #10
 518:	00001349 	andeq	r1, r0, r9, asr #6
 51c:	49002606 	stmdbmi	r0, {r1, r2, r9, sl, sp}
 520:	07000013 	smladeq	r0, r3, r0, r0
 524:	050b0113 	streq	r0, [fp, #-275]	; 0xfffffeed
 528:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 52c:	00001301 	andeq	r1, r0, r1, lsl #6
 530:	03000d08 	movweq	r0, #3336	; 0xd08
 534:	3b0b3a0e 	blcc	2ced74 <startup-0x1fd3128c>
 538:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 53c:	0900000b 	stmdbeq	r0, {r0, r1, r3}
 540:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 544:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 548:	05381349 	ldreq	r1, [r8, #-841]!	; 0xfffffcb7
 54c:	0d0a0000 	stceq	0, cr0, [sl, #-0]
 550:	3a080300 	bcc	201158 <startup-0x1fdfeea8>
 554:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 558:	00053813 	andeq	r3, r5, r3, lsl r8
 55c:	01010b00 	tsteq	r1, r0, lsl #22
 560:	13011349 	movwne	r1, #4937	; 0x1349
 564:	210c0000 	mrscs	r0, (UNDEF: 12)
 568:	2f134900 	svccs	0x00134900
 56c:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
 570:	13490021 	movtne	r0, #36897	; 0x9021
 574:	0000052f 	andeq	r0, r0, pc, lsr #10
 578:	0300160e 	movweq	r1, #1550	; 0x60e
 57c:	3b0b3a0e 	blcc	2cedbc <startup-0x1fd31244>
 580:	00134905 	andseq	r4, r3, r5, lsl #18
 584:	01130f00 	tsteq	r3, r0, lsl #30
 588:	0b3a0b0b 	bleq	e831bc <startup-0x1f17ce44>
 58c:	1301053b 	movwne	r0, #5435	; 0x153b
 590:	0d100000 	ldceq	0, cr0, [r0, #-0]
 594:	3a080300 	bcc	20119c <startup-0x1fdfee64>
 598:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 59c:	000b3813 	andeq	r3, fp, r3, lsl r8
 5a0:	00341100 	eorseq	r1, r4, r0, lsl #2
 5a4:	0b3a0e03 	bleq	e83db8 <startup-0x1f17c248>
 5a8:	1349053b 	movtne	r0, #38203	; 0x953b
 5ac:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 5b0:	34120000 	ldrcc	r0, [r2], #-0
 5b4:	3a0e0300 	bcc	3811bc <startup-0x1fc7ee44>
 5b8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 5bc:	3c193f13 	ldccc	15, cr3, [r9], {19}
 5c0:	13000019 	movwne	r0, #25
 5c4:	0b3e0104 	bleq	f809dc <startup-0x1f07f624>
 5c8:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 5cc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 5d0:	00001301 	andeq	r1, r0, r1, lsl #6
 5d4:	03002814 	movweq	r2, #2068	; 0x814
 5d8:	000b1c0e 	andeq	r1, fp, lr, lsl #24
 5dc:	01131500 	tsteq	r3, r0, lsl #10
 5e0:	0b3a0b0b 	bleq	e83214 <startup-0x1f17cdec>
 5e4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 5e8:	0d160000 	ldceq	0, cr0, [r6, #-0]
 5ec:	3a0e0300 	bcc	3811f4 <startup-0x1fc7ee0c>
 5f0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 5f4:	000b3813 	andeq	r3, fp, r3, lsl r8
 5f8:	012e1700 			; <UNDEFINED> instruction: 0x012e1700
 5fc:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
 600:	0b3b0b3a 	bleq	ec32f0 <startup-0x1f13cd10>
 604:	01111927 	tsteq	r1, r7, lsr #18
 608:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 60c:	01194297 			; <UNDEFINED> instruction: 0x01194297
 610:	18000013 	stmdane	r0, {r0, r1, r4}
 614:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 618:	0b3b0b3a 	bleq	ec3308 <startup-0x1f13ccf8>
 61c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 620:	34190000 	ldrcc	r0, [r9], #-0
 624:	3a0e0300 	bcc	38122c <startup-0x1fc7edd4>
 628:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 62c:	00180213 	andseq	r0, r8, r3, lsl r2
 630:	000f1a00 	andeq	r1, pc, r0, lsl #20
 634:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 638:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
 63c:	03193f01 	tsteq	r9, #1, 30
 640:	3b0b3a0e 	blcc	2cee80 <startup-0x1fd31180>
 644:	1119270b 	tstne	r9, fp, lsl #14
 648:	40061201 	andmi	r1, r6, r1, lsl #4
 64c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 650:	01000000 	mrseq	r0, (UNDEF: 0)
 654:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 658:	0e030b13 	vmoveq.32	d3[0], r0
 65c:	01110e1b 	tsteq	r1, fp, lsl lr
 660:	17100612 			; <UNDEFINED> instruction: 0x17100612
 664:	24020000 	strcs	r0, [r2], #-0
 668:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 66c:	000e030b 	andeq	r0, lr, fp, lsl #6
 670:	00160300 	andseq	r0, r6, r0, lsl #6
 674:	0b3a0e03 	bleq	e83e88 <startup-0x1f17c178>
 678:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 67c:	24040000 	strcs	r0, [r4], #-0
 680:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 684:	0008030b 	andeq	r0, r8, fp, lsl #6
 688:	01130500 	tsteq	r3, r0, lsl #10
 68c:	0b3a0b0b 	bleq	e832c0 <startup-0x1f17cd40>
 690:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 694:	0d060000 	stceq	0, cr0, [r6, #-0]
 698:	3a0e0300 	bcc	3812a0 <startup-0x1fc7ed60>
 69c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 6a0:	000b3813 	andeq	r3, fp, r3, lsl r8
 6a4:	000d0700 	andeq	r0, sp, r0, lsl #14
 6a8:	0b3a0803 	bleq	e826bc <startup-0x1f17d944>
 6ac:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 6b0:	00000b38 	andeq	r0, r0, r8, lsr fp
 6b4:	49010108 	stmdbmi	r1, {r3, r8}
 6b8:	00130113 	andseq	r0, r3, r3, lsl r1
 6bc:	00210900 	eoreq	r0, r1, r0, lsl #18
 6c0:	0b2f1349 	bleq	bc53ec <startup-0x1f43ac14>
 6c4:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
 6c8:	03193f01 	tsteq	r9, #1, 30
 6cc:	3b0b3a0e 	blcc	2cef0c <startup-0x1fd310f4>
 6d0:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 6d4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 6d8:	97184006 	ldrls	r4, [r8, -r6]
 6dc:	13011942 	movwne	r1, #6466	; 0x1942
 6e0:	050b0000 	streq	r0, [fp, #-0]
 6e4:	3a0e0300 	bcc	3812ec <startup-0x1fc7ed14>
 6e8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 6ec:	00180213 	andseq	r0, r8, r3, lsl r2
 6f0:	000f0c00 	andeq	r0, pc, r0, lsl #24
 6f4:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 6f8:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
 6fc:	03193f01 	tsteq	r9, #1, 30
 700:	3b0b3a0e 	blcc	2cef40 <startup-0x1fd310c0>
 704:	1119270b 	tstne	r9, fp, lsl #14
 708:	40061201 	andmi	r1, r6, r1, lsl #4
 70c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 710:	01000000 	mrseq	r0, (UNDEF: 0)
 714:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 718:	0e030b13 	vmoveq.32	d3[0], r0
 71c:	01110e1b 	tsteq	r1, fp, lsl lr
 720:	17100612 			; <UNDEFINED> instruction: 0x17100612
 724:	24020000 	strcs	r0, [r2], #-0
 728:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 72c:	000e030b 	andeq	r0, lr, fp, lsl #6
 730:	00160300 	andseq	r0, r6, r0, lsl #6
 734:	0b3a0e03 	bleq	e83f48 <startup-0x1f17c0b8>
 738:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 73c:	24040000 	strcs	r0, [r4], #-0
 740:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 744:	0008030b 	andeq	r0, r8, fp, lsl #6
 748:	00350500 	eorseq	r0, r5, r0, lsl #10
 74c:	00001349 	andeq	r1, r0, r9, asr #6
 750:	03003406 	movweq	r3, #1030	; 0x406
 754:	3b0b3a0e 	blcc	2cef94 <startup-0x1fd3106c>
 758:	3f134905 	svccc	0x00134905
 75c:	00193c19 	andseq	r3, r9, r9, lsl ip
 760:	00340700 	eorseq	r0, r4, r0, lsl #14
 764:	0b3a0e03 	bleq	e83f78 <startup-0x1f17c088>
 768:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 76c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 770:	04080000 	streq	r0, [r8], #-0
 774:	0b0b3e01 	bleq	2cff80 <startup-0x1fd30080>
 778:	3a13490b 	bcc	4d2bac <startup-0x1fb2d454>
 77c:	01053b0b 	tsteq	r5, fp, lsl #22
 780:	09000013 	stmdbeq	r0, {r0, r1, r4}
 784:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
 788:	00000b1c 	andeq	r0, r0, ip, lsl fp
 78c:	0300280a 	movweq	r2, #2058	; 0x80a
 790:	000b1c08 	andeq	r1, fp, r8, lsl #24
 794:	00160b00 	andseq	r0, r6, r0, lsl #22
 798:	0b3a0e03 	bleq	e83fac <startup-0x1f17c054>
 79c:	1349053b 	movtne	r0, #38203	; 0x953b
 7a0:	130c0000 	movwne	r0, #49152	; 0xc000
 7a4:	3a0b0b01 	bcc	2c33b0 <startup-0x1fd3cc50>
 7a8:	01053b0b 	tsteq	r5, fp, lsl #22
 7ac:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
 7b0:	0803000d 	stmdaeq	r3, {r0, r2, r3}
 7b4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 7b8:	0b381349 	bleq	e054e4 <startup-0x1f1fab1c>
 7bc:	0d0e0000 	stceq	0, cr0, [lr, #-0]
 7c0:	3a0e0300 	bcc	3813c8 <startup-0x1fc7ec38>
 7c4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 7c8:	000b3813 	andeq	r3, fp, r3, lsl r8
 7cc:	01130f00 	tsteq	r3, r0, lsl #30
 7d0:	0b3a0b0b 	bleq	e83404 <startup-0x1f17cbfc>
 7d4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 7d8:	0d100000 	ldceq	0, cr0, [r0, #-0]
 7dc:	3a0e0300 	bcc	3813e4 <startup-0x1fc7ec1c>
 7e0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 7e4:	000b3813 	andeq	r3, fp, r3, lsl r8
 7e8:	012e1100 			; <UNDEFINED> instruction: 0x012e1100
 7ec:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
 7f0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 7f4:	01111927 	tsteq	r1, r7, lsr #18
 7f8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 7fc:	01194297 			; <UNDEFINED> instruction: 0x01194297
 800:	12000013 	andne	r0, r0, #19
 804:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 808:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 80c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 810:	34130000 	ldrcc	r0, [r3], #-0
 814:	3a0e0300 	bcc	38141c <startup-0x1fc7ebe4>
 818:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 81c:	00180213 	andseq	r0, r8, r3, lsl r2
 820:	000f1400 	andeq	r1, pc, r0, lsl #8
 824:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 828:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
 82c:	03193f01 	tsteq	r9, #1, 30
 830:	3b0b3a0e 	blcc	2cf070 <startup-0x1fd30f90>
 834:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
 838:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 83c:	97184006 	ldrls	r4, [r8, -r6]
 840:	13011942 	movwne	r1, #6466	; 0x1942
 844:	2e160000 	cdpcs	0, 1, cr0, cr6, cr0, {0}
 848:	03193f01 	tsteq	r9, #1, 30
 84c:	3b0b3a0e 	blcc	2cf08c <startup-0x1fd30f74>
 850:	1119270b 	tstne	r9, fp, lsl #14
 854:	40061201 	andmi	r1, r6, r1, lsl #4
 858:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 85c:	00001301 	andeq	r1, r0, r1, lsl #6
 860:	03000517 	movweq	r0, #1303	; 0x517
 864:	3b0b3a0e 	blcc	2cf0a4 <startup-0x1fd30f5c>
 868:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 86c:	18000018 	stmdane	r0, {r3, r4}
 870:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 874:	0b3b0b3a 	bleq	ec3564 <startup-0x1f13ca9c>
 878:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 87c:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
 880:	03193f01 	tsteq	r9, #1, 30
 884:	3b0b3a0e 	blcc	2cf0c4 <startup-0x1fd30f3c>
 888:	1119270b 	tstne	r9, fp, lsl #14
 88c:	40061201 	andmi	r1, r6, r1, lsl #4
 890:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 894:	Address 0x00000894 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000024 	andeq	r0, r0, r4, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	20000010 	andcs	r0, r0, r0, lsl r0
  14:	00000f74 	andeq	r0, r0, r4, ror pc
  18:	20000000 	andcs	r0, r0, r0
  1c:	0000000c 	andeq	r0, r0, ip
	...
  28:	0000001c 	andeq	r0, r0, ip, lsl r0
  2c:	17800002 	strne	r0, [r0, r2]
  30:	00040000 	andeq	r0, r4, r0
  34:	00000000 	andeq	r0, r0, r0
  38:	20000f84 	andcs	r0, r0, r4, lsl #31
  3c:	0000050e 	andeq	r0, r0, lr, lsl #10
	...
  48:	0000001c 	andeq	r0, r0, ip, lsl r0
  4c:	1da70002 	stcne	0, cr0, [r7, #8]!
  50:	00040000 	andeq	r0, r4, r0
  54:	00000000 	andeq	r0, r0, r0
  58:	20001494 	mulcs	r0, r4, r4
  5c:	000001c4 	andeq	r0, r0, r4, asr #3
	...
  68:	0000001c 	andeq	r0, r0, ip, lsl r0
  6c:	22ee0002 	rsccs	r0, lr, #2
  70:	00040000 	andeq	r0, r4, r0
  74:	00000000 	andeq	r0, r0, r0
  78:	20001658 	andcs	r1, r0, r8, asr r6
  7c:	000000e8 	andeq	r0, r0, r8, ror #1
	...
  88:	0000001c 	andeq	r0, r0, ip, lsl r0
  8c:	245b0002 	ldrbcs	r0, [fp], #-2
  90:	00040000 	andeq	r0, r4, r0
  94:	00000000 	andeq	r0, r0, r0
  98:	20001740 	andcs	r1, r0, r0, asr #14
  9c:	000009fe 	strdeq	r0, [r0], -lr
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	20000e02 	andcs	r0, r0, r2, lsl #28
   4:	20000e82 	andcs	r0, r0, r2, lsl #29
   8:	20000e84 	andcs	r0, r0, r4, lsl #29
   c:	20000e86 	andcs	r0, r0, r6, lsl #29
	...
  18:	20000010 	andcs	r0, r0, r0, lsl r0
  1c:	20000f84 	andcs	r0, r0, r4, lsl #31
  20:	20000000 	andcs	r0, r0, r0
  24:	2000000c 	andcs	r0, r0, ip
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000471 	andeq	r0, r0, r1, ror r4
   4:	01fd0002 	mvnseq	r0, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
  20:	54532f62 	ldrbpl	r2, [r3], #-3938	; 0xfffff09e
  24:	4632334d 	ldrtmi	r3, [r2], -sp, asr #6
  28:	696c5f34 	stmdbvs	ip!, {r2, r4, r5, r8, r9, sl, fp, ip, lr}^
  2c:	4d432f62 	stclmi	15, cr2, [r3, #-392]	; 0xfffffe78
  30:	2f534953 	svccs	0x00534953
  34:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  38:	00656475 	rsbeq	r6, r5, r5, ror r4
  3c:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; ffffff8c <GPIO_Pins+0xdfffdd20>
  40:	532f6269 			; <UNDEFINED> instruction: 0x532f6269
  44:	32334d54 	eorscc	r4, r3, #84, 26	; 0x1500
  48:	6c5f3446 	cfldrdvs	mvd3, [pc], {70}	; 0x46
  4c:	532f6269 			; <UNDEFINED> instruction: 0x532f6269
  50:	32334d54 	eorscc	r4, r3, #84, 26	; 0x1500
  54:	78783446 	ldmdavc	r8!, {r1, r2, r6, sl, ip, sp}^
  58:	6474535f 	ldrbtvs	r5, [r4], #-863	; 0xfffffca1
  5c:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
  60:	445f6870 	ldrbmi	r6, [pc], #-2160	; 68 <startup-0x1fffff98>
  64:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
  68:	72732f72 	rsbsvc	r2, r3, #456	; 0x1c8
  6c:	3a430063 	bcc	10c0200 <startup-0x1ef3fe00>
  70:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  74:	412f7372 			; <UNDEFINED> instruction: 0x412f7372
  78:	746d6164 	strbtvc	r6, [sp], #-356	; 0xfffffe9c
  7c:	656e4f2f 	strbvs	r4, [lr, #-3887]!	; 0xfffff0d1
  80:	76697244 	strbtvc	r7, [r9], -r4, asr #4
  84:	6f442f65 	svcvs	0x00442f65
  88:	656d756b 	strbvs	r7, [sp, #-1387]!	; 0xfffffa95
  8c:	472f746e 	strmi	r7, [pc, -lr, ror #8]!
  90:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
  94:	41442f62 	cmpmi	r4, r2, ror #30
  98:	30393254 	eorscc	r3, r9, r4, asr r2
  9c:	72614c2d 	rsbvc	r4, r1, #11520	; 0x2d00
  a0:	7379736d 	cmnvc	r9, #-1275068415	; 0xb4000001
  a4:	2f6d6574 	svccs	0x006d6574
  a8:	2f646f6b 	svccs	0x00646f6b
  ac:	726f6f44 	rsbvc	r6, pc, #68, 30	; 0x110
  b0:	2f2e2e00 	svccs	0x002e2e00
  b4:	2f62696c 	svccs	0x0062696c
  b8:	334d5453 	movtcc	r5, #54355	; 0xd453
  bc:	5f344632 	svcpl	0x00344632
  c0:	2f62696c 	svccs	0x0062696c
  c4:	334d5453 	movtcc	r5, #54355	; 0xd453
  c8:	78344632 	ldmdavc	r4!, {r1, r4, r5, r9, sl, lr}
  cc:	74535f78 	ldrbvc	r5, [r3], #-3960	; 0xfffff088
  d0:	72655064 	rsbvc	r5, r5, #100	; 0x64
  d4:	5f687069 	svcpl	0x00687069
  d8:	76697244 	strbtvc	r7, [r9], -r4, asr #4
  dc:	692f7265 	stmdbvs	pc!, {r0, r2, r5, r6, r9, ip, sp, lr}	; <UNPREDICTABLE>
  e0:	6300636e 	movwvs	r6, #878	; 0x36e
  e4:	73635c3a 	cmnvc	r3, #14848	; 0x3a00
  e8:	70706165 	rsbsvc	r6, r0, r5, ror #2
  ec:	646f635c 	strbtvs	r6, [pc], #-860	; f4 <startup-0x1fffff0c>
  f0:	74696c65 	strbtvc	r6, [r9], #-3173	; 0xfffff39b
  f4:	6f745c65 	svcvs	0x00745c65
  f8:	5c736c6f 	ldclpl	12, cr6, [r3], #-444	; 0xfffffe44
  fc:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
 100:	5c6d7261 	sfmpl	f7, 2, [sp], #-388	; 0xfffffe7c
 104:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 108:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
 10c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 110:	6e695c69 	cdpvs	12, 6, cr5, cr9, cr9, {3}
 114:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
 118:	616d5c65 	cmnvs	sp, r5, ror #24
 11c:	6e696863 	cdpvs	8, 6, cr6, cr9, cr3, {3}
 120:	3a630065 	bcc	18c02bc <startup-0x1e73fd44>
 124:	6573635c 	ldrbvs	r6, [r3, #-860]!	; 0xfffffca4
 128:	5c707061 	ldclpl	0, cr7, [r0], #-388	; 0xfffffe7c
 12c:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
 130:	6574696c 	ldrbvs	r6, [r4, #-2412]!	; 0xfffff694
 134:	6f6f745c 	svcvs	0x006f745c
 138:	675c736c 	ldrbvs	r7, [ip, -ip, ror #6]
 13c:	612d6363 			; <UNDEFINED> instruction: 0x612d6363
 140:	615c6d72 	cmpvs	ip, r2, ror sp
 144:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 148:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 14c:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 150:	636e695c 	cmnvs	lr, #92, 18	; 0x170000
 154:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
 158:	7379735c 	cmnvc	r9, #92, 6	; 0x70000001
 15c:	6f630000 	svcvs	0x00630000
 160:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
 164:	682e346d 	stmdavs	lr!, {r0, r2, r3, r5, r6, sl, ip, sp}
 168:	00000100 	andeq	r0, r0, r0, lsl #2
 16c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
 170:	78346632 	ldmdavc	r4!, {r1, r4, r5, r9, sl, sp, lr}
 174:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
 178:	00632e63 	rsbeq	r2, r3, r3, ror #28
 17c:	73000002 	movwvc	r0, #2
 180:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 184:	632e7075 			; <UNDEFINED> instruction: 0x632e7075
 188:	00000300 	andeq	r0, r0, r0, lsl #6
 18c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
 190:	78346632 	ldmdavc	r4!, {r1, r4, r5, r9, sl, sp, lr}
 194:	00682e78 	rsbeq	r2, r8, r8, ror lr
 198:	5f000004 	svcpl	0x00000004
 19c:	61666564 	cmnvs	r6, r4, ror #10
 1a0:	5f746c75 	svcpl	0x00746c75
 1a4:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
 1a8:	00682e73 	rsbeq	r2, r8, r3, ror lr
 1ac:	5f000005 	svcpl	0x00000005
 1b0:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 1b4:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 1b8:	00000600 	andeq	r0, r0, r0, lsl #12
 1bc:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0xfffff68d
 1c0:	735f6d65 	cmpvc	pc, #6464	; 0x1940
 1c4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
 1c8:	78783466 	ldmdavc	r8!, {r1, r2, r5, r6, sl, ip, sp}^
 1cc:	0400682e 	streq	r6, [r0], #-2094	; 0xfffff7d2
 1d0:	74730000 	ldrbtvc	r0, [r3], #-0
 1d4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
 1d8:	5f787834 	svcpl	0x00787834
 1dc:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
 1e0:	00040068 	andeq	r0, r4, r8, rrx
 1e4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
 1e8:	34663233 	strbtcc	r3, [r6], #-563	; 0xfffffdcd
 1ec:	675f7878 			; <UNDEFINED> instruction: 0x675f7878
 1f0:	2e6f6970 			; <UNDEFINED> instruction: 0x2e6f6970
 1f4:	00040068 	andeq	r0, r4, r8, rrx
 1f8:	61747300 	cmnvs	r4, r0, lsl #6
 1fc:	70757472 	rsbsvc	r7, r5, r2, ror r4
 200:	0300682e 	movweq	r6, #2094	; 0x82e
 204:	00000000 	andeq	r0, r0, r0
 208:	00100205 	andseq	r0, r0, r5, lsl #4
 20c:	dd032000 	stcle	0, cr2, [r3, #-0]
 210:	4b75010c 	blmi	1d40648 <startup-0x1e2bf9b8>
 214:	03d81ecd 	bicseq	r1, r8, #3280	; 0xcd0
 218:	4b9000fc 	blmi	fe400610 <GPIO_Pins+0xde3fe3a4>
 21c:	01040200 	mrseq	r0, R12_usr
 220:	30065806 	andcc	r5, r6, r6, lsl #16
 224:	3f3d674b 	svccc	0x003d674b
 228:	03020421 	movweq	r0, #9249	; 0x2421
 22c:	308273f7 	strdcc	r7, [r2], r7	; <UNPREDICTABLE>
 230:	40693f69 	rsbmi	r3, r9, r9, ror #30
 234:	3f694e4f 	svccc	0x00694e4f
 238:	e4170350 	ldr	r0, [r7], #-848	; 0xfffffcb0
 23c:	034b3f6b 	movteq	r3, #49003	; 0xbf6b
 240:	2f3d740f 	svccs	0x003d740f
 244:	0402003d 	streq	r0, [r2], #-61	; 0xffffffc3
 248:	02004002 	andeq	r4, r0, #2
 24c:	00670204 	rsbeq	r0, r7, r4, lsl #4
 250:	3d020402 	cfstrscc	mvf0, [r2, #-8]
 254:	01040200 	mrseq	r0, R12_usr
 258:	4c065806 	stcmi	8, cr5, [r6], {6}
 25c:	2f3e4e5a 	svccs	0x003e4e5a
 260:	674a0b03 	strbvs	r0, [sl, -r3, lsl #22]
 264:	694d3f32 	stmdbvs	sp, {r1, r4, r5, r8, r9, sl, fp, ip, sp}^
 268:	7415033d 	ldrvc	r0, [r5], #-829	; 0xfffffcc3
 26c:	14034b6a 	strne	r4, [r3], #-2922	; 0xfffff496
 270:	3f3f6c66 	svccc	0x003f6c66
 274:	03660b03 	cmneq	r6, #3072	; 0xc00
 278:	233d2079 	teqcs	sp, #121	; 0x79
 27c:	0f03243d 	svceq	0x0003243d
 280:	034b6a74 	movteq	r6, #47732	; 0xba74
 284:	7c6600de 	stclvc	0, cr0, [r6], #-888	; 0xfffffc88
 288:	033e2dbb 	teqeq	lr, #11968	; 0x2ec0
 28c:	4b69660e 	blmi	1a59acc <startup-0x1e5a6534>
 290:	5d661a03 	vstmdbpl	r6!, {s3-s5}
 294:	01850383 	orreq	r0, r5, r3, lsl #7
 298:	034b6974 	movteq	r6, #47476	; 0xb974
 29c:	6c6600e9 	stclvs	0, cr0, [r6], #-932	; 0xfffffc5c
 2a0:	740d03ad 	strvc	r0, [sp], #-941	; 0xfffffc53
 2a4:	0e034b69 	vmlseq.f64	d4, d3, d25
 2a8:	034b6966 	movteq	r6, #47462	; 0xb966
 2ac:	34596615 	ldrbcc	r6, [r9], #-1557	; 0xfffff9eb
 2b0:	41694d3f 	cmnmi	r9, pc, lsr sp
 2b4:	59901803 	ldmibpl	r0, {r0, r1, fp, ip}
 2b8:	694d3f34 	stmdbvs	sp, {r2, r4, r5, r8, r9, sl, fp, ip, sp}^
 2bc:	01b30341 			; <UNDEFINED> instruction: 0x01b30341
 2c0:	3f334b74 	svccc	0x00334b74
 2c4:	033d4d4d 	teqeq	sp, #4928	; 0x1340
 2c8:	672f660d 	strvs	r6, [pc, -sp, lsl #12]!
 2cc:	4b661703 	blmi	1985ee0 <startup-0x1e67a120>
 2d0:	4d4d3f33 	stclmi	15, cr3, [sp, #-204]	; 0xffffff34
 2d4:	660f033d 			; <UNDEFINED> instruction: 0x660f033d
 2d8:	4d3f334b 	ldcmi	3, cr3, [pc, #-300]!	; 1b4 <startup-0x1ffffe4c>
 2dc:	0f033d4d 	svceq	0x00033d4d
 2e0:	3f334b82 	svccc	0x00334b82
 2e4:	033d5b4d 	teqeq	sp, #78848	; 0x13400
 2e8:	c04b9024 	subgt	r9, fp, r4, lsr #32
 2ec:	223d775a 	eorscs	r7, sp, #23592960	; 0x1680000
 2f0:	5a67263d 	bpl	19c9bec <startup-0x1e636414>
 2f4:	83cbdb3f 	bichi	sp, fp, #64512	; 0xfc00
 2f8:	201b0383 	andscs	r0, fp, r3, lsl #7
 2fc:	3d59253d 	cfldr64cc	mvdx2, [r9, #-244]	; 0xffffff0c
 300:	3d676968 			; <UNDEFINED> instruction: 0x3d676968
 304:	3d676968 			; <UNDEFINED> instruction: 0x3d676968
 308:	3f036768 	svccc	0x00036768
 30c:	84334bba 	ldrthi	r4, [r3], #-3002	; 0xfffff446
 310:	40694d3f 	rsbmi	r4, r9, pc, lsr sp
 314:	9e0a0383 	cdpls	3, 0, cr0, cr10, cr3, {4}
 318:	0c034b6a 			; <UNDEFINED> instruction: 0x0c034b6a
 31c:	034b6966 	movteq	r6, #47462	; 0xb966
 320:	4e6601b8 	mcrmi	1, 3, r0, cr6, cr8, {5}
 324:	7416033d 	ldrvc	r0, [r6], #-829	; 0xfffffcc3
 328:	4d4d334b 	stclmi	3, cr3, [sp, #-300]	; 0xfffffed4
 32c:	14034b4d 	strne	r4, [r3], #-2893	; 0xfffff4b3
 330:	4d334b82 	vldmdbmi	r3!, {d4}
 334:	034b4d4d 	movteq	r4, #48461	; 0xbd4d
 338:	334b8211 	movtcc	r8, #45585	; 0xb211
 33c:	4b5b4d4d 	blmi	16d3878 <startup-0x1e92c788>
 340:	4b741003 	blmi	1d04354 <startup-0x1e2fbcac>
 344:	694d4d33 	stmdbvs	sp, {r0, r1, r4, r5, r8, sl, fp, lr}^
 348:	00d3034b 	sbcseq	r0, r3, fp, asr #6
 34c:	4d334b82 	vldmdbmi	r3!, {d4}
 350:	034b4d4d 	movteq	r4, #48461	; 0xbd4d
 354:	4e8200f0 	mcrmi	0, 4, r0, cr2, cr0, {7}
 358:	7425033d 	strtvc	r0, [r5], #-829	; 0xfffffcc3
 35c:	1e6c4c79 	mcrne	12, 3, r4, cr12, cr9, {3}
 360:	74130376 	ldrvc	r0, [r3], #-886	; 0xfffffc8a
 364:	1e6c4c79 	mcrne	12, 3, r4, cr12, cr9, {3}
 368:	74110376 	ldrvc	r0, [r1], #-886	; 0xfffffc8a
 36c:	1e6c4c79 	mcrne	12, 3, r4, cr12, cr9, {3}
 370:	742c0376 	strtvc	r0, [ip], #-886	; 0xfffffc8a
 374:	1e6c4c79 	mcrne	12, 3, r4, cr12, cr9, {3}
 378:	74270376 	strtvc	r0, [r7], #-886	; 0xfffffc8a
 37c:	1e6c4c79 	mcrne	12, 3, r4, cr12, cr9, {3}
 380:	741d0376 	ldrvc	r0, [sp], #-886	; 0xfffffc8a
 384:	1e6c4c79 	mcrne	12, 3, r4, cr12, cr9, {3}
 388:	74100376 	ldrvc	r0, [r0], #-886	; 0xfffffc8a
 38c:	1e6c4c79 	mcrne	12, 3, r4, cr12, cr9, {3}
 390:	740e0376 	strvc	r0, [lr], #-886	; 0xfffffc8a
 394:	1e6c4c79 	mcrne	12, 3, r4, cr12, cr9, {3}
 398:	74290376 	strtvc	r0, [r9], #-886	; 0xfffffc8a
 39c:	1e6c4c78 	mcrne	12, 3, r4, cr12, cr8, {3}
 3a0:	74230376 	strtvc	r0, [r3], #-886	; 0xfffffc8a
 3a4:	1e6c4c78 	mcrne	12, 3, r4, cr12, cr8, {3}
 3a8:	74250376 	strtvc	r0, [r5], #-886	; 0xfffffc8a
 3ac:	1e6c4c78 	mcrne	12, 3, r4, cr12, cr8, {3}
 3b0:	74140376 	ldrvc	r0, [r4], #-886	; 0xfffffc8a
 3b4:	1e6c4c78 	mcrne	12, 3, r4, cr12, cr8, {3}
 3b8:	74120376 	ldrvc	r0, [r2], #-886	; 0xfffffc8a
 3bc:	1e6c4c78 	mcrne	12, 3, r4, cr12, cr8, {3}
 3c0:	742d0376 	strtvc	r0, [sp], #-886	; 0xfffffc8a
 3c4:	1e6c4c78 	mcrne	12, 3, r4, cr12, cr8, {3}
 3c8:	74280376 	strtvc	r0, [r8], #-886	; 0xfffffc8a
 3cc:	1e6c4c78 	mcrne	12, 3, r4, cr12, cr8, {3}
 3d0:	740c0376 	strvc	r0, [ip], #-886	; 0xfffffc8a
 3d4:	1e6c4c6a 	cdpne	12, 6, cr4, cr12, cr10, {3}
 3d8:	02ac0368 	adceq	r0, ip, #104, 6	; 0xa0000001
 3dc:	974d9474 	smlsldxls	r9, sp, r4, r4
 3e0:	1703ae1e 	smladne	r3, lr, lr, sl
 3e4:	2f2f6766 	svccs	0x002f6766
 3e8:	4c3e5950 			; <UNDEFINED> instruction: 0x4c3e5950
 3ec:	59404e3e 	stmdbpl	r0, {r1, r2, r3, r4, r5, r9, sl, fp, lr}^
 3f0:	3d4d5c76 	stclcc	12, cr5, [sp, #-472]	; 0xfffffe28
 3f4:	30660a03 	rsbcc	r0, r6, r3, lsl #20
 3f8:	58110375 	ldmdapl	r1, {r0, r2, r4, r5, r6, r8, r9}
 3fc:	5c685067 	stclpl	0, cr5, [r8], #-412	; 0xfffffe64
 400:	11033d4d 	tstne	r3, sp, asr #26
 404:	044b6c66 	strbeq	r6, [fp], #-3174	; 0xfffff39a
 408:	67b50303 	ldrvs	r0, [r5, r3, lsl #6]!
 40c:	ae3e4b66 	vsubge.f64	d4, d14, d22
 410:	02040200 	andeq	r0, r4, #0, 4
 414:	04020054 	streq	r0, [r2], #-84	; 0xffffffac
 418:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
 41c:	2f599343 	svccs	0x00599343
 420:	3daf4e3e 	stccc	14, cr4, [pc, #248]!	; 520 <startup-0x1ffffae0>
 424:	3d3d3d4b 	ldccc	13, cr3, [sp, #-300]!	; 0xfffffed4
 428:	3d75833d 	ldclcc	3, cr8, [r5, #-244]!	; 0xffffff0c
 42c:	02040200 	andeq	r0, r4, #0, 4
 430:	003c6e03 	eorseq	r6, ip, r3, lsl #28
 434:	06010402 	streq	r0, [r1], -r2, lsl #8
 438:	1603063c 			; <UNDEFINED> instruction: 0x1603063c
 43c:	206e033c 	rsbcs	r0, lr, ip, lsr r3
 440:	94201203 	strtls	r1, [r0], #-515	; 0xfffffdfd
 444:	3d4b4b40 	vstrcc	d20, [fp, #-256]	; 0xffffff00
 448:	693d3d3d 	ldmdbvs	sp!, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp}
 44c:	3d3d3d4b 	ldccc	13, cr3, [sp, #-300]!	; 0xfffffed4
 450:	592fa467 	stmdbpl	pc!, {r0, r1, r2, r5, r6, sl, sp, pc}	; <UNPREDICTABLE>
 454:	6c3e3e5a 	ldcvs	14, cr3, [lr], #-360	; 0xfffffe98
 458:	912f2f9f 			; <UNDEFINED> instruction: 0x912f2f9f
 45c:	00060276 	andeq	r0, r6, r6, ror r2
 460:	03040101 	movweq	r0, #16641	; 0x4101
 464:	00020500 	andeq	r0, r2, r0, lsl #10
 468:	03200000 	nopeq	{0}	; <UNPREDICTABLE>
 46c:	5e13010b 	mufpls	f0, f3, #3.0
 470:	01000302 	tsteq	r0, r2, lsl #6
 474:	0002b501 	andeq	fp, r2, r1, lsl #10
 478:	c9000200 	stmdbgt	r0, {r9}
 47c:	02000001 	andeq	r0, r0, #1
 480:	0d0efb01 	vstreq	d15, [lr, #-4]
 484:	01010100 	mrseq	r0, (UNDEF: 17)
 488:	00000001 	andeq	r0, r0, r1
 48c:	01000001 	tsteq	r0, r1
 490:	552f3a43 	strpl	r3, [pc, #-2627]!	; fffffa55 <GPIO_Pins+0xdfffd7e9>
 494:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
 498:	6164412f 	cmnvs	r4, pc, lsr #2
 49c:	4f2f746d 	svcmi	0x002f746d
 4a0:	7244656e 	subvc	r6, r4, #461373440	; 0x1b800000
 4a4:	2f657669 	svccs	0x00657669
 4a8:	756b6f44 	strbvc	r6, [fp, #-3908]!	; 0xfffff0bc
 4ac:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
 4b0:	7469472f 	strbtvc	r4, [r9], #-1839	; 0xfffff8d1
 4b4:	2f627548 	svccs	0x00627548
 4b8:	32544144 	subscc	r4, r4, #68, 2
 4bc:	4c2d3039 	stcmi	0, cr3, [sp], #-228	; 0xffffff1c
 4c0:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
 4c4:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0xfffffc87
 4c8:	6f6b2f6d 	svcvs	0x006b2f6d
 4cc:	696c2f64 	stmdbvs	ip!, {r2, r5, r6, r8, r9, sl, fp, sp}^
 4d0:	54532f62 	ldrbpl	r2, [r3], #-3938	; 0xfffff09e
 4d4:	4632334d 	ldrtmi	r3, [r2], -sp, asr #6
 4d8:	696c5f34 	stmdbvs	ip!, {r2, r4, r5, r8, r9, sl, fp, ip, lr}^
 4dc:	54532f62 	ldrbpl	r2, [r3], #-3938	; 0xfffff09e
 4e0:	4632334d 	ldrtmi	r3, [r2], -sp, asr #6
 4e4:	5f787834 	svcpl	0x00787834
 4e8:	50647453 	rsbpl	r7, r4, r3, asr r4
 4ec:	70697265 	rsbvc	r7, r9, r5, ror #4
 4f0:	72445f68 	subvc	r5, r4, #104, 30	; 0x1a0
 4f4:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
 4f8:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
 4fc:	5c3a6300 	ldcpl	3, cr6, [sl], #-0
 500:	61657363 	cmnvs	r5, r3, ror #6
 504:	635c7070 	cmpvs	ip, #112	; 0x70
 508:	6c65646f 	cfstrdvs	mvd6, [r5], #-444	; 0xfffffe44
 50c:	5c657469 	cfstrdpl	mvd7, [r5], #-420	; 0xfffffe5c
 510:	6c6f6f74 	stclvs	15, cr6, [pc], #-464	; 348 <startup-0x1ffffcb8>
 514:	63675c73 	cmnvs	r7, #29440	; 0x7300
 518:	72612d63 	rsbvc	r2, r1, #6336	; 0x18c0
 51c:	72615c6d 	rsbvc	r5, r1, #27904	; 0x6d00
 520:	6f6e2d6d 	svcvs	0x006e2d6d
 524:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
 528:	5c696261 	sfmpl	f6, 2, [r9], #-388	; 0xfffffe7c
 52c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 530:	5c656475 	cfstrdpl	mvd6, [r5], #-468	; 0xfffffe2c
 534:	6863616d 	stmdavs	r3!, {r0, r2, r3, r5, r6, r8, sp, lr}^
 538:	00656e69 	rsbeq	r6, r5, r9, ror #28
 53c:	635c3a63 	cmpvs	ip, #405504	; 0x63000
 540:	70616573 	rsbvc	r6, r1, r3, ror r5
 544:	6f635c70 	svcvs	0x00635c70
 548:	696c6564 	stmdbvs	ip!, {r2, r5, r6, r8, sl, sp, lr}^
 54c:	745c6574 	ldrbvc	r6, [ip], #-1396	; 0xfffffa8c
 550:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
 554:	6363675c 	cmnvs	r3, #92, 14	; 0x1700000
 558:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
 55c:	6d72615c 	ldfvse	f6, [r2, #-368]!	; 0xfffffe90
 560:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 564:	61652d65 	cmnvs	r5, r5, ror #26
 568:	695c6962 	ldmdbvs	ip, {r1, r5, r6, r8, fp, sp, lr}^
 56c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
 570:	735c6564 	cmpvc	ip, #100, 10	; 0x19000000
 574:	2e007379 	mcrcs	3, 0, r7, cr0, cr9, {3}
 578:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 57c:	54532f62 	ldrbpl	r2, [r3], #-3938	; 0xfffff09e
 580:	4632334d 	ldrtmi	r3, [r2], -sp, asr #6
 584:	696c5f34 	stmdbvs	ip!, {r2, r4, r5, r8, r9, sl, fp, ip, lr}^
 588:	4d432f62 	stclmi	15, cr2, [r3, #-392]	; 0xfffffe78
 58c:	2f534953 	svccs	0x00534953
 590:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 594:	00656475 	rsbeq	r6, r5, r5, ror r4
 598:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; 4e8 <startup-0x1ffffb18>
 59c:	532f6269 			; <UNDEFINED> instruction: 0x532f6269
 5a0:	32334d54 	eorscc	r4, r3, #84, 26	; 0x1500
 5a4:	6c5f3446 	cfldrdvs	mvd3, [pc], {70}	; 0x46
 5a8:	532f6269 			; <UNDEFINED> instruction: 0x532f6269
 5ac:	32334d54 	eorscc	r4, r3, #84, 26	; 0x1500
 5b0:	78783446 	ldmdavc	r8!, {r1, r2, r6, sl, ip, sp}^
 5b4:	6474535f 	ldrbtvs	r5, [r4], #-863	; 0xfffffca1
 5b8:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
 5bc:	445f6870 	ldrbmi	r6, [pc], #-2160	; 5c4 <startup-0x1ffffa3c>
 5c0:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
 5c4:	6e692f72 	mcrvs	15, 3, r2, cr9, cr2, {3}
 5c8:	73000063 	movwvc	r0, #99	; 0x63
 5cc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
 5d0:	78783466 	ldmdavc	r8!, {r1, r2, r5, r6, sl, ip, sp}^
 5d4:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
 5d8:	00632e6f 	rsbeq	r2, r3, pc, ror #28
 5dc:	5f000001 	svcpl	0x00000001
 5e0:	61666564 	cmnvs	r6, r4, ror #10
 5e4:	5f746c75 	svcpl	0x00746c75
 5e8:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
 5ec:	00682e73 	rsbeq	r2, r8, r3, ror lr
 5f0:	5f000002 	svcpl	0x00000002
 5f4:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 5f8:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 5fc:	00000300 	andeq	r0, r0, r0, lsl #6
 600:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
 604:	346d635f 	strbtcc	r6, [sp], #-863	; 0xfffffca1
 608:	0400682e 	streq	r6, [r0], #-2094	; 0xfffff7d2
 60c:	79730000 	ldmdbvc	r3!, {}^	; <UNPREDICTABLE>
 610:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
 614:	6d74735f 	ldclvs	3, cr7, [r4, #-380]!	; 0xfffffe84
 618:	34663233 	strbtcc	r3, [r6], #-563	; 0xfffffdcd
 61c:	682e7878 	stmdavs	lr!, {r3, r4, r5, r6, fp, ip, sp, lr}
 620:	00000500 	andeq	r0, r0, r0, lsl #10
 624:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
 628:	78346632 	ldmdavc	r4!, {r1, r4, r5, r9, sl, sp, lr}
 62c:	00682e78 	rsbeq	r2, r8, r8, ror lr
 630:	73000005 	movwvc	r0, #5
 634:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
 638:	78783466 	ldmdavc	r8!, {r1, r2, r5, r6, sl, ip, sp}^
 63c:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
 640:	00682e6f 	rsbeq	r2, r8, pc, ror #28
 644:	00000005 	andeq	r0, r0, r5
 648:	84020500 	strhi	r0, [r2], #-1280	; 0xfffffb00
 64c:	0320000f 			; <UNDEFINED> instruction: 0x0320000f
 650:	4e0100ff 	mcrmi	0, 0, r0, cr1, cr15, {7}
 654:	38034b4c 	stmdacc	r3, {r2, r3, r6, r8, r9, fp, lr}
 658:	204a034a 	subcs	r0, sl, sl, asr #6
 65c:	33034b4c 	movwcc	r4, #15180	; 0x3b4c
 660:	204f034a 	subcs	r0, pc, sl, asr #6
 664:	2e034b4c 	vmlscs.f64	d4, d3, d12
 668:	2054034a 	subscs	r0, r4, sl, asr #6
 66c:	29034b4c 	stmdbcs	r3, {r2, r3, r6, r8, r9, fp, lr}
 670:	2059034a 	subscs	r0, r9, sl, asr #6
 674:	24034b4c 	strcs	r4, [r3], #-2892	; 0xfffff4b4
 678:	205e034a 	subscs	r0, lr, sl, asr #6
 67c:	1f034b4c 	svcne	0x00034b4c
 680:	2063034a 	rsbcs	r0, r3, sl, asr #6
 684:	1a034b4c 	bne	d33bc <startup-0x1ff2cc44>
 688:	2068034a 	rsbcs	r0, r8, sl, asr #6
 68c:	15034b4c 	strne	r4, [r3, #-2892]	; 0xfffff4b4
 690:	206e034a 	rsbcs	r0, lr, sl, asr #6
 694:	0f03674c 	svceq	0x0003674c
 698:	20730366 	rsbscs	r0, r3, r6, ror #6
 69c:	0a03674c 	beq	da3d4 <startup-0x1ff25c2c>
 6a0:	207a0366 	rsbscs	r0, sl, r6, ror #6
 6a4:	0369674c 	cmneq	r9, #76, 14	; 0x1300000
 6a8:	5990080c 	ldmibpl	r0, {r2, r3, fp}
 6ac:	3e660a03 	vmulcc.f32	s1, s12, s6
 6b0:	ad4c5a5a 	vstrge	s11, [ip, #-360]	; 0xfffffe98
 6b4:	040200bc 	streq	r0, [r2], #-188	; 0xffffff44
 6b8:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
 6bc:	adc0ad50 	stclge	13, cr10, [r0, #320]	; 0x140
 6c0:	0200bbcc 	andeq	fp, r0, #204, 22	; 0x33000
 6c4:	62030204 	andvs	r0, r3, #4, 4	; 0x40000000
 6c8:	040200ba 	streq	r0, [r2], #-186	; 0xffffff46
 6cc:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
 6d0:	523c2103 	eorspl	r2, ip, #-1073741824	; 0xc0000000
 6d4:	3d3d3d4c 	ldccc	13, cr3, [sp, #-304]!	; 0xfffffed0
 6d8:	10033d3d 	andne	r3, r3, sp, lsr sp
 6dc:	5a427574 	bpl	109dcb4 <startup-0x1ef6234c>
 6e0:	3e3e4c3e 	mrccc	12, 1, r4, cr14, cr14, {1}
 6e4:	4a1c033d 	bmi	7013e0 <startup-0x1f8fec20>
 6e8:	5c685075 	stclpl	0, cr5, [r8], #-468	; 0xfffffe2c
 6ec:	0a033d4c 	beq	cfc24 <startup-0x1ff303dc>
 6f0:	033d4e4a 	teqeq	sp, #1184	; 0x4a0
 6f4:	50754a0c 	rsbspl	r4, r5, ip, lsl #20
 6f8:	3d4c5c68 	stclcc	12, cr5, [ip, #-416]	; 0xfffffe60
 6fc:	4e4a0a03 	vmlami.f32	s1, s20, s6
 700:	4a0f033d 	bmi	3c13fc <startup-0x1fc3ec04>
 704:	0f034b79 	svceq	0x00034b79
 708:	034b794a 	movteq	r7, #47434	; 0xb94a
 70c:	4cc04a10 	vstmiami	r0, {s9-s24}
 710:	034c1e50 	movteq	r1, #52816	; 0xce50
 714:	4b784a0b 	blmi	1e12f48 <startup-0x1e1ed0b8>
 718:	784a0b03 	stmdavc	sl, {r0, r1, r8, r9, fp}^
 71c:	00ce0375 	sbceq	r0, lr, r5, ror r3
 720:	352fbb4a 	strcc	fp, [pc, #-2890]!	; fffffbde <GPIO_Pins+0xdfffd972>
 724:	bbc9089f 	bllt	ff2429a8 <GPIO_Pins+0xdf24073c>
 728:	0004029f 	muleq	r4, pc, r2	; <UNPREDICTABLE>
 72c:	01fa0101 	mvnseq	r0, r1, lsl #2
 730:	00020000 	andeq	r0, r2, r0
 734:	000001b5 			; <UNDEFINED> instruction: 0x000001b5
 738:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 73c:	0101000d 	tsteq	r1, sp
 740:	00000101 	andeq	r0, r0, r1, lsl #2
 744:	00000100 	andeq	r0, r0, r0, lsl #2
 748:	2f3a4301 	svccs	0x003a4301
 74c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 750:	64412f73 	strbvs	r2, [r1], #-3955	; 0xfffff08d
 754:	2f746d61 	svccs	0x00746d61
 758:	44656e4f 	strbtmi	r6, [r5], #-3663	; 0xfffff1b1
 75c:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
 760:	6b6f442f 	blvs	1bd1824 <startup-0x1e42e7dc>
 764:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
 768:	69472f74 	stmdbvs	r7, {r2, r4, r5, r6, r8, r9, sl, fp, sp}^
 76c:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
 770:	5441442f 	strbpl	r4, [r1], #-1071	; 0xfffffbd1
 774:	2d303932 			; <UNDEFINED> instruction: 0x2d303932
 778:	6d72614c 	ldfvse	f6, [r2, #-304]!	; 0xfffffed0
 77c:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0xfffff68d
 780:	6b2f6d65 	blvs	bdbd1c <startup-0x1f4242e4>
 784:	6c2f646f 	cfstrsvs	mvf6, [pc], #-444	; 5d0 <startup-0x1ffffa30>
 788:	532f6269 			; <UNDEFINED> instruction: 0x532f6269
 78c:	32334d54 	eorscc	r4, r3, #84, 26	; 0x1500
 790:	6c5f3446 	cfldrdvs	mvd3, [pc], {70}	; 0x46
 794:	532f6269 			; <UNDEFINED> instruction: 0x532f6269
 798:	32334d54 	eorscc	r4, r3, #84, 26	; 0x1500
 79c:	78783446 	ldmdavc	r8!, {r1, r2, r6, sl, ip, sp}^
 7a0:	6474535f 	ldrbtvs	r5, [r4], #-863	; 0xfffffca1
 7a4:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
 7a8:	445f6870 	ldrbmi	r6, [pc], #-2160	; 7b0 <startup-0x1ffff850>
 7ac:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
 7b0:	72732f72 	rsbsvc	r2, r3, #456	; 0x1c8
 7b4:	3a630063 	bcc	18c0948 <startup-0x1e73f6b8>
 7b8:	6573635c 	ldrbvs	r6, [r3, #-860]!	; 0xfffffca4
 7bc:	5c707061 	ldclpl	0, cr7, [r0], #-388	; 0xfffffe7c
 7c0:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
 7c4:	6574696c 	ldrbvs	r6, [r4, #-2412]!	; 0xfffff694
 7c8:	6f6f745c 	svcvs	0x006f745c
 7cc:	675c736c 	ldrbvs	r7, [ip, -ip, ror #6]
 7d0:	612d6363 			; <UNDEFINED> instruction: 0x612d6363
 7d4:	615c6d72 	cmpvs	ip, r2, ror sp
 7d8:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 7dc:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
 7e0:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 7e4:	636e695c 	cmnvs	lr, #92, 18	; 0x170000
 7e8:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
 7ec:	63616d5c 	cmnvs	r1, #92, 26	; 0x1700
 7f0:	656e6968 	strbvs	r6, [lr, #-2408]!	; 0xfffff698
 7f4:	5c3a6300 	ldcpl	3, cr6, [sl], #-0
 7f8:	61657363 	cmnvs	r5, r3, ror #6
 7fc:	635c7070 	cmpvs	ip, #112	; 0x70
 800:	6c65646f 	cfstrdvs	mvd6, [r5], #-444	; 0xfffffe44
 804:	5c657469 	cfstrdpl	mvd7, [r5], #-420	; 0xfffffe5c
 808:	6c6f6f74 	stclvs	15, cr6, [pc], #-464	; 640 <startup-0x1ffff9c0>
 80c:	63675c73 	cmnvs	r7, #29440	; 0x7300
 810:	72612d63 	rsbvc	r2, r1, #6336	; 0x18c0
 814:	72615c6d 	rsbvc	r5, r1, #27904	; 0x6d00
 818:	6f6e2d6d 	svcvs	0x006e2d6d
 81c:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
 820:	5c696261 	sfmpl	f6, 2, [r9], #-388	; 0xfffffe7c
 824:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 828:	5c656475 	cfstrdpl	mvd6, [r5], #-468	; 0xfffffe2c
 82c:	00737973 	rsbseq	r7, r3, r3, ror r9
 830:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; 780 <startup-0x1ffff880>
 834:	532f6269 			; <UNDEFINED> instruction: 0x532f6269
 838:	32334d54 	eorscc	r4, r3, #84, 26	; 0x1500
 83c:	6c5f3446 	cfldrdvs	mvd3, [pc], {70}	; 0x46
 840:	432f6269 			; <UNDEFINED> instruction: 0x432f6269
 844:	5349534d 	movtpl	r5, #37709	; 0x934d
 848:	636e692f 	cmnvs	lr, #770048	; 0xbc000
 84c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
 850:	2f2e2e00 	svccs	0x002e2e00
 854:	2f62696c 	svccs	0x0062696c
 858:	334d5453 	movtcc	r5, #54355	; 0xd453
 85c:	5f344632 	svcpl	0x00344632
 860:	2f62696c 	svccs	0x0062696c
 864:	334d5453 	movtcc	r5, #54355	; 0xd453
 868:	78344632 	ldmdavc	r4!, {r1, r4, r5, r9, sl, lr}
 86c:	74535f78 	ldrbvc	r5, [r3], #-3960	; 0xfffff088
 870:	72655064 	rsbvc	r5, r5, #100	; 0x64
 874:	5f687069 	svcpl	0x00687069
 878:	76697244 	strbtvc	r7, [r9], -r4, asr #4
 87c:	692f7265 	stmdbvs	pc!, {r0, r2, r5, r6, r9, ip, sp, lr}	; <UNPREDICTABLE>
 880:	0000636e 	andeq	r6, r0, lr, ror #6
 884:	6373696d 	cmnvs	r3, #1785856	; 0x1b4000
 888:	0100632e 	tsteq	r0, lr, lsr #6
 88c:	645f0000 	ldrbvs	r0, [pc], #-0	; 894 <startup-0x1ffff76c>
 890:	75616665 	strbvc	r6, [r1, #-1637]!	; 0xfffff99b
 894:	745f746c 	ldrbvc	r7, [pc], #-1132	; 89c <startup-0x1ffff764>
 898:	73657079 	cmnvc	r5, #121	; 0x79
 89c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
 8a0:	735f0000 	cmpvc	pc, #0
 8a4:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
 8a8:	00682e74 	rsbeq	r2, r8, r4, ror lr
 8ac:	63000003 	movwvs	r0, #3
 8b0:	5f65726f 	svcpl	0x0065726f
 8b4:	2e346d63 	cdpcs	13, 3, cr6, cr4, cr3, {3}
 8b8:	00040068 	andeq	r0, r4, r8, rrx
 8bc:	73797300 	cmnvc	r9, #0, 6
 8c0:	5f6d6574 	svcpl	0x006d6574
 8c4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
 8c8:	78346632 	ldmdavc	r4!, {r1, r4, r5, r9, sl, sp, lr}
 8cc:	00682e78 	rsbeq	r2, r8, r8, ror lr
 8d0:	73000005 	movwvc	r0, #5
 8d4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
 8d8:	78783466 	ldmdavc	r8!, {r1, r2, r5, r6, sl, ip, sp}^
 8dc:	0500682e 	streq	r6, [r0, #-2094]	; 0xfffff7d2
 8e0:	696d0000 	stmdbvs	sp!, {}^	; <UNPREDICTABLE>
 8e4:	682e6373 	stmdavs	lr!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}
 8e8:	00000500 	andeq	r0, r0, r0, lsl #10
 8ec:	02050000 	andeq	r0, r5, #0
 8f0:	20001494 	mulcs	r0, r4, r4
 8f4:	0100f603 	tsteq	r0, r3, lsl #12	; <UNPREDICTABLE>
 8f8:	0c03594f 			; <UNDEFINED> instruction: 0x0c03594f
 8fc:	4dc14b90 	vstrmi	d20, [r1, #576]	; 0x240
 900:	9192759f 			; <UNDEFINED> instruction: 0x9192759f
 904:	57b05aae 	ldrpl	r5, [r0, lr, lsr #21]!
 908:	09032d67 	stmdbeq	r3, {r0, r1, r2, r5, r6, r8, sl, fp, sp}
 90c:	67571e2e 	ldrbvs	r1, [r7, -lr, lsr #28]
 910:	0c034d2d 	stceq	13, cr4, [r3], {45}	; 0x2d
 914:	03835d90 	orreq	r5, r3, #144, 26	; 0x2400
 918:	4c95900d 	ldcmi	0, cr9, [r5], {13}
 91c:	03841e7a 	orreq	r1, r4, #1952	; 0x7a0
 920:	3e4d740b 	cdpcc	4, 4, cr7, cr13, cr11, {0}
 924:	02681e6c 	rsbeq	r1, r8, #108, 28	; 0x6c0
 928:	01010006 	tsteq	r1, r6
 92c:	00000131 	andeq	r0, r0, r1, lsr r1
 930:	01080002 	tsteq	r8, r2
 934:	01020000 	mrseq	r0, (UNDEF: 2)
 938:	000d0efb 	strdeq	r0, [sp], -fp
 93c:	01010101 	tsteq	r1, r1, lsl #2
 940:	01000000 	mrseq	r0, (UNDEF: 0)
 944:	43010000 	movwmi	r0, #4096	; 0x1000
 948:	73552f3a 	cmpvc	r5, #58, 30	; 0xe8
 94c:	2f737265 	svccs	0x00737265
 950:	6d616441 	cfstrdvs	mvd6, [r1, #-260]!	; 0xfffffefc
 954:	6e4f2f74 	mcrvs	15, 2, r2, cr15, cr4, {3}
 958:	69724465 	ldmdbvs	r2!, {r0, r2, r5, r6, sl, lr}^
 95c:	442f6576 	strtmi	r6, [pc], #-1398	; 964 <startup-0x1ffff69c>
 960:	6d756b6f 	fldmdbxvs	r5!, {d22-d76}	;@ Deprecated
 964:	2f746e65 	svccs	0x00746e65
 968:	48746947 	ldmdami	r4!, {r0, r1, r2, r6, r8, fp, sp, lr}^
 96c:	442f6275 	strtmi	r6, [pc], #-629	; 974 <startup-0x1ffff68c>
 970:	39325441 	ldmdbcc	r2!, {r0, r6, sl, ip, lr}
 974:	614c2d30 	cmpvs	ip, r0, lsr sp
 978:	79736d72 	ldmdbvc	r3!, {r1, r4, r5, r6, r8, sl, fp, sp, lr}^
 97c:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
 980:	646f6b2f 	strbtvs	r6, [pc], #-2863	; 988 <startup-0x1ffff678>
 984:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 988:	5c3a6300 	ldcpl	3, cr6, [sl], #-0
 98c:	61657363 	cmnvs	r5, r3, ror #6
 990:	635c7070 	cmpvs	ip, #112	; 0x70
 994:	6c65646f 	cfstrdvs	mvd6, [r5], #-444	; 0xfffffe44
 998:	5c657469 	cfstrdpl	mvd7, [r5], #-420	; 0xfffffe5c
 99c:	6c6f6f74 	stclvs	15, cr6, [pc], #-464	; 7d4 <startup-0x1ffff82c>
 9a0:	63675c73 	cmnvs	r7, #29440	; 0x7300
 9a4:	72612d63 	rsbvc	r2, r1, #6336	; 0x18c0
 9a8:	72615c6d 	rsbvc	r5, r1, #27904	; 0x6d00
 9ac:	6f6e2d6d 	svcvs	0x006e2d6d
 9b0:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
 9b4:	5c696261 	sfmpl	f6, 2, [r9], #-388	; 0xfffffe7c
 9b8:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 9bc:	5c656475 	cfstrdpl	mvd6, [r5], #-468	; 0xfffffe2c
 9c0:	6863616d 	stmdavs	r3!, {r0, r2, r3, r5, r6, r8, sp, lr}^
 9c4:	00656e69 	rsbeq	r6, r5, r9, ror #28
 9c8:	635c3a63 	cmpvs	ip, #405504	; 0x63000
 9cc:	70616573 	rsbvc	r6, r1, r3, ror r5
 9d0:	6f635c70 	svcvs	0x00635c70
 9d4:	696c6564 	stmdbvs	ip!, {r2, r5, r6, r8, sl, sp, lr}^
 9d8:	745c6574 	ldrbvc	r6, [ip], #-1396	; 0xfffffa8c
 9dc:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
 9e0:	6363675c 	cmnvs	r3, #92, 14	; 0x1700000
 9e4:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
 9e8:	6d72615c 	ldfvse	f6, [r2, #-368]!	; 0xfffffe90
 9ec:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 9f0:	61652d65 	cmnvs	r5, r5, ror #26
 9f4:	695c6962 	ldmdbvs	ip, {r1, r5, r6, r8, fp, sp, lr}^
 9f8:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
 9fc:	735c6564 	cmpvc	ip, #100, 10	; 0x19000000
 a00:	00007379 	andeq	r7, r0, r9, ror r3
 a04:	66667562 	strbtvs	r7, [r6], -r2, ror #10
 a08:	632e7265 			; <UNDEFINED> instruction: 0x632e7265
 a0c:	00000100 	andeq	r0, r0, r0, lsl #2
 a10:	6665645f 			; <UNDEFINED> instruction: 0x6665645f
 a14:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
 a18:	7079745f 	rsbsvc	r7, r9, pc, asr r4
 a1c:	682e7365 	stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
 a20:	00000200 	andeq	r0, r0, r0, lsl #4
 a24:	6474735f 	ldrbtvs	r7, [r4], #-863	; 0xfffffca1
 a28:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
 a2c:	00030068 	andeq	r0, r3, r8, rrx
 a30:	66756200 	ldrbtvs	r6, [r5], -r0, lsl #4
 a34:	2e726566 	cdpcs	5, 7, cr6, cr2, cr6, {3}
 a38:	00010068 	andeq	r0, r1, r8, rrx
 a3c:	05000000 	streq	r0, [r0, #-0]
 a40:	00165802 	andseq	r5, r6, r2, lsl #16
 a44:	4b4b1520 	blmi	12c5ecc <startup-0x1ed3a134>
 a48:	764e4b4b 	strbvc	r4, [lr], -fp, asr #22
 a4c:	85c93259 	strbhi	r3, [r9, #601]	; 0x259
 a50:	4e214c59 	mcrmi	12, 1, r4, cr1, cr9, {2}
 a54:	c932595a 	ldmdbgt	r2!, {r1, r3, r4, r6, r8, fp, ip, lr}
 a58:	214c5985 	smlalbbcs	r5, ip, r5, r9
 a5c:	01000402 	tsteq	r0, r2, lsl #8
 a60:	00034f01 	andeq	r4, r3, r1, lsl #30
 a64:	de000200 	cdple	2, 0, cr0, cr0, cr0, {0}
 a68:	02000001 	andeq	r0, r0, #1
 a6c:	0d0efb01 	vstreq	d15, [lr, #-4]
 a70:	01010100 	mrseq	r0, (UNDEF: 17)
 a74:	00000001 	andeq	r0, r0, r1
 a78:	01000001 	tsteq	r0, r1
 a7c:	552f3a43 	strpl	r3, [pc, #-2627]!	; 41 <startup-0x1fffffbf>
 a80:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
 a84:	6164412f 	cmnvs	r4, pc, lsr #2
 a88:	4f2f746d 	svcmi	0x002f746d
 a8c:	7244656e 	subvc	r6, r4, #461373440	; 0x1b800000
 a90:	2f657669 	svccs	0x00657669
 a94:	756b6f44 	strbvc	r6, [fp, #-3908]!	; 0xfffff0bc
 a98:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
 a9c:	7469472f 	strbtvc	r4, [r9], #-1839	; 0xfffff8d1
 aa0:	2f627548 	svccs	0x00627548
 aa4:	32544144 	subscc	r4, r4, #68, 2
 aa8:	4c2d3039 	stcmi	0, cr3, [sp], #-228	; 0xffffff1c
 aac:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
 ab0:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0xfffffc87
 ab4:	6f6b2f6d 	svcvs	0x006b2f6d
 ab8:	696c2f64 	stmdbvs	ip!, {r2, r5, r6, r8, r9, sl, fp, sp}^
 abc:	54532f62 	ldrbpl	r2, [r3], #-3938	; 0xfffff09e
 ac0:	4632334d 	ldrtmi	r3, [r2], -sp, asr #6
 ac4:	696c5f34 	stmdbvs	ip!, {r2, r4, r5, r8, r9, sl, fp, ip, lr}^
 ac8:	54532f62 	ldrbpl	r2, [r3], #-3938	; 0xfffff09e
 acc:	4632334d 	ldrtmi	r3, [r2], -sp, asr #6
 ad0:	5f787834 	svcpl	0x00787834
 ad4:	50647453 	rsbpl	r7, r4, r3, asr r4
 ad8:	70697265 	rsbvc	r7, r9, r5, ror #4
 adc:	72445f68 	subvc	r5, r4, #104, 30	; 0x1a0
 ae0:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
 ae4:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
 ae8:	5c3a6300 	ldcpl	3, cr6, [sl], #-0
 aec:	61657363 	cmnvs	r5, r3, ror #6
 af0:	635c7070 	cmpvs	ip, #112	; 0x70
 af4:	6c65646f 	cfstrdvs	mvd6, [r5], #-444	; 0xfffffe44
 af8:	5c657469 	cfstrdpl	mvd7, [r5], #-420	; 0xfffffe5c
 afc:	6c6f6f74 	stclvs	15, cr6, [pc], #-464	; 934 <startup-0x1ffff6cc>
 b00:	63675c73 	cmnvs	r7, #29440	; 0x7300
 b04:	72612d63 	rsbvc	r2, r1, #6336	; 0x18c0
 b08:	72615c6d 	rsbvc	r5, r1, #27904	; 0x6d00
 b0c:	6f6e2d6d 	svcvs	0x006e2d6d
 b10:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
 b14:	5c696261 	sfmpl	f6, 2, [r9], #-388	; 0xfffffe7c
 b18:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 b1c:	5c656475 	cfstrdpl	mvd6, [r5], #-468	; 0xfffffe2c
 b20:	6863616d 	stmdavs	r3!, {r0, r2, r3, r5, r6, r8, sp, lr}^
 b24:	00656e69 	rsbeq	r6, r5, r9, ror #28
 b28:	635c3a63 	cmpvs	ip, #405504	; 0x63000
 b2c:	70616573 	rsbvc	r6, r1, r3, ror r5
 b30:	6f635c70 	svcvs	0x00635c70
 b34:	696c6564 	stmdbvs	ip!, {r2, r5, r6, r8, sl, sp, lr}^
 b38:	745c6574 	ldrbvc	r6, [ip], #-1396	; 0xfffffa8c
 b3c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
 b40:	6363675c 	cmnvs	r3, #92, 14	; 0x1700000
 b44:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
 b48:	6d72615c 	ldfvse	f6, [r2, #-368]!	; 0xfffffe90
 b4c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 b50:	61652d65 	cmnvs	r5, r5, ror #26
 b54:	695c6962 	ldmdbvs	ip, {r1, r5, r6, r8, fp, sp, lr}^
 b58:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
 b5c:	735c6564 	cmpvc	ip, #100, 10	; 0x19000000
 b60:	2e007379 	mcrcs	3, 0, r7, cr0, cr9, {3}
 b64:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 b68:	54532f62 	ldrbpl	r2, [r3], #-3938	; 0xfffff09e
 b6c:	4632334d 	ldrtmi	r3, [r2], -sp, asr #6
 b70:	696c5f34 	stmdbvs	ip!, {r2, r4, r5, r8, r9, sl, fp, ip, lr}^
 b74:	4d432f62 	stclmi	15, cr2, [r3, #-392]	; 0xfffffe78
 b78:	2f534953 	svccs	0x00534953
 b7c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 b80:	00656475 	rsbeq	r6, r5, r5, ror r4
 b84:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; ad4 <startup-0x1ffff52c>
 b88:	532f6269 			; <UNDEFINED> instruction: 0x532f6269
 b8c:	32334d54 	eorscc	r4, r3, #84, 26	; 0x1500
 b90:	6c5f3446 	cfldrdvs	mvd3, [pc], {70}	; 0x46
 b94:	532f6269 			; <UNDEFINED> instruction: 0x532f6269
 b98:	32334d54 	eorscc	r4, r3, #84, 26	; 0x1500
 b9c:	78783446 	ldmdavc	r8!, {r1, r2, r6, sl, ip, sp}^
 ba0:	6474535f 	ldrbtvs	r5, [r4], #-863	; 0xfffffca1
 ba4:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
 ba8:	445f6870 	ldrbmi	r6, [pc], #-2160	; bb0 <startup-0x1ffff450>
 bac:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
 bb0:	6e692f72 	mcrvs	15, 3, r2, cr9, cr2, {3}
 bb4:	73000063 	movwvc	r0, #99	; 0x63
 bb8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
 bbc:	78783466 	ldmdavc	r8!, {r1, r2, r5, r6, sl, ip, sp}^
 bc0:	6173755f 	cmnvs	r3, pc, asr r5
 bc4:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
 bc8:	00000100 	andeq	r0, r0, r0, lsl #2
 bcc:	6665645f 			; <UNDEFINED> instruction: 0x6665645f
 bd0:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
 bd4:	7079745f 	rsbsvc	r7, r9, pc, asr r4
 bd8:	682e7365 	stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
 bdc:	00000200 	andeq	r0, r0, r0, lsl #4
 be0:	6474735f 	ldrbtvs	r7, [r4], #-863	; 0xfffffca1
 be4:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
 be8:	00030068 	andeq	r0, r3, r8, rrx
 bec:	726f6300 	rsbvc	r6, pc, #0, 6
 bf0:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
 bf4:	00682e34 	rsbeq	r2, r8, r4, lsr lr
 bf8:	73000004 	movwvc	r0, #4
 bfc:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0xfffffc87
 c00:	74735f6d 	ldrbtvc	r5, [r3], #-3949	; 0xfffff093
 c04:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
 c08:	2e787834 	mrccs	8, 3, r7, cr8, cr4, {1}
 c0c:	00050068 	andeq	r0, r5, r8, rrx
 c10:	6d747300 	ldclvs	3, cr7, [r4, #-0]
 c14:	34663233 	strbtcc	r3, [r6], #-563	; 0xfffffdcd
 c18:	682e7878 	stmdavs	lr!, {r3, r4, r5, r6, fp, ip, sp, lr}
 c1c:	00000500 	andeq	r0, r0, r0, lsl #10
 c20:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
 c24:	78346632 	ldmdavc	r4!, {r1, r4, r5, r9, sl, sp, lr}
 c28:	73755f78 	cmnvc	r5, #120, 30	; 0x1e0
 c2c:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
 c30:	00050068 	andeq	r0, r5, r8, rrx
 c34:	6d747300 	ldclvs	3, cr7, [r4, #-0]
 c38:	34663233 	strbtcc	r3, [r6], #-563	; 0xfffffdcd
 c3c:	725f7878 	subsvc	r7, pc, #120, 16	; 0x780000
 c40:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
 c44:	00000500 	andeq	r0, r0, r0, lsl #10
 c48:	02050000 	andeq	r0, r5, #0
 c4c:	20001740 	andcs	r1, r0, r0, asr #14
 c50:	0101bb03 	tsteq	r1, r3, lsl #22
 c54:	034b4c4e 	movteq	r4, #48206	; 0xbc4e
 c58:	5a034a28 	bpl	d3500 <startup-0x1ff2cb00>
 c5c:	03674c20 	cmneq	r7, #32, 24	; 0x2000
 c60:	5f036623 	svcpl	0x00036623
 c64:	03674c20 	cmneq	r7, #32, 24	; 0x2000
 c68:	6403661e 	strvs	r6, [r3], #-1566	; 0xfffff9e2
 c6c:	03674c20 	cmneq	r7, #32, 24	; 0x2000
 c70:	69036619 	stmdbvs	r3, {r0, r3, r4, r9, sl, sp, lr}
 c74:	03674c20 	cmneq	r7, #32, 24	; 0x2000
 c78:	6e036614 	mcrvs	6, 0, r6, cr3, cr4, {0}
 c7c:	034b4c20 	movteq	r4, #48160	; 0xbc20
 c80:	73034a0f 	movwvc	r4, #14863	; 0x3a0f
 c84:	03674c20 	cmneq	r7, #32, 24	; 0x2000
 c88:	7a03660a 	bvc	da4b8 <startup-0x1ff25b48>
 c8c:	69674c20 	stmdbvs	r7!, {r5, sl, fp, lr}^
 c90:	4a080c03 	bmi	203ca4 <startup-0x1fdfc35c>
 c94:	032f4b59 			; <UNDEFINED> instruction: 0x032f4b59
 c98:	4e4d2e13 	mcrmi	14, 2, r2, cr13, cr3, {0}
 c9c:	504d4d69 	subpl	r4, sp, r9, ror #26
 ca0:	4d6a2d67 	stclmi	13, cr2, [sl, #-412]!	; 0xfffffe64
 ca4:	4e694e4d 	cdpmi	14, 6, cr4, cr9, cr13, {2}
 ca8:	0402005a 	streq	r0, [r2], #-90	; 0xffffffa6
 cac:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
 cb0:	694e5c4c 	stmdbvs	lr, {r2, r3, r6, sl, fp, ip, lr}^
 cb4:	7785e6f7 			; <UNDEFINED> instruction: 0x7785e6f7
 cb8:	4bdae868 	blmi	ff6bae60 <GPIO_Pins+0xdf6b8bf4>
 cbc:	4cd60903 			; <UNDEFINED> instruction: 0x4cd60903
 cc0:	3d3d3d4b 	ldccc	13, cr3, [sp, #-300]!	; 0xfffffed4
 cc4:	0c033d3d 	stceq	13, cr3, [r3], {61}	; 0x3d
 cc8:	0903594a 	stmdbeq	r3, {r1, r3, r6, r8, fp, ip, lr}
 ccc:	4b504c2e 	blmi	1413d8c <startup-0x1ebec274>
 cd0:	034b3fab 	movteq	r3, #49067	; 0xbfab
 cd4:	3d4c6609 	stclcc	6, cr6, [ip, #-36]	; 0xffffffdc
 cd8:	033d3d3d 	teqeq	sp, #3904	; 0xf40
 cdc:	4d794a0b 	vldmdbmi	r9!, {s9-s19}
 ce0:	03841e97 	orreq	r1, r4, #2416	; 0x970
 ce4:	8479740b 	ldrbthi	r7, [r9], #-1035	; 0xfffffbf5
 ce8:	4a0d039f 	bmi	341b6c <startup-0x1fcbe494>
 cec:	1e894d79 	mcrne	13, 4, r4, cr9, cr9, {3}
 cf0:	740b0384 	strvc	r0, [fp], #-900	; 0xfffffc7c
 cf4:	1e974d79 	mrcne	13, 4, r4, cr7, cr9, {3}
 cf8:	742a0384 	strtvc	r0, [sl], #-900	; 0xfffffc7c
 cfc:	0903757a 	stmdbeq	r3, {r1, r3, r4, r5, r6, r8, sl, ip, sp, lr}
 d00:	03674f4a 	cmneq	r7, #296	; 0x128
 d04:	847a4a2e 	ldrbthi	r4, [sl], #-2606	; 0xfffff5d2
 d08:	4a0b039f 	bmi	2c1b8c <startup-0x1fd3e474>
 d0c:	1e894d79 	mcrne	13, 4, r4, cr9, cr9, {3}
 d10:	4a0c0384 	bmi	301b28 <startup-0x1fcfe4d8>
 d14:	03918379 	orrseq	r8, r1, #-469762047	; 0xe4000001
 d18:	8379743e 	cmnhi	r9, #1040187392	; 0x3e000000
 d1c:	4a0b0391 	bmi	2c1b68 <startup-0x1fd3e498>
 d20:	1e974d79 	mrcne	13, 4, r4, cr7, cr9, {3}
 d24:	74090384 	strvc	r0, [r9], #-900	; 0xfffffc7c
 d28:	2f03834f 	svccs	0x0003834f
 d2c:	894d794a 	stmdbhi	sp, {r1, r3, r6, r8, fp, ip, sp, lr}^
 d30:	c503841e 	strgt	r8, [r3, #-1054]	; 0xfffffbe2
 d34:	84794a00 	ldrbthi	r4, [r9], #-2560	; 0xfffff600
 d38:	4a0b03bb 	bmi	2c1c2c <startup-0x1fd3e3d4>
 d3c:	1e894d78 	mcrne	13, 4, r4, cr9, cr8, {3}
 d40:	4a0b0384 	bmi	2c1b58 <startup-0x1fd3e4a8>
 d44:	1e894d78 	mcrne	13, 4, r4, cr9, cr8, {3}
 d48:	4a390384 	bmi	e41b60 <startup-0x1f1be4a0>
 d4c:	03918379 	orrseq	r8, r1, #-469762047	; 0xe4000001
 d50:	4d794a0b 	vldmdbmi	r9!, {s9-s19}
 d54:	03841e89 	orreq	r1, r4, #2192	; 0x890
 d58:	4ec04a1f 			; <UNDEFINED> instruction: 0x4ec04a1f
 d5c:	03ae1e98 			; <UNDEFINED> instruction: 0x03ae1e98
 d60:	bb4a00f2 	bllt	1281130 <startup-0x1ed7eed0>
 d64:	2e0c0367 	cdpcs	3, 0, cr0, cr12, cr7, {3}
 d68:	5a596931 	bpl	165b234 <startup-0x1e9a4dcc>
 d6c:	4e3e4c3e 	mrcmi	12, 1, r4, cr14, cr14, {1}
 d70:	1e6c4c3e 	mcrne	12, 3, r4, cr12, cr14, {1}
 d74:	4a150376 	bmi	541b54 <startup-0x1fabe4ac>
 d78:	4a0b0375 	bmi	2c1b54 <startup-0x1fd3e4ac>
 d7c:	3d4c5c92 	stclcc	12, cr5, [ip, #-584]	; 0xfffffdb8
 d80:	034a1c03 	movteq	r1, #44035	; 0xac03
 d84:	0367740b 	cmneq	r7, #184549376	; 0xb000000
 d88:	67754a16 			; <UNDEFINED> instruction: 0x67754a16
 d8c:	684a0c03 	stmdavs	sl, {r0, r1, sl, fp}^
 d90:	843e5a59 	ldrthi	r5, [lr], #-2649	; 0xfffff5a7
 d94:	5977863e 	ldmdbpl	r7!, {r1, r2, r3, r4, r5, r9, sl, pc}^
 d98:	02007559 	andeq	r7, r0, #373293056	; 0x16400000
 d9c:	3c060104 	stfccs	f0, [r6], {4}
 da0:	4d5c3e06 	ldclmi	14, cr3, [ip, #-24]	; 0xffffffe8
 da4:	4a1d033d 	bmi	741aa0 <startup-0x1f8be560>
 da8:	820b0375 	andhi	r0, fp, #-738197503	; 0xd4000001
 dac:	02676759 	rsbeq	r6, r7, #23330816	; 0x1640000
 db0:	01010004 	tsteq	r1, r4

Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	706c6c70 	rsbvc	r6, ip, r0, ror ip
       4:	45535200 	ldrbmi	r5, [r3, #-512]	; 0xfffffe00
       8:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
       c:	54520031 	ldrbpl	r0, [r2], #-49	; 0xffffffcf
      10:	4b575f43 	blmi	15d7d24 <startup-0x1ea282dc>
      14:	495f5055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, lr}^	; <UNPREDICTABLE>
      18:	006e5152 	rsbeq	r5, lr, r2, asr r1
      1c:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
      20:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
      24:	44006e51 	strmi	r6, [r0], #-3665	; 0xfffff1af
      28:	5f31414d 	svcpl	0x0031414d
      2c:	65727453 	ldrbvs	r7, [r2, #-1107]!	; 0xfffffbad
      30:	5f366d61 	svcpl	0x00366d61
      34:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
      38:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
      3c:	50555f38 	subspl	r5, r5, r8, lsr pc
      40:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84
      44:	495f3331 	ldmdbmi	pc, {r0, r4, r5, r8, r9, ip, sp}^	; <UNPREDICTABLE>
      48:	006e5152 	rsbeq	r5, lr, r2, asr r1
      4c:	494c4c50 	stmdbmi	ip, {r4, r6, sl, fp, lr}^
      50:	46435332 			; <UNDEFINED> instruction: 0x46435332
      54:	52005247 	andpl	r5, r0, #1879048196	; 0x70000004
      58:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
      5c:	4c435332 	mcrrmi	3, 3, r5, r3, cr2
      60:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
      64:	00676966 	rsbeq	r6, r7, r6, ror #18
      68:	5f434352 	svcpl	0x00434352
      6c:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
      70:	6b636f6c 	blvs	18dbe28 <startup-0x1e7241d8>
      74:	65724673 	ldrbvs	r4, [r2, #-1651]!	; 0xfffff98d
      78:	4d440071 	stclmi	0, cr0, [r4, #-452]	; 0xfffffe3c
      7c:	535f3241 	cmppl	pc, #268435460	; 0x10000004
      80:	61657274 	smcvs	22308	; 0x5724
      84:	495f316d 	ldmdbmi	pc, {r0, r2, r3, r5, r6, r8, ip, sp}^	; <UNPREDICTABLE>
      88:	006e5152 	rsbeq	r5, lr, r2, asr r1
      8c:	4b4c4348 	blmi	1310db4 <startup-0x1ecef24c>
      90:	6572465f 	ldrbvs	r4, [r2, #-1631]!	; 0xfffff9a1
      94:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
      98:	47007963 	strmi	r7, [r0, -r3, ror #18]
      9c:	5f4f4950 	svcpl	0x004f4950
      a0:	64507550 	ldrbvs	r7, [r0], #-1360	; 0xfffffab0
      a4:	504f4e5f 	subpl	r4, pc, pc, asr lr	; <UNPREDICTABLE>
      a8:	004c4c55 	subeq	r4, ip, r5, asr ip
      ac:	524f5456 	subpl	r5, pc, #1442840576	; 0x56000000
      b0:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
      b4:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
      b8:	46006e51 			; <UNDEFINED> instruction: 0x46006e51
      bc:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
      c0:	5152495f 	cmppl	r2, pc, asr r9
      c4:	4344006e 	movtmi	r0, #16494	; 0x406e
      c8:	495f494d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, fp, lr}^	; <UNPREDICTABLE>
      cc:	006e5152 	rsbeq	r5, lr, r2, asr r1
      d0:	5f434352 	svcpl	0x00434352
      d4:	32425041 	subcc	r5, r2, #65	; 0x41
      d8:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
      dc:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
      e0:	4c6b636f 	stclmi	3, cr6, [fp], #-444	; 0xfffffe44
      e4:	646f4d50 	strbtvs	r4, [pc], #-3408	; ec <startup-0x1fffff14>
      e8:	646d4365 	strbtvs	r4, [sp], #-869	; 0xfffffc9b
      ec:	43435200 	movtmi	r5, #12800	; 0x3200
      f0:	4248415f 	submi	r4, r8, #-1073741801	; 0xc0000017
      f4:	72655032 	rsbvc	r5, r5, #50	; 0x32
      f8:	43687069 	cmnmi	r8, #105	; 0x69
      fc:	6b636f6c 	blvs	18dbeb4 <startup-0x1e72414c>
     100:	6f4d504c 	svcvs	0x004d504c
     104:	6d436564 	cfstr64vs	mvdx6, [r3, #-400]	; 0xfffffe70
     108:	50470064 	subpl	r0, r7, r4, rrx
     10c:	544f4f49 	strbpl	r4, [pc], #-3913	; 114 <startup-0x1ffffeec>
     110:	5f657079 	svcpl	0x00657079
     114:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
     118:	00666544 	rsbeq	r6, r6, r4, asr #10
     11c:	5f434352 	svcpl	0x00434352
     120:	31425041 	cmpcc	r2, r1, asr #32
     124:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
     128:	65526870 	ldrbvs	r6, [r2, #-2160]	; 0xfffff790
     12c:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
     130:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
     134:	4d5f4343 	ldclmi	3, cr4, [pc, #-268]	; 30 <startup-0x1fffffd0>
     138:	0065646f 	rsbeq	r6, r5, pc, ror #8
     13c:	324d4954 	subcc	r4, sp, #84, 18	; 0x150000
     140:	5152495f 	cmppl	r2, pc, asr r9
     144:	4352006e 	cmpmi	r2, #110	; 0x6e
     148:	54525f43 	ldrbpl	r5, [r2], #-3907	; 0xfffff0bd
     14c:	4b4c4343 	blmi	1310e60 <startup-0x1ecef1a0>
     150:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
     154:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
     158:	415f4343 	cmpmi	pc, r3, asr #6
     15c:	50324248 	eorspl	r4, r2, r8, asr #4
     160:	70697265 	rsbvc	r7, r9, r5, ror #4
     164:	6f6c4368 	svcvs	0x006c4368
     168:	6d436b63 	vstrvs	d22, [r3, #-396]	; 0xfffffe74
     16c:	43490064 	movtmi	r0, #36964	; 0x9064
     170:	52005250 	andpl	r5, r0, #80, 4
     174:	545f4343 	ldrbpl	r4, [pc], #-835	; 17c <startup-0x1ffffe84>
     178:	4c434d49 	mcrrmi	13, 4, r4, r3, cr9
     17c:	6572504b 	ldrbvs	r5, [r2, #-75]!	; 0xffffffb5
     180:	6e6f4373 	mcrvs	3, 3, r4, cr15, cr3, {3}
     184:	00676966 	rsbeq	r6, r7, r6, ror #18
     188:	5f434352 	svcpl	0x00434352
     18c:	494c4c50 	stmdbmi	ip, {r4, r6, sl, fp, lr}^
     190:	6d435332 	stclvs	3, cr5, [r3, #-200]	; 0xffffff38
     194:	43520064 	cmpmi	r2, #100	; 0x64
     198:	43485f43 	movtmi	r5, #36675	; 0x8f43
     19c:	43004b4c 	movwmi	r4, #2892	; 0xb4c
     1a0:	5f324e41 	svcpl	0x00324e41
     1a4:	5f305852 	svcpl	0x00305852
     1a8:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     1ac:	41535500 	cmpmi	r3, r0, lsl #10
     1b0:	5f365452 	svcpl	0x00365452
     1b4:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     1b8:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
     1bc:	616c5f65 	cmnvs	ip, r5, ror #30
     1c0:	5f006d72 	svcpl	0x00006d72
     1c4:	6e69755f 	mcrvs	5, 3, r7, cr9, cr15, {2}
     1c8:	745f3874 	ldrbvc	r3, [pc], #-2164	; 1d0 <startup-0x1ffffe30>
     1cc:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     1d0:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
     1d4:	54006e51 	strpl	r6, [r0], #-3665	; 0xfffff1af
     1d8:	5f384d49 	svcpl	0x00384d49
     1dc:	5f4b5242 	svcpl	0x004b5242
     1e0:	314d4954 	cmpcc	sp, r4, asr r9
     1e4:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
     1e8:	41006e51 	tstmi	r0, r1, asr lr
     1ec:	4c324248 	lfmmi	f4, 4, [r2], #-288	; 0xfffffee0
     1f0:	524e4550 	subpl	r4, lr, #80, 10	; 0x14000000
     1f4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     1f8:	75505f4f 	ldrbvc	r5, [r0, #-3919]	; 0xfffff0b1
     1fc:	445f6450 	ldrbmi	r6, [pc], #-1104	; 204 <startup-0x1ffffdfc>
     200:	004e574f 	subeq	r5, lr, pc, asr #14
     204:	43524941 	cmpmi	r2, #1064960	; 0x104000
     208:	43520052 	cmpmi	r2, #82	; 0x52
     20c:	41535f43 	cmpmi	r3, r3, asr #30
     210:	4c4c5049 	mcrrmi	0, 4, r5, ip, cr9
     214:	43494153 	movtmi	r4, #37203	; 0x9153
     218:	69446b6c 	stmdbvs	r4, {r2, r3, r5, r6, r8, r9, fp, sp, lr}^
     21c:	6e6f4376 	mcrvs	3, 3, r4, cr15, cr6, {3}
     220:	00676966 	rsbeq	r6, r7, r6, ror #18
     224:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
     228:	4950475f 	ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, lr}^
     22c:	6f505f4f 	svcvs	0x00505f4f
     230:	00737472 	rsbseq	r7, r3, r2, ror r4
     234:	49555043 	ldmdbmi	r5, {r0, r1, r6, ip, lr}^
     238:	79530044 	ldmdbvc	r3, {r2, r6}^
     23c:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     240:	61485f6b 	cmpvs	r8, fp, ror #30
     244:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     248:	43520072 	cmpmi	r2, #114	; 0x72
     24c:	544c5f43 	strbpl	r5, [ip], #-3907	; 0xfffff0bd
     250:	4c434344 	mcrrmi	3, 4, r4, r3, cr4
     254:	7669444b 	strbtvc	r4, [r9], -fp, asr #8
     258:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     25c:	44006769 	strmi	r6, [r0], #-1897	; 0xfffff897
     260:	5f32414d 	svcpl	0x0032414d
     264:	65727453 	ldrbvs	r7, [r2, #-1107]!	; 0xfffffbad
     268:	5f356d61 	svcpl	0x00356d61
     26c:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     270:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     274:	6f4d5f4f 	svcvs	0x004d5f4f
     278:	415f6564 	cmpmi	pc, r4, ror #10
     27c:	43520046 	cmpmi	r2, #70	; 0x46
     280:	48415f43 	stmdami	r1, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     284:	65503342 	ldrbvs	r3, [r0, #-834]	; 0xfffffcbe
     288:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     28c:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0xfffffaae
     290:	646d4374 	strbtvs	r4, [sp], #-884	; 0xfffffc8c
     294:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     298:	52545f31 	subspl	r5, r4, #49, 30	; 0xc4
     29c:	4f435f47 	svcmi	0x00435f47
     2a0:	49545f4d 	ldmdbmi	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     2a4:	5f31314d 	svcpl	0x0031314d
     2a8:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     2ac:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     2b0:	6f4d5f4f 	svcvs	0x004d5f4f
     2b4:	415f6564 	cmpmi	pc, r4, ror #10
     2b8:	4352004e 	cmpmi	r2, #78	; 0x4e
     2bc:	43505f43 	cmpmi	r0, #268	; 0x10c
     2c0:	43324b4c 	teqmi	r2, #76, 22	; 0x13000
     2c4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     2c8:	6f630067 	svcvs	0x00630067
     2cc:	6f72746e 	svcvs	0x0072746e
     2d0:	7469626c 	strbtvc	r6, [r9], #-620	; 0xfffffd94
     2d4:	43520073 	cmpmi	r2, #115	; 0x73
     2d8:	65445f43 	strbvs	r5, [r4, #-3907]	; 0xfffff0bd
     2dc:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
     2e0:	43435200 	movtmi	r5, #12800	; 0x3200
     2e4:	4941535f 	stmdbmi	r1, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
     2e8:	636f6c42 	cmnvs	pc, #16896	; 0x4200
     2ec:	4c43426b 	sfmmi	f4, 2, [r3], {107}	; 0x6b
     2f0:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
     2f4:	00676966 	rsbeq	r6, r7, r6, ror #18
     2f8:	32425041 	subcc	r5, r2, #65	; 0x41
     2fc:	00524e45 	subseq	r4, r2, r5, asr #28
     300:	5f434352 	svcpl	0x00434352
     304:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
     308:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
     30c:	756f534b 	strbvc	r5, [pc, #-843]!	; ffffffc9 <GPIO_Pins+0xdfffdd5d>
     310:	00656372 	rsbeq	r6, r5, r2, ror r3
     314:	31424841 	cmpcc	r2, r1, asr #16
     318:	4e45504c 	cdpmi	0, 4, cr5, cr5, cr12, {2}
     31c:	43520052 	cmpmi	r2, #82	; 0x52
     320:	4c505f43 	mrrcmi	15, 4, r5, r0, cr3
     324:	5332494c 	teqpl	r2, #76, 18	; 0x130000
     328:	51766944 	cmnpl	r6, r4, asr #18
     32c:	73795300 	cmnvc	r9, #0, 6
     330:	6b636954 	blvs	18da888 <startup-0x1e725778>
     334:	5152495f 	cmppl	r2, pc, asr r9
     338:	4352006e 	cmpmi	r2, #110	; 0x6e
     33c:	48415f43 	stmdami	r1, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     340:	65503342 	ldrbvs	r3, [r0, #-834]	; 0xfffffcbe
     344:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     348:	41535500 	cmpmi	r3, r0, lsl #10
     34c:	5f335452 	svcpl	0x00335452
     350:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     354:	4b434400 	blmi	10d135c <startup-0x1ef2eca4>
     358:	52474643 	subpl	r4, r7, #70254592	; 0x4300000
     35c:	53434900 	movtpl	r4, #14592	; 0x3900
     360:	43520052 	cmpmi	r2, #82	; 0x52
     364:	434d5f43 	movtmi	r5, #57155	; 0xdf43
     368:	6944324f 	stmdbvs	r4, {r0, r1, r2, r3, r6, r9, ip, sp}^
     36c:	50470076 	subpl	r0, r7, r6, ror r0
     370:	4f5f4f49 	svcmi	0x005f4f49
     374:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
     378:	00444f5f 	subeq	r4, r4, pc, asr pc
     37c:	4f495047 	svcmi	0x00495047
     380:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     384:	70795474 	rsbsvc	r5, r9, r4, ror r4
     388:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     38c:	43435200 	movtmi	r5, #12800	; 0x3200
     390:	5359535f 	cmppl	r9, #2080374785	; 0x7c000001
     394:	534b4c43 	movtpl	r4, #48195	; 0xbc43
     398:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     39c:	4d440065 	stclmi	0, cr0, [r4, #-404]	; 0xfffffe6c
     3a0:	535f3141 	cmppl	pc, #1073741840	; 0x40000010
     3a4:	61657274 	smcvs	22308	; 0x5724
     3a8:	495f326d 	ldmdbmi	pc, {r0, r2, r3, r5, r6, r9, ip, sp}^	; <UNPREDICTABLE>
     3ac:	006e5152 	rsbeq	r5, lr, r2, asr r1
     3b0:	5f434352 	svcpl	0x00434352
     3b4:	534c4c50 	movtpl	r4, #52304	; 0xcc50
     3b8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     3bc:	43520065 	cmpmi	r2, #101	; 0x65
     3c0:	50415f43 	subpl	r5, r1, r3, asr #30
     3c4:	65503142 	ldrbvs	r3, [r0, #-322]	; 0xfffffebe
     3c8:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     3cc:	636f6c43 	cmnvs	pc, #17152	; 0x4300
     3d0:	646d436b 	strbtvs	r4, [sp], #-875	; 0xfffffc95
     3d4:	53455200 	movtpl	r5, #20992	; 0x5200
     3d8:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     3dc:	52003044 	andpl	r3, r0, #68	; 0x44
     3e0:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     3e4:	31444556 	cmpcc	r4, r6, asr r5
     3e8:	736e7500 	cmnvc	lr, #0, 10
     3ec:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
     3f0:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
     3f4:	44007261 	strmi	r7, [r0], #-609	; 0xfffffd9f
     3f8:	5f32414d 	svcpl	0x0032414d
     3fc:	65727453 	ldrbvs	r7, [r2, #-1107]!	; 0xfffffbad
     400:	5f346d61 	svcpl	0x00346d61
     404:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     408:	53455200 	movtpl	r5, #20992	; 0x5200
     40c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     410:	52003444 	andpl	r3, r0, #68, 8	; 0x44000000
     414:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     418:	35444556 	strbcc	r4, [r4, #-1366]	; 0xfffffaaa
     41c:	53455200 	movtpl	r5, #20992	; 0x5200
     420:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     424:	49003644 	stmdbmi	r0, {r2, r6, r9, sl, ip, sp}
     428:	00524241 	subseq	r4, r2, r1, asr #4
     42c:	4f495047 	svcmi	0x00495047
     430:	79544f5f 	ldmdbvc	r4, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
     434:	505f6570 	subspl	r6, pc, r0, ror r5	; <UNPREDICTABLE>
     438:	32490050 	subcc	r0, r9, #80	; 0x50
     43c:	455f3143 	ldrbmi	r3, [pc, #-323]	; 301 <startup-0x1ffffcff>
     440:	52495f52 	subpl	r5, r9, #328	; 0x148
     444:	43006e51 	movwmi	r6, #3665	; 0xe51
     448:	5f324e41 	svcpl	0x00324e41
     44c:	5f454353 	svcpl	0x00454353
     450:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     454:	43435200 	movtmi	r5, #12800	; 0x3200
     458:	45534c5f 	ldrbmi	r4, [r3, #-3167]	; 0xfffff3a1
     45c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     460:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
     464:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     468:	32444556 	subcc	r4, r4, #360710144	; 0x15800000
     46c:	53455200 	movtpl	r5, #20992	; 0x5200
     470:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     474:	54003344 	strpl	r3, [r0], #-836	; 0xfffffcbc
     478:	5f354d49 	svcpl	0x00354d49
     47c:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     480:	61735500 	cmnvs	r3, r0, lsl #10
     484:	61466567 	cmpvs	r6, r7, ror #10
     488:	5f746c75 	svcpl	0x00746c75
     48c:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     490:	42435300 	submi	r5, r3, #0, 6
     494:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     498:	50470065 	subpl	r0, r7, r5, rrx
     49c:	75504f49 	ldrbvc	r4, [r0, #-3913]	; 0xfffff0b7
     4a0:	545f6450 	ldrbpl	r6, [pc], #-1104	; 4a8 <startup-0x1ffffb58>
     4a4:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
     4a8:	44006665 	strmi	r6, [r0], #-1637	; 0xfffff99b
     4ac:	00525346 	subseq	r5, r2, r6, asr #6
     4b0:	31424841 	cmpcc	r2, r1, asr #16
     4b4:	52545352 	subspl	r5, r4, #1207959553	; 0x48000001
     4b8:	43435200 	movtmi	r5, #12800	; 0x3200
     4bc:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
     4c0:	72655032 	rsbvc	r5, r5, #50	; 0x32
     4c4:	52687069 	rsbpl	r7, r8, #105	; 0x69
     4c8:	74657365 	strbtvc	r7, [r5], #-869	; 0xfffffc9b
     4cc:	00646d43 	rsbeq	r6, r4, r3, asr #26
     4d0:	75746572 	ldrbvc	r6, [r4, #-1394]!	; 0xfffffa8e
     4d4:	6f436e72 	svcvs	0x00436e72
     4d8:	52006564 	andpl	r6, r0, #100, 10	; 0x19000000
     4dc:	415f4343 	cmpmi	pc, r3, asr #6
     4e0:	50334248 	eorspl	r4, r3, r8, asr #4
     4e4:	70697265 	rsbvc	r7, r9, r5, ror #4
     4e8:	6f6c4368 	svcvs	0x006c4368
     4ec:	504c6b63 	subpl	r6, ip, r3, ror #22
     4f0:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
     4f4:	00646d43 	rsbeq	r6, r4, r3, asr #26
     4f8:	69755f5f 	ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
     4fc:	3631746e 	ldrtcc	r7, [r1], -lr, ror #8
     500:	4100745f 	tstmi	r0, pc, asr r4
     504:	45324248 	ldrmi	r4, [r2, #-584]!	; 0xfffffdb8
     508:	5000524e 	andpl	r5, r0, lr, asr #4
     50c:	324b4c43 	subcc	r4, fp, #17152	; 0x4300
     510:	6572465f 	ldrbvs	r4, [r2, #-1631]!	; 0xfffff9a1
     514:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
     518:	47007963 	strmi	r7, [r0, -r3, ror #18]
     51c:	5f4f4950 	svcpl	0x004f4950
     520:	5f776f4c 	svcpl	0x00776f4c
     524:	65657053 	strbvs	r7, [r5, #-83]!	; 0xffffffad
     528:	41430064 	cmpmi	r3, r4, rrx
     52c:	525f314e 	subspl	r3, pc, #-2147483629	; 0x80000013
     530:	495f3058 	ldmdbmi	pc, {r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>
     534:	006e5152 	rsbeq	r5, lr, r2, asr r1
     538:	555c3a43 	ldrbpl	r3, [ip, #-2627]	; 0xfffff5bd
     53c:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
     540:	6164415c 	cmnvs	r4, ip, asr r1
     544:	4f5c746d 	svcmi	0x005c746d
     548:	7244656e 	subvc	r6, r4, #461373440	; 0x1b800000
     54c:	5c657669 	stclpl	6, cr7, [r5], #-420	; 0xfffffe5c
     550:	756b6f44 	strbvc	r6, [fp, #-3908]!	; 0xfffff0bc
     554:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
     558:	7469475c 	strbtvc	r4, [r9], #-1884	; 0xfffff8a4
     55c:	5c627548 	cfstr64pl	mvdx7, [r2], #-288	; 0xfffffee0
     560:	32544144 	subscc	r4, r4, #68, 2
     564:	4c2d3039 	stcmi	0, cr3, [sp], #-228	; 0xffffff1c
     568:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
     56c:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0xfffffc87
     570:	6f6b5c6d 	svcvs	0x006b5c6d
     574:	6f445c64 	svcvs	0x00445c64
     578:	4800726f 	stmdami	r0, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}
     57c:	00525346 	subseq	r5, r2, r6, asr #6
     580:	4f495047 	svcmi	0x00495047
     584:	6165725f 	cmnvs	r5, pc, asr r2
     588:	43520064 	cmpmi	r2, #100	; 0x64
     58c:	59535f43 	ldmdbpl	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     590:	4b4c4353 	blmi	13112e4 <startup-0x1eceed1c>
     594:	4c435000 	marmi	acc0, r5, r3
     598:	465f314b 	ldrbmi	r3, [pc], -fp, asr #2
     59c:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0xfffffa8e
     5a0:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
     5a4:	4c4c5000 	marmi	acc0, r5, ip
     5a8:	4c50004d 	mrrcmi	0, 4, r0, r0, cr13	; <UNPREDICTABLE>
     5ac:	50004e4c 	andpl	r4, r0, ip, asr #28
     5b0:	00504c4c 	subseq	r4, r0, ip, asr #24
     5b4:	514c4c50 	cmppl	ip, r0, asr ip
     5b8:	43435200 	movtmi	r5, #12800	; 0x3200
     5bc:	49534c5f 	ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, sl, fp, lr}^
     5c0:	00646d43 	rsbeq	r6, r4, r3, asr #26
     5c4:	736c6c70 	cmnvc	ip, #112, 24	; 0x7000
     5c8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     5cc:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
     5d0:	495f344d 	ldmdbmi	pc, {r0, r2, r3, r6, sl, ip, sp}^	; <UNPREDICTABLE>
     5d4:	006e5152 	rsbeq	r5, lr, r2, asr r1
     5d8:	20554e47 	subscs	r4, r5, r7, asr #28
     5dc:	20393943 	eorscs	r3, r9, r3, asr #18
     5e0:	2e322e37 	mrccs	14, 1, r2, cr2, cr7, {1}
     5e4:	30322031 	eorscc	r2, r2, r1, lsr r0
     5e8:	39303731 	ldmdbcc	r0!, {r0, r4, r5, r8, r9, sl, ip, sp}
     5ec:	28203430 	stmdacs	r0!, {r4, r5, sl, ip, sp}
     5f0:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
     5f4:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
     5f8:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
     5fc:	6d652f4d 	stclvs	15, cr2, [r5, #-308]!	; 0xfffffecc
     600:	64646562 	strbtvs	r6, [r4], #-1378	; 0xfffffa9e
     604:	372d6465 	strcc	r6, [sp, -r5, ror #8]!
     608:	6172622d 	cmnvs	r2, sp, lsr #4
     60c:	2068636e 	rsbcs	r6, r8, lr, ror #6
     610:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
     614:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
     618:	35353220 	ldrcc	r3, [r5, #-544]!	; 0xfffffde0
     61c:	5d343032 	ldcpl	0, cr3, [r4, #-200]!	; 0xffffff38
     620:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
     624:	626d7568 	rsbvs	r7, sp, #104, 10	; 0x1a000000
     628:	616d2d20 	cmnvs	sp, r0, lsr #26
     62c:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
     630:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
     634:	206d2d36 	rsbcs	r2, sp, r6, lsr sp
     638:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
     63c:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
     640:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
     644:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
     648:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
     64c:	626d7568 	rsbvs	r7, sp, #104, 10	; 0x1a000000
     650:	616d2d20 	cmnvs	sp, r0, lsr #26
     654:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
     658:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
     65c:	206d2d36 	rsbcs	r2, sp, r6, lsr sp
     660:	2d20672d 	stccs	7, cr6, [r0, #-180]!	; 0xffffff4c
     664:	2d20304f 	stccs	0, cr3, [r0, #-316]!	; 0xfffffec4
     668:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
     66c:	00393963 	eorseq	r3, r9, r3, ror #18
     670:	6e696f70 	mcrvs	15, 3, r6, cr9, cr0, {3}
     674:	00726574 	rsbseq	r6, r2, r4, ror r5
     678:	5f434352 	svcpl	0x00434352
     67c:	61656c43 	cmnvs	r5, r3, asr #24
     680:	616c4672 	smcvs	50274	; 0xc462
     684:	43520067 	cmpmi	r2, #103	; 0x67
     688:	53485f43 	movtpl	r5, #36675	; 0x8f43
     68c:	6e6f4345 	cdpvs	3, 6, cr4, cr15, cr5, {2}
     690:	00676966 	rsbeq	r6, r7, r6, ror #18
     694:	52434442 	subpl	r4, r3, #1107296256	; 0x42000000
     698:	43485300 	movtmi	r5, #33536	; 0x8300
     69c:	50005253 	andpl	r5, r0, r3, asr r2
     6a0:	495f4456 	ldmdbmi	pc, {r1, r2, r4, r6, sl, lr}^	; <UNPREDICTABLE>
     6a4:	006e5152 	rsbeq	r5, lr, r2, asr r1
     6a8:	5f434352 	svcpl	0x00434352
     6ac:	0045534c 	subeq	r5, r5, ip, asr #6
     6b0:	52495453 	subpl	r5, r9, #1392508928	; 0x53000000
     6b4:	43324900 	teqmi	r2, #0, 18
     6b8:	56455f31 			; <UNDEFINED> instruction: 0x56455f31
     6bc:	5152495f 	cmppl	r2, pc, asr r9
     6c0:	4352006e 	cmpmi	r2, #110	; 0x6e
     6c4:	41535f43 	cmpmi	r3, r3, asr #30
     6c8:	6f6c4249 	svcvs	0x006c4249
     6cc:	43416b63 	movtmi	r6, #7011	; 0x1b63
     6d0:	6f434b4c 	svcvs	0x00434b4c
     6d4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     6d8:	61747300 	cmnvs	r4, r0, lsl #6
     6dc:	70757472 	rsbsvc	r7, r5, r2, ror r4
     6e0:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
     6e4:	00726574 	rsbseq	r6, r2, r4, ror r5
     6e8:	5f434352 	svcpl	0x00434352
     6ec:	534c4c50 	movtpl	r4, #52304	; 0xcc50
     6f0:	6f434941 	svcvs	0x00434941
     6f4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     6f8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     6fc:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     700:	4700736e 	strmi	r7, [r0, -lr, ror #6]
     704:	5f4f4950 	svcpl	0x004f4950
     708:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
     70c:	54554f5f 	ldrbpl	r4, [r5], #-3935	; 0xfffff0a1
     710:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     714:	43435f31 	movtmi	r5, #16177	; 0x3f31
     718:	5152495f 	cmppl	r2, pc, asr r9
     71c:	4148006e 	cmpmi	r8, lr, rrx
     720:	525f4853 	subspl	r4, pc, #5439488	; 0x530000
     724:	495f474e 	ldmdbmi	pc, {r1, r2, r3, r6, r8, r9, sl, lr}^	; <UNPREDICTABLE>
     728:	006e5152 	rsbeq	r5, lr, r2, asr r1
     72c:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     730:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
     734:	43006e51 	movwmi	r6, #3665	; 0xe51
     738:	5f314e41 	svcpl	0x00314e41
     73c:	495f5854 	ldmdbmi	pc, {r2, r4, r6, fp, ip, lr}^	; <UNPREDICTABLE>
     740:	006e5152 	rsbeq	r5, lr, r2, asr r1
     744:	31414d44 	cmpcc	r1, r4, asr #26
     748:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
     74c:	356d6165 	strbcc	r6, [sp, #-357]!	; 0xfffffe9b
     750:	5152495f 	cmppl	r2, pc, asr r9
     754:	4352006e 	cmpmi	r2, #110	; 0x6e
     758:	53485f43 	movtpl	r5, #36675	; 0x8f43
     75c:	65640045 	strbvs	r0, [r4, #-69]!	; 0xffffffbb
     760:	74636574 	strbtvc	r6, [r3], #-1396	; 0xfffffa8c
     764:	6f6c435f 	svcvs	0x006c435f
     768:	5f646573 	svcpl	0x00646573
     76c:	726f6f44 	rsbvc	r6, pc, #68, 30	; 0x110
     770:	49540073 	ldmdbmi	r4, {r0, r1, r4, r5, r6}^
     774:	545f384d 	ldrbpl	r3, [pc], #-2125	; 77c <startup-0x1ffff884>
     778:	435f4752 	cmpmi	pc, #21495808	; 0x1480000
     77c:	545f4d4f 	ldrbpl	r4, [pc], #-3407	; 784 <startup-0x1ffff87c>
     780:	34314d49 	ldrtcc	r4, [r1], #-3401	; 0xfffff2b7
     784:	5152495f 	cmppl	r2, pc, asr r9
     788:	4d44006e 	stclmi	0, cr0, [r4, #-440]	; 0xfffffe48
     78c:	535f3241 	cmppl	pc, #268435460	; 0x10000004
     790:	61657274 	smcvs	22308	; 0x5724
     794:	495f376d 	ldmdbmi	pc, {r0, r2, r3, r5, r6, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
     798:	006e5152 	rsbeq	r5, lr, r2, asr r1
     79c:	5f47544f 	svcpl	0x0047544f
     7a0:	495f5346 	ldmdbmi	pc, {r1, r2, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>
     7a4:	006e5152 	rsbeq	r5, lr, r2, asr r1
     7a8:	4d6e6f4e 	stclmi	15, cr6, [lr, #-312]!	; 0xfffffec8
     7ac:	616b7361 	cmnvs	fp, r1, ror #6
     7b0:	49656c62 	stmdbmi	r5!, {r1, r5, r6, sl, fp, sp, lr}^
     7b4:	495f746e 	ldmdbmi	pc, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
     7b8:	006e5152 	rsbeq	r5, lr, r2, asr r1
     7bc:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
     7c0:	6f6f445f 	svcvs	0x006f445f
     7c4:	57007372 	smlsdxpl	r0, r2, r3, r7
     7c8:	5f474457 	svcpl	0x00474457
     7cc:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     7d0:	47544f00 	ldrbmi	r4, [r4, -r0, lsl #30]
     7d4:	5f53485f 	svcpl	0x0053485f
     7d8:	50554b57 	subspl	r4, r5, r7, asr fp
     7dc:	5152495f 	cmppl	r2, pc, asr r9
     7e0:	4352006e 	cmpmi	r2, #110	; 0x6e
     7e4:	50415f43 	subpl	r5, r1, r3, asr #30
     7e8:	65503242 	ldrbvs	r3, [r0, #-578]	; 0xfffffdbe
     7ec:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     7f0:	636f6c43 	cmnvs	pc, #17152	; 0x4300
     7f4:	646d436b 	strbtvs	r4, [sp], #-875	; 0xfffffc95
     7f8:	43435200 	movtmi	r5, #12800	; 0x3200
     7fc:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
     800:	44494153 	strbmi	r4, [r9], #-339	; 0xfffffead
     804:	00517669 	subseq	r7, r1, r9, ror #12
     808:	5f434352 	svcpl	0x00434352
     80c:	534c4c50 	movtpl	r4, #52304	; 0xcc50
     810:	69444941 	stmdbvs	r4, {r0, r6, r8, fp, lr}^
     814:	52005276 	andpl	r5, r0, #1610612743	; 0x60000007
     818:	535f4343 	cmppl	pc, #201326593	; 0xc000001
     81c:	6c424941 	mcrrvs	9, 4, r4, r2, cr1	; <UNPREDICTABLE>
     820:	426b636f 	rsbmi	r6, fp, #-1140850687	; 0xbc000001
     824:	534b4c43 	movtpl	r4, #48195	; 0xbc43
     828:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     82c:	654d0065 	strbvs	r0, [sp, #-101]	; 0xffffff9b
     830:	79726f6d 	ldmdbvc	r2!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
     834:	616e614d 	cmnvs	lr, sp, asr #2
     838:	656d6567 	strbvs	r6, [sp, #-1383]!	; 0xfffffa99
     83c:	495f746e 	ldmdbmi	pc, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
     840:	006e5152 	rsbeq	r5, lr, r2, asr r1
     844:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0xfffff6ad
     848:	6f436d65 	svcvs	0x00436d65
     84c:	6c436572 	cfstr64vs	mvdx6, [r3], {114}	; 0x72
     850:	006b636f 	rsbeq	r6, fp, pc, ror #6
     854:	504d4154 	subpl	r4, sp, r4, asr r1
     858:	4154535f 	cmpmi	r4, pc, asr r3
     85c:	495f504d 	ldmdbmi	pc, {r0, r2, r3, r6, ip, lr}^	; <UNPREDICTABLE>
     860:	006e5152 	rsbeq	r5, lr, r2, asr r1
     864:	314e4143 	cmpcc	lr, r3, asr #2
     868:	4543535f 	strbmi	r5, [r3, #-863]	; 0xfffffca1
     86c:	5152495f 	cmppl	r2, pc, asr r9
     870:	645f006e 	ldrbvs	r0, [pc], #-110	; 878 <startup-0x1ffff788>
     874:	00726f6f 	rsbseq	r6, r2, pc, ror #30
     878:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     87c:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     880:	50470065 	subpl	r0, r7, r5, rrx
     884:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 768 <startup-0x1ffff898>
     888:	5f65646f 	svcpl	0x0065646f
     88c:	44004e49 	strmi	r4, [r0], #-3657	; 0xfffff1b7
     890:	5f32414d 	svcpl	0x0032414d
     894:	65727453 	ldrbvs	r7, [r2, #-1107]!	; 0xfffffbad
     898:	5f306d61 	svcpl	0x00306d61
     89c:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     8a0:	43435200 	movtmi	r5, #12800	; 0x3200
     8a4:	4f434d5f 	svcmi	0x00434d5f
     8a8:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
     8ac:	00676966 	rsbeq	r6, r7, r6, ror #18
     8b0:	524b434c 	subpl	r4, fp, #76, 6	; 0x30000001
     8b4:	43435200 	movtmi	r5, #12800	; 0x3200
     8b8:	5332495f 	teqpl	r2, #1556480	; 0x17c000
     8bc:	534b4c43 	movtpl	r4, #48195	; 0xbc43
     8c0:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     8c4:	52450065 	subpl	r0, r5, #101	; 0x65
     8c8:	00524f52 	subseq	r4, r2, r2, asr pc
     8cc:	32433249 	subcc	r3, r3, #-1879048188	; 0x90000004
     8d0:	5f52455f 	svcpl	0x0052455f
     8d4:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     8d8:	54736d00 	ldrbtpl	r6, [r3], #-3328	; 0xfffff300
     8dc:	736b6369 	cmnvc	fp, #-1543503871	; 0xa4000001
     8e0:	43435200 	movtmi	r5, #12800	; 0x3200
     8e4:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
     8e8:	6f43314b 	svcvs	0x0043314b
     8ec:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     8f0:	50534f00 	subspl	r4, r3, r0, lsl #30
     8f4:	52444545 	subpl	r4, r4, #289406976	; 0x11400000
     8f8:	73754200 	cmnvc	r5, #0, 4
     8fc:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
     900:	52495f74 	subpl	r5, r9, #116, 30	; 0x1d0
     904:	74006e51 	strvc	r6, [r0], #-3665	; 0xfffff1af
     908:	736b6369 	cmnvc	fp, #-1543503871	; 0xa4000001
     90c:	4c4c5000 	marmi	acc0, r5, ip
     910:	52474643 	subpl	r4, r7, #70254592	; 0x4300000
     914:	52415500 	subpl	r5, r1, #0, 10
     918:	495f3554 	ldmdbmi	pc, {r2, r4, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
     91c:	006e5152 	rsbeq	r5, lr, r2, asr r1
     920:	314d4954 	cmpcc	sp, r4, asr r9
     924:	4b52425f 	blmi	14912a8 <startup-0x1eb6ed58>
     928:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84
     92c:	52495f39 	subpl	r5, r9, #57, 30	; 0xe4
     930:	47006e51 	smlsdmi	r0, r1, lr, r6
     934:	5f4f4950 	svcpl	0x004f4950
     938:	7079544f 	rsbsvc	r5, r9, pc, asr #8
     93c:	5f5f0065 	svcpl	0x005f0065
     940:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
     944:	745f3233 	ldrbvc	r3, [pc], #-563	; 94c <startup-0x1ffff6b4>
     948:	42504100 	subsmi	r4, r0, #0, 2
     94c:	50424841 	subpl	r4, r2, r1, asr #16
     950:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
     954:	6c626154 	stfvse	f6, [r2], #-336	; 0xfffffeb0
     958:	50470065 	subpl	r0, r7, r5, rrx
     95c:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 840 <startup-0x1ffff7c0>
     960:	75696465 	strbvc	r6, [r9, #-1125]!	; 0xfffffb9b
     964:	70535f6d 	subsvc	r5, r3, sp, ror #30
     968:	00646565 	rsbeq	r6, r4, r5, ror #10
     96c:	5f434352 	svcpl	0x00434352
     970:	50494153 	subpl	r4, r9, r3, asr r1
     974:	32494c4c 	subcc	r4, r9, #76, 24	; 0x4c00
     978:	6b6c4353 	blvs	1b116cc <startup-0x1e4ee934>
     97c:	43766944 	cmnmi	r6, #68, 18	; 0x110000
     980:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     984:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
     988:	495f374d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
     98c:	006e5152 	rsbeq	r5, lr, r2, asr r1
     990:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
     994:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
     998:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
     99c:	54450074 	strbpl	r0, [r5], #-116	; 0xffffff8c
     9a0:	4b575f48 	blmi	15d86c8 <startup-0x1ea27938>
     9a4:	495f5055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, lr}^	; <UNPREDICTABLE>
     9a8:	006e5152 	rsbeq	r5, lr, r2, asr r1
     9ac:	5f47544f 	svcpl	0x0047544f
     9b0:	495f5348 	ldmdbmi	pc, {r3, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>
     9b4:	006e5152 	rsbeq	r5, lr, r2, asr r1
     9b8:	44505550 	ldrbmi	r5, [r0], #-1360	; 0xfffffab0
     9bc:	53530052 	cmppl	r3, #82	; 0x52
     9c0:	00524743 	subseq	r4, r2, r3, asr #14
     9c4:	31495053 	qdaddcc	r5, r3, r9
     9c8:	5152495f 	cmppl	r2, pc, asr r9
     9cc:	4944006e 	stmdbmi	r4, {r1, r2, r3, r5, r6}^
     9d0:	4c424153 	stfmie	f4, [r2], {83}	; 0x53
     9d4:	56530045 	ldrbpl	r0, [r3], -r5, asr #32
     9d8:	6c6c6143 	stfvse	f6, [ip], #-268	; 0xfffffef4
     9dc:	5152495f 	cmppl	r2, pc, asr r9
     9e0:	5041006e 	subpl	r0, r1, lr, rrx
     9e4:	53523242 	cmppl	r2, #536870916	; 0x20000004
     9e8:	42005254 	andmi	r5, r0, #84, 4	; 0x40000005
     9ec:	48525253 	ldmdami	r2, {r0, r1, r4, r6, r9, ip, lr}^
     9f0:	43435200 	movtmi	r5, #12800	; 0x3200
     9f4:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
     9f8:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     9fc:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
     a00:	52007375 	andpl	r7, r0, #-738197503	; 0xd4000001
     a04:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
     a08:	6b636f6c 	blvs	18dc7c0 <startup-0x1e723840>
     a0c:	53420073 	movtpl	r0, #8307	; 0x2073
     a10:	004c5252 	subeq	r5, ip, r2, asr r2
     a14:	4f495047 	svcmi	0x00495047
     a18:	6769485f 			; <UNDEFINED> instruction: 0x6769485f
     a1c:	70535f68 	subsvc	r5, r3, r8, ror #30
     a20:	00646565 	rsbeq	r6, r4, r5, ror #10
     a24:	5f434352 	svcpl	0x00434352
     a28:	6f435449 	svcvs	0x00435449
     a2c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     a30:	43435200 	movtmi	r5, #12800	; 0x3200
     a34:	4f434d5f 	svcmi	0x00434d5f
     a38:	6e6f4331 	mcrvs	3, 3, r4, cr15, cr1, {1}
     a3c:	00676966 	rsbeq	r6, r7, r6, ror #18
     a40:	5f434352 	svcpl	0x00434352
     a44:	43495348 	movtmi	r5, #37704	; 0x9348
     a48:	4600646d 	strmi	r6, [r0], -sp, ror #8
     a4c:	495f5550 	ldmdbmi	pc, {r4, r6, r8, sl, ip, lr}^	; <UNPREDICTABLE>
     a50:	006e5152 	rsbeq	r5, lr, r2, asr r1
     a54:	5f434352 	svcpl	0x00434352
     a58:	756a6441 	strbvc	r6, [sl, #-1089]!	; 0xfffffbbf
     a5c:	53487473 	movtpl	r7, #33907	; 0x8473
     a60:	6c614349 	stclvs	3, cr4, [r1], #-292	; 0xfffffedc
     a64:	61726269 	cmnvs	r2, r9, ror #4
     a68:	6e6f6974 			; <UNDEFINED> instruction: 0x6e6f6974
     a6c:	756c6156 	strbvc	r6, [ip, #-342]!	; 0xfffffeaa
     a70:	41550065 	cmpmi	r5, r5, rrx
     a74:	5f345452 	svcpl	0x00345452
     a78:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     a7c:	42504100 	subsmi	r4, r0, #0, 2
     a80:	45504c32 	ldrbmi	r4, [r0, #-3122]	; 0xfffff3ce
     a84:	5200524e 	andpl	r5, r0, #-536870908	; 0xe0000004
     a88:	415f4343 	cmpmi	pc, r3, asr #6
     a8c:	50314250 	eorspl	r4, r1, r0, asr r2
     a90:	70697265 	rsbvc	r7, r9, r5, ror #4
     a94:	43520068 	cmpmi	r2, #104	; 0x68
     a98:	54525f43 	ldrbpl	r5, [r2], #-3907	; 0xfffff0bd
     a9c:	4b4c4343 	blmi	13117b0 <startup-0x1ecee850>
     aa0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     aa4:	4f006769 	svcmi	0x00006769
     aa8:	465f4754 			; <UNDEFINED> instruction: 0x465f4754
     aac:	4b575f53 	blmi	15d8800 <startup-0x1ea27800>
     ab0:	495f5055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, lr}^	; <UNPREDICTABLE>
     ab4:	006e5152 	rsbeq	r5, lr, r2, asr r1
     ab8:	5f434352 	svcpl	0x00434352
     abc:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
     ac0:	43435200 	movtmi	r5, #12800	; 0x3200
     ac4:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
     ac8:	74535449 	ldrbvc	r5, [r3], #-1097	; 0xfffffbb7
     acc:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     ad0:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
     ad4:	495f3449 	ldmdbmi	pc, {r0, r3, r6, sl, ip, sp}^	; <UNPREDICTABLE>
     ad8:	006e5152 	rsbeq	r5, lr, r2, asr r1
     adc:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
     ae0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     ae4:	41445f36 	cmpmi	r4, r6, lsr pc
     ae8:	52495f43 	subpl	r5, r9, #268	; 0x10c
     aec:	4e006e51 	mcrmi	14, 0, r6, cr0, cr1, {2}
     af0:	74537765 	ldrbvc	r7, [r3], #-1893	; 0xfffff89b
     af4:	00657461 	rsbeq	r7, r5, r1, ror #8
     af8:	4f495047 	svcmi	0x00495047
     afc:	6570535f 	ldrbvs	r5, [r0, #-863]!	; 0xfffffca1
     b00:	49006465 	stmdbmi	r0, {r0, r2, r5, r6, sl, sp, lr}
     b04:	5f324332 	svcpl	0x00324332
     b08:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
     b0c:	006e5152 	rsbeq	r5, lr, r2, asr r1
     b10:	5f434352 	svcpl	0x00434352
     b14:	61656c43 	cmnvs	r5, r3, asr #24
     b18:	50544972 	subspl	r4, r4, r2, ror r9
     b1c:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
     b20:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     b24:	43520074 	cmpmi	r2, #116	; 0x74
     b28:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
     b2c:	536b636f 	cmnpl	fp, #-1140850687	; 0xbc000001
     b30:	72756365 	rsbsvc	r6, r5, #-1811939327	; 0x94000001
     b34:	53797469 	cmnpl	r9, #1761607680	; 0x69000000
     b38:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0xfffffc87
     b3c:	646d436d 	strbtvs	r4, [sp], #-877	; 0xfffffc93
     b40:	43435200 	movtmi	r5, #12800	; 0x3200
     b44:	4941535f 	stmdbmi	r1, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
     b48:	636f6c42 	cmnvs	pc, #16896	; 0x4200
     b4c:	4c43416b 	stfmie	f4, [r3], {107}	; 0x6b
     b50:	756f534b 	strbvc	r5, [pc, #-843]!	; 80d <startup-0x1ffff7f3>
     b54:	00656372 	rsbeq	r6, r5, r2, ror r3
     b58:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0xfffff68d
     b5c:	5f6b6369 	svcpl	0x006b6369
     b60:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
     b64:	61747300 	cmnvs	r4, r0, lsl #6
     b68:	72737574 	rsbsvc	r7, r3, #116, 10	; 0x1d000000
     b6c:	52006765 	andpl	r6, r0, #26476544	; 0x1940000
     b70:	415f4343 	cmpmi	pc, r3, asr #6
     b74:	50324250 	eorspl	r4, r2, r0, asr r2
     b78:	70697265 	rsbvc	r7, r9, r5, ror #4
     b7c:	43520068 	cmpmi	r2, #104	; 0x68
     b80:	43485f43 	movtmi	r5, #36675	; 0x8f43
     b84:	6f434b4c 	svcvs	0x00434b4c
     b88:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     b8c:	41464200 	mrsmi	r4, (UNDEF: 102)
     b90:	50410052 	subpl	r0, r1, r2, asr r0
     b94:	504c3142 	subpl	r3, ip, r2, asr #2
     b98:	00524e45 	subseq	r4, r2, r5, asr #28
     b9c:	31414d44 	cmpcc	r1, r4, asr #26
     ba0:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
     ba4:	316d6165 	cmncc	sp, r5, ror #2
     ba8:	5152495f 	cmppl	r2, pc, asr r9
     bac:	4d44006e 	stclmi	0, cr0, [r4, #-440]	; 0xfffffe48
     bb0:	535f3241 	cmppl	pc, #268435460	; 0x10000004
     bb4:	61657274 	smcvs	22308	; 0x5724
     bb8:	495f336d 	ldmdbmi	pc, {r0, r2, r3, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     bbc:	006e5152 	rsbeq	r5, lr, r2, asr r1
     bc0:	41474b43 	cmpmi	r7, r3, asr #22
     bc4:	524e4554 	subpl	r4, lr, #84, 10	; 0x15000000
     bc8:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
     bcc:	58545f32 	ldmdapl	r4, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     bd0:	5152495f 	cmppl	r2, pc, asr r9
     bd4:	4c50006e 	mrrcmi	0, 6, r0, r0, cr14	; <UNPREDICTABLE>
     bd8:	4941534c 	stmdbmi	r1, {r2, r3, r6, r8, r9, ip, lr}^
     bdc:	4c50004e 	mrrcmi	0, 4, r0, r0, cr14	; <UNPREDICTABLE>
     be0:	4941534c 	stmdbmi	r1, {r2, r3, r6, r8, r9, ip, lr}^
     be4:	4c500051 	mrrcmi	0, 5, r0, r0, cr1	; <UNPREDICTABLE>
     be8:	4941534c 	stmdbmi	r1, {r2, r3, r6, r8, r9, ip, lr}^
     bec:	43520052 	cmpmi	r2, #82	; 0x52
     bf0:	434d5f43 	movtmi	r5, #57155	; 0xdf43
     bf4:	6f53314f 	svcvs	0x0053314f
     bf8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     bfc:	43435200 	movtmi	r5, #12800	; 0x3200
     c00:	4248415f 	submi	r4, r8, #-1073741801	; 0xc0000017
     c04:	72655033 	rsbvc	r5, r5, #51	; 0x33
     c08:	43687069 	cmnmi	r8, #105	; 0x69
     c0c:	6b636f6c 	blvs	18dc9c4 <startup-0x1e72363c>
     c10:	00646d43 	rsbeq	r6, r4, r3, asr #26
     c14:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
     c18:	5f6b6369 	svcpl	0x006b6369
     c1c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
     c20:	66615300 	strbtvs	r5, [r1], -r0, lsl #6
     c24:	4e797465 	cdpmi	4, 7, cr7, cr9, cr5, {3}
     c28:	74006d75 	strvc	r6, [r0], #-3445	; 0xfffff28b
     c2c:	5f656d69 	svcpl	0x00656d69
     c30:	746e6563 	strbtvc	r6, [lr], #-1379	; 0xfffffa9d
     c34:	5f6c6172 	svcpl	0x006c6172
     c38:	6d72616c 	ldfvse	f6, [r2, #-432]!	; 0xfffffe50
     c3c:	43435200 	movtmi	r5, #12800	; 0x3200
     c40:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
     c44:	00646d43 	rsbeq	r6, r4, r3, asr #26
     c48:	5f434352 	svcpl	0x00434352
     c4c:	6b636142 	blvs	18d915c <startup-0x1e726ea4>
     c50:	65527075 	ldrbvs	r7, [r2, #-117]	; 0xffffff8b
     c54:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
     c58:	4100646d 	tstmi	r0, sp, ror #8
     c5c:	52334248 	eorspl	r4, r3, #72, 4	; 0x80000004
     c60:	00525453 	subseq	r5, r2, r3, asr r4
     c64:	6f727245 	svcvs	0x00727245
     c68:	61745372 	cmnvs	r4, r2, ror r3
     c6c:	00737574 	rsbseq	r7, r3, r4, ror r5
     c70:	31414d44 	cmpcc	r1, r4, asr #26
     c74:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
     c78:	306d6165 	rsbcc	r6, sp, r5, ror #2
     c7c:	5152495f 	cmppl	r2, pc, asr r9
     c80:	7473006e 	ldrbtvc	r0, [r3], #-110	; 0xffffff92
     c84:	75747261 	ldrbvc	r7, [r4, #-609]!	; 0xfffffd9f
     c88:	43520070 	cmpmi	r2, #112	; 0x70
     c8c:	434d5f43 	movtmi	r5, #57155	; 0xdf43
     c90:	6f53324f 	svcvs	0x0053324f
     c94:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     c98:	42504100 	subsmi	r4, r0, #0, 2
     c9c:	54535231 	ldrbpl	r5, [r3], #-561	; 0xfffffdcf
     ca0:	54520052 	ldrbpl	r0, [r2], #-82	; 0xffffffae
     ca4:	6c415f43 	mcrrvs	15, 4, r5, r1, cr3
     ca8:	5f6d7261 	svcpl	0x006d7261
     cac:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     cb0:	42504100 	subsmi	r4, r0, #0, 2
     cb4:	524e4531 	subpl	r4, lr, #205520896	; 0xc400000
     cb8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     cbc:	79545f43 	ldmdbvc	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     cc0:	46006570 			; <UNDEFINED> instruction: 0x46006570
     cc4:	74636e75 	strbtvc	r6, [r3], #-3701	; 0xfffff18b
     cc8:	616e6f69 	cmnvs	lr, r9, ror #30
     ccc:	6174536c 	cmnvs	r4, ip, ror #6
     cd0:	49006574 	stmdbmi	r0, {r2, r4, r5, r6, r8, sl, sp, lr}
     cd4:	5f334332 	svcpl	0x00334332
     cd8:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
     cdc:	006e5152 	rsbeq	r5, lr, r2, asr r1
     ce0:	50595243 	subspl	r5, r9, r3, asr #4
     ce4:	5152495f 	cmppl	r2, pc, asr r9
     ce8:	5845006e 	stmdapl	r5, {r1, r2, r3, r5, r6}^
     cec:	35314954 	ldrcc	r4, [r1, #-2388]!	; 0xfffff6ac
     cf0:	5f30315f 	svcpl	0x0030315f
     cf4:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     cf8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
     cfc:	6f6c2067 	svcvs	0x006c2067
     d00:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
     d04:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
     d08:	2064656e 	rsbcs	r6, r4, lr, ror #10
     d0c:	00746e69 	rsbseq	r6, r4, r9, ror #28
     d10:	5f434352 	svcpl	0x00434352
     d14:	314f434d 	cmpcc	pc, sp, asr #6
     d18:	00766944 	rsbseq	r6, r6, r4, asr #18
     d1c:	676e656c 	strbvs	r6, [lr, -ip, ror #10]!
     d20:	54006874 	strpl	r6, [r0], #-2164	; 0xfffff78c
     d24:	5f334d49 	svcpl	0x00334d49
     d28:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     d2c:	41535500 	cmpmi	r3, r0, lsl #10
     d30:	5f315452 	svcpl	0x00315452
     d34:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     d38:	43435200 	movtmi	r5, #12800	; 0x3200
     d3c:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
     d40:	726f4674 	rsbvc	r4, pc, #116, 12	; 0x7400000
     d44:	53455348 	movtpl	r5, #21320	; 0x5348
     d48:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
     d4c:	53007055 	movwpl	r7, #85	; 0x55
     d50:	45434355 	strbmi	r4, [r3, #-853]	; 0xfffffcab
     d54:	47005353 	smlsdmi	r0, r3, r3, r5
     d58:	5f4f4950 	svcpl	0x004f4950
     d5c:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
     d60:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
     d64:	58525f32 	ldmdapl	r2, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     d68:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
     d6c:	41006e51 	tstmi	r0, r1, asr lr
     d70:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     d74:	006e5152 	rsbeq	r5, lr, r2, asr r1
     d78:	5f434352 	svcpl	0x00434352
     d7c:	4d45534c 	stclmi	3, cr5, [r5, #-304]	; 0xfffffed0
     d80:	4365646f 	cmnmi	r5, #1862270976	; 0x6f000000
     d84:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     d88:	43490067 	movtmi	r0, #36967	; 0x9067
     d8c:	41005245 	tstmi	r0, r5, asr #4
     d90:	4c334248 	lfmmi	f4, 4, [r3], #-288	; 0xfffffee0
     d94:	524e4550 	subpl	r4, lr, #80, 10	; 0x14000000
     d98:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     d9c:	646f4d4f 	strbtvs	r4, [pc], #-3407	; da4 <startup-0x1ffff25c>
     da0:	79545f65 	ldmdbvc	r4, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     da4:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
     da8:	79530066 	ldmdbvc	r3, {r1, r2, r5, r6}^
     dac:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     db0:	6f435f6b 	svcvs	0x00435f6b
     db4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     db8:	2f3a4300 	svccs	0x003a4300
     dbc:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
     dc0:	64412f73 	strbvs	r2, [r1], #-3955	; 0xfffff08d
     dc4:	2f746d61 	svccs	0x00746d61
     dc8:	44656e4f 	strbtmi	r6, [r5], #-3663	; 0xfffff1b1
     dcc:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
     dd0:	6b6f442f 	blvs	1bd1e94 <startup-0x1e42e16c>
     dd4:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
     dd8:	69472f74 	stmdbvs	r7, {r2, r4, r5, r6, r8, r9, sl, fp, sp}^
     ddc:	62754874 	rsbsvs	r4, r5, #116, 16	; 0x740000
     de0:	5441442f 	strbpl	r4, [r1], #-1071	; 0xfffffbd1
     de4:	2d303932 			; <UNDEFINED> instruction: 0x2d303932
     de8:	6d72614c 	ldfvse	f6, [r2, #-304]!	; 0xfffffed0
     dec:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0xfffff68d
     df0:	6b2f6d65 	blvs	bdc38c <startup-0x1f423c74>
     df4:	442f646f 	strtmi	r6, [pc], #-1135	; dfc <startup-0x1ffff204>
     df8:	2f726f6f 	svccs	0x00726f6f
     dfc:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
     e00:	2e707574 	mrccs	5, 3, r7, cr0, cr4, {3}
     e04:	46410063 	strbmi	r0, [r1], -r3, rrx
     e08:	4f005253 	svcmi	0x00005253
     e0c:	45505954 	ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac
     e10:	41430052 	qdaddmi	r0, r2, r3
     e14:	0042494c 	subeq	r4, r2, ip, asr #18
     e18:	72706d74 	rsbsvc	r6, r0, #116, 26	; 0x1d00
     e1c:	46006765 	strmi	r6, [r0], -r5, ror #14
     e20:	5f434d53 	svcpl	0x00434d53
     e24:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     e28:	696e6900 	stmdbvs	lr!, {r8, fp, sp, lr}^
     e2c:	58450074 	stmdapl	r5, {r2, r4, r5, r6}^
     e30:	5f304954 	svcpl	0x00304954
     e34:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     e38:	4b434400 	blmi	10d1e40 <startup-0x1ef2e1c0>
     e3c:	52474643 	subpl	r4, r7, #70254592	; 0x4300000
     e40:	46430032 			; <UNDEFINED> instruction: 0x46430032
     e44:	52005253 	andpl	r5, r0, #805306373	; 0x30000005
     e48:	415f4343 	cmpmi	pc, r3, asr #6
     e4c:	50314248 	eorspl	r4, r1, r8, asr #4
     e50:	70697265 	rsbvc	r7, r9, r5, ror #4
     e54:	73680068 	cmnvc	r8, #104	; 0x68
     e58:	61747365 	cmnvs	r4, r5, ror #6
     e5c:	00737574 	rsbseq	r7, r3, r4, ror r5
     e60:	31414d44 	cmpcc	r1, r4, asr #26
     e64:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
     e68:	346d6165 	strbtcc	r6, [sp], #-357	; 0xfffffe9b
     e6c:	5152495f 	cmppl	r2, pc, asr r9
     e70:	5047006e 	subpl	r0, r7, lr, rrx
     e74:	6c5f4f49 	mrrcvs	15, 4, r4, pc, cr9	; <UNPREDICTABLE>
     e78:	00706d61 	rsbseq	r6, r0, r1, ror #26
     e7c:	32414d44 	subcc	r4, r1, #68, 26	; 0x1100
     e80:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
     e84:	366d6165 	strbtcc	r6, [sp], -r5, ror #2
     e88:	5152495f 	cmppl	r2, pc, asr r9
     e8c:	4841006e 	stmdami	r1, {r1, r2, r3, r5, r6}^
     e90:	4e453142 	dvfmism	f3, f5, f2
     e94:	4f4c0052 	svcmi	0x004c0052
     e98:	47004441 	strmi	r4, [r0, -r1, asr #8]
     e9c:	534f4950 	movtpl	r4, #63824	; 0xf950
     ea0:	64656570 	strbtvs	r6, [r5], #-1392	; 0xfffffa90
     ea4:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     ea8:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     eac:	62654400 	rsbvs	r4, r5, #0, 8
     eb0:	6f4d6775 	svcvs	0x004d6775
     eb4:	6f74696e 	svcvs	0x0074696e
     eb8:	52495f72 	subpl	r5, r9, #456	; 0x1c8
     ebc:	47006e51 	smlsdmi	r0, r1, lr, r6
     ec0:	5f4f4950 	svcpl	0x004f4950
     ec4:	006e6950 	rsbeq	r6, lr, r0, asr r9
     ec8:	5f434352 	svcpl	0x00434352
     ecc:	31424841 	cmpcc	r2, r1, asr #16
     ed0:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
     ed4:	65526870 	ldrbvs	r6, [r2, #-2160]	; 0xfffff790
     ed8:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
     edc:	4900646d 	stmdbmi	r0, {r0, r2, r3, r5, r6, sl, sp, lr}
     ee0:	5f334332 	svcpl	0x00334332
     ee4:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
     ee8:	006e5152 	rsbeq	r5, lr, r2, asr r1
     eec:	4f495047 	svcmi	0x00495047
     ef0:	5075505f 	rsbspl	r5, r5, pc, asr r0
     ef4:	48410064 	stmdami	r1, {r2, r5, r6}^
     ef8:	53523242 	cmppl	r2, #536870916	; 0x20000004
     efc:	45005254 	strmi	r5, [r0, #-596]	; 0xfffffdac
     f00:	495f4854 	ldmdbmi	pc, {r2, r4, r6, fp, lr}^	; <UNPREDICTABLE>
     f04:	006e5152 	rsbeq	r5, lr, r2, asr r1
     f08:	5f434352 	svcpl	0x00434352
     f0c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
     f10:	7954736b 	ldmdbvc	r4, {r0, r1, r3, r5, r6, r8, r9, ip, sp, lr}^
     f14:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
     f18:	4d4d0066 	stclmi	0, cr0, [sp, #-408]	; 0xfffffe68
     f1c:	52005246 	andpl	r5, r0, #1610612740	; 0x60000004
     f20:	545f4343 	ldrbpl	r4, [pc], #-835	; f28 <startup-0x1ffff0d8>
     f24:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
     f28:	4d006665 	stcmi	6, cr6, [r0, #-404]	; 0xfffffe6c
     f2c:	5241464d 	subpl	r4, r1, #80740352	; 0x4d00000
     f30:	6f687300 	svcvs	0x00687300
     f34:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
     f38:	7000746e 	andvc	r7, r0, lr, ror #8
     f3c:	77737361 	ldrbvc	r7, [r3, -r1, ror #6]!
     f40:	0064726f 	rsbeq	r7, r4, pc, ror #4
     f44:	5f434352 	svcpl	0x00434352
     f48:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
     f4c:	43435200 	movtmi	r5, #12800	; 0x3200
     f50:	0054495f 	subseq	r4, r4, pc, asr r9
     f54:	52415349 	subpl	r5, r1, #603979777	; 0x24000001
     f58:	414d4400 	cmpmi	sp, r0, lsl #8
     f5c:	74535f31 	ldrbvc	r5, [r3], #-3889	; 0xfffff0cf
     f60:	6d616572 	cfstr64vs	mvdx6, [r1, #-456]!	; 0xfffffe38
     f64:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     f68:	55006e51 	strpl	r6, [r0, #-3665]	; 0xfffff1af
     f6c:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
     f70:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
     f74:	62006e51 	andvs	r6, r0, #1296	; 0x510
     f78:	74737469 	ldrbtvc	r7, [r3], #-1129	; 0xfffffb97
     f7c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     f80:	414e4500 	cmpmi	lr, r0, lsl #10
     f84:	00454c42 	subeq	r4, r5, r2, asr #24
     f88:	766c6c70 			; <UNDEFINED> instruction: 0x766c6c70
     f8c:	52006f63 	andpl	r6, r0, #396	; 0x18c
     f90:	415f4343 	cmpmi	pc, r3, asr #6
     f94:	50314250 	eorspl	r4, r1, r0, asr r2
     f98:	70697265 	rsbvc	r7, r9, r5, ror #4
     f9c:	6f6c4368 	svcvs	0x006c4368
     fa0:	504c6b63 	subpl	r6, ip, r3, ror #22
     fa4:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
     fa8:	00646d43 	rsbeq	r6, r4, r3, asr #26
     fac:	4f495047 	svcmi	0x00495047
     fb0:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     fb4:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     fb8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     fbc:	50555f31 	subspl	r5, r5, r1, lsr pc
     fc0:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84
     fc4:	495f3031 	ldmdbmi	pc, {r0, r4, r5, ip, sp}^	; <UNPREDICTABLE>
     fc8:	006e5152 	rsbeq	r5, lr, r2, asr r1
     fcc:	5f4d5449 	svcpl	0x004d5449
     fd0:	75427852 	strbvc	r7, [r2, #-2130]	; 0xfffff7ae
     fd4:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     fd8:	4c4c5000 	marmi	acc0, r5, ip
     fdc:	4e533249 	cdpmi	2, 5, cr3, cr3, cr9, {2}
     fe0:	43435200 	movtmi	r5, #12800	; 0x3200
     fe4:	4248415f 	submi	r4, r8, #-1073741801	; 0xc0000017
     fe8:	72655031 	rsbvc	r5, r5, #49	; 0x31
     fec:	43687069 	cmnmi	r8, #105	; 0x69
     ff0:	6b636f6c 	blvs	18dcda8 <startup-0x1e723258>
     ff4:	6f4d504c 	svcvs	0x004d504c
     ff8:	6d436564 	cfstr64vs	mvdx6, [r3, #-400]	; 0xfffffe70
     ffc:	4c500064 	mrrcmi	0, 6, r0, r0, cr4	; <UNPREDICTABLE>
    1000:	5332494c 	teqpl	r2, #76, 18	; 0x130000
    1004:	616d0052 	qdsubvs	r0, r2, sp
    1008:	4f006e69 	svcmi	0x00006e69
    100c:	485f4754 	ldmdami	pc, {r2, r4, r6, r8, r9, sl, lr}^	; <UNPREDICTABLE>
    1010:	50455f53 	subpl	r5, r5, r3, asr pc
    1014:	554f5f31 	strbpl	r5, [pc, #-3889]	; eb <startup-0x1fffff15>
    1018:	52495f54 	subpl	r5, r9, #84, 30	; 0x150
    101c:	6c006e51 	stcvs	14, cr6, [r0], {81}	; 0x51
    1020:	546d7261 	strbtpl	r7, [sp], #-609	; 0xfffffd9f
    1024:	006b6369 	rsbeq	r6, fp, r9, ror #6
    1028:	5f434352 	svcpl	0x00434352
    102c:	43435452 	movtmi	r5, #13394	; 0x3452
    1030:	6d434b4c 	vstrvs	d20, [r3, #-304]	; 0xfffffed0
    1034:	4f4d0064 	svcmi	0x004d0064
    1038:	00524544 	subseq	r4, r2, r4, asr #10
    103c:	4349564e 	movtmi	r5, #38478	; 0x964e
    1040:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
    1044:	6f697250 	svcvs	0x00697250
    1048:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    104c:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
    1050:	58525f31 	ldmdapl	r2, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
    1054:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
    1058:	52006e51 	andpl	r6, r0, #1296	; 0x510
    105c:	415f4343 	cmpmi	pc, r3, asr #6
    1060:	50324248 	eorspl	r4, r2, r8, asr #4
    1064:	70697265 	rsbvc	r7, r9, r5, ror #4
    1068:	50470068 	subpl	r0, r7, r8, rrx
    106c:	505f4f49 	subspl	r4, pc, r9, asr #30
    1070:	5f645075 	svcpl	0x00645075
    1074:	45005055 	strmi	r5, [r0, #-85]	; 0xffffffab
    1078:	39495458 	stmdbcc	r9, {r3, r4, r6, sl, ip, lr}^
    107c:	495f355f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
    1080:	006e5152 	rsbeq	r5, lr, r2, asr r1
    1084:	534c4c50 	movtpl	r4, #52304	; 0xcc50
    1088:	46434941 	strbmi	r4, [r3], -r1, asr #18
    108c:	52005247 	andpl	r5, r0, #1879048196	; 0x70000004
    1090:	415f4343 	cmpmi	pc, r3, asr #6
    1094:	50314248 	eorspl	r4, r1, r8, asr #4
    1098:	70697265 	rsbvc	r7, r9, r5, ror #4
    109c:	6f6c4368 	svcvs	0x006c4368
    10a0:	6d436b63 	vstrvs	d22, [r3, #-396]	; 0xfffffe74
    10a4:	68730064 	ldmdavs	r3!, {r2, r5, r6}^
    10a8:	2074726f 	rsbscs	r7, r4, pc, ror #4
    10ac:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
    10b0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
    10b4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
    10b8:	43435200 	movtmi	r5, #12800	; 0x3200
    10bc:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
    10c0:	43533249 	cmpmi	r3, #-1879048188	; 0x90000004
    10c4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    10c8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    10cc:	435f384d 	cmpmi	pc, #5046272	; 0x4d0000
    10d0:	52495f43 	subpl	r5, r9, #268	; 0x10c
    10d4:	53006e51 	movwpl	r6, #3665	; 0xe51
    10d8:	5f4f4944 	svcpl	0x004f4944
    10dc:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    10e0:	41504300 	cmpmi	r0, r0, lsl #6
    10e4:	49005243 	stmdbmi	r0, {r0, r1, r6, r9, ip, lr}
    10e8:	00525053 	subseq	r5, r2, r3, asr r0
    10ec:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    10f0:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    10f4:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0xfffffa8e
    10f8:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    10fc:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
    1100:	495f3349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
    1104:	006e5152 	rsbeq	r5, lr, r2, asr r1
    1108:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
    110c:	495f5653 	ldmdbmi	pc, {r0, r1, r4, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
    1110:	006e5152 	rsbeq	r5, lr, r2, asr r1
    1114:	5f47544f 	svcpl	0x0047544f
    1118:	455f5348 	ldrbmi	r5, [pc, #-840]	; dd8 <startup-0x1ffff228>
    111c:	495f3150 	ldmdbmi	pc, {r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>
    1120:	52495f4e 	subpl	r5, r9, #312	; 0x138
    1124:	44006e51 	strmi	r6, [r0], #-3665	; 0xfffff1af
    1128:	5f31414d 	svcpl	0x0031414d
    112c:	65727453 	ldrbvs	r7, [r2, #-1107]!	; 0xfffffbad
    1130:	5f376d61 	svcpl	0x00376d61
    1134:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    1138:	695f5f00 	ldmdbvs	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>
    113c:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
    1140:	5200745f 	andpl	r7, r0, #1593835520	; 0x5f000000
    1144:	545f4343 	ldrbpl	r4, [pc], #-835	; 114c <startup-0x1fffeeb4>
    1148:	4c434d49 	mcrrmi	13, 4, r4, r3, cr9
    114c:	6572504b 	ldrbvs	r5, [r2, #-75]!	; 0xffffffb5
    1150:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    1154:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    1158:	00524553 	subseq	r4, r2, r3, asr r5
    115c:	73657270 	cmnvc	r5, #112, 4
    1160:	43520063 	cmpmi	r2, #99	; 0x63
    1164:	48415f43 	stmdami	r1, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1168:	65503242 	ldrbvs	r3, [r0, #-578]	; 0xfffffdbe
    116c:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1170:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0xfffffaae
    1174:	646d4374 	strbtvs	r4, [sp], #-884	; 0xfffffc8c
    1178:	43435200 	movtmi	r5, #12800	; 0x3200
    117c:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
    1180:	43494153 	movtmi	r4, #37203	; 0x9153
    1184:	4100646d 	tstmi	r0, sp, ror #8
    1188:	45334248 	ldrmi	r4, [r3, #-584]!	; 0xfffffdb8
    118c:	5200524e 	andpl	r5, r0, #-536870908	; 0xe0000004
    1190:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    1194:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    1198:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    119c:	00676966 	rsbeq	r6, r7, r6, ror #18
    11a0:	32414d44 	subcc	r4, r1, #68, 26	; 0x1100
    11a4:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    11a8:	326d6165 	rsbcc	r6, sp, #1073741849	; 0x40000019
    11ac:	5152495f 	cmppl	r2, pc, asr r9
    11b0:	5047006e 	subpl	r0, r7, lr, rrx
    11b4:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
    11b8:	5f747361 	svcpl	0x00747361
    11bc:	65657053 	strbvs	r7, [r5, #-83]!	; 0xffffffad
    11c0:	43520064 	cmpmi	r2, #100	; 0x64
    11c4:	4c505f43 	mrrcmi	15, 4, r5, r0, cr3
    11c8:	6e6f434c 	cdpvs	3, 6, cr4, cr15, cr12, {2}
    11cc:	00676966 	rsbeq	r6, r7, r6, ror #18
    11d0:	6d6c6c70 	stclvs	12, cr6, [ip, #-448]!	; 0xfffffe40
    11d4:	6e697000 	cdpvs	0, 6, cr7, cr9, cr0, {0}
    11d8:	00736f70 	rsbseq	r6, r3, r0, ror pc
    11dc:	5f746942 	svcpl	0x00746942
    11e0:	00544553 	subseq	r4, r4, r3, asr r5
    11e4:	4f495047 	svcmi	0x00495047
    11e8:	6165525f 	cmnvs	r5, pc, asr r2
    11ec:	74754f64 	ldrbtvc	r4, [r5], #-3940	; 0xfffff09c
    11f0:	44747570 	ldrbtmi	r7, [r4], #-1392	; 0xfffffa90
    11f4:	00617461 	rsbeq	r7, r1, r1, ror #8
    11f8:	4f495047 	svcmi	0x00495047
    11fc:	0046415f 	subeq	r4, r6, pc, asr r1
    1200:	706d6574 	rsbvc	r6, sp, r4, ror r5
    1204:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1208:	74535f4f 	ldrbvc	r5, [r3], #-3919	; 0xfffff0b1
    120c:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
    1210:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    1214:	74694200 	strbtvc	r4, [r9], #-512	; 0xfffffe00
    1218:	006c6156 	rsbeq	r6, ip, r6, asr r1
    121c:	5f746942 	svcpl	0x00746942
    1220:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
    1224:	50470054 	subpl	r0, r7, r4, asr r0
    1228:	575f4f49 	ldrbpl	r4, [pc, -r9, asr #30]
    122c:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e
    1230:	00746942 	rsbseq	r6, r4, r2, asr #18
    1234:	4f495047 	svcmi	0x00495047
    1238:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
    123c:	73746942 	cmnvc	r4, #1081344	; 0x108000
    1240:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1244:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
    1248:	47007469 	strmi	r7, [r0, -r9, ror #8]
    124c:	5f4f4950 	svcpl	0x004f4950
    1250:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0xfffffaae
    1254:	74694274 	strbtvc	r4, [r9], #-628	; 0xfffffd8c
    1258:	3a430073 	bcc	10c142c <startup-0x1ef3ebd4>
    125c:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
    1260:	412f7372 			; <UNDEFINED> instruction: 0x412f7372
    1264:	746d6164 	strbtvc	r6, [sp], #-356	; 0xfffffe9c
    1268:	656e4f2f 	strbvs	r4, [lr, #-3887]!	; 0xfffff0d1
    126c:	76697244 	strbtvc	r7, [r9], -r4, asr #4
    1270:	6f442f65 	svcvs	0x00442f65
    1274:	656d756b 	strbvs	r7, [sp, #-1387]!	; 0xfffffa95
    1278:	472f746e 	strmi	r7, [pc, -lr, ror #8]!
    127c:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
    1280:	41442f62 	cmpmi	r4, r2, ror #30
    1284:	30393254 	eorscc	r3, r9, r4, asr r2
    1288:	72614c2d 	rsbvc	r4, r1, #11520	; 0x2d00
    128c:	7379736d 	cmnvc	r9, #-1275068415	; 0xb4000001
    1290:	2f6d6574 	svccs	0x006d6574
    1294:	2f646f6b 	svccs	0x00646f6b
    1298:	2f62696c 	svccs	0x0062696c
    129c:	334d5453 	movtcc	r5, #54355	; 0xd453
    12a0:	5f344632 	svcpl	0x00344632
    12a4:	2f62696c 	svccs	0x0062696c
    12a8:	334d5453 	movtcc	r5, #54355	; 0xd453
    12ac:	78344632 	ldmdavc	r4!, {r1, r4, r5, r9, sl, lr}
    12b0:	74535f78 	ldrbvc	r5, [r3], #-3960	; 0xfffff088
    12b4:	72655064 	rsbvc	r5, r5, #100	; 0x64
    12b8:	5f687069 	svcpl	0x00687069
    12bc:	76697244 	strbtvc	r7, [r9], -r4, asr #4
    12c0:	732f7265 			; <UNDEFINED> instruction: 0x732f7265
    12c4:	732f6372 			; <UNDEFINED> instruction: 0x732f6372
    12c8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    12cc:	78783466 	ldmdavc	r8!, {r1, r2, r5, r6, sl, ip, sp}^
    12d0:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
    12d4:	00632e6f 	rsbeq	r2, r3, pc, ror #28
    12d8:	4f495047 	svcmi	0x00495047
    12dc:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    12e0:	0074696e 	rsbseq	r6, r4, lr, ror #18
    12e4:	4f495047 	svcmi	0x00495047
    12e8:	6165525f 	cmnvs	r5, pc, asr r2
    12ec:	706e4964 	rsbvc	r4, lr, r4, ror #18
    12f0:	61447475 	hvcvs	18245	; 0x4745
    12f4:	69426174 	stmdbvs	r2, {r2, r4, r5, r6, r8, sp, lr}^
    12f8:	50470074 	subpl	r0, r7, r4, ror r0
    12fc:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
    1300:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    1304:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    1308:	6f500074 	svcvs	0x00500074
    130c:	61567472 	cmpvs	r6, r2, ror r4
    1310:	5047006c 	subpl	r0, r7, ip, rrx
    1314:	505f4f49 	subspl	r4, pc, r9, asr #30
    1318:	6f536e69 	svcvs	0x00536e69
    131c:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
    1320:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1324:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xfffff0b1
    1328:	6e496461 	cdpvs	4, 4, cr6, cr9, cr1, {3}
    132c:	44747570 	ldrbtmi	r7, [r4], #-1392	; 0xfffffa90
    1330:	00617461 	rsbeq	r7, r1, r1, ror #8
    1334:	4f495047 	svcmi	0x00495047
    1338:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    133c:	6b636f4c 	blvs	18dd074 <startup-0x1e722f8c>
    1340:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1344:	42006769 	andmi	r6, r0, #27525120	; 0x1a40000
    1348:	63417469 	movtvs	r7, #5225	; 0x1469
    134c:	6e6f6974 			; <UNDEFINED> instruction: 0x6e6f6974
    1350:	72756300 	rsbsvc	r6, r5, #0, 6
    1354:	746e6572 	strbtvc	r6, [lr], #-1394	; 0xfffffa8e
    1358:	006e6970 	rsbeq	r6, lr, r0, ror r9
    135c:	4f495047 	svcmi	0x00495047
    1360:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    1364:	47006574 	smlsdxmi	r0, r4, r5, r6
    1368:	784f4950 	stmdavc	pc, {r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    136c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1370:	6f545f4f 	svcvs	0x00545f4f
    1374:	656c6767 	strbvs	r6, [ip, #-1895]!	; 0xfffff899
    1378:	73746942 	cmnvc	r4, #1081344	; 0x108000
    137c:	6d657400 	cfstrdvs	mvd7, [r5, #-0]
    1380:	00325f70 	eorseq	r5, r2, r0, ror pc
    1384:	4f495047 	svcmi	0x00495047
    1388:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    138c:	6f434641 	svcvs	0x00434641
    1390:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1394:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1398:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xfffff0b1
    139c:	754f6461 	strbvc	r6, [pc, #-1121]	; f43 <startup-0x1ffff0bd>
    13a0:	74757074 	ldrbtvc	r7, [r5], #-116	; 0xffffff8c
    13a4:	61746144 	cmnvs	r4, r4, asr #2
    13a8:	00746942 	rsbseq	r6, r4, r2, asr #18
    13ac:	4349564e 	movtmi	r5, #38478	; 0x964e
    13b0:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    13b4:	70795474 	rsbsvc	r5, r9, r4, ror r4
    13b8:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    13bc:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    13c0:	52495f43 	subpl	r5, r9, #268	; 0x10c
    13c4:	61684351 	cmnvs	r8, r1, asr r3
    13c8:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    13cc:	00646d43 	rsbeq	r6, r4, r3, asr #26
    13d0:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
    13d4:	5f6b6369 	svcpl	0x006b6369
    13d8:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    13dc:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    13e0:	564e0065 	strbpl	r0, [lr], -r5, rrx
    13e4:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    13e8:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    13ec:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    13f0:	564e0074 			; <UNDEFINED> instruction: 0x564e0074
    13f4:	505f4349 	subspl	r4, pc, r9, asr #6
    13f8:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    13fc:	47797469 	ldrbmi	r7, [r9, -r9, ror #8]!
    1400:	70756f72 	rsbsvc	r6, r5, r2, ror pc
    1404:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1408:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    140c:	74007469 	strvc	r7, [r0], #-1129	; 0xfffffb97
    1410:	7270706d 	rsbsvc	r7, r0, #109	; 0x6d
    1414:	664f0065 	strbvs	r0, [pc], -r5, rrx
    1418:	74657366 	strbtvc	r7, [r5], #-870	; 0xfffffc9a
    141c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1420:	65535f43 	ldrbvs	r5, [r3, #-3907]	; 0xfffff0bd
    1424:	63655674 	cmnvs	r5, #116, 12	; 0x7400000
    1428:	54726f74 	ldrbtpl	r6, [r2], #-3956	; 0xfffff08c
    142c:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
    1430:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1434:	00627573 	rsbeq	r7, r2, r3, ror r5
    1438:	4349564e 	movtmi	r5, #38478	; 0x964e
    143c:	7379535f 	cmnvc	r9, #2080374785	; 0x7c000001
    1440:	4c6d6574 	cfstr64mi	mvdx6, [sp], #-464	; 0xfffffe30
    1444:	6e6f4350 	mcrvs	3, 3, r4, cr15, cr0, {2}
    1448:	00676966 	rsbeq	r6, r7, r6, ror #18
    144c:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
    1450:	5f6b6369 	svcpl	0x006b6369
    1454:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    1458:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    145c:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    1460:	00676966 	rsbeq	r6, r7, r6, ror #18
    1464:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    1468:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    146c:	00797469 	rsbseq	r7, r9, r9, ror #8
    1470:	4349564e 	movtmi	r5, #38478	; 0x964e
    1474:	5152495f 	cmppl	r2, pc, asr r9
    1478:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    147c:	006c656e 	rsbeq	r6, ip, lr, ror #10
    1480:	4349564e 	movtmi	r5, #38478	; 0x964e
    1484:	5152495f 	cmppl	r2, pc, asr r9
    1488:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    148c:	536c656e 	cmnpl	ip, #461373440	; 0x1b800000
    1490:	72506275 	subsvc	r6, r0, #1342177287	; 0x50000007
    1494:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    1498:	4e007974 			; <UNDEFINED> instruction: 0x4e007974
    149c:	5f434956 	svcpl	0x00434956
    14a0:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    14a4:	6e6e6168 	powvsez	f6, f6, #0.0
    14a8:	72506c65 	subsvc	r6, r0, #25856	; 0x6500
    14ac:	706d6565 	rsbvc	r6, sp, r5, ror #10
    14b0:	6e6f6974 			; <UNDEFINED> instruction: 0x6e6f6974
    14b4:	6f697250 	svcvs	0x00697250
    14b8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    14bc:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    14c0:	65565f43 	ldrbvs	r5, [r6, #-3907]	; 0xfffff0bd
    14c4:	61547463 	cmpvs	r4, r3, ror #8
    14c8:	3a430062 	bcc	10c1658 <startup-0x1ef3e9a8>
    14cc:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
    14d0:	412f7372 			; <UNDEFINED> instruction: 0x412f7372
    14d4:	746d6164 	strbtvc	r6, [sp], #-356	; 0xfffffe9c
    14d8:	656e4f2f 	strbvs	r4, [lr, #-3887]!	; 0xfffff0d1
    14dc:	76697244 	strbtvc	r7, [r9], -r4, asr #4
    14e0:	6f442f65 	svcvs	0x00442f65
    14e4:	656d756b 	strbvs	r7, [sp, #-1387]!	; 0xfffffa95
    14e8:	472f746e 	strmi	r7, [pc, -lr, ror #8]!
    14ec:	75487469 	strbvc	r7, [r8, #-1129]	; 0xfffffb97
    14f0:	41442f62 	cmpmi	r4, r2, ror #30
    14f4:	30393254 	eorscc	r3, r9, r4, asr r2
    14f8:	72614c2d 	rsbvc	r4, r1, #11520	; 0x2d00
    14fc:	7379736d 	cmnvc	r9, #-1275068415	; 0xb4000001
    1500:	2f6d6574 	svccs	0x006d6574
    1504:	2f646f6b 	svccs	0x00646f6b
    1508:	2f62696c 	svccs	0x0062696c
    150c:	334d5453 	movtcc	r5, #54355	; 0xd453
    1510:	5f344632 	svcpl	0x00344632
    1514:	2f62696c 	svccs	0x0062696c
    1518:	334d5453 	movtcc	r5, #54355	; 0xd453
    151c:	78344632 	ldmdavc	r4!, {r1, r4, r5, r9, sl, lr}
    1520:	74535f78 	ldrbvc	r5, [r3], #-3960	; 0xfffff088
    1524:	72655064 	rsbvc	r5, r5, #100	; 0x64
    1528:	5f687069 	svcpl	0x00687069
    152c:	76697244 	strbtvc	r7, [r9], -r4, asr #4
    1530:	732f7265 			; <UNDEFINED> instruction: 0x732f7265
    1534:	6d2f6372 	stcvs	3, cr6, [pc, #-456]!	; 1374 <startup-0x1fffec8c>
    1538:	2e637369 	cdpcs	3, 6, cr7, cr3, cr9, {3}
    153c:	6f4c0063 	svcvs	0x004c0063
    1540:	776f5077 			; <UNDEFINED> instruction: 0x776f5077
    1544:	6f4d7265 	svcvs	0x004d7265
    1548:	4e006564 	cfsh32mi	mvfx6, mvfx0, #52
    154c:	5f434956 	svcpl	0x00434956
    1550:	6f697250 	svcvs	0x00697250
    1554:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1558:	756f7247 	strbvc	r7, [pc, #-583]!	; 1319 <startup-0x1fffece7>
    155c:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
    1560:	00676966 	rsbeq	r6, r7, r6, ror #18
    1564:	66667562 	strbtvs	r7, [r6], -r2, ror #10
    1568:	75507265 	ldrbvc	r7, [r0, #-613]	; 0xfffffd9b
    156c:	6f630074 	svcvs	0x00630074
    1570:	00746e75 	rsbseq	r6, r4, r5, ror lr
    1574:	552f3a43 	strpl	r3, [pc, #-2627]!	; b39 <startup-0x1ffff4c7>
    1578:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
    157c:	6164412f 	cmnvs	r4, pc, lsr #2
    1580:	4f2f746d 	svcmi	0x002f746d
    1584:	7244656e 	subvc	r6, r4, #461373440	; 0x1b800000
    1588:	2f657669 	svccs	0x00657669
    158c:	756b6f44 	strbvc	r6, [fp, #-3908]!	; 0xfffff0bc
    1590:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
    1594:	7469472f 	strbtvc	r4, [r9], #-1839	; 0xfffff8d1
    1598:	2f627548 	svccs	0x00627548
    159c:	32544144 	subscc	r4, r4, #68, 2
    15a0:	4c2d3039 	stcmi	0, cr3, [sp], #-228	; 0xffffff1c
    15a4:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    15a8:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0xfffffc87
    15ac:	6f6b2f6d 	svcvs	0x006b2f6d
    15b0:	696c2f64 	stmdbvs	ip!, {r2, r5, r6, r8, r9, sl, fp, sp}^
    15b4:	75622f62 	strbvc	r2, [r2, #-3938]!	; 0xfffff09e
    15b8:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    15bc:	4600632e 	strmi	r6, [r0], -lr, lsr #6
    15c0:	004f4649 	subeq	r4, pc, r9, asr #12
    15c4:	74736564 	ldrbtvc	r6, [r3], #-1380	; 0xfffffa9c
    15c8:	66756200 	ldrbtvs	r6, [r5], -r0, lsl #4
    15cc:	6c650066 	stclvs	0, cr0, [r5], #-408	; 0xfffffe68
    15d0:	62006d65 	andvs	r6, r0, #6464	; 0x1940
    15d4:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
    15d8:	74654772 	strbtvc	r4, [r5], #-1906	; 0xfffff88e
    15dc:	66756200 	ldrbtvs	r6, [r5], -r0, lsl #4
    15e0:	49726566 	ldmdbmi	r2!, {r1, r2, r5, r6, r8, sl, sp, lr}^
    15e4:	0074696e 	rsbseq	r6, r4, lr, ror #18
    15e8:	66667562 	strbtvs	r7, [r6], -r2, ror #10
    15ec:	69007265 	stmdbvs	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    15f0:	6765746e 	strbvs	r7, [r5, -lr, ror #8]!
    15f4:	69647265 	stmdbvs	r4!, {r0, r2, r5, r6, r9, ip, sp, lr}^
    15f8:	65646976 	strbvs	r6, [r4, #-2422]!	; 0xfffff68a
    15fc:	53550072 	cmppl	r5, #114	; 0x72
    1600:	5f545241 	svcpl	0x00545241
    1604:	41485043 	cmpmi	r8, r3, asr #32
    1608:	50544700 	subspl	r4, r4, r0, lsl #14
    160c:	53550052 	cmppl	r5, #82	; 0x52
    1610:	5f545241 	svcpl	0x00545241
    1614:	65636552 	strbvs	r6, [r3, #-1362]!	; 0xfffffaae
    1618:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
    161c:	656b6157 	strbvs	r6, [fp, #-343]!	; 0xfffffea9
    1620:	6d437055 	stclvs	0, cr7, [r3, #-340]	; 0xfffffeac
    1624:	53550064 	cmppl	r5, #100	; 0x64
    1628:	5f545241 	svcpl	0x00545241
    162c:	50746553 	rsbspl	r6, r4, r3, asr r5
    1630:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    1634:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    1638:	41535500 	cmpmi	r3, r0, lsl #10
    163c:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    1640:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1644:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1648:	494c5f54 	stmdbmi	ip, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    164c:	6572424e 	ldrbvs	r4, [r2, #-590]!	; 0xfffffdb2
    1650:	65446b61 	strbvs	r6, [r4, #-2913]	; 0xfffff49f
    1654:	74636574 	strbtvc	r6, [r3], #-1396	; 0xfffffa8c
    1658:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    165c:	55006874 	strpl	r6, [r0, #-2164]	; 0xfffff78c
    1660:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    1664:	656e4f5f 	strbvs	r4, [lr, #-3935]!	; 0xfffff0a1
    1668:	4d746942 			; <UNDEFINED> instruction: 0x4d746942
    166c:	6f687465 	svcvs	0x00687465
    1670:	646d4364 	strbtvs	r4, [sp], #-868	; 0xfffffc9c
    1674:	41535500 	cmpmi	r3, r0, lsl #10
    1678:	545f5452 	ldrbpl	r5, [pc], #-1106	; 1680 <startup-0x1fffe980>
    167c:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
    1680:	55006665 	strpl	r6, [r0, #-1637]	; 0xfffff99b
    1684:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    1688:	6f74535f 	svcvs	0x0074535f
    168c:	74694270 	strbtvc	r4, [r9], #-624	; 0xfffffd90
    1690:	53550073 	cmppl	r5, #115	; 0x73
    1694:	5f545241 	svcpl	0x00545241
    1698:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    169c:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    16a0:	70795474 	rsbsvc	r5, r9, r4, ror r4
    16a4:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    16a8:	41535500 	cmpmi	r3, r0, lsl #10
    16ac:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    16b0:	5500646d 	strpl	r6, [r0, #-1133]	; 0xfffffb93
    16b4:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    16b8:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    16bc:	74614464 	strbtvc	r4, [r1], #-1124	; 0xfffffb9c
    16c0:	53550061 	cmppl	r5, #97	; 0x61
    16c4:	5f545241 	svcpl	0x00545241
    16c8:	656b6157 	strbvs	r6, [fp, #-343]!	; 0xfffffea9
    16cc:	55007055 	strpl	r7, [r0, #-85]	; 0xffffffab
    16d0:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    16d4:	726f575f 	rsbvc	r5, pc, #24903680	; 0x17c0000
    16d8:	6e654c64 	cdpvs	12, 6, cr4, cr5, cr4, {3}
    16dc:	00687467 	rsbeq	r7, r8, r7, ror #8
    16e0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    16e4:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    16e8:	646d4341 	strbtvs	r4, [sp], #-833	; 0xfffffcbf
    16ec:	41535500 	cmpmi	r3, r0, lsl #10
    16f0:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    16f4:	42747361 	rsbsmi	r7, r4, #-2080374783	; 0x84000001
    16f8:	55007469 	strpl	r7, [r0, #-1129]	; 0xfffffb97
    16fc:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    1700:	7561425f 	strbvc	r4, [r1, #-607]!	; 0xfffffda1
    1704:	74615264 	strbtvc	r5, [r1], #-612	; 0xfffffd9c
    1708:	53550065 	cmppl	r5, #101	; 0x65
    170c:	5f545241 	svcpl	0x00545241
    1710:	41447249 	cmpmi	r4, r9, asr #4
    1714:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
    1718:	62706100 	rsbsvs	r6, r0, #0, 2
    171c:	636f6c63 	cmnvs	pc, #25344	; 0x6300
    1720:	5355006b 	cmppl	r5, #107	; 0x6b
    1724:	5f545241 	svcpl	0x00545241
    1728:	61656c43 	cmnvs	r5, r3, asr #24
    172c:	50544972 	subspl	r4, r4, r2, ror r9
    1730:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1734:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1738:	53550074 	cmppl	r5, #116	; 0x74
    173c:	5f545241 	svcpl	0x00545241
    1740:	72617547 	rsbvc	r7, r1, #297795584	; 0x11c00000
    1744:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!	; 0xfffffe70
    1748:	53550065 	cmppl	r5, #101	; 0x65
    174c:	5f545241 	svcpl	0x00545241
    1750:	424e494c 	submi	r4, lr, #76, 18	; 0x130000
    1754:	6b616572 	blvs	185ad24 <startup-0x1e7a52dc>
    1758:	65746544 	ldrbvs	r6, [r4, #-1348]!	; 0xfffffabc
    175c:	654c7463 	strbvs	r7, [ip, #-1123]	; 0xfffffb9d
    1760:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1764:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1768:	55006769 	strpl	r6, [r0, #-1897]	; 0xfffff897
    176c:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    1770:	414c465f 	cmpmi	ip, pc, asr r6
    1774:	53550047 	cmppl	r5, #71	; 0x47
    1778:	5f545241 	svcpl	0x00545241
    177c:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1780:	55007469 	strpl	r7, [r0, #-1129]	; 0xfffffb97
    1784:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    1788:	6f6c435f 	svcvs	0x006c435f
    178c:	6e496b63 	vmlsvs.f64	d22, d9, d19
    1790:	74537469 	ldrbvc	r7, [r3], #-1129	; 0xfffffb97
    1794:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
    1798:	41535500 	cmpmi	r3, r0, lsl #10
    179c:	505f5452 	subspl	r5, pc, r2, asr r4	; <UNPREDICTABLE>
    17a0:	74697261 	strbtvc	r7, [r9], #-609	; 0xfffffd9f
    17a4:	53550079 	cmppl	r5, #121	; 0x79
    17a8:	5f545241 	svcpl	0x00545241
    17ac:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    17b0:	7274536b 	rsbsvc	r5, r4, #-1409286143	; 0xac000001
    17b4:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    17b8:	0074696e 	rsbseq	r6, r4, lr, ror #18
    17bc:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    17c0:	61627874 	smcvs	10116	; 0x2784
    17c4:	55006573 	strpl	r6, [r0, #-1395]	; 0xfffffa8d
    17c8:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    17cc:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
    17d0:	6c467261 	sfmvs	f7, 2, [r6], {97}	; 0x61
    17d4:	55006761 	strpl	r6, [r0, #-1889]	; 0xfffff89f
    17d8:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    17dc:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
    17e0:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    17e4:	00737365 	rsbseq	r7, r3, r5, ror #6
    17e8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    17ec:	65535f54 	ldrbvs	r5, [r3, #-3924]	; 0xfffff0ac
    17f0:	61754774 	cmnvs	r5, r4, ror r7
    17f4:	69546472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, sp, lr}^
    17f8:	5500656d 	strpl	r6, [r0, #-1389]	; 0xfffffa93
    17fc:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    1800:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    1804:	65724264 	ldrbvs	r4, [r2, #-612]!	; 0xfffffd9c
    1808:	55006b61 	strpl	r6, [r0, #-2913]	; 0xfffff49f
    180c:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    1810:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    1814:	70795474 	rsbsvc	r5, r9, r4, ror r4
    1818:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    181c:	41535500 	cmpmi	r3, r0, lsl #10
    1820:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    1824:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    1828:	00676966 	rsbeq	r6, r7, r6, ror #18
    182c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1830:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    1834:	71655241 	cmnvc	r5, r1, asr #4
    1838:	41535500 	cmpmi	r3, r0, lsl #10
    183c:	00785452 	rsbseq	r5, r8, r2, asr r4
    1840:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1844:	61485f54 	cmpvs	r8, r4, asr pc
    1848:	61776472 	cmnvs	r7, r2, ror r4
    184c:	6c466572 	cfstr64vs	mvdx6, [r6], {114}	; 0x72
    1850:	6f43776f 	svcvs	0x0043776f
    1854:	6f72746e 	svcvs	0x0072746e
    1858:	5355006c 	cmppl	r5, #108	; 0x6c
    185c:	5f545241 	svcpl	0x00545241
    1860:	72616d53 	rsbvc	r6, r1, #5312	; 0x14c0
    1864:	72614374 	rsbvc	r4, r1, #116, 6	; 0xd0000001
    1868:	646d4364 	strbtvs	r4, [sp], #-868	; 0xfffffc9c
    186c:	41535500 	cmpmi	r3, r0, lsl #10
    1870:	4d5f5452 	cfldrdmi	mvd5, [pc, #-328]	; 1730 <startup-0x1fffe8d0>
    1874:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1878:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    187c:	64415f54 	strbvs	r5, [r1], #-3924	; 0xfffff0ac
    1880:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
    1884:	69620073 	stmdbvs	r2!, {r0, r1, r4, r5, r6}^
    1888:	736f7074 	cmnvc	pc, #116	; 0x74
    188c:	41535500 	cmpmi	r3, r0, lsl #10
    1890:	4f5f5452 	svcmi	0x005f5452
    1894:	53726576 	cmnpl	r2, #494927872	; 0x1d800000
    1898:	6c706d61 	ldclvs	13, cr6, [r0], #-388	; 0xfffffe7c
    189c:	38676e69 	stmdacc	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
    18a0:	00646d43 	rsbeq	r6, r4, r3, asr #26
    18a4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    18a8:	65475f54 	strbvs	r5, [r7, #-3924]	; 0xfffff0ac
    18ac:	53544974 	cmppl	r4, #116, 18	; 0x1d0000
    18b0:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
    18b4:	53550073 	cmppl	r5, #115	; 0x73
    18b8:	5f545241 	svcpl	0x00545241
    18bc:	434e494c 	movtmi	r4, #59724	; 0xe94c
    18c0:	5500646d 	strpl	r6, [r0, #-1133]	; 0xfffffb93
    18c4:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    18c8:	4472495f 	ldrbtmi	r4, [r2], #-2399	; 0xfffff6a1
    18cc:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    18d0:	00676966 	rsbeq	r6, r7, r6, ror #18
    18d4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    18d8:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    18dc:	006b636f 	rsbeq	r6, fp, pc, ror #6
    18e0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    18e4:	72495f54 	subvc	r5, r9, #84, 30	; 0x150
    18e8:	6d434144 	stfvse	f4, [r3, #-272]	; 0xfffffef0
    18ec:	72660064 	rsbvc	r0, r6, #100	; 0x64
    18f0:	69746361 	ldmdbvs	r4!, {r0, r5, r6, r8, r9, sp, lr}^
    18f4:	6c616e6f 	stclvs	14, cr6, [r1], #-444	; 0xfffffe44
    18f8:	69766964 	ldmdbvs	r6!, {r2, r5, r6, r8, fp, sp, lr}^
    18fc:	00726564 	rsbseq	r6, r2, r4, ror #10
    1900:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1904:	6d535f54 	ldclvs	15, cr5, [r3, #-336]	; 0xfffffeb0
    1908:	43747261 	cmnmi	r4, #268435462	; 0x10000006
    190c:	4e647261 	cdpmi	2, 6, cr7, cr4, cr1, {3}
    1910:	434b4341 	movtmi	r4, #45889	; 0xb341
    1914:	5500646d 	strpl	r6, [r0, #-1133]	; 0xfffffb93
    1918:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    191c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    1920:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1924:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
    1928:	55007375 	strpl	r7, [r0, #-885]	; 0xfffffc8b
    192c:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    1930:	0054495f 	subseq	r4, r4, pc, asr r9
    1934:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1938:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
    193c:	74537469 	ldrbvc	r7, [r3], #-1129	; 0xfffffb97
    1940:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
    1944:	43435200 	movtmi	r5, #12800	; 0x3200
    1948:	6f6c435f 	svcvs	0x006c435f
    194c:	53736b63 	cmnpl	r3, #101376	; 0x18c00
    1950:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
    1954:	53550073 	cmppl	r5, #115	; 0x73
    1958:	5f545241 	svcpl	0x00545241
    195c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1960:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    1964:	53550074 	cmppl	r5, #116	; 0x74
    1968:	5f545241 	svcpl	0x00545241
    196c:	656b6157 	strbvs	r6, [fp, #-343]!	; 0xfffffea9
    1970:	6f437055 	svcvs	0x00437055
    1974:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1978:	41535500 	cmpmi	r3, r0, lsl #10
    197c:	485f5452 	ldmdami	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    1980:	44666c61 	strbtmi	r6, [r6], #-3169	; 0xfffff39f
    1984:	656c7075 	strbvs	r7, [ip, #-117]!	; 0xffffff8b
    1988:	646d4378 	strbtvs	r4, [sp], #-888	; 0xfffffc88
    198c:	41535500 	cmpmi	r3, r0, lsl #10
    1990:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    1994:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    1998:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    199c:	53550074 	cmppl	r5, #116	; 0x74
    19a0:	5f545241 	svcpl	0x00545241
    19a4:	73657250 	cmnvc	r5, #80, 4
    19a8:	656c6163 	strbvs	r6, [ip, #-355]!	; 0xfffffe9d
    19ac:	53550072 	cmppl	r5, #114	; 0x72
    19b0:	5f545241 	svcpl	0x00545241
    19b4:	4c4f5043 	mcrrmi	0, 4, r5, pc, cr3
    19b8:	6d746900 			; <UNDEFINED> instruction: 0x6d746900
    19bc:	006b7361 	rsbeq	r7, fp, r1, ror #6
    19c0:	552f3a43 	strpl	r3, [pc, #-2627]!	; f85 <startup-0x1ffff07b>
    19c4:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
    19c8:	6164412f 	cmnvs	r4, pc, lsr #2
    19cc:	4f2f746d 	svcmi	0x002f746d
    19d0:	7244656e 	subvc	r6, r4, #461373440	; 0x1b800000
    19d4:	2f657669 	svccs	0x00657669
    19d8:	756b6f44 	strbvc	r6, [fp, #-3908]!	; 0xfffff0bc
    19dc:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
    19e0:	7469472f 	strbtvc	r4, [r9], #-1839	; 0xfffff8d1
    19e4:	2f627548 	svccs	0x00627548
    19e8:	32544144 	subscc	r4, r4, #68, 2
    19ec:	4c2d3039 	stcmi	0, cr3, [sp], #-228	; 0xffffff1c
    19f0:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    19f4:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0xfffffc87
    19f8:	6f6b2f6d 	svcvs	0x006b2f6d
    19fc:	696c2f64 	stmdbvs	ip!, {r2, r5, r6, r8, r9, sl, fp, sp}^
    1a00:	54532f62 	ldrbpl	r2, [r3], #-3938	; 0xfffff09e
    1a04:	4632334d 	ldrtmi	r3, [r2], -sp, asr #6
    1a08:	696c5f34 	stmdbvs	ip!, {r2, r4, r5, r8, r9, sl, fp, ip, lr}^
    1a0c:	54532f62 	ldrbpl	r2, [r3], #-3938	; 0xfffff09e
    1a10:	4632334d 	ldrtmi	r3, [r2], -sp, asr #6
    1a14:	5f787834 	svcpl	0x00787834
    1a18:	50647453 	rsbpl	r7, r4, r3, asr r4
    1a1c:	70697265 	rsbvc	r7, r9, r5, ror #4
    1a20:	72445f68 	subvc	r5, r4, #104, 30	; 0x1a0
    1a24:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
    1a28:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1a2c:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!	; 0xffffff44
    1a30:	34663233 	strbtcc	r3, [r6], #-563	; 0xfffffdcd
    1a34:	755f7878 	ldrbvc	r7, [pc, #-2168]	; 11c4 <startup-0x1fffee3c>
    1a38:	74726173 	ldrbtvc	r6, [r2], #-371	; 0xfffffe8d
    1a3c:	5500632e 	strpl	r6, [r0, #-814]	; 0xfffffcd2
    1a40:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    1a44:	6365525f 	cmnvs	r5, #-268435451	; 0xf0000005
    1a48:	65766965 	ldrbvs	r6, [r6, #-2405]!	; 0xfffff69b
    1a4c:	61746144 	cmnvs	r4, r4, asr #2
    1a50:	61737500 	cmnvs	r3, r0, lsl #10
    1a54:	65727472 	ldrbvs	r7, [r2, #-1138]!	; 0xfffffb8e
    1a58:	Address 0x00001a58 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <startup-0x1ef2f2dc>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	206d7241 	rsbcs	r7, sp, r1, asr #4
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xfffff2bb
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0xfffffb9c
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2073726f 	rsbscs	r7, r3, pc, ror #4
  2c:	30322d37 	eorscc	r2, r2, r7, lsr sp
  30:	712d3731 			; <UNDEFINED> instruction: 0x712d3731
  34:	616d2d34 	cmnvs	sp, r4, lsr sp
  38:	29726f6a 	ldmdbcs	r2!, {r1, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
  3c:	322e3720 	eorcc	r3, lr, #32, 14	; 0x800000
  40:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  44:	30373130 	eorscc	r3, r7, r0, lsr r1
  48:	20343039 	eorscs	r3, r4, r9, lsr r0
  4c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  50:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  54:	415b2029 	cmpmi	fp, r9, lsr #32
  58:	652f4d52 	strvs	r4, [pc, #-3410]!	; fffff30e <GPIO_Pins+0xdfffd0a2>
  5c:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  60:	2d646564 	cfstr64cs	mvdx6, [r4, #-400]!	; 0xfffffe70
  64:	72622d37 	rsbvc	r2, r2, #3520	; 0xdc0
  68:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  6c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  70:	6f697369 	svcvs	0x00697369
  74:	3532206e 	ldrcc	r2, [r2, #-110]!	; 0xffffff92
  78:	34303235 	ldrtcc	r3, [r0], #-565	; 0xfffffdcb
  7c:	Address 0x0000007c is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002b41 	andeq	r2, r0, r1, asr #22
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000021 	andeq	r0, r0, r1, lsr #32
  10:	2d533605 	ldclcs	6, cr3, [r3, #-20]	; 0xffffffec
  14:	0c06004d 	stceq	0, cr0, [r6], {77}	; 0x4d
  18:	01094d07 	tsteq	r9, r7, lsl #26
  1c:	01140412 	tsteq	r4, r2, lsl r4
  20:	03170115 	tsteq	r7, #1073741829	; 0x40000005
  24:	01190118 	tsteq	r9, r8, lsl r1
  28:	061e011a 			; <UNDEFINED> instruction: 0x061e011a

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	20000010 	andcs	r0, r0, r0, lsl r0
  1c:	00000060 	andeq	r0, r0, r0, rrx
  20:	40080e41 	andmi	r0, r8, r1, asr #28
  24:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
  28:	100e4101 	andne	r4, lr, r1, lsl #2
  2c:	00070d41 	andeq	r0, r7, r1, asr #26
  30:	0000001c 	andeq	r0, r0, ip, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	20000070 	andcs	r0, r0, r0, ror r0
  3c:	00000048 	andeq	r0, r0, r8, asr #32
  40:	40080e41 	andmi	r0, r8, r1, asr #28
  44:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
  48:	100e4101 	andne	r4, lr, r1, lsl #2
  4c:	00070d41 	andeq	r0, r7, r1, asr #26
  50:	00000018 	andeq	r0, r0, r8, lsl r0
  54:	00000000 	andeq	r0, r0, r0
  58:	200000b8 	strhcs	r0, [r0], -r8
  5c:	00000070 	andeq	r0, r0, r0, ror r0
  60:	40080e41 	andmi	r0, r8, r1, asr #28
  64:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
  68:	070d4101 	streq	r4, [sp, -r1, lsl #2]
  6c:	0000001c 	andeq	r0, r0, ip, lsl r0
  70:	00000000 	andeq	r0, r0, r0
  74:	20000128 	andcs	r0, r0, r8, lsr #2
  78:	00000028 	andeq	r0, r0, r8, lsr #32
  7c:	40080e41 	andmi	r0, r8, r1, asr #28
  80:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
  84:	100e4101 	andne	r4, lr, r1, lsl #2
  88:	00070d41 	andeq	r0, r7, r1, asr #26
  8c:	00000020 	andeq	r0, r0, r0, lsr #32
  90:	00000000 	andeq	r0, r0, r0
  94:	20000150 	andcs	r0, r0, r0, asr r1
  98:	0000005e 	andeq	r0, r0, lr, asr r0
  9c:	400c0e41 	andmi	r0, ip, r1, asr #28
  a0:	87400384 	strbhi	r0, [r0, -r4, lsl #7]
  a4:	018e4002 	orreq	r4, lr, r2
  a8:	41180e41 	tstmi	r8, r1, asr #28
  ac:	0000070d 	andeq	r0, r0, sp, lsl #14
  b0:	0000001c 	andeq	r0, r0, ip, lsl r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	200001ae 	andcs	r0, r0, lr, lsr #3
  bc:	0000003e 	andeq	r0, r0, lr, lsr r0
  c0:	40080e41 	andmi	r0, r8, r1, asr #28
  c4:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
  c8:	180e4101 	stmdane	lr, {r0, r8, lr}
  cc:	00070d41 	andeq	r0, r7, r1, asr #26
  d0:	0000001c 	andeq	r0, r0, ip, lsl r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	200001ec 	andcs	r0, r0, ip, ror #3
  dc:	00000020 	andeq	r0, r0, r0, lsr #32
  e0:	40080e41 	andmi	r0, r8, r1, asr #28
  e4:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
  e8:	100e4101 	andne	r4, lr, r1, lsl #2
  ec:	00070d41 	andeq	r0, r7, r1, asr #26
  f0:	0000001c 	andeq	r0, r0, ip, lsl r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	2000020c 	andcs	r0, r0, ip, lsl #4
  fc:	00000044 	andeq	r0, r0, r4, asr #32
 100:	40080e41 	andmi	r0, r8, r1, asr #28
 104:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 108:	100e4101 	andne	r4, lr, r1, lsl #2
 10c:	00070d41 	andeq	r0, r7, r1, asr #26
 110:	0000001c 	andeq	r0, r0, ip, lsl r0
 114:	00000000 	andeq	r0, r0, r0
 118:	20000250 	andcs	r0, r0, r0, asr r2
 11c:	00000020 	andeq	r0, r0, r0, lsr #32
 120:	40080e41 	andmi	r0, r8, r1, asr #28
 124:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 128:	100e4101 	andne	r4, lr, r1, lsl #2
 12c:	00070d41 	andeq	r0, r7, r1, asr #26
 130:	0000001c 	andeq	r0, r0, ip, lsl r0
 134:	00000000 	andeq	r0, r0, r0
 138:	20000270 	andcs	r0, r0, r0, ror r2
 13c:	0000003c 	andeq	r0, r0, ip, lsr r0
 140:	40080e41 	andmi	r0, r8, r1, asr #28
 144:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 148:	180e4101 	stmdane	lr, {r0, r8, lr}
 14c:	00070d41 	andeq	r0, r7, r1, asr #26
 150:	0000001c 	andeq	r0, r0, ip, lsl r0
 154:	00000000 	andeq	r0, r0, r0
 158:	200002ac 	andcs	r0, r0, ip, lsr #5
 15c:	00000020 	andeq	r0, r0, r0, lsr #32
 160:	40080e41 	andmi	r0, r8, r1, asr #28
 164:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 168:	100e4101 	andne	r4, lr, r1, lsl #2
 16c:	00070d41 	andeq	r0, r7, r1, asr #26
 170:	0000001c 	andeq	r0, r0, ip, lsl r0
 174:	00000000 	andeq	r0, r0, r0
 178:	200002cc 	andcs	r0, r0, ip, asr #5
 17c:	00000028 	andeq	r0, r0, r8, lsr #32
 180:	40080e41 	andmi	r0, r8, r1, asr #28
 184:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 188:	100e4101 	andne	r4, lr, r1, lsl #2
 18c:	00070d41 	andeq	r0, r7, r1, asr #26
 190:	0000001c 	andeq	r0, r0, ip, lsl r0
 194:	00000000 	andeq	r0, r0, r0
 198:	200002f4 	strdcs	r0, [r0], -r4
 19c:	00000020 	andeq	r0, r0, r0, lsr #32
 1a0:	40080e41 	andmi	r0, r8, r1, asr #28
 1a4:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 1a8:	100e4101 	andne	r4, lr, r1, lsl #2
 1ac:	00070d41 	andeq	r0, r7, r1, asr #26
 1b0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	20000314 	andcs	r0, r0, r4, lsl r3
 1bc:	00000030 	andeq	r0, r0, r0, lsr r0
 1c0:	40080e41 	andmi	r0, r8, r1, asr #28
 1c4:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 1c8:	180e4101 	stmdane	lr, {r0, r8, lr}
 1cc:	00070d41 	andeq	r0, r7, r1, asr #26
 1d0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1d4:	00000000 	andeq	r0, r0, r0
 1d8:	20000344 	andcs	r0, r0, r4, asr #6
 1dc:	00000020 	andeq	r0, r0, r0, lsr #32
 1e0:	40080e41 	andmi	r0, r8, r1, asr #28
 1e4:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 1e8:	100e4101 	andne	r4, lr, r1, lsl #2
 1ec:	00070d41 	andeq	r0, r7, r1, asr #26
 1f0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1f4:	00000000 	andeq	r0, r0, r0
 1f8:	20000364 	andcs	r0, r0, r4, ror #6
 1fc:	00000020 	andeq	r0, r0, r0, lsr #32
 200:	40080e41 	andmi	r0, r8, r1, asr #28
 204:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 208:	100e4101 	andne	r4, lr, r1, lsl #2
 20c:	00070d41 	andeq	r0, r7, r1, asr #26
 210:	0000001c 	andeq	r0, r0, ip, lsl r0
 214:	00000000 	andeq	r0, r0, r0
 218:	20000384 	andcs	r0, r0, r4, lsl #7
 21c:	00000040 	andeq	r0, r0, r0, asr #32
 220:	40080e41 	andmi	r0, r8, r1, asr #28
 224:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 228:	180e4101 	stmdane	lr, {r0, r8, lr}
 22c:	00070d41 	andeq	r0, r7, r1, asr #26
 230:	0000001c 	andeq	r0, r0, ip, lsl r0
 234:	00000000 	andeq	r0, r0, r0
 238:	200003c4 	andcs	r0, r0, r4, asr #7
 23c:	0000003c 	andeq	r0, r0, ip, lsr r0
 240:	40080e41 	andmi	r0, r8, r1, asr #28
 244:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 248:	180e4101 	stmdane	lr, {r0, r8, lr}
 24c:	00070d41 	andeq	r0, r7, r1, asr #26
 250:	0000001c 	andeq	r0, r0, ip, lsl r0
 254:	00000000 	andeq	r0, r0, r0
 258:	20000400 	andcs	r0, r0, r0, lsl #8
 25c:	00000034 	andeq	r0, r0, r4, lsr r0
 260:	40080e41 	andmi	r0, r8, r1, asr #28
 264:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 268:	180e4101 	stmdane	lr, {r0, r8, lr}
 26c:	00070d41 	andeq	r0, r7, r1, asr #26
 270:	00000018 	andeq	r0, r0, r8, lsl r0
 274:	00000000 	andeq	r0, r0, r0
 278:	20000434 	andcs	r0, r0, r4, lsr r4
 27c:	0000001c 	andeq	r0, r0, ip, lsl r0
 280:	40080e41 	andmi	r0, r8, r1, asr #28
 284:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 288:	070d4101 	streq	r4, [sp, -r1, lsl #2]
 28c:	0000001c 	andeq	r0, r0, ip, lsl r0
 290:	00000000 	andeq	r0, r0, r0
 294:	20000450 	andcs	r0, r0, r0, asr r4
 298:	00000034 	andeq	r0, r0, r4, lsr r0
 29c:	40080e41 	andmi	r0, r8, r1, asr #28
 2a0:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 2a4:	180e4101 	stmdane	lr, {r0, r8, lr}
 2a8:	00070d41 	andeq	r0, r7, r1, asr #26
 2ac:	0000001c 	andeq	r0, r0, ip, lsl r0
 2b0:	00000000 	andeq	r0, r0, r0
 2b4:	20000484 	andcs	r0, r0, r4, lsl #9
 2b8:	00000038 	andeq	r0, r0, r8, lsr r0
 2bc:	40080e41 	andmi	r0, r8, r1, asr #28
 2c0:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 2c4:	180e4101 	stmdane	lr, {r0, r8, lr}
 2c8:	00070d41 	andeq	r0, r7, r1, asr #26
 2cc:	0000001c 	andeq	r0, r0, ip, lsl r0
 2d0:	00000000 	andeq	r0, r0, r0
 2d4:	200004bc 			; <UNDEFINED> instruction: 0x200004bc
 2d8:	0000003c 	andeq	r0, r0, ip, lsr r0
 2dc:	40080e41 	andmi	r0, r8, r1, asr #28
 2e0:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 2e4:	180e4101 	stmdane	lr, {r0, r8, lr}
 2e8:	00070d41 	andeq	r0, r7, r1, asr #26
 2ec:	0000001c 	andeq	r0, r0, ip, lsl r0
 2f0:	00000000 	andeq	r0, r0, r0
 2f4:	200004f8 	strdcs	r0, [r0], -r8
 2f8:	00000158 	andeq	r0, r0, r8, asr r1
 2fc:	40080e41 	andmi	r0, r8, r1, asr #28
 300:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 304:	280e4101 	stmdacs	lr, {r0, r8, lr}
 308:	00070d41 	andeq	r0, r7, r1, asr #26
 30c:	0000001c 	andeq	r0, r0, ip, lsl r0
 310:	00000000 	andeq	r0, r0, r0
 314:	20000650 	andcs	r0, r0, r0, asr r6
 318:	00000060 	andeq	r0, r0, r0, rrx
 31c:	40080e41 	andmi	r0, r8, r1, asr #28
 320:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 324:	180e4101 	stmdane	lr, {r0, r8, lr}
 328:	00070d41 	andeq	r0, r7, r1, asr #26
 32c:	0000001c 	andeq	r0, r0, ip, lsl r0
 330:	00000000 	andeq	r0, r0, r0
 334:	200006b0 			; <UNDEFINED> instruction: 0x200006b0
 338:	00000020 	andeq	r0, r0, r0, lsr #32
 33c:	40080e41 	andmi	r0, r8, r1, asr #28
 340:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 344:	100e4101 	andne	r4, lr, r1, lsl #2
 348:	00070d41 	andeq	r0, r7, r1, asr #26
 34c:	0000001c 	andeq	r0, r0, ip, lsl r0
 350:	00000000 	andeq	r0, r0, r0
 354:	200006d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
 358:	00000020 	andeq	r0, r0, r0, lsr #32
 35c:	40080e41 	andmi	r0, r8, r1, asr #28
 360:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 364:	100e4101 	andne	r4, lr, r1, lsl #2
 368:	00070d41 	andeq	r0, r7, r1, asr #26
 36c:	0000001c 	andeq	r0, r0, ip, lsl r0
 370:	00000000 	andeq	r0, r0, r0
 374:	200006f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
 378:	0000001c 	andeq	r0, r0, ip, lsl r0
 37c:	40080e41 	andmi	r0, r8, r1, asr #28
 380:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 384:	100e4101 	andne	r4, lr, r1, lsl #2
 388:	00070d41 	andeq	r0, r7, r1, asr #26
 38c:	0000001c 	andeq	r0, r0, ip, lsl r0
 390:	00000000 	andeq	r0, r0, r0
 394:	2000070c 	andcs	r0, r0, ip, lsl #14
 398:	0000003c 	andeq	r0, r0, ip, lsr r0
 39c:	40080e41 	andmi	r0, r8, r1, asr #28
 3a0:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 3a4:	180e4101 	stmdane	lr, {r0, r8, lr}
 3a8:	00070d41 	andeq	r0, r7, r1, asr #26
 3ac:	0000001c 	andeq	r0, r0, ip, lsl r0
 3b0:	00000000 	andeq	r0, r0, r0
 3b4:	20000748 	andcs	r0, r0, r8, asr #14
 3b8:	0000003c 	andeq	r0, r0, ip, lsr r0
 3bc:	40080e41 	andmi	r0, r8, r1, asr #28
 3c0:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 3c4:	180e4101 	stmdane	lr, {r0, r8, lr}
 3c8:	00070d41 	andeq	r0, r7, r1, asr #26
 3cc:	0000001c 	andeq	r0, r0, ip, lsl r0
 3d0:	00000000 	andeq	r0, r0, r0
 3d4:	20000784 	andcs	r0, r0, r4, lsl #15
 3d8:	0000003c 	andeq	r0, r0, ip, lsr r0
 3dc:	40080e41 	andmi	r0, r8, r1, asr #28
 3e0:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 3e4:	180e4101 	stmdane	lr, {r0, r8, lr}
 3e8:	00070d41 	andeq	r0, r7, r1, asr #26
 3ec:	0000001c 	andeq	r0, r0, ip, lsl r0
 3f0:	00000000 	andeq	r0, r0, r0
 3f4:	200007c0 	andcs	r0, r0, r0, asr #15
 3f8:	00000040 	andeq	r0, r0, r0, asr #32
 3fc:	40080e41 	andmi	r0, r8, r1, asr #28
 400:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 404:	180e4101 	stmdane	lr, {r0, r8, lr}
 408:	00070d41 	andeq	r0, r7, r1, asr #26
 40c:	0000001c 	andeq	r0, r0, ip, lsl r0
 410:	00000000 	andeq	r0, r0, r0
 414:	20000800 	andcs	r0, r0, r0, lsl #16
 418:	0000003c 	andeq	r0, r0, ip, lsr r0
 41c:	40080e41 	andmi	r0, r8, r1, asr #28
 420:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 424:	180e4101 	stmdane	lr, {r0, r8, lr}
 428:	00070d41 	andeq	r0, r7, r1, asr #26
 42c:	0000001c 	andeq	r0, r0, ip, lsl r0
 430:	00000000 	andeq	r0, r0, r0
 434:	2000083c 	andcs	r0, r0, ip, lsr r8
 438:	0000001c 	andeq	r0, r0, ip, lsl r0
 43c:	40080e41 	andmi	r0, r8, r1, asr #28
 440:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 444:	100e4101 	andne	r4, lr, r1, lsl #2
 448:	00070d41 	andeq	r0, r7, r1, asr #26
 44c:	0000001c 	andeq	r0, r0, ip, lsl r0
 450:	00000000 	andeq	r0, r0, r0
 454:	20000858 	andcs	r0, r0, r8, asr r8
 458:	00000040 	andeq	r0, r0, r0, asr #32
 45c:	40080e41 	andmi	r0, r8, r1, asr #28
 460:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 464:	100e4101 	andne	r4, lr, r1, lsl #2
 468:	00070d41 	andeq	r0, r7, r1, asr #26
 46c:	0000001c 	andeq	r0, r0, ip, lsl r0
 470:	00000000 	andeq	r0, r0, r0
 474:	20000898 	mulcs	r0, r8, r8
 478:	00000040 	andeq	r0, r0, r0, asr #32
 47c:	40080e41 	andmi	r0, r8, r1, asr #28
 480:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 484:	100e4101 	andne	r4, lr, r1, lsl #2
 488:	00070d41 	andeq	r0, r7, r1, asr #26
 48c:	0000001c 	andeq	r0, r0, ip, lsl r0
 490:	00000000 	andeq	r0, r0, r0
 494:	200008d8 	ldrdcs	r0, [r0], -r8
 498:	00000040 	andeq	r0, r0, r0, asr #32
 49c:	40080e41 	andmi	r0, r8, r1, asr #28
 4a0:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 4a4:	100e4101 	andne	r4, lr, r1, lsl #2
 4a8:	00070d41 	andeq	r0, r7, r1, asr #26
 4ac:	0000001c 	andeq	r0, r0, ip, lsl r0
 4b0:	00000000 	andeq	r0, r0, r0
 4b4:	20000918 	andcs	r0, r0, r8, lsl r9
 4b8:	00000040 	andeq	r0, r0, r0, asr #32
 4bc:	40080e41 	andmi	r0, r8, r1, asr #28
 4c0:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 4c4:	100e4101 	andne	r4, lr, r1, lsl #2
 4c8:	00070d41 	andeq	r0, r7, r1, asr #26
 4cc:	0000001c 	andeq	r0, r0, ip, lsl r0
 4d0:	00000000 	andeq	r0, r0, r0
 4d4:	20000958 	andcs	r0, r0, r8, asr r9
 4d8:	00000040 	andeq	r0, r0, r0, asr #32
 4dc:	40080e41 	andmi	r0, r8, r1, asr #28
 4e0:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 4e4:	100e4101 	andne	r4, lr, r1, lsl #2
 4e8:	00070d41 	andeq	r0, r7, r1, asr #26
 4ec:	0000001c 	andeq	r0, r0, ip, lsl r0
 4f0:	00000000 	andeq	r0, r0, r0
 4f4:	20000998 	mulcs	r0, r8, r9
 4f8:	00000040 	andeq	r0, r0, r0, asr #32
 4fc:	40080e41 	andmi	r0, r8, r1, asr #28
 500:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 504:	100e4101 	andne	r4, lr, r1, lsl #2
 508:	00070d41 	andeq	r0, r7, r1, asr #26
 50c:	0000001c 	andeq	r0, r0, ip, lsl r0
 510:	00000000 	andeq	r0, r0, r0
 514:	200009d8 	ldrdcs	r0, [r0], -r8
 518:	00000040 	andeq	r0, r0, r0, asr #32
 51c:	40080e41 	andmi	r0, r8, r1, asr #28
 520:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 524:	100e4101 	andne	r4, lr, r1, lsl #2
 528:	00070d41 	andeq	r0, r7, r1, asr #26
 52c:	0000001c 	andeq	r0, r0, ip, lsl r0
 530:	00000000 	andeq	r0, r0, r0
 534:	20000a18 	andcs	r0, r0, r8, lsl sl
 538:	00000040 	andeq	r0, r0, r0, asr #32
 53c:	40080e41 	andmi	r0, r8, r1, asr #28
 540:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 544:	100e4101 	andne	r4, lr, r1, lsl #2
 548:	00070d41 	andeq	r0, r7, r1, asr #26
 54c:	0000001c 	andeq	r0, r0, ip, lsl r0
 550:	00000000 	andeq	r0, r0, r0
 554:	20000a58 	andcs	r0, r0, r8, asr sl
 558:	00000040 	andeq	r0, r0, r0, asr #32
 55c:	40080e41 	andmi	r0, r8, r1, asr #28
 560:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 564:	100e4101 	andne	r4, lr, r1, lsl #2
 568:	00070d41 	andeq	r0, r7, r1, asr #26
 56c:	0000001c 	andeq	r0, r0, ip, lsl r0
 570:	00000000 	andeq	r0, r0, r0
 574:	20000a98 	mulcs	r0, r8, sl
 578:	00000040 	andeq	r0, r0, r0, asr #32
 57c:	40080e41 	andmi	r0, r8, r1, asr #28
 580:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 584:	100e4101 	andne	r4, lr, r1, lsl #2
 588:	00070d41 	andeq	r0, r7, r1, asr #26
 58c:	0000001c 	andeq	r0, r0, ip, lsl r0
 590:	00000000 	andeq	r0, r0, r0
 594:	20000ad8 	ldrdcs	r0, [r0], -r8
 598:	00000040 	andeq	r0, r0, r0, asr #32
 59c:	40080e41 	andmi	r0, r8, r1, asr #28
 5a0:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 5a4:	100e4101 	andne	r4, lr, r1, lsl #2
 5a8:	00070d41 	andeq	r0, r7, r1, asr #26
 5ac:	0000001c 	andeq	r0, r0, ip, lsl r0
 5b0:	00000000 	andeq	r0, r0, r0
 5b4:	20000b18 	andcs	r0, r0, r8, lsl fp
 5b8:	00000040 	andeq	r0, r0, r0, asr #32
 5bc:	40080e41 	andmi	r0, r8, r1, asr #28
 5c0:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 5c4:	100e4101 	andne	r4, lr, r1, lsl #2
 5c8:	00070d41 	andeq	r0, r7, r1, asr #26
 5cc:	0000001c 	andeq	r0, r0, ip, lsl r0
 5d0:	00000000 	andeq	r0, r0, r0
 5d4:	20000b58 	andcs	r0, r0, r8, asr fp
 5d8:	00000040 	andeq	r0, r0, r0, asr #32
 5dc:	40080e41 	andmi	r0, r8, r1, asr #28
 5e0:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 5e4:	100e4101 	andne	r4, lr, r1, lsl #2
 5e8:	00070d41 	andeq	r0, r7, r1, asr #26
 5ec:	0000001c 	andeq	r0, r0, ip, lsl r0
 5f0:	00000000 	andeq	r0, r0, r0
 5f4:	20000b98 	mulcs	r0, r8, fp
 5f8:	00000040 	andeq	r0, r0, r0, asr #32
 5fc:	40080e41 	andmi	r0, r8, r1, asr #28
 600:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 604:	100e4101 	andne	r4, lr, r1, lsl #2
 608:	00070d41 	andeq	r0, r7, r1, asr #26
 60c:	0000001c 	andeq	r0, r0, ip, lsl r0
 610:	00000000 	andeq	r0, r0, r0
 614:	20000bd8 	ldrdcs	r0, [r0], -r8
 618:	00000040 	andeq	r0, r0, r0, asr #32
 61c:	40080e41 	andmi	r0, r8, r1, asr #28
 620:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 624:	100e4101 	andne	r4, lr, r1, lsl #2
 628:	00070d41 	andeq	r0, r7, r1, asr #26
 62c:	0000001c 	andeq	r0, r0, ip, lsl r0
 630:	00000000 	andeq	r0, r0, r0
 634:	20000c18 	andcs	r0, r0, r8, lsl ip
 638:	0000003c 	andeq	r0, r0, ip, lsr r0
 63c:	40080e41 	andmi	r0, r8, r1, asr #28
 640:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 644:	100e4101 	andne	r4, lr, r1, lsl #2
 648:	00070d41 	andeq	r0, r7, r1, asr #26
 64c:	0000001c 	andeq	r0, r0, ip, lsl r0
 650:	00000000 	andeq	r0, r0, r0
 654:	20000c54 	andcs	r0, r0, r4, asr ip
 658:	00000050 	andeq	r0, r0, r0, asr r0
 65c:	40080e41 	andmi	r0, r8, r1, asr #28
 660:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 664:	100e4101 	andne	r4, lr, r1, lsl #2
 668:	00070d41 	andeq	r0, r7, r1, asr #26
 66c:	0000001c 	andeq	r0, r0, ip, lsl r0
 670:	00000000 	andeq	r0, r0, r0
 674:	20000ca4 	andcs	r0, r0, r4, lsr #25
 678:	00000084 	andeq	r0, r0, r4, lsl #1
 67c:	40080e41 	andmi	r0, r8, r1, asr #28
 680:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 684:	200e4101 	andcs	r4, lr, r1, lsl #2
 688:	00070d41 	andeq	r0, r7, r1, asr #26
 68c:	00000018 	andeq	r0, r0, r8, lsl r0
 690:	00000000 	andeq	r0, r0, r0
 694:	20000d28 	andcs	r0, r0, r8, lsr #26
 698:	0000001c 	andeq	r0, r0, ip, lsl r0
 69c:	40080e41 	andmi	r0, r8, r1, asr #28
 6a0:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 6a4:	070d4101 	streq	r4, [sp, -r1, lsl #2]
 6a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 6ac:	00000000 	andeq	r0, r0, r0
 6b0:	20000d44 	andcs	r0, r0, r4, asr #26
 6b4:	00000044 	andeq	r0, r0, r4, asr #32
 6b8:	40080e41 	andmi	r0, r8, r1, asr #28
 6bc:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 6c0:	180e4101 	stmdane	lr, {r0, r8, lr}
 6c4:	00070d41 	andeq	r0, r7, r1, asr #26
 6c8:	0000001c 	andeq	r0, r0, ip, lsl r0
 6cc:	00000000 	andeq	r0, r0, r0
 6d0:	20000d88 	andcs	r0, r0, r8, lsl #27
 6d4:	00000020 	andeq	r0, r0, r0, lsr #32
 6d8:	40080e41 	andmi	r0, r8, r1, asr #28
 6dc:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 6e0:	100e4101 	andne	r4, lr, r1, lsl #2
 6e4:	00070d41 	andeq	r0, r7, r1, asr #26
 6e8:	0000000c 	andeq	r0, r0, ip
 6ec:	00000000 	andeq	r0, r0, r0
 6f0:	20000000 	andcs	r0, r0, r0
 6f4:	0000000c 	andeq	r0, r0, ip
 6f8:	0000001c 	andeq	r0, r0, ip, lsl r0
 6fc:	00000000 	andeq	r0, r0, r0
 700:	20000da8 	andcs	r0, r0, r8, lsr #27
 704:	0000004c 	andeq	r0, r0, ip, asr #32
 708:	40080e41 	andmi	r0, r8, r1, asr #28
 70c:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 710:	180e4101 	stmdane	lr, {r0, r8, lr}
 714:	00070d41 	andeq	r0, r7, r1, asr #26
 718:	0000001c 	andeq	r0, r0, ip, lsl r0
 71c:	00000000 	andeq	r0, r0, r0
 720:	20000df4 	strdcs	r0, [r0], -r4
 724:	000000a4 	andeq	r0, r0, r4, lsr #1
 728:	40080e41 	andmi	r0, r8, r1, asr #28
 72c:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 730:	180e4101 	stmdane	lr, {r0, r8, lr}
 734:	00070d41 	andeq	r0, r7, r1, asr #26
 738:	0000001c 	andeq	r0, r0, ip, lsl r0
 73c:	00000000 	andeq	r0, r0, r0
 740:	20000e98 	mulcs	r0, r8, lr
 744:	00000074 	andeq	r0, r0, r4, ror r0
 748:	40080e41 	andmi	r0, r8, r1, asr #28
 74c:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 750:	100e4101 	andne	r4, lr, r1, lsl #2
 754:	00070d41 	andeq	r0, r7, r1, asr #26
 758:	00000018 	andeq	r0, r0, r8, lsl r0
 75c:	00000000 	andeq	r0, r0, r0
 760:	20000f0c 	andcs	r0, r0, ip, lsl #30
 764:	00000018 	andeq	r0, r0, r8, lsl r0
 768:	40080e41 	andmi	r0, r8, r1, asr #28
 76c:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 770:	070d4101 	streq	r4, [sp, -r1, lsl #2]
 774:	0000001c 	andeq	r0, r0, ip, lsl r0
 778:	00000000 	andeq	r0, r0, r0
 77c:	20000f24 	andcs	r0, r0, r4, lsr #30
 780:	0000002c 	andeq	r0, r0, ip, lsr #32
 784:	40080e41 	andmi	r0, r8, r1, asr #28
 788:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 78c:	100e4101 	andne	r4, lr, r1, lsl #2
 790:	00070d41 	andeq	r0, r7, r1, asr #26
 794:	00000018 	andeq	r0, r0, r8, lsl r0
 798:	00000000 	andeq	r0, r0, r0
 79c:	20000f50 	andcs	r0, r0, r0, asr pc
 7a0:	00000034 	andeq	r0, r0, r4, lsr r0
 7a4:	40080e41 	andmi	r0, r8, r1, asr #28
 7a8:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 7ac:	070d4101 	streq	r4, [sp, -r1, lsl #2]
 7b0:	0000000c 	andeq	r0, r0, ip
 7b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 7b8:	7c020001 	stcvc	0, cr0, [r2], {1}
 7bc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 7c0:	0000001c 	andeq	r0, r0, ip, lsl r0
 7c4:	000007b0 			; <UNDEFINED> instruction: 0x000007b0
 7c8:	20000f84 	andcs	r0, r0, r4, lsl #31
 7cc:	00000170 	andeq	r0, r0, r0, ror r1
 7d0:	40080e41 	andmi	r0, r8, r1, asr #28
 7d4:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 7d8:	100e4101 	andne	r4, lr, r1, lsl #2
 7dc:	00070d41 	andeq	r0, r7, r1, asr #26
 7e0:	0000001c 	andeq	r0, r0, ip, lsl r0
 7e4:	000007b0 			; <UNDEFINED> instruction: 0x000007b0
 7e8:	200010f4 	strdcs	r1, [r0], -r4
 7ec:	00000118 	andeq	r0, r0, r8, lsl r1
 7f0:	40080e41 	andmi	r0, r8, r1, asr #28
 7f4:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 7f8:	200e4101 	andcs	r4, lr, r1, lsl #2
 7fc:	00070d41 	andeq	r0, r7, r1, asr #26
 800:	0000001c 	andeq	r0, r0, ip, lsl r0
 804:	000007b0 			; <UNDEFINED> instruction: 0x000007b0
 808:	2000120c 	andcs	r1, r0, ip, lsl #4
 80c:	00000034 	andeq	r0, r0, r4, lsr r0
 810:	40080e41 	andmi	r0, r8, r1, asr #28
 814:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 818:	100e4101 	andne	r4, lr, r1, lsl #2
 81c:	00070d41 	andeq	r0, r7, r1, asr #26
 820:	0000001c 	andeq	r0, r0, ip, lsl r0
 824:	000007b0 			; <UNDEFINED> instruction: 0x000007b0
 828:	20001240 	andcs	r1, r0, r0, asr #4
 82c:	00000046 	andeq	r0, r0, r6, asr #32
 830:	40080e41 	andmi	r0, r8, r1, asr #28
 834:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 838:	180e4101 	stmdane	lr, {r0, r8, lr}
 83c:	00070d41 	andeq	r0, r7, r1, asr #26
 840:	0000001c 	andeq	r0, r0, ip, lsl r0
 844:	000007b0 			; <UNDEFINED> instruction: 0x000007b0
 848:	20001286 	andcs	r1, r0, r6, lsl #5
 84c:	00000042 	andeq	r0, r0, r2, asr #32
 850:	40080e41 	andmi	r0, r8, r1, asr #28
 854:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 858:	180e4101 	stmdane	lr, {r0, r8, lr}
 85c:	00070d41 	andeq	r0, r7, r1, asr #26
 860:	0000001c 	andeq	r0, r0, ip, lsl r0
 864:	000007b0 			; <UNDEFINED> instruction: 0x000007b0
 868:	200012c8 	andcs	r1, r0, r8, asr #5
 86c:	00000016 	andeq	r0, r0, r6, lsl r0
 870:	40080e41 	andmi	r0, r8, r1, asr #28
 874:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 878:	100e4101 	andne	r4, lr, r1, lsl #2
 87c:	00070d41 	andeq	r0, r7, r1, asr #26
 880:	0000001c 	andeq	r0, r0, ip, lsl r0
 884:	000007b0 			; <UNDEFINED> instruction: 0x000007b0
 888:	200012de 	ldrdcs	r1, [r0], -lr
 88c:	00000042 	andeq	r0, r0, r2, asr #32
 890:	40080e41 	andmi	r0, r8, r1, asr #28
 894:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 898:	180e4101 	stmdane	lr, {r0, r8, lr}
 89c:	00070d41 	andeq	r0, r7, r1, asr #26
 8a0:	0000001c 	andeq	r0, r0, ip, lsl r0
 8a4:	000007b0 			; <UNDEFINED> instruction: 0x000007b0
 8a8:	20001320 	andcs	r1, r0, r0, lsr #6
 8ac:	00000016 	andeq	r0, r0, r6, lsl r0
 8b0:	40080e41 	andmi	r0, r8, r1, asr #28
 8b4:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 8b8:	100e4101 	andne	r4, lr, r1, lsl #2
 8bc:	00070d41 	andeq	r0, r7, r1, asr #26
 8c0:	0000001c 	andeq	r0, r0, ip, lsl r0
 8c4:	000007b0 			; <UNDEFINED> instruction: 0x000007b0
 8c8:	20001336 	andcs	r1, r0, r6, lsr r3
 8cc:	0000001e 	andeq	r0, r0, lr, lsl r0
 8d0:	40080e41 	andmi	r0, r8, r1, asr #28
 8d4:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 8d8:	100e4101 	andne	r4, lr, r1, lsl #2
 8dc:	00070d41 	andeq	r0, r7, r1, asr #26
 8e0:	0000001c 	andeq	r0, r0, ip, lsl r0
 8e4:	000007b0 			; <UNDEFINED> instruction: 0x000007b0
 8e8:	20001354 	andcs	r1, r0, r4, asr r3
 8ec:	0000001e 	andeq	r0, r0, lr, lsl r0
 8f0:	40080e41 	andmi	r0, r8, r1, asr #28
 8f4:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 8f8:	100e4101 	andne	r4, lr, r1, lsl #2
 8fc:	00070d41 	andeq	r0, r7, r1, asr #26
 900:	0000001c 	andeq	r0, r0, ip, lsl r0
 904:	000007b0 			; <UNDEFINED> instruction: 0x000007b0
 908:	20001372 	andcs	r1, r0, r2, ror r3
 90c:	0000003a 	andeq	r0, r0, sl, lsr r0
 910:	40080e41 	andmi	r0, r8, r1, asr #28
 914:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 918:	100e4101 	andne	r4, lr, r1, lsl #2
 91c:	00070d41 	andeq	r0, r7, r1, asr #26
 920:	0000001c 	andeq	r0, r0, ip, lsl r0
 924:	000007b0 			; <UNDEFINED> instruction: 0x000007b0
 928:	200013ac 	andcs	r1, r0, ip, lsr #7
 92c:	0000001e 	andeq	r0, r0, lr, lsl r0
 930:	40080e41 	andmi	r0, r8, r1, asr #28
 934:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 938:	100e4101 	andne	r4, lr, r1, lsl #2
 93c:	00070d41 	andeq	r0, r7, r1, asr #26
 940:	0000001c 	andeq	r0, r0, ip, lsl r0
 944:	000007b0 			; <UNDEFINED> instruction: 0x000007b0
 948:	200013ca 	andcs	r1, r0, sl, asr #7
 94c:	00000024 	andeq	r0, r0, r4, lsr #32
 950:	40080e41 	andmi	r0, r8, r1, asr #28
 954:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 958:	100e4101 	andne	r4, lr, r1, lsl #2
 95c:	00070d41 	andeq	r0, r7, r1, asr #26
 960:	0000001c 	andeq	r0, r0, ip, lsl r0
 964:	000007b0 			; <UNDEFINED> instruction: 0x000007b0
 968:	200013ee 	andcs	r1, r0, lr, ror #7
 96c:	000000a4 	andeq	r0, r0, r4, lsr #1
 970:	40080e41 	andmi	r0, r8, r1, asr #28
 974:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 978:	180e4101 	stmdane	lr, {r0, r8, lr}
 97c:	00070d41 	andeq	r0, r7, r1, asr #26
 980:	0000000c 	andeq	r0, r0, ip
 984:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 988:	7c020001 	stcvc	0, cr0, [r2], {1}
 98c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 990:	0000001c 	andeq	r0, r0, ip, lsl r0
 994:	00000980 	andeq	r0, r0, r0, lsl #19
 998:	20001494 	mulcs	r0, r4, r4
 99c:	00000024 	andeq	r0, r0, r4, lsr #32
 9a0:	40080e41 	andmi	r0, r8, r1, asr #28
 9a4:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 9a8:	100e4101 	andne	r4, lr, r1, lsl #2
 9ac:	00070d41 	andeq	r0, r7, r1, asr #26
 9b0:	00000024 	andeq	r0, r0, r4, lsr #32
 9b4:	00000980 	andeq	r0, r0, r0, lsl #19
 9b8:	200014b8 			; <UNDEFINED> instruction: 0x200014b8
 9bc:	000000f8 	strdeq	r0, [r0], -r8
 9c0:	40100e41 	andsmi	r0, r0, r1, asr #28
 9c4:	85400484 	strbhi	r0, [r0, #-1156]	; 0xfffffb7c
 9c8:	02874003 	addeq	r4, r7, #3
 9cc:	41018e40 	tstmi	r1, r0, asr #28
 9d0:	0d41200e 	stcleq	0, cr2, [r1, #-56]	; 0xffffffc8
 9d4:	00000007 	andeq	r0, r0, r7
 9d8:	0000001c 	andeq	r0, r0, ip, lsl r0
 9dc:	00000980 	andeq	r0, r0, r0, lsl #19
 9e0:	200015b0 			; <UNDEFINED> instruction: 0x200015b0
 9e4:	0000002c 	andeq	r0, r0, ip, lsr #32
 9e8:	40080e41 	andmi	r0, r8, r1, asr #28
 9ec:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 9f0:	100e4101 	andne	r4, lr, r1, lsl #2
 9f4:	00070d41 	andeq	r0, r7, r1, asr #26
 9f8:	0000001c 	andeq	r0, r0, ip, lsl r0
 9fc:	00000980 	andeq	r0, r0, r0, lsl #19
 a00:	200015dc 	ldrdcs	r1, [r0], -ip
 a04:	00000048 	andeq	r0, r0, r8, asr #32
 a08:	40080e41 	andmi	r0, r8, r1, asr #28
 a0c:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 a10:	100e4101 	andne	r4, lr, r1, lsl #2
 a14:	00070d41 	andeq	r0, r7, r1, asr #26
 a18:	0000001c 	andeq	r0, r0, ip, lsl r0
 a1c:	00000980 	andeq	r0, r0, r0, lsl #19
 a20:	20001624 	andcs	r1, r0, r4, lsr #12
 a24:	00000034 	andeq	r0, r0, r4, lsr r0
 a28:	40080e41 	andmi	r0, r8, r1, asr #28
 a2c:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 a30:	100e4101 	andne	r4, lr, r1, lsl #2
 a34:	00070d41 	andeq	r0, r7, r1, asr #26
 a38:	0000000c 	andeq	r0, r0, ip
 a3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 a40:	7c020001 	stcvc	0, cr0, [r2], {1}
 a44:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 a48:	0000001c 	andeq	r0, r0, ip, lsl r0
 a4c:	00000a38 	andeq	r0, r0, r8, lsr sl
 a50:	20001658 	andcs	r1, r0, r8, asr r6
 a54:	00000028 	andeq	r0, r0, r8, lsr #32
 a58:	40080e41 	andmi	r0, r8, r1, asr #28
 a5c:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 a60:	100e4101 	andne	r4, lr, r1, lsl #2
 a64:	00070d41 	andeq	r0, r7, r1, asr #26
 a68:	0000001c 	andeq	r0, r0, ip, lsl r0
 a6c:	00000a38 	andeq	r0, r0, r8, lsr sl
 a70:	20001680 	andcs	r1, r0, r0, lsl #13
 a74:	00000062 	andeq	r0, r0, r2, rrx
 a78:	40080e41 	andmi	r0, r8, r1, asr #28
 a7c:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 a80:	100e4101 	andne	r4, lr, r1, lsl #2
 a84:	00070d41 	andeq	r0, r7, r1, asr #26
 a88:	0000001c 	andeq	r0, r0, ip, lsl r0
 a8c:	00000a38 	andeq	r0, r0, r8, lsr sl
 a90:	200016e2 	andcs	r1, r0, r2, ror #13
 a94:	0000005e 	andeq	r0, r0, lr, asr r0
 a98:	40080e41 	andmi	r0, r8, r1, asr #28
 a9c:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 aa0:	100e4101 	andne	r4, lr, r1, lsl #2
 aa4:	00070d41 	andeq	r0, r7, r1, asr #26
 aa8:	0000000c 	andeq	r0, r0, ip
 aac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 ab0:	7c020001 	stcvc	0, cr0, [r2], {1}
 ab4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 ab8:	0000001c 	andeq	r0, r0, ip, lsl r0
 abc:	00000aa8 	andeq	r0, r0, r8, lsr #21
 ac0:	20001740 	andcs	r1, r0, r0, asr #14
 ac4:	00000130 	andeq	r0, r0, r0, lsr r1
 ac8:	40080e41 	andmi	r0, r8, r1, asr #28
 acc:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 ad0:	100e4101 	andne	r4, lr, r1, lsl #2
 ad4:	00070d41 	andeq	r0, r7, r1, asr #26
 ad8:	0000001c 	andeq	r0, r0, ip, lsl r0
 adc:	00000aa8 	andeq	r0, r0, r8, lsr #21
 ae0:	20001870 	andcs	r1, r0, r0, ror r8
 ae4:	00000194 	muleq	r0, r4, r1
 ae8:	40080e41 	andmi	r0, r8, r1, asr #28
 aec:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 af0:	300e4101 	andcc	r4, lr, r1, lsl #2
 af4:	00070d41 	andeq	r0, r7, r1, asr #26
 af8:	0000001c 	andeq	r0, r0, ip, lsl r0
 afc:	00000aa8 	andeq	r0, r0, r8, lsr #21
 b00:	20001a04 	andcs	r1, r0, r4, lsl #20
 b04:	00000036 	andeq	r0, r0, r6, lsr r0
 b08:	40080e41 	andmi	r0, r8, r1, asr #28
 b0c:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 b10:	100e4101 	andne	r4, lr, r1, lsl #2
 b14:	00070d41 	andeq	r0, r7, r1, asr #26
 b18:	0000001c 	andeq	r0, r0, ip, lsl r0
 b1c:	00000aa8 	andeq	r0, r0, r8, lsr #21
 b20:	20001a3a 	andcs	r1, r0, sl, lsr sl
 b24:	00000056 	andeq	r0, r0, r6, asr r0
 b28:	40080e41 	andmi	r0, r8, r1, asr #28
 b2c:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 b30:	180e4101 	stmdane	lr, {r0, r8, lr}
 b34:	00070d41 	andeq	r0, r7, r1, asr #26
 b38:	0000001c 	andeq	r0, r0, ip, lsl r0
 b3c:	00000aa8 	andeq	r0, r0, r8, lsr #21
 b40:	20001a90 	mulcs	r0, r0, sl
 b44:	00000028 	andeq	r0, r0, r8, lsr #32
 b48:	40080e41 	andmi	r0, r8, r1, asr #28
 b4c:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 b50:	100e4101 	andne	r4, lr, r1, lsl #2
 b54:	00070d41 	andeq	r0, r7, r1, asr #26
 b58:	0000001c 	andeq	r0, r0, ip, lsl r0
 b5c:	00000aa8 	andeq	r0, r0, r8, lsr #21
 b60:	20001ab8 			; <UNDEFINED> instruction: 0x20001ab8
 b64:	00000048 	andeq	r0, r0, r8, asr #32
 b68:	40080e41 	andmi	r0, r8, r1, asr #28
 b6c:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 b70:	100e4101 	andne	r4, lr, r1, lsl #2
 b74:	00070d41 	andeq	r0, r7, r1, asr #26
 b78:	0000001c 	andeq	r0, r0, ip, lsl r0
 b7c:	00000aa8 	andeq	r0, r0, r8, lsr #21
 b80:	20001b00 	andcs	r1, r0, r0, lsl #22
 b84:	0000003a 	andeq	r0, r0, sl, lsr r0
 b88:	40080e41 	andmi	r0, r8, r1, asr #28
 b8c:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 b90:	100e4101 	andne	r4, lr, r1, lsl #2
 b94:	00070d41 	andeq	r0, r7, r1, asr #26
 b98:	0000001c 	andeq	r0, r0, ip, lsl r0
 b9c:	00000aa8 	andeq	r0, r0, r8, lsr #21
 ba0:	20001b3a 	andcs	r1, r0, sl, lsr fp
 ba4:	00000046 	andeq	r0, r0, r6, asr #32
 ba8:	40080e41 	andmi	r0, r8, r1, asr #28
 bac:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 bb0:	100e4101 	andne	r4, lr, r1, lsl #2
 bb4:	00070d41 	andeq	r0, r7, r1, asr #26
 bb8:	0000001c 	andeq	r0, r0, ip, lsl r0
 bbc:	00000aa8 	andeq	r0, r0, r8, lsr #21
 bc0:	20001b80 	andcs	r1, r0, r0, lsl #23
 bc4:	00000048 	andeq	r0, r0, r8, asr #32
 bc8:	40080e41 	andmi	r0, r8, r1, asr #28
 bcc:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 bd0:	100e4101 	andne	r4, lr, r1, lsl #2
 bd4:	00070d41 	andeq	r0, r7, r1, asr #26
 bd8:	0000001c 	andeq	r0, r0, ip, lsl r0
 bdc:	00000aa8 	andeq	r0, r0, r8, lsr #21
 be0:	20001bc8 	andcs	r1, r0, r8, asr #23
 be4:	00000024 	andeq	r0, r0, r4, lsr #32
 be8:	40080e41 	andmi	r0, r8, r1, asr #28
 bec:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 bf0:	100e4101 	andne	r4, lr, r1, lsl #2
 bf4:	00070d41 	andeq	r0, r7, r1, asr #26
 bf8:	0000001c 	andeq	r0, r0, ip, lsl r0
 bfc:	00000aa8 	andeq	r0, r0, r8, lsr #21
 c00:	20001bec 	andcs	r1, r0, ip, ror #23
 c04:	0000001c 	andeq	r0, r0, ip, lsl r0
 c08:	40080e41 	andmi	r0, r8, r1, asr #28
 c0c:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 c10:	100e4101 	andne	r4, lr, r1, lsl #2
 c14:	00070d41 	andeq	r0, r7, r1, asr #26
 c18:	0000001c 	andeq	r0, r0, ip, lsl r0
 c1c:	00000aa8 	andeq	r0, r0, r8, lsr #21
 c20:	20001c08 	andcs	r1, r0, r8, lsl #24
 c24:	0000003a 	andeq	r0, r0, sl, lsr r0
 c28:	40080e41 	andmi	r0, r8, r1, asr #28
 c2c:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 c30:	100e4101 	andne	r4, lr, r1, lsl #2
 c34:	00070d41 	andeq	r0, r7, r1, asr #26
 c38:	0000001c 	andeq	r0, r0, ip, lsl r0
 c3c:	00000aa8 	andeq	r0, r0, r8, lsr #21
 c40:	20001c42 	andcs	r1, r0, r2, asr #24
 c44:	00000040 	andeq	r0, r0, r0, asr #32
 c48:	40080e41 	andmi	r0, r8, r1, asr #28
 c4c:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 c50:	100e4101 	andne	r4, lr, r1, lsl #2
 c54:	00070d41 	andeq	r0, r7, r1, asr #26
 c58:	0000001c 	andeq	r0, r0, ip, lsl r0
 c5c:	00000aa8 	andeq	r0, r0, r8, lsr #21
 c60:	20001c82 	andcs	r1, r0, r2, lsl #25
 c64:	0000003e 	andeq	r0, r0, lr, lsr r0
 c68:	40080e41 	andmi	r0, r8, r1, asr #28
 c6c:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 c70:	100e4101 	andne	r4, lr, r1, lsl #2
 c74:	00070d41 	andeq	r0, r7, r1, asr #26
 c78:	0000001c 	andeq	r0, r0, ip, lsl r0
 c7c:	00000aa8 	andeq	r0, r0, r8, lsr #21
 c80:	20001cc0 	andcs	r1, r0, r0, asr #25
 c84:	00000038 	andeq	r0, r0, r8, lsr r0
 c88:	40080e41 	andmi	r0, r8, r1, asr #28
 c8c:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 c90:	100e4101 	andne	r4, lr, r1, lsl #2
 c94:	00070d41 	andeq	r0, r7, r1, asr #26
 c98:	0000001c 	andeq	r0, r0, ip, lsl r0
 c9c:	00000aa8 	andeq	r0, r0, r8, lsr #21
 ca0:	20001cf8 	strdcs	r1, [r0], -r8
 ca4:	00000048 	andeq	r0, r0, r8, asr #32
 ca8:	40080e41 	andmi	r0, r8, r1, asr #28
 cac:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 cb0:	100e4101 	andne	r4, lr, r1, lsl #2
 cb4:	00070d41 	andeq	r0, r7, r1, asr #26
 cb8:	0000001c 	andeq	r0, r0, ip, lsl r0
 cbc:	00000aa8 	andeq	r0, r0, r8, lsr #21
 cc0:	20001d40 	andcs	r1, r0, r0, asr #26
 cc4:	00000020 	andeq	r0, r0, r0, lsr #32
 cc8:	40080e41 	andmi	r0, r8, r1, asr #28
 ccc:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 cd0:	100e4101 	andne	r4, lr, r1, lsl #2
 cd4:	00070d41 	andeq	r0, r7, r1, asr #26
 cd8:	0000001c 	andeq	r0, r0, ip, lsl r0
 cdc:	00000aa8 	andeq	r0, r0, r8, lsr #21
 ce0:	20001d60 	andcs	r1, r0, r0, ror #26
 ce4:	00000040 	andeq	r0, r0, r0, asr #32
 ce8:	40080e41 	andmi	r0, r8, r1, asr #28
 cec:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 cf0:	100e4101 	andne	r4, lr, r1, lsl #2
 cf4:	00070d41 	andeq	r0, r7, r1, asr #26
 cf8:	0000001c 	andeq	r0, r0, ip, lsl r0
 cfc:	00000aa8 	andeq	r0, r0, r8, lsr #21
 d00:	20001da0 	andcs	r1, r0, r0, lsr #27
 d04:	0000003e 	andeq	r0, r0, lr, lsr r0
 d08:	40080e41 	andmi	r0, r8, r1, asr #28
 d0c:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 d10:	100e4101 	andne	r4, lr, r1, lsl #2
 d14:	00070d41 	andeq	r0, r7, r1, asr #26
 d18:	0000001c 	andeq	r0, r0, ip, lsl r0
 d1c:	00000aa8 	andeq	r0, r0, r8, lsr #21
 d20:	20001dde 	ldrdcs	r1, [r0], -lr
 d24:	00000040 	andeq	r0, r0, r0, asr #32
 d28:	40080e41 	andmi	r0, r8, r1, asr #28
 d2c:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 d30:	100e4101 	andne	r4, lr, r1, lsl #2
 d34:	00070d41 	andeq	r0, r7, r1, asr #26
 d38:	0000001c 	andeq	r0, r0, ip, lsl r0
 d3c:	00000aa8 	andeq	r0, r0, r8, lsr #21
 d40:	20001e1e 	andcs	r1, r0, lr, lsl lr
 d44:	00000040 	andeq	r0, r0, r0, asr #32
 d48:	40080e41 	andmi	r0, r8, r1, asr #28
 d4c:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 d50:	100e4101 	andne	r4, lr, r1, lsl #2
 d54:	00070d41 	andeq	r0, r7, r1, asr #26
 d58:	0000001c 	andeq	r0, r0, ip, lsl r0
 d5c:	00000aa8 	andeq	r0, r0, r8, lsr #21
 d60:	20001e5e 	andcs	r1, r0, lr, asr lr
 d64:	00000038 	andeq	r0, r0, r8, lsr r0
 d68:	40080e41 	andmi	r0, r8, r1, asr #28
 d6c:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 d70:	100e4101 	andne	r4, lr, r1, lsl #2
 d74:	00070d41 	andeq	r0, r7, r1, asr #26
 d78:	0000001c 	andeq	r0, r0, ip, lsl r0
 d7c:	00000aa8 	andeq	r0, r0, r8, lsr #21
 d80:	20001e96 	mulcs	r0, r6, lr
 d84:	00000040 	andeq	r0, r0, r0, asr #32
 d88:	40080e41 	andmi	r0, r8, r1, asr #28
 d8c:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 d90:	100e4101 	andne	r4, lr, r1, lsl #2
 d94:	00070d41 	andeq	r0, r7, r1, asr #26
 d98:	0000001c 	andeq	r0, r0, ip, lsl r0
 d9c:	00000aa8 	andeq	r0, r0, r8, lsr #21
 da0:	20001ed6 	ldrdcs	r1, [r0], -r6
 da4:	00000052 	andeq	r0, r0, r2, asr r0
 da8:	40080e41 	andmi	r0, r8, r1, asr #28
 dac:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 db0:	100e4101 	andne	r4, lr, r1, lsl #2
 db4:	00070d41 	andeq	r0, r7, r1, asr #26
 db8:	0000001c 	andeq	r0, r0, ip, lsl r0
 dbc:	00000aa8 	andeq	r0, r0, r8, lsr #21
 dc0:	20001f28 	andcs	r1, r0, r8, lsr #30
 dc4:	0000009a 	muleq	r0, sl, r0
 dc8:	40080e41 	andmi	r0, r8, r1, asr #28
 dcc:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 dd0:	200e4101 	andcs	r4, lr, r1, lsl #2
 dd4:	00070d41 	andeq	r0, r7, r1, asr #26
 dd8:	0000001c 	andeq	r0, r0, ip, lsl r0
 ddc:	00000aa8 	andeq	r0, r0, r8, lsr #21
 de0:	20001fc2 	andcs	r1, r0, r2, asr #31
 de4:	00000048 	andeq	r0, r0, r8, asr #32
 de8:	40080e41 	andmi	r0, r8, r1, asr #28
 dec:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 df0:	180e4101 	stmdane	lr, {r0, r8, lr}
 df4:	00070d41 	andeq	r0, r7, r1, asr #26
 df8:	0000001c 	andeq	r0, r0, ip, lsl r0
 dfc:	00000aa8 	andeq	r0, r0, r8, lsr #21
 e00:	2000200a 	andcs	r2, r0, sl
 e04:	00000022 	andeq	r0, r0, r2, lsr #32
 e08:	40080e41 	andmi	r0, r8, r1, asr #28
 e0c:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 e10:	100e4101 	andne	r4, lr, r1, lsl #2
 e14:	00070d41 	andeq	r0, r7, r1, asr #26
 e18:	0000001c 	andeq	r0, r0, ip, lsl r0
 e1c:	00000aa8 	andeq	r0, r0, r8, lsr #21
 e20:	2000202c 	andcs	r2, r0, ip, lsr #32
 e24:	000000ca 	andeq	r0, r0, sl, asr #1
 e28:	40080e41 	andmi	r0, r8, r1, asr #28
 e2c:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 e30:	200e4101 	andcs	r4, lr, r1, lsl #2
 e34:	00070d41 	andeq	r0, r7, r1, asr #26
 e38:	0000001c 	andeq	r0, r0, ip, lsl r0
 e3c:	00000aa8 	andeq	r0, r0, r8, lsr #21
 e40:	200020f6 	strdcs	r2, [r0], -r6
 e44:	00000048 	andeq	r0, r0, r8, asr #32
 e48:	40080e41 	andmi	r0, r8, r1, asr #28
 e4c:	8e400287 	cdphi	2, 4, cr0, cr0, cr7, {4}
 e50:	180e4101 	stmdane	lr, {r0, r8, lr}
 e54:	00070d41 	andeq	r0, r7, r1, asr #26
 e58:	0000000c 	andeq	r0, r0, ip
 e5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 e60:	7c010001 	stcvc	0, cr0, [r1], {1}
 e64:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 e68:	0000000c 	andeq	r0, r0, ip
 e6c:	00000e58 	andeq	r0, r0, r8, asr lr
 e70:	20002141 	andcs	r2, r0, r1, asr #2
 e74:	0000010a 	andeq	r0, r0, sl, lsl #2
