Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Apr 20 12:15:55 2019
| Host         : DESKTOP-DR3C0JT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fsm_global_control_sets_placed.rpt
| Design       : fsm_global
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    36 |
| Unused register locations in slices containing registers |   113 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |              71 |           25 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             396 |          106 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+--------------------------------------------+--------------------------------+------------------+----------------+
|          Clock Signal         |                Enable Signal               |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-------------------------------+--------------------------------------------+--------------------------------+------------------+----------------+
|  clk_gen/inst/clk_100MHz      |                                            |                                |                3 |              4 |
|  clk_gen/inst/clk_100MHz      | CONT/SAMP/counter32[3]_i_1_n_0             | reset_IBUF                     |                1 |              4 |
|  clk_gen/inst/clk_100MHz      | CONT/SAMP/input_fsm_state_reg[1]_0[0]      | reset_IBUF                     |                2 |              4 |
|  clk_gen/inst/clk_100MHz      | CONT/INPUT_MEMO/contador[3]_i_1_n_0        | reset_IBUF                     |                1 |              4 |
| ~CONT/SAMP/frame_num_reg[4]_0 |                                            | CONT/SAMP/frame_num[4]_i_2_n_0 |                2 |              5 |
|  clk_gen/inst/clk_100MHz      | CONT/SAMP/address_buf2_reg[8][0]           | reset_IBUF                     |                2 |              9 |
|  clk_gen/inst/clk_100MHz      | CONT/SAMP/address_buf2r_reg[0][0]          | reset_IBUF                     |                2 |              9 |
|  clk_gen/inst/clk_100MHz      | CONT/SAMP/counter_buf0r_reg[0][0]          | reset_IBUF                     |                2 |              9 |
|  clk_gen/inst/clk_100MHz      | CONT/SAMP/address_buf3r_reg[0][0]          | reset_IBUF                     |                3 |              9 |
|  clk_gen/inst/clk_100MHz      | CONT/SAMP/Q[2]                             | reset_IBUF                     |                2 |              9 |
|  clk_gen/inst/clk_100MHz      | CONT/SAMP/address_buf1r_reg[0][0]          | reset_IBUF                     |                2 |              9 |
|  clk_gen/inst/clk_100MHz      | CONT/SAMP/E[0]                             | reset_IBUF                     |                2 |              9 |
|  clk_gen/inst/clk_100MHz      | CONT/INPUT_MEMO/E[0]                       | reset_IBUF                     |                6 |              9 |
|  clk_gen/inst/clk_100MHz      | CONT/INPUT_MEMO/add3[8]_i_1_n_0            | reset_IBUF                     |                2 |             10 |
|  clk_gen/inst/clk_100MHz      | CONT/INPUT_MEMO/add0[8]_i_1_n_0            | reset_IBUF                     |                2 |             10 |
|  clk_gen/inst/clk_100MHz      | CONT/INPUT_MEMO/add2[8]_i_1_n_0            | reset_IBUF                     |                3 |             10 |
|  clk_gen/inst/clk_100MHz      | CONT/INPUT_MEMO/add1[8]_i_1_n_0            | reset_IBUF                     |                3 |             10 |
|  clk_gen/inst/clk_100MHz      | CONT/FSM/E[0]                              | reset_IBUF                     |                4 |             16 |
|  clk_gen/inst/clk_100MHz      | CONT/FSM/read_buffer0_reg[15][0]           | reset_IBUF                     |                2 |             16 |
|  clk_gen/inst/clk_100MHz      | CONT/FSM/winbuf2_reg[0][0]                 | reset_IBUF                     |                6 |             16 |
|  clk_gen/inst/clk_100MHz      | CONT/FSM/winbuf1_reg[0][0]                 | reset_IBUF                     |                5 |             16 |
|  clk_gen/inst/clk_100MHz      | CONT/FSM/read_buffer1_reg[0][0]            | reset_IBUF                     |                4 |             16 |
|  clk_gen/inst/clk_100MHz      | CONT/INPUT_MEMO/dina0[15]_i_1_n_0          | reset_IBUF                     |                2 |             16 |
|  clk_gen/inst/clk_100MHz      | CONT/SAMP/multiplicand_reg[0][0]           | reset_IBUF                     |                8 |             16 |
|  clk_gen/inst/clk_100MHz      | CONT/FSM/output_sample_reg[15][0]          | reset_IBUF                     |                6 |             16 |
|  clk_gen/inst/clk_100MHz      | CONT/FSM/winbuf0_reg[0][0]                 | reset_IBUF                     |                4 |             16 |
|  clk_gen/inst/clk_100MHz      | CONT/FSM/read_buffer3_reg[0][0]            | reset_IBUF                     |                4 |             16 |
|  clk_gen/inst/clk_100MHz      | CONT/INPUT_MEMO/dina1[15]_i_1_n_0          | reset_IBUF                     |                2 |             16 |
|  clk_gen/inst/clk_100MHz      | CONT/INPUT_MEMO/out_rdy_i_1_n_0            | reset_IBUF                     |                5 |             16 |
|  clk_gen/inst/clk_100MHz      | CONT/INPUT_MEMO/dina3[15]_i_1_n_0          | reset_IBUF                     |                3 |             16 |
|  clk_gen/inst/clk_100MHz      | CONT/INPUT_MEMO/dina2[15]_i_1_n_0          | reset_IBUF                     |                2 |             16 |
|  clk_gen/inst/clk_100MHz      | CONT/FSM/read_buffer2_reg[15][0]           | reset_IBUF                     |                3 |             16 |
|  clk_gen/inst/clk_100MHz      | CONT/INPUT_MEMO/sample_in_inmemo_reg[0][0] | reset_IBUF                     |                7 |             16 |
|  CONT/SAMP/frame_num_reg[4]_0 | CONT/enable                                | reset_IBUF                     |                4 |             16 |
|  clk_gen/inst/clk_50MHz       |                                            | reset_IBUF                     |                3 |             17 |
|  clk_gen/inst/clk_100MHz      |                                            | reset_IBUF                     |               20 |             49 |
+-------------------------------+--------------------------------------------+--------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     4 |
| 5      |                     1 |
| 9      |                     8 |
| 10     |                     4 |
| 16+    |                    19 |
+--------+-----------------------+


