
home_automation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ff4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000298  08006108  08006108  00016108  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080063a0  080063a0  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  080063a0  080063a0  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080063a0  080063a0  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080063a0  080063a0  000163a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080063a4  080063a4  000163a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080063a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a0  200001dc  08006584  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000037c  08006584  0002037c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c01e  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001fc4  00000000  00000000  0002c223  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ce8  00000000  00000000  0002e1e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000bf0  00000000  00000000  0002eed0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000146b2  00000000  00000000  0002fac0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000918a  00000000  00000000  00044172  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000727e8  00000000  00000000  0004d2fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000bfae4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004004  00000000  00000000  000bfb60  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	080060ec 	.word	0x080060ec

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	080060ec 	.word	0x080060ec

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_frsub>:
 8000ac8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000acc:	e002      	b.n	8000ad4 <__addsf3>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fsub>:
 8000ad0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ad4 <__addsf3>:
 8000ad4:	0042      	lsls	r2, r0, #1
 8000ad6:	bf1f      	itttt	ne
 8000ad8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000adc:	ea92 0f03 	teqne	r2, r3
 8000ae0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae8:	d06a      	beq.n	8000bc0 <__addsf3+0xec>
 8000aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af2:	bfc1      	itttt	gt
 8000af4:	18d2      	addgt	r2, r2, r3
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	4048      	eorgt	r0, r1
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	2b19      	cmp	r3, #25
 8000b02:	bf88      	it	hi
 8000b04:	4770      	bxhi	lr
 8000b06:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b0e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b1a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b1e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4249      	negne	r1, r1
 8000b26:	ea92 0f03 	teq	r2, r3
 8000b2a:	d03f      	beq.n	8000bac <__addsf3+0xd8>
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	fa41 fc03 	asr.w	ip, r1, r3
 8000b34:	eb10 000c 	adds.w	r0, r0, ip
 8000b38:	f1c3 0320 	rsb	r3, r3, #32
 8000b3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b40:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b44:	d502      	bpl.n	8000b4c <__addsf3+0x78>
 8000b46:	4249      	negs	r1, r1
 8000b48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b4c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b50:	d313      	bcc.n	8000b7a <__addsf3+0xa6>
 8000b52:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b56:	d306      	bcc.n	8000b66 <__addsf3+0x92>
 8000b58:	0840      	lsrs	r0, r0, #1
 8000b5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5e:	f102 0201 	add.w	r2, r2, #1
 8000b62:	2afe      	cmp	r2, #254	; 0xfe
 8000b64:	d251      	bcs.n	8000c0a <__addsf3+0x136>
 8000b66:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6e:	bf08      	it	eq
 8000b70:	f020 0001 	biceq.w	r0, r0, #1
 8000b74:	ea40 0003 	orr.w	r0, r0, r3
 8000b78:	4770      	bx	lr
 8000b7a:	0049      	lsls	r1, r1, #1
 8000b7c:	eb40 0000 	adc.w	r0, r0, r0
 8000b80:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b84:	f1a2 0201 	sub.w	r2, r2, #1
 8000b88:	d1ed      	bne.n	8000b66 <__addsf3+0x92>
 8000b8a:	fab0 fc80 	clz	ip, r0
 8000b8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b92:	ebb2 020c 	subs.w	r2, r2, ip
 8000b96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9a:	bfaa      	itet	ge
 8000b9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba0:	4252      	neglt	r2, r2
 8000ba2:	4318      	orrge	r0, r3
 8000ba4:	bfbc      	itt	lt
 8000ba6:	40d0      	lsrlt	r0, r2
 8000ba8:	4318      	orrlt	r0, r3
 8000baa:	4770      	bx	lr
 8000bac:	f092 0f00 	teq	r2, #0
 8000bb0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bb4:	bf06      	itte	eq
 8000bb6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bba:	3201      	addeq	r2, #1
 8000bbc:	3b01      	subne	r3, #1
 8000bbe:	e7b5      	b.n	8000b2c <__addsf3+0x58>
 8000bc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc8:	bf18      	it	ne
 8000bca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bce:	d021      	beq.n	8000c14 <__addsf3+0x140>
 8000bd0:	ea92 0f03 	teq	r2, r3
 8000bd4:	d004      	beq.n	8000be0 <__addsf3+0x10c>
 8000bd6:	f092 0f00 	teq	r2, #0
 8000bda:	bf08      	it	eq
 8000bdc:	4608      	moveq	r0, r1
 8000bde:	4770      	bx	lr
 8000be0:	ea90 0f01 	teq	r0, r1
 8000be4:	bf1c      	itt	ne
 8000be6:	2000      	movne	r0, #0
 8000be8:	4770      	bxne	lr
 8000bea:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bee:	d104      	bne.n	8000bfa <__addsf3+0x126>
 8000bf0:	0040      	lsls	r0, r0, #1
 8000bf2:	bf28      	it	cs
 8000bf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bfe:	bf3c      	itt	cc
 8000c00:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c04:	4770      	bxcc	lr
 8000c06:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c0a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c12:	4770      	bx	lr
 8000c14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c18:	bf16      	itet	ne
 8000c1a:	4608      	movne	r0, r1
 8000c1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c20:	4601      	movne	r1, r0
 8000c22:	0242      	lsls	r2, r0, #9
 8000c24:	bf06      	itte	eq
 8000c26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2a:	ea90 0f01 	teqeq	r0, r1
 8000c2e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_ui2f>:
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e004      	b.n	8000c44 <__aeabi_i2f+0x8>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_i2f>:
 8000c3c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c40:	bf48      	it	mi
 8000c42:	4240      	negmi	r0, r0
 8000c44:	ea5f 0c00 	movs.w	ip, r0
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c50:	4601      	mov	r1, r0
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	e01c      	b.n	8000c92 <__aeabi_l2f+0x2a>

08000c58 <__aeabi_ul2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e00a      	b.n	8000c7c <__aeabi_l2f+0x14>
 8000c66:	bf00      	nop

08000c68 <__aeabi_l2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__aeabi_l2f+0x14>
 8000c76:	4240      	negs	r0, r0
 8000c78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7c:	ea5f 0c01 	movs.w	ip, r1
 8000c80:	bf02      	ittt	eq
 8000c82:	4684      	moveq	ip, r0
 8000c84:	4601      	moveq	r1, r0
 8000c86:	2000      	moveq	r0, #0
 8000c88:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c92:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c96:	fabc f28c 	clz	r2, ip
 8000c9a:	3a08      	subs	r2, #8
 8000c9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca0:	db10      	blt.n	8000cc4 <__aeabi_l2f+0x5c>
 8000ca2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca6:	4463      	add	r3, ip
 8000ca8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	f020 0001 	biceq.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	f102 0220 	add.w	r2, r2, #32
 8000cc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce2:	4770      	bx	lr

08000ce4 <__aeabi_fmul>:
 8000ce4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ce8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cec:	bf1e      	ittt	ne
 8000cee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cf2:	ea92 0f0c 	teqne	r2, ip
 8000cf6:	ea93 0f0c 	teqne	r3, ip
 8000cfa:	d06f      	beq.n	8000ddc <__aeabi_fmul+0xf8>
 8000cfc:	441a      	add	r2, r3
 8000cfe:	ea80 0c01 	eor.w	ip, r0, r1
 8000d02:	0240      	lsls	r0, r0, #9
 8000d04:	bf18      	it	ne
 8000d06:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d0a:	d01e      	beq.n	8000d4a <__aeabi_fmul+0x66>
 8000d0c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d10:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d14:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d18:	fba0 3101 	umull	r3, r1, r0, r1
 8000d1c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d20:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d24:	bf3e      	ittt	cc
 8000d26:	0049      	lslcc	r1, r1, #1
 8000d28:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d2c:	005b      	lslcc	r3, r3, #1
 8000d2e:	ea40 0001 	orr.w	r0, r0, r1
 8000d32:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d36:	2afd      	cmp	r2, #253	; 0xfd
 8000d38:	d81d      	bhi.n	8000d76 <__aeabi_fmul+0x92>
 8000d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d42:	bf08      	it	eq
 8000d44:	f020 0001 	biceq.w	r0, r0, #1
 8000d48:	4770      	bx	lr
 8000d4a:	f090 0f00 	teq	r0, #0
 8000d4e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d52:	bf08      	it	eq
 8000d54:	0249      	lsleq	r1, r1, #9
 8000d56:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d5a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d5e:	3a7f      	subs	r2, #127	; 0x7f
 8000d60:	bfc2      	ittt	gt
 8000d62:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d66:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d6a:	4770      	bxgt	lr
 8000d6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	3a01      	subs	r2, #1
 8000d76:	dc5d      	bgt.n	8000e34 <__aeabi_fmul+0x150>
 8000d78:	f112 0f19 	cmn.w	r2, #25
 8000d7c:	bfdc      	itt	le
 8000d7e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d82:	4770      	bxle	lr
 8000d84:	f1c2 0200 	rsb	r2, r2, #0
 8000d88:	0041      	lsls	r1, r0, #1
 8000d8a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d8e:	f1c2 0220 	rsb	r2, r2, #32
 8000d92:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d96:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d9a:	f140 0000 	adc.w	r0, r0, #0
 8000d9e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000da2:	bf08      	it	eq
 8000da4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da8:	4770      	bx	lr
 8000daa:	f092 0f00 	teq	r2, #0
 8000dae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000db2:	bf02      	ittt	eq
 8000db4:	0040      	lsleq	r0, r0, #1
 8000db6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dba:	3a01      	subeq	r2, #1
 8000dbc:	d0f9      	beq.n	8000db2 <__aeabi_fmul+0xce>
 8000dbe:	ea40 000c 	orr.w	r0, r0, ip
 8000dc2:	f093 0f00 	teq	r3, #0
 8000dc6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dca:	bf02      	ittt	eq
 8000dcc:	0049      	lsleq	r1, r1, #1
 8000dce:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dd2:	3b01      	subeq	r3, #1
 8000dd4:	d0f9      	beq.n	8000dca <__aeabi_fmul+0xe6>
 8000dd6:	ea41 010c 	orr.w	r1, r1, ip
 8000dda:	e78f      	b.n	8000cfc <__aeabi_fmul+0x18>
 8000ddc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000de0:	ea92 0f0c 	teq	r2, ip
 8000de4:	bf18      	it	ne
 8000de6:	ea93 0f0c 	teqne	r3, ip
 8000dea:	d00a      	beq.n	8000e02 <__aeabi_fmul+0x11e>
 8000dec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000df0:	bf18      	it	ne
 8000df2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000df6:	d1d8      	bne.n	8000daa <__aeabi_fmul+0xc6>
 8000df8:	ea80 0001 	eor.w	r0, r0, r1
 8000dfc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f090 0f00 	teq	r0, #0
 8000e06:	bf17      	itett	ne
 8000e08:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e0c:	4608      	moveq	r0, r1
 8000e0e:	f091 0f00 	teqne	r1, #0
 8000e12:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e16:	d014      	beq.n	8000e42 <__aeabi_fmul+0x15e>
 8000e18:	ea92 0f0c 	teq	r2, ip
 8000e1c:	d101      	bne.n	8000e22 <__aeabi_fmul+0x13e>
 8000e1e:	0242      	lsls	r2, r0, #9
 8000e20:	d10f      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e22:	ea93 0f0c 	teq	r3, ip
 8000e26:	d103      	bne.n	8000e30 <__aeabi_fmul+0x14c>
 8000e28:	024b      	lsls	r3, r1, #9
 8000e2a:	bf18      	it	ne
 8000e2c:	4608      	movne	r0, r1
 8000e2e:	d108      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e30:	ea80 0001 	eor.w	r0, r0, r1
 8000e34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e38:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e40:	4770      	bx	lr
 8000e42:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e46:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e4a:	4770      	bx	lr

08000e4c <__aeabi_fdiv>:
 8000e4c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e54:	bf1e      	ittt	ne
 8000e56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e5a:	ea92 0f0c 	teqne	r2, ip
 8000e5e:	ea93 0f0c 	teqne	r3, ip
 8000e62:	d069      	beq.n	8000f38 <__aeabi_fdiv+0xec>
 8000e64:	eba2 0203 	sub.w	r2, r2, r3
 8000e68:	ea80 0c01 	eor.w	ip, r0, r1
 8000e6c:	0249      	lsls	r1, r1, #9
 8000e6e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e72:	d037      	beq.n	8000ee4 <__aeabi_fdiv+0x98>
 8000e74:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e78:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e7c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e80:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e84:	428b      	cmp	r3, r1
 8000e86:	bf38      	it	cc
 8000e88:	005b      	lslcc	r3, r3, #1
 8000e8a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e8e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e92:	428b      	cmp	r3, r1
 8000e94:	bf24      	itt	cs
 8000e96:	1a5b      	subcs	r3, r3, r1
 8000e98:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e9c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ea0:	bf24      	itt	cs
 8000ea2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ea6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eaa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eae:	bf24      	itt	cs
 8000eb0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000eb4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eb8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ebc:	bf24      	itt	cs
 8000ebe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ec2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	bf18      	it	ne
 8000eca:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ece:	d1e0      	bne.n	8000e92 <__aeabi_fdiv+0x46>
 8000ed0:	2afd      	cmp	r2, #253	; 0xfd
 8000ed2:	f63f af50 	bhi.w	8000d76 <__aeabi_fmul+0x92>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ee8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eec:	327f      	adds	r2, #127	; 0x7f
 8000eee:	bfc2      	ittt	gt
 8000ef0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ef4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ef8:	4770      	bxgt	lr
 8000efa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	3a01      	subs	r2, #1
 8000f04:	e737      	b.n	8000d76 <__aeabi_fmul+0x92>
 8000f06:	f092 0f00 	teq	r2, #0
 8000f0a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f0e:	bf02      	ittt	eq
 8000f10:	0040      	lsleq	r0, r0, #1
 8000f12:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f16:	3a01      	subeq	r2, #1
 8000f18:	d0f9      	beq.n	8000f0e <__aeabi_fdiv+0xc2>
 8000f1a:	ea40 000c 	orr.w	r0, r0, ip
 8000f1e:	f093 0f00 	teq	r3, #0
 8000f22:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f26:	bf02      	ittt	eq
 8000f28:	0049      	lsleq	r1, r1, #1
 8000f2a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f2e:	3b01      	subeq	r3, #1
 8000f30:	d0f9      	beq.n	8000f26 <__aeabi_fdiv+0xda>
 8000f32:	ea41 010c 	orr.w	r1, r1, ip
 8000f36:	e795      	b.n	8000e64 <__aeabi_fdiv+0x18>
 8000f38:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f3c:	ea92 0f0c 	teq	r2, ip
 8000f40:	d108      	bne.n	8000f54 <__aeabi_fdiv+0x108>
 8000f42:	0242      	lsls	r2, r0, #9
 8000f44:	f47f af7d 	bne.w	8000e42 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	f47f af70 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e776      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f54:	ea93 0f0c 	teq	r3, ip
 8000f58:	d104      	bne.n	8000f64 <__aeabi_fdiv+0x118>
 8000f5a:	024b      	lsls	r3, r1, #9
 8000f5c:	f43f af4c 	beq.w	8000df8 <__aeabi_fmul+0x114>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e76e      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f6e:	d1ca      	bne.n	8000f06 <__aeabi_fdiv+0xba>
 8000f70:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f74:	f47f af5c 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f78:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f7c:	f47f af3c 	bne.w	8000df8 <__aeabi_fmul+0x114>
 8000f80:	e75f      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f82:	bf00      	nop

08000f84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f88:	4b08      	ldr	r3, [pc, #32]	; (8000fac <HAL_Init+0x28>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a07      	ldr	r2, [pc, #28]	; (8000fac <HAL_Init+0x28>)
 8000f8e:	f043 0310 	orr.w	r3, r3, #16
 8000f92:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f94:	2003      	movs	r0, #3
 8000f96:	f000 f945 	bl	8001224 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f9a:	2000      	movs	r0, #0
 8000f9c:	f000 f808 	bl	8000fb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fa0:	f002 fe8e 	bl	8003cc0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fa4:	2300      	movs	r3, #0
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	40022000 	.word	0x40022000

08000fb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fb8:	4b12      	ldr	r3, [pc, #72]	; (8001004 <HAL_InitTick+0x54>)
 8000fba:	681a      	ldr	r2, [r3, #0]
 8000fbc:	4b12      	ldr	r3, [pc, #72]	; (8001008 <HAL_InitTick+0x58>)
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fca:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f000 f95d 	bl	800128e <HAL_SYSTICK_Config>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d001      	beq.n	8000fde <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	e00e      	b.n	8000ffc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	2b0f      	cmp	r3, #15
 8000fe2:	d80a      	bhi.n	8000ffa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	6879      	ldr	r1, [r7, #4]
 8000fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8000fec:	f000 f925 	bl	800123a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ff0:	4a06      	ldr	r2, [pc, #24]	; (800100c <HAL_InitTick+0x5c>)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	e000      	b.n	8000ffc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ffa:	2301      	movs	r3, #1
}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	3708      	adds	r7, #8
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	20000008 	.word	0x20000008
 8001008:	20000004 	.word	0x20000004
 800100c:	20000000 	.word	0x20000000

08001010 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001014:	4b05      	ldr	r3, [pc, #20]	; (800102c <HAL_IncTick+0x1c>)
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	461a      	mov	r2, r3
 800101a:	4b05      	ldr	r3, [pc, #20]	; (8001030 <HAL_IncTick+0x20>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	4413      	add	r3, r2
 8001020:	4a03      	ldr	r2, [pc, #12]	; (8001030 <HAL_IncTick+0x20>)
 8001022:	6013      	str	r3, [r2, #0]
}
 8001024:	bf00      	nop
 8001026:	46bd      	mov	sp, r7
 8001028:	bc80      	pop	{r7}
 800102a:	4770      	bx	lr
 800102c:	20000004 	.word	0x20000004
 8001030:	20000208 	.word	0x20000208

08001034 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  return uwTick;
 8001038:	4b02      	ldr	r3, [pc, #8]	; (8001044 <HAL_GetTick+0x10>)
 800103a:	681b      	ldr	r3, [r3, #0]
}
 800103c:	4618      	mov	r0, r3
 800103e:	46bd      	mov	sp, r7
 8001040:	bc80      	pop	{r7}
 8001042:	4770      	bx	lr
 8001044:	20000208 	.word	0x20000208

08001048 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b084      	sub	sp, #16
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001050:	f7ff fff0 	bl	8001034 <HAL_GetTick>
 8001054:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001060:	d005      	beq.n	800106e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001062:	4b09      	ldr	r3, [pc, #36]	; (8001088 <HAL_Delay+0x40>)
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	461a      	mov	r2, r3
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	4413      	add	r3, r2
 800106c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800106e:	bf00      	nop
 8001070:	f7ff ffe0 	bl	8001034 <HAL_GetTick>
 8001074:	4602      	mov	r2, r0
 8001076:	68bb      	ldr	r3, [r7, #8]
 8001078:	1ad3      	subs	r3, r2, r3
 800107a:	68fa      	ldr	r2, [r7, #12]
 800107c:	429a      	cmp	r2, r3
 800107e:	d8f7      	bhi.n	8001070 <HAL_Delay+0x28>
  {
  }
}
 8001080:	bf00      	nop
 8001082:	3710      	adds	r7, #16
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	20000004 	.word	0x20000004

0800108c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800108c:	b480      	push	{r7}
 800108e:	b085      	sub	sp, #20
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	f003 0307 	and.w	r3, r3, #7
 800109a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800109c:	4b0c      	ldr	r3, [pc, #48]	; (80010d0 <__NVIC_SetPriorityGrouping+0x44>)
 800109e:	68db      	ldr	r3, [r3, #12]
 80010a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010a2:	68ba      	ldr	r2, [r7, #8]
 80010a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80010a8:	4013      	ands	r3, r2
 80010aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010b0:	68bb      	ldr	r3, [r7, #8]
 80010b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010be:	4a04      	ldr	r2, [pc, #16]	; (80010d0 <__NVIC_SetPriorityGrouping+0x44>)
 80010c0:	68bb      	ldr	r3, [r7, #8]
 80010c2:	60d3      	str	r3, [r2, #12]
}
 80010c4:	bf00      	nop
 80010c6:	3714      	adds	r7, #20
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bc80      	pop	{r7}
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	e000ed00 	.word	0xe000ed00

080010d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010d8:	4b04      	ldr	r3, [pc, #16]	; (80010ec <__NVIC_GetPriorityGrouping+0x18>)
 80010da:	68db      	ldr	r3, [r3, #12]
 80010dc:	0a1b      	lsrs	r3, r3, #8
 80010de:	f003 0307 	and.w	r3, r3, #7
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bc80      	pop	{r7}
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	e000ed00 	.word	0xe000ed00

080010f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b083      	sub	sp, #12
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	4603      	mov	r3, r0
 80010f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	db0b      	blt.n	800111a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	f003 021f 	and.w	r2, r3, #31
 8001108:	4906      	ldr	r1, [pc, #24]	; (8001124 <__NVIC_EnableIRQ+0x34>)
 800110a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800110e:	095b      	lsrs	r3, r3, #5
 8001110:	2001      	movs	r0, #1
 8001112:	fa00 f202 	lsl.w	r2, r0, r2
 8001116:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800111a:	bf00      	nop
 800111c:	370c      	adds	r7, #12
 800111e:	46bd      	mov	sp, r7
 8001120:	bc80      	pop	{r7}
 8001122:	4770      	bx	lr
 8001124:	e000e100 	.word	0xe000e100

08001128 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001128:	b480      	push	{r7}
 800112a:	b083      	sub	sp, #12
 800112c:	af00      	add	r7, sp, #0
 800112e:	4603      	mov	r3, r0
 8001130:	6039      	str	r1, [r7, #0]
 8001132:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001134:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001138:	2b00      	cmp	r3, #0
 800113a:	db0a      	blt.n	8001152 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	b2da      	uxtb	r2, r3
 8001140:	490c      	ldr	r1, [pc, #48]	; (8001174 <__NVIC_SetPriority+0x4c>)
 8001142:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001146:	0112      	lsls	r2, r2, #4
 8001148:	b2d2      	uxtb	r2, r2
 800114a:	440b      	add	r3, r1
 800114c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001150:	e00a      	b.n	8001168 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	b2da      	uxtb	r2, r3
 8001156:	4908      	ldr	r1, [pc, #32]	; (8001178 <__NVIC_SetPriority+0x50>)
 8001158:	79fb      	ldrb	r3, [r7, #7]
 800115a:	f003 030f 	and.w	r3, r3, #15
 800115e:	3b04      	subs	r3, #4
 8001160:	0112      	lsls	r2, r2, #4
 8001162:	b2d2      	uxtb	r2, r2
 8001164:	440b      	add	r3, r1
 8001166:	761a      	strb	r2, [r3, #24]
}
 8001168:	bf00      	nop
 800116a:	370c      	adds	r7, #12
 800116c:	46bd      	mov	sp, r7
 800116e:	bc80      	pop	{r7}
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop
 8001174:	e000e100 	.word	0xe000e100
 8001178:	e000ed00 	.word	0xe000ed00

0800117c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800117c:	b480      	push	{r7}
 800117e:	b089      	sub	sp, #36	; 0x24
 8001180:	af00      	add	r7, sp, #0
 8001182:	60f8      	str	r0, [r7, #12]
 8001184:	60b9      	str	r1, [r7, #8]
 8001186:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	f003 0307 	and.w	r3, r3, #7
 800118e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001190:	69fb      	ldr	r3, [r7, #28]
 8001192:	f1c3 0307 	rsb	r3, r3, #7
 8001196:	2b04      	cmp	r3, #4
 8001198:	bf28      	it	cs
 800119a:	2304      	movcs	r3, #4
 800119c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800119e:	69fb      	ldr	r3, [r7, #28]
 80011a0:	3304      	adds	r3, #4
 80011a2:	2b06      	cmp	r3, #6
 80011a4:	d902      	bls.n	80011ac <NVIC_EncodePriority+0x30>
 80011a6:	69fb      	ldr	r3, [r7, #28]
 80011a8:	3b03      	subs	r3, #3
 80011aa:	e000      	b.n	80011ae <NVIC_EncodePriority+0x32>
 80011ac:	2300      	movs	r3, #0
 80011ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011b0:	f04f 32ff 	mov.w	r2, #4294967295
 80011b4:	69bb      	ldr	r3, [r7, #24]
 80011b6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ba:	43da      	mvns	r2, r3
 80011bc:	68bb      	ldr	r3, [r7, #8]
 80011be:	401a      	ands	r2, r3
 80011c0:	697b      	ldr	r3, [r7, #20]
 80011c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011c4:	f04f 31ff 	mov.w	r1, #4294967295
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	fa01 f303 	lsl.w	r3, r1, r3
 80011ce:	43d9      	mvns	r1, r3
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011d4:	4313      	orrs	r3, r2
         );
}
 80011d6:	4618      	mov	r0, r3
 80011d8:	3724      	adds	r7, #36	; 0x24
 80011da:	46bd      	mov	sp, r7
 80011dc:	bc80      	pop	{r7}
 80011de:	4770      	bx	lr

080011e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	3b01      	subs	r3, #1
 80011ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011f0:	d301      	bcc.n	80011f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011f2:	2301      	movs	r3, #1
 80011f4:	e00f      	b.n	8001216 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011f6:	4a0a      	ldr	r2, [pc, #40]	; (8001220 <SysTick_Config+0x40>)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	3b01      	subs	r3, #1
 80011fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011fe:	210f      	movs	r1, #15
 8001200:	f04f 30ff 	mov.w	r0, #4294967295
 8001204:	f7ff ff90 	bl	8001128 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001208:	4b05      	ldr	r3, [pc, #20]	; (8001220 <SysTick_Config+0x40>)
 800120a:	2200      	movs	r2, #0
 800120c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800120e:	4b04      	ldr	r3, [pc, #16]	; (8001220 <SysTick_Config+0x40>)
 8001210:	2207      	movs	r2, #7
 8001212:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001214:	2300      	movs	r3, #0
}
 8001216:	4618      	mov	r0, r3
 8001218:	3708      	adds	r7, #8
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	e000e010 	.word	0xe000e010

08001224 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800122c:	6878      	ldr	r0, [r7, #4]
 800122e:	f7ff ff2d 	bl	800108c <__NVIC_SetPriorityGrouping>
}
 8001232:	bf00      	nop
 8001234:	3708      	adds	r7, #8
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}

0800123a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800123a:	b580      	push	{r7, lr}
 800123c:	b086      	sub	sp, #24
 800123e:	af00      	add	r7, sp, #0
 8001240:	4603      	mov	r3, r0
 8001242:	60b9      	str	r1, [r7, #8]
 8001244:	607a      	str	r2, [r7, #4]
 8001246:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001248:	2300      	movs	r3, #0
 800124a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800124c:	f7ff ff42 	bl	80010d4 <__NVIC_GetPriorityGrouping>
 8001250:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001252:	687a      	ldr	r2, [r7, #4]
 8001254:	68b9      	ldr	r1, [r7, #8]
 8001256:	6978      	ldr	r0, [r7, #20]
 8001258:	f7ff ff90 	bl	800117c <NVIC_EncodePriority>
 800125c:	4602      	mov	r2, r0
 800125e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001262:	4611      	mov	r1, r2
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff ff5f 	bl	8001128 <__NVIC_SetPriority>
}
 800126a:	bf00      	nop
 800126c:	3718      	adds	r7, #24
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}

08001272 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001272:	b580      	push	{r7, lr}
 8001274:	b082      	sub	sp, #8
 8001276:	af00      	add	r7, sp, #0
 8001278:	4603      	mov	r3, r0
 800127a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800127c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff ff35 	bl	80010f0 <__NVIC_EnableIRQ>
}
 8001286:	bf00      	nop
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}

0800128e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800128e:	b580      	push	{r7, lr}
 8001290:	b082      	sub	sp, #8
 8001292:	af00      	add	r7, sp, #0
 8001294:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f7ff ffa2 	bl	80011e0 <SysTick_Config>
 800129c:	4603      	mov	r3, r0
}
 800129e:	4618      	mov	r0, r3
 80012a0:	3708      	adds	r7, #8
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
	...

080012a8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b084      	sub	sp, #16
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80012b0:	2300      	movs	r3, #0
 80012b2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80012ba:	2b02      	cmp	r3, #2
 80012bc:	d005      	beq.n	80012ca <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2204      	movs	r2, #4
 80012c2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80012c4:	2301      	movs	r3, #1
 80012c6:	73fb      	strb	r3, [r7, #15]
 80012c8:	e051      	b.n	800136e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f022 020e 	bic.w	r2, r2, #14
 80012d8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f022 0201 	bic.w	r2, r2, #1
 80012e8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4a22      	ldr	r2, [pc, #136]	; (8001378 <HAL_DMA_Abort_IT+0xd0>)
 80012f0:	4293      	cmp	r3, r2
 80012f2:	d029      	beq.n	8001348 <HAL_DMA_Abort_IT+0xa0>
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a20      	ldr	r2, [pc, #128]	; (800137c <HAL_DMA_Abort_IT+0xd4>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d022      	beq.n	8001344 <HAL_DMA_Abort_IT+0x9c>
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4a1f      	ldr	r2, [pc, #124]	; (8001380 <HAL_DMA_Abort_IT+0xd8>)
 8001304:	4293      	cmp	r3, r2
 8001306:	d01a      	beq.n	800133e <HAL_DMA_Abort_IT+0x96>
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a1d      	ldr	r2, [pc, #116]	; (8001384 <HAL_DMA_Abort_IT+0xdc>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d012      	beq.n	8001338 <HAL_DMA_Abort_IT+0x90>
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	4a1c      	ldr	r2, [pc, #112]	; (8001388 <HAL_DMA_Abort_IT+0xe0>)
 8001318:	4293      	cmp	r3, r2
 800131a:	d00a      	beq.n	8001332 <HAL_DMA_Abort_IT+0x8a>
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a1a      	ldr	r2, [pc, #104]	; (800138c <HAL_DMA_Abort_IT+0xe4>)
 8001322:	4293      	cmp	r3, r2
 8001324:	d102      	bne.n	800132c <HAL_DMA_Abort_IT+0x84>
 8001326:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800132a:	e00e      	b.n	800134a <HAL_DMA_Abort_IT+0xa2>
 800132c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001330:	e00b      	b.n	800134a <HAL_DMA_Abort_IT+0xa2>
 8001332:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001336:	e008      	b.n	800134a <HAL_DMA_Abort_IT+0xa2>
 8001338:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800133c:	e005      	b.n	800134a <HAL_DMA_Abort_IT+0xa2>
 800133e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001342:	e002      	b.n	800134a <HAL_DMA_Abort_IT+0xa2>
 8001344:	2310      	movs	r3, #16
 8001346:	e000      	b.n	800134a <HAL_DMA_Abort_IT+0xa2>
 8001348:	2301      	movs	r3, #1
 800134a:	4a11      	ldr	r2, [pc, #68]	; (8001390 <HAL_DMA_Abort_IT+0xe8>)
 800134c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	2201      	movs	r2, #1
 8001352:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2200      	movs	r2, #0
 800135a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001362:	2b00      	cmp	r3, #0
 8001364:	d003      	beq.n	800136e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800136a:	6878      	ldr	r0, [r7, #4]
 800136c:	4798      	blx	r3
    } 
  }
  return status;
 800136e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001370:	4618      	mov	r0, r3
 8001372:	3710      	adds	r7, #16
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	40020008 	.word	0x40020008
 800137c:	4002001c 	.word	0x4002001c
 8001380:	40020030 	.word	0x40020030
 8001384:	40020044 	.word	0x40020044
 8001388:	40020058 	.word	0x40020058
 800138c:	4002006c 	.word	0x4002006c
 8001390:	40020000 	.word	0x40020000

08001394 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001394:	b480      	push	{r7}
 8001396:	b08b      	sub	sp, #44	; 0x2c
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
 800139c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800139e:	2300      	movs	r3, #0
 80013a0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80013a2:	2300      	movs	r3, #0
 80013a4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013a6:	e127      	b.n	80015f8 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80013a8:	2201      	movs	r2, #1
 80013aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ac:	fa02 f303 	lsl.w	r3, r2, r3
 80013b0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	69fa      	ldr	r2, [r7, #28]
 80013b8:	4013      	ands	r3, r2
 80013ba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80013bc:	69ba      	ldr	r2, [r7, #24]
 80013be:	69fb      	ldr	r3, [r7, #28]
 80013c0:	429a      	cmp	r2, r3
 80013c2:	f040 8116 	bne.w	80015f2 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	2b12      	cmp	r3, #18
 80013cc:	d034      	beq.n	8001438 <HAL_GPIO_Init+0xa4>
 80013ce:	2b12      	cmp	r3, #18
 80013d0:	d80d      	bhi.n	80013ee <HAL_GPIO_Init+0x5a>
 80013d2:	2b02      	cmp	r3, #2
 80013d4:	d02b      	beq.n	800142e <HAL_GPIO_Init+0x9a>
 80013d6:	2b02      	cmp	r3, #2
 80013d8:	d804      	bhi.n	80013e4 <HAL_GPIO_Init+0x50>
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d031      	beq.n	8001442 <HAL_GPIO_Init+0xae>
 80013de:	2b01      	cmp	r3, #1
 80013e0:	d01c      	beq.n	800141c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80013e2:	e048      	b.n	8001476 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80013e4:	2b03      	cmp	r3, #3
 80013e6:	d043      	beq.n	8001470 <HAL_GPIO_Init+0xdc>
 80013e8:	2b11      	cmp	r3, #17
 80013ea:	d01b      	beq.n	8001424 <HAL_GPIO_Init+0x90>
          break;
 80013ec:	e043      	b.n	8001476 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80013ee:	4a89      	ldr	r2, [pc, #548]	; (8001614 <HAL_GPIO_Init+0x280>)
 80013f0:	4293      	cmp	r3, r2
 80013f2:	d026      	beq.n	8001442 <HAL_GPIO_Init+0xae>
 80013f4:	4a87      	ldr	r2, [pc, #540]	; (8001614 <HAL_GPIO_Init+0x280>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d806      	bhi.n	8001408 <HAL_GPIO_Init+0x74>
 80013fa:	4a87      	ldr	r2, [pc, #540]	; (8001618 <HAL_GPIO_Init+0x284>)
 80013fc:	4293      	cmp	r3, r2
 80013fe:	d020      	beq.n	8001442 <HAL_GPIO_Init+0xae>
 8001400:	4a86      	ldr	r2, [pc, #536]	; (800161c <HAL_GPIO_Init+0x288>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d01d      	beq.n	8001442 <HAL_GPIO_Init+0xae>
          break;
 8001406:	e036      	b.n	8001476 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001408:	4a85      	ldr	r2, [pc, #532]	; (8001620 <HAL_GPIO_Init+0x28c>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d019      	beq.n	8001442 <HAL_GPIO_Init+0xae>
 800140e:	4a85      	ldr	r2, [pc, #532]	; (8001624 <HAL_GPIO_Init+0x290>)
 8001410:	4293      	cmp	r3, r2
 8001412:	d016      	beq.n	8001442 <HAL_GPIO_Init+0xae>
 8001414:	4a84      	ldr	r2, [pc, #528]	; (8001628 <HAL_GPIO_Init+0x294>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d013      	beq.n	8001442 <HAL_GPIO_Init+0xae>
          break;
 800141a:	e02c      	b.n	8001476 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	68db      	ldr	r3, [r3, #12]
 8001420:	623b      	str	r3, [r7, #32]
          break;
 8001422:	e028      	b.n	8001476 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	68db      	ldr	r3, [r3, #12]
 8001428:	3304      	adds	r3, #4
 800142a:	623b      	str	r3, [r7, #32]
          break;
 800142c:	e023      	b.n	8001476 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	68db      	ldr	r3, [r3, #12]
 8001432:	3308      	adds	r3, #8
 8001434:	623b      	str	r3, [r7, #32]
          break;
 8001436:	e01e      	b.n	8001476 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	68db      	ldr	r3, [r3, #12]
 800143c:	330c      	adds	r3, #12
 800143e:	623b      	str	r3, [r7, #32]
          break;
 8001440:	e019      	b.n	8001476 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	689b      	ldr	r3, [r3, #8]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d102      	bne.n	8001450 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800144a:	2304      	movs	r3, #4
 800144c:	623b      	str	r3, [r7, #32]
          break;
 800144e:	e012      	b.n	8001476 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	689b      	ldr	r3, [r3, #8]
 8001454:	2b01      	cmp	r3, #1
 8001456:	d105      	bne.n	8001464 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001458:	2308      	movs	r3, #8
 800145a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	69fa      	ldr	r2, [r7, #28]
 8001460:	611a      	str	r2, [r3, #16]
          break;
 8001462:	e008      	b.n	8001476 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001464:	2308      	movs	r3, #8
 8001466:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	69fa      	ldr	r2, [r7, #28]
 800146c:	615a      	str	r2, [r3, #20]
          break;
 800146e:	e002      	b.n	8001476 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001470:	2300      	movs	r3, #0
 8001472:	623b      	str	r3, [r7, #32]
          break;
 8001474:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001476:	69bb      	ldr	r3, [r7, #24]
 8001478:	2bff      	cmp	r3, #255	; 0xff
 800147a:	d801      	bhi.n	8001480 <HAL_GPIO_Init+0xec>
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	e001      	b.n	8001484 <HAL_GPIO_Init+0xf0>
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	3304      	adds	r3, #4
 8001484:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001486:	69bb      	ldr	r3, [r7, #24]
 8001488:	2bff      	cmp	r3, #255	; 0xff
 800148a:	d802      	bhi.n	8001492 <HAL_GPIO_Init+0xfe>
 800148c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800148e:	009b      	lsls	r3, r3, #2
 8001490:	e002      	b.n	8001498 <HAL_GPIO_Init+0x104>
 8001492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001494:	3b08      	subs	r3, #8
 8001496:	009b      	lsls	r3, r3, #2
 8001498:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	210f      	movs	r1, #15
 80014a0:	693b      	ldr	r3, [r7, #16]
 80014a2:	fa01 f303 	lsl.w	r3, r1, r3
 80014a6:	43db      	mvns	r3, r3
 80014a8:	401a      	ands	r2, r3
 80014aa:	6a39      	ldr	r1, [r7, #32]
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	fa01 f303 	lsl.w	r3, r1, r3
 80014b2:	431a      	orrs	r2, r3
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	f000 8096 	beq.w	80015f2 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80014c6:	4b59      	ldr	r3, [pc, #356]	; (800162c <HAL_GPIO_Init+0x298>)
 80014c8:	699b      	ldr	r3, [r3, #24]
 80014ca:	4a58      	ldr	r2, [pc, #352]	; (800162c <HAL_GPIO_Init+0x298>)
 80014cc:	f043 0301 	orr.w	r3, r3, #1
 80014d0:	6193      	str	r3, [r2, #24]
 80014d2:	4b56      	ldr	r3, [pc, #344]	; (800162c <HAL_GPIO_Init+0x298>)
 80014d4:	699b      	ldr	r3, [r3, #24]
 80014d6:	f003 0301 	and.w	r3, r3, #1
 80014da:	60bb      	str	r3, [r7, #8]
 80014dc:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80014de:	4a54      	ldr	r2, [pc, #336]	; (8001630 <HAL_GPIO_Init+0x29c>)
 80014e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014e2:	089b      	lsrs	r3, r3, #2
 80014e4:	3302      	adds	r3, #2
 80014e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014ea:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80014ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ee:	f003 0303 	and.w	r3, r3, #3
 80014f2:	009b      	lsls	r3, r3, #2
 80014f4:	220f      	movs	r2, #15
 80014f6:	fa02 f303 	lsl.w	r3, r2, r3
 80014fa:	43db      	mvns	r3, r3
 80014fc:	68fa      	ldr	r2, [r7, #12]
 80014fe:	4013      	ands	r3, r2
 8001500:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	4a4b      	ldr	r2, [pc, #300]	; (8001634 <HAL_GPIO_Init+0x2a0>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d013      	beq.n	8001532 <HAL_GPIO_Init+0x19e>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	4a4a      	ldr	r2, [pc, #296]	; (8001638 <HAL_GPIO_Init+0x2a4>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d00d      	beq.n	800152e <HAL_GPIO_Init+0x19a>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	4a49      	ldr	r2, [pc, #292]	; (800163c <HAL_GPIO_Init+0x2a8>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d007      	beq.n	800152a <HAL_GPIO_Init+0x196>
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	4a48      	ldr	r2, [pc, #288]	; (8001640 <HAL_GPIO_Init+0x2ac>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d101      	bne.n	8001526 <HAL_GPIO_Init+0x192>
 8001522:	2303      	movs	r3, #3
 8001524:	e006      	b.n	8001534 <HAL_GPIO_Init+0x1a0>
 8001526:	2304      	movs	r3, #4
 8001528:	e004      	b.n	8001534 <HAL_GPIO_Init+0x1a0>
 800152a:	2302      	movs	r3, #2
 800152c:	e002      	b.n	8001534 <HAL_GPIO_Init+0x1a0>
 800152e:	2301      	movs	r3, #1
 8001530:	e000      	b.n	8001534 <HAL_GPIO_Init+0x1a0>
 8001532:	2300      	movs	r3, #0
 8001534:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001536:	f002 0203 	and.w	r2, r2, #3
 800153a:	0092      	lsls	r2, r2, #2
 800153c:	4093      	lsls	r3, r2
 800153e:	68fa      	ldr	r2, [r7, #12]
 8001540:	4313      	orrs	r3, r2
 8001542:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001544:	493a      	ldr	r1, [pc, #232]	; (8001630 <HAL_GPIO_Init+0x29c>)
 8001546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001548:	089b      	lsrs	r3, r3, #2
 800154a:	3302      	adds	r3, #2
 800154c:	68fa      	ldr	r2, [r7, #12]
 800154e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800155a:	2b00      	cmp	r3, #0
 800155c:	d006      	beq.n	800156c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800155e:	4b39      	ldr	r3, [pc, #228]	; (8001644 <HAL_GPIO_Init+0x2b0>)
 8001560:	681a      	ldr	r2, [r3, #0]
 8001562:	4938      	ldr	r1, [pc, #224]	; (8001644 <HAL_GPIO_Init+0x2b0>)
 8001564:	69bb      	ldr	r3, [r7, #24]
 8001566:	4313      	orrs	r3, r2
 8001568:	600b      	str	r3, [r1, #0]
 800156a:	e006      	b.n	800157a <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800156c:	4b35      	ldr	r3, [pc, #212]	; (8001644 <HAL_GPIO_Init+0x2b0>)
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	69bb      	ldr	r3, [r7, #24]
 8001572:	43db      	mvns	r3, r3
 8001574:	4933      	ldr	r1, [pc, #204]	; (8001644 <HAL_GPIO_Init+0x2b0>)
 8001576:	4013      	ands	r3, r2
 8001578:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001582:	2b00      	cmp	r3, #0
 8001584:	d006      	beq.n	8001594 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001586:	4b2f      	ldr	r3, [pc, #188]	; (8001644 <HAL_GPIO_Init+0x2b0>)
 8001588:	685a      	ldr	r2, [r3, #4]
 800158a:	492e      	ldr	r1, [pc, #184]	; (8001644 <HAL_GPIO_Init+0x2b0>)
 800158c:	69bb      	ldr	r3, [r7, #24]
 800158e:	4313      	orrs	r3, r2
 8001590:	604b      	str	r3, [r1, #4]
 8001592:	e006      	b.n	80015a2 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001594:	4b2b      	ldr	r3, [pc, #172]	; (8001644 <HAL_GPIO_Init+0x2b0>)
 8001596:	685a      	ldr	r2, [r3, #4]
 8001598:	69bb      	ldr	r3, [r7, #24]
 800159a:	43db      	mvns	r3, r3
 800159c:	4929      	ldr	r1, [pc, #164]	; (8001644 <HAL_GPIO_Init+0x2b0>)
 800159e:	4013      	ands	r3, r2
 80015a0:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d006      	beq.n	80015bc <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80015ae:	4b25      	ldr	r3, [pc, #148]	; (8001644 <HAL_GPIO_Init+0x2b0>)
 80015b0:	689a      	ldr	r2, [r3, #8]
 80015b2:	4924      	ldr	r1, [pc, #144]	; (8001644 <HAL_GPIO_Init+0x2b0>)
 80015b4:	69bb      	ldr	r3, [r7, #24]
 80015b6:	4313      	orrs	r3, r2
 80015b8:	608b      	str	r3, [r1, #8]
 80015ba:	e006      	b.n	80015ca <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80015bc:	4b21      	ldr	r3, [pc, #132]	; (8001644 <HAL_GPIO_Init+0x2b0>)
 80015be:	689a      	ldr	r2, [r3, #8]
 80015c0:	69bb      	ldr	r3, [r7, #24]
 80015c2:	43db      	mvns	r3, r3
 80015c4:	491f      	ldr	r1, [pc, #124]	; (8001644 <HAL_GPIO_Init+0x2b0>)
 80015c6:	4013      	ands	r3, r2
 80015c8:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d006      	beq.n	80015e4 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80015d6:	4b1b      	ldr	r3, [pc, #108]	; (8001644 <HAL_GPIO_Init+0x2b0>)
 80015d8:	68da      	ldr	r2, [r3, #12]
 80015da:	491a      	ldr	r1, [pc, #104]	; (8001644 <HAL_GPIO_Init+0x2b0>)
 80015dc:	69bb      	ldr	r3, [r7, #24]
 80015de:	4313      	orrs	r3, r2
 80015e0:	60cb      	str	r3, [r1, #12]
 80015e2:	e006      	b.n	80015f2 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80015e4:	4b17      	ldr	r3, [pc, #92]	; (8001644 <HAL_GPIO_Init+0x2b0>)
 80015e6:	68da      	ldr	r2, [r3, #12]
 80015e8:	69bb      	ldr	r3, [r7, #24]
 80015ea:	43db      	mvns	r3, r3
 80015ec:	4915      	ldr	r1, [pc, #84]	; (8001644 <HAL_GPIO_Init+0x2b0>)
 80015ee:	4013      	ands	r3, r2
 80015f0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80015f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015f4:	3301      	adds	r3, #1
 80015f6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	681a      	ldr	r2, [r3, #0]
 80015fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015fe:	fa22 f303 	lsr.w	r3, r2, r3
 8001602:	2b00      	cmp	r3, #0
 8001604:	f47f aed0 	bne.w	80013a8 <HAL_GPIO_Init+0x14>
  }
}
 8001608:	bf00      	nop
 800160a:	372c      	adds	r7, #44	; 0x2c
 800160c:	46bd      	mov	sp, r7
 800160e:	bc80      	pop	{r7}
 8001610:	4770      	bx	lr
 8001612:	bf00      	nop
 8001614:	10210000 	.word	0x10210000
 8001618:	10110000 	.word	0x10110000
 800161c:	10120000 	.word	0x10120000
 8001620:	10310000 	.word	0x10310000
 8001624:	10320000 	.word	0x10320000
 8001628:	10220000 	.word	0x10220000
 800162c:	40021000 	.word	0x40021000
 8001630:	40010000 	.word	0x40010000
 8001634:	40010800 	.word	0x40010800
 8001638:	40010c00 	.word	0x40010c00
 800163c:	40011000 	.word	0x40011000
 8001640:	40011400 	.word	0x40011400
 8001644:	40010400 	.word	0x40010400

08001648 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001648:	b480      	push	{r7}
 800164a:	b085      	sub	sp, #20
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	460b      	mov	r3, r1
 8001652:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	689a      	ldr	r2, [r3, #8]
 8001658:	887b      	ldrh	r3, [r7, #2]
 800165a:	4013      	ands	r3, r2
 800165c:	2b00      	cmp	r3, #0
 800165e:	d002      	beq.n	8001666 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001660:	2301      	movs	r3, #1
 8001662:	73fb      	strb	r3, [r7, #15]
 8001664:	e001      	b.n	800166a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001666:	2300      	movs	r3, #0
 8001668:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800166a:	7bfb      	ldrb	r3, [r7, #15]
}
 800166c:	4618      	mov	r0, r3
 800166e:	3714      	adds	r7, #20
 8001670:	46bd      	mov	sp, r7
 8001672:	bc80      	pop	{r7}
 8001674:	4770      	bx	lr

08001676 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001676:	b480      	push	{r7}
 8001678:	b083      	sub	sp, #12
 800167a:	af00      	add	r7, sp, #0
 800167c:	6078      	str	r0, [r7, #4]
 800167e:	460b      	mov	r3, r1
 8001680:	807b      	strh	r3, [r7, #2]
 8001682:	4613      	mov	r3, r2
 8001684:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001686:	787b      	ldrb	r3, [r7, #1]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d003      	beq.n	8001694 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800168c:	887a      	ldrh	r2, [r7, #2]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001692:	e003      	b.n	800169c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001694:	887b      	ldrh	r3, [r7, #2]
 8001696:	041a      	lsls	r2, r3, #16
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	611a      	str	r2, [r3, #16]
}
 800169c:	bf00      	nop
 800169e:	370c      	adds	r7, #12
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bc80      	pop	{r7}
 80016a4:	4770      	bx	lr
	...

080016a8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	4603      	mov	r3, r0
 80016b0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80016b2:	4b08      	ldr	r3, [pc, #32]	; (80016d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80016b4:	695a      	ldr	r2, [r3, #20]
 80016b6:	88fb      	ldrh	r3, [r7, #6]
 80016b8:	4013      	ands	r3, r2
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d006      	beq.n	80016cc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80016be:	4a05      	ldr	r2, [pc, #20]	; (80016d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80016c0:	88fb      	ldrh	r3, [r7, #6]
 80016c2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80016c4:	88fb      	ldrh	r3, [r7, #6]
 80016c6:	4618      	mov	r0, r3
 80016c8:	f000 f806 	bl	80016d8 <HAL_GPIO_EXTI_Callback>
  }
}
 80016cc:	bf00      	nop
 80016ce:	3708      	adds	r7, #8
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	40010400 	.word	0x40010400

080016d8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
 80016de:	4603      	mov	r3, r0
 80016e0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80016e2:	bf00      	nop
 80016e4:	370c      	adds	r7, #12
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bc80      	pop	{r7}
 80016ea:	4770      	bx	lr

080016ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b086      	sub	sp, #24
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d101      	bne.n	80016fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e26c      	b.n	8001bd8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f003 0301 	and.w	r3, r3, #1
 8001706:	2b00      	cmp	r3, #0
 8001708:	f000 8087 	beq.w	800181a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800170c:	4b92      	ldr	r3, [pc, #584]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	f003 030c 	and.w	r3, r3, #12
 8001714:	2b04      	cmp	r3, #4
 8001716:	d00c      	beq.n	8001732 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001718:	4b8f      	ldr	r3, [pc, #572]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	f003 030c 	and.w	r3, r3, #12
 8001720:	2b08      	cmp	r3, #8
 8001722:	d112      	bne.n	800174a <HAL_RCC_OscConfig+0x5e>
 8001724:	4b8c      	ldr	r3, [pc, #560]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800172c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001730:	d10b      	bne.n	800174a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001732:	4b89      	ldr	r3, [pc, #548]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800173a:	2b00      	cmp	r3, #0
 800173c:	d06c      	beq.n	8001818 <HAL_RCC_OscConfig+0x12c>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d168      	bne.n	8001818 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e246      	b.n	8001bd8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001752:	d106      	bne.n	8001762 <HAL_RCC_OscConfig+0x76>
 8001754:	4b80      	ldr	r3, [pc, #512]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a7f      	ldr	r2, [pc, #508]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 800175a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800175e:	6013      	str	r3, [r2, #0]
 8001760:	e02e      	b.n	80017c0 <HAL_RCC_OscConfig+0xd4>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d10c      	bne.n	8001784 <HAL_RCC_OscConfig+0x98>
 800176a:	4b7b      	ldr	r3, [pc, #492]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4a7a      	ldr	r2, [pc, #488]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001770:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001774:	6013      	str	r3, [r2, #0]
 8001776:	4b78      	ldr	r3, [pc, #480]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a77      	ldr	r2, [pc, #476]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 800177c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001780:	6013      	str	r3, [r2, #0]
 8001782:	e01d      	b.n	80017c0 <HAL_RCC_OscConfig+0xd4>
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800178c:	d10c      	bne.n	80017a8 <HAL_RCC_OscConfig+0xbc>
 800178e:	4b72      	ldr	r3, [pc, #456]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4a71      	ldr	r2, [pc, #452]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001794:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001798:	6013      	str	r3, [r2, #0]
 800179a:	4b6f      	ldr	r3, [pc, #444]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4a6e      	ldr	r2, [pc, #440]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 80017a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017a4:	6013      	str	r3, [r2, #0]
 80017a6:	e00b      	b.n	80017c0 <HAL_RCC_OscConfig+0xd4>
 80017a8:	4b6b      	ldr	r3, [pc, #428]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a6a      	ldr	r2, [pc, #424]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 80017ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017b2:	6013      	str	r3, [r2, #0]
 80017b4:	4b68      	ldr	r3, [pc, #416]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a67      	ldr	r2, [pc, #412]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 80017ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017be:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d013      	beq.n	80017f0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017c8:	f7ff fc34 	bl	8001034 <HAL_GetTick>
 80017cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017ce:	e008      	b.n	80017e2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017d0:	f7ff fc30 	bl	8001034 <HAL_GetTick>
 80017d4:	4602      	mov	r2, r0
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	1ad3      	subs	r3, r2, r3
 80017da:	2b64      	cmp	r3, #100	; 0x64
 80017dc:	d901      	bls.n	80017e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80017de:	2303      	movs	r3, #3
 80017e0:	e1fa      	b.n	8001bd8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017e2:	4b5d      	ldr	r3, [pc, #372]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d0f0      	beq.n	80017d0 <HAL_RCC_OscConfig+0xe4>
 80017ee:	e014      	b.n	800181a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017f0:	f7ff fc20 	bl	8001034 <HAL_GetTick>
 80017f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017f6:	e008      	b.n	800180a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017f8:	f7ff fc1c 	bl	8001034 <HAL_GetTick>
 80017fc:	4602      	mov	r2, r0
 80017fe:	693b      	ldr	r3, [r7, #16]
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	2b64      	cmp	r3, #100	; 0x64
 8001804:	d901      	bls.n	800180a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001806:	2303      	movs	r3, #3
 8001808:	e1e6      	b.n	8001bd8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800180a:	4b53      	ldr	r3, [pc, #332]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001812:	2b00      	cmp	r3, #0
 8001814:	d1f0      	bne.n	80017f8 <HAL_RCC_OscConfig+0x10c>
 8001816:	e000      	b.n	800181a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001818:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f003 0302 	and.w	r3, r3, #2
 8001822:	2b00      	cmp	r3, #0
 8001824:	d063      	beq.n	80018ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001826:	4b4c      	ldr	r3, [pc, #304]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	f003 030c 	and.w	r3, r3, #12
 800182e:	2b00      	cmp	r3, #0
 8001830:	d00b      	beq.n	800184a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001832:	4b49      	ldr	r3, [pc, #292]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	f003 030c 	and.w	r3, r3, #12
 800183a:	2b08      	cmp	r3, #8
 800183c:	d11c      	bne.n	8001878 <HAL_RCC_OscConfig+0x18c>
 800183e:	4b46      	ldr	r3, [pc, #280]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d116      	bne.n	8001878 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800184a:	4b43      	ldr	r3, [pc, #268]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f003 0302 	and.w	r3, r3, #2
 8001852:	2b00      	cmp	r3, #0
 8001854:	d005      	beq.n	8001862 <HAL_RCC_OscConfig+0x176>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	691b      	ldr	r3, [r3, #16]
 800185a:	2b01      	cmp	r3, #1
 800185c:	d001      	beq.n	8001862 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800185e:	2301      	movs	r3, #1
 8001860:	e1ba      	b.n	8001bd8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001862:	4b3d      	ldr	r3, [pc, #244]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	695b      	ldr	r3, [r3, #20]
 800186e:	00db      	lsls	r3, r3, #3
 8001870:	4939      	ldr	r1, [pc, #228]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001872:	4313      	orrs	r3, r2
 8001874:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001876:	e03a      	b.n	80018ee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	691b      	ldr	r3, [r3, #16]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d020      	beq.n	80018c2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001880:	4b36      	ldr	r3, [pc, #216]	; (800195c <HAL_RCC_OscConfig+0x270>)
 8001882:	2201      	movs	r2, #1
 8001884:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001886:	f7ff fbd5 	bl	8001034 <HAL_GetTick>
 800188a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800188c:	e008      	b.n	80018a0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800188e:	f7ff fbd1 	bl	8001034 <HAL_GetTick>
 8001892:	4602      	mov	r2, r0
 8001894:	693b      	ldr	r3, [r7, #16]
 8001896:	1ad3      	subs	r3, r2, r3
 8001898:	2b02      	cmp	r3, #2
 800189a:	d901      	bls.n	80018a0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800189c:	2303      	movs	r3, #3
 800189e:	e19b      	b.n	8001bd8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018a0:	4b2d      	ldr	r3, [pc, #180]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f003 0302 	and.w	r3, r3, #2
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d0f0      	beq.n	800188e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018ac:	4b2a      	ldr	r3, [pc, #168]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	695b      	ldr	r3, [r3, #20]
 80018b8:	00db      	lsls	r3, r3, #3
 80018ba:	4927      	ldr	r1, [pc, #156]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 80018bc:	4313      	orrs	r3, r2
 80018be:	600b      	str	r3, [r1, #0]
 80018c0:	e015      	b.n	80018ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018c2:	4b26      	ldr	r3, [pc, #152]	; (800195c <HAL_RCC_OscConfig+0x270>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018c8:	f7ff fbb4 	bl	8001034 <HAL_GetTick>
 80018cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018ce:	e008      	b.n	80018e2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018d0:	f7ff fbb0 	bl	8001034 <HAL_GetTick>
 80018d4:	4602      	mov	r2, r0
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	2b02      	cmp	r3, #2
 80018dc:	d901      	bls.n	80018e2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80018de:	2303      	movs	r3, #3
 80018e0:	e17a      	b.n	8001bd8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018e2:	4b1d      	ldr	r3, [pc, #116]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f003 0302 	and.w	r3, r3, #2
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d1f0      	bne.n	80018d0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f003 0308 	and.w	r3, r3, #8
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d03a      	beq.n	8001970 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	699b      	ldr	r3, [r3, #24]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d019      	beq.n	8001936 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001902:	4b17      	ldr	r3, [pc, #92]	; (8001960 <HAL_RCC_OscConfig+0x274>)
 8001904:	2201      	movs	r2, #1
 8001906:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001908:	f7ff fb94 	bl	8001034 <HAL_GetTick>
 800190c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800190e:	e008      	b.n	8001922 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001910:	f7ff fb90 	bl	8001034 <HAL_GetTick>
 8001914:	4602      	mov	r2, r0
 8001916:	693b      	ldr	r3, [r7, #16]
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	2b02      	cmp	r3, #2
 800191c:	d901      	bls.n	8001922 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800191e:	2303      	movs	r3, #3
 8001920:	e15a      	b.n	8001bd8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001922:	4b0d      	ldr	r3, [pc, #52]	; (8001958 <HAL_RCC_OscConfig+0x26c>)
 8001924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001926:	f003 0302 	and.w	r3, r3, #2
 800192a:	2b00      	cmp	r3, #0
 800192c:	d0f0      	beq.n	8001910 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800192e:	2001      	movs	r0, #1
 8001930:	f000 fada 	bl	8001ee8 <RCC_Delay>
 8001934:	e01c      	b.n	8001970 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001936:	4b0a      	ldr	r3, [pc, #40]	; (8001960 <HAL_RCC_OscConfig+0x274>)
 8001938:	2200      	movs	r2, #0
 800193a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800193c:	f7ff fb7a 	bl	8001034 <HAL_GetTick>
 8001940:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001942:	e00f      	b.n	8001964 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001944:	f7ff fb76 	bl	8001034 <HAL_GetTick>
 8001948:	4602      	mov	r2, r0
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2b02      	cmp	r3, #2
 8001950:	d908      	bls.n	8001964 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e140      	b.n	8001bd8 <HAL_RCC_OscConfig+0x4ec>
 8001956:	bf00      	nop
 8001958:	40021000 	.word	0x40021000
 800195c:	42420000 	.word	0x42420000
 8001960:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001964:	4b9e      	ldr	r3, [pc, #632]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 8001966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001968:	f003 0302 	and.w	r3, r3, #2
 800196c:	2b00      	cmp	r3, #0
 800196e:	d1e9      	bne.n	8001944 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f003 0304 	and.w	r3, r3, #4
 8001978:	2b00      	cmp	r3, #0
 800197a:	f000 80a6 	beq.w	8001aca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800197e:	2300      	movs	r3, #0
 8001980:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001982:	4b97      	ldr	r3, [pc, #604]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 8001984:	69db      	ldr	r3, [r3, #28]
 8001986:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800198a:	2b00      	cmp	r3, #0
 800198c:	d10d      	bne.n	80019aa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800198e:	4b94      	ldr	r3, [pc, #592]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 8001990:	69db      	ldr	r3, [r3, #28]
 8001992:	4a93      	ldr	r2, [pc, #588]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 8001994:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001998:	61d3      	str	r3, [r2, #28]
 800199a:	4b91      	ldr	r3, [pc, #580]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 800199c:	69db      	ldr	r3, [r3, #28]
 800199e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019a2:	60bb      	str	r3, [r7, #8]
 80019a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019a6:	2301      	movs	r3, #1
 80019a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019aa:	4b8e      	ldr	r3, [pc, #568]	; (8001be4 <HAL_RCC_OscConfig+0x4f8>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d118      	bne.n	80019e8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019b6:	4b8b      	ldr	r3, [pc, #556]	; (8001be4 <HAL_RCC_OscConfig+0x4f8>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a8a      	ldr	r2, [pc, #552]	; (8001be4 <HAL_RCC_OscConfig+0x4f8>)
 80019bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019c2:	f7ff fb37 	bl	8001034 <HAL_GetTick>
 80019c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019c8:	e008      	b.n	80019dc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019ca:	f7ff fb33 	bl	8001034 <HAL_GetTick>
 80019ce:	4602      	mov	r2, r0
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	1ad3      	subs	r3, r2, r3
 80019d4:	2b64      	cmp	r3, #100	; 0x64
 80019d6:	d901      	bls.n	80019dc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80019d8:	2303      	movs	r3, #3
 80019da:	e0fd      	b.n	8001bd8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019dc:	4b81      	ldr	r3, [pc, #516]	; (8001be4 <HAL_RCC_OscConfig+0x4f8>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d0f0      	beq.n	80019ca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	2b01      	cmp	r3, #1
 80019ee:	d106      	bne.n	80019fe <HAL_RCC_OscConfig+0x312>
 80019f0:	4b7b      	ldr	r3, [pc, #492]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 80019f2:	6a1b      	ldr	r3, [r3, #32]
 80019f4:	4a7a      	ldr	r2, [pc, #488]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 80019f6:	f043 0301 	orr.w	r3, r3, #1
 80019fa:	6213      	str	r3, [r2, #32]
 80019fc:	e02d      	b.n	8001a5a <HAL_RCC_OscConfig+0x36e>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	68db      	ldr	r3, [r3, #12]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d10c      	bne.n	8001a20 <HAL_RCC_OscConfig+0x334>
 8001a06:	4b76      	ldr	r3, [pc, #472]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 8001a08:	6a1b      	ldr	r3, [r3, #32]
 8001a0a:	4a75      	ldr	r2, [pc, #468]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 8001a0c:	f023 0301 	bic.w	r3, r3, #1
 8001a10:	6213      	str	r3, [r2, #32]
 8001a12:	4b73      	ldr	r3, [pc, #460]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 8001a14:	6a1b      	ldr	r3, [r3, #32]
 8001a16:	4a72      	ldr	r2, [pc, #456]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 8001a18:	f023 0304 	bic.w	r3, r3, #4
 8001a1c:	6213      	str	r3, [r2, #32]
 8001a1e:	e01c      	b.n	8001a5a <HAL_RCC_OscConfig+0x36e>
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	68db      	ldr	r3, [r3, #12]
 8001a24:	2b05      	cmp	r3, #5
 8001a26:	d10c      	bne.n	8001a42 <HAL_RCC_OscConfig+0x356>
 8001a28:	4b6d      	ldr	r3, [pc, #436]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 8001a2a:	6a1b      	ldr	r3, [r3, #32]
 8001a2c:	4a6c      	ldr	r2, [pc, #432]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 8001a2e:	f043 0304 	orr.w	r3, r3, #4
 8001a32:	6213      	str	r3, [r2, #32]
 8001a34:	4b6a      	ldr	r3, [pc, #424]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 8001a36:	6a1b      	ldr	r3, [r3, #32]
 8001a38:	4a69      	ldr	r2, [pc, #420]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 8001a3a:	f043 0301 	orr.w	r3, r3, #1
 8001a3e:	6213      	str	r3, [r2, #32]
 8001a40:	e00b      	b.n	8001a5a <HAL_RCC_OscConfig+0x36e>
 8001a42:	4b67      	ldr	r3, [pc, #412]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 8001a44:	6a1b      	ldr	r3, [r3, #32]
 8001a46:	4a66      	ldr	r2, [pc, #408]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 8001a48:	f023 0301 	bic.w	r3, r3, #1
 8001a4c:	6213      	str	r3, [r2, #32]
 8001a4e:	4b64      	ldr	r3, [pc, #400]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 8001a50:	6a1b      	ldr	r3, [r3, #32]
 8001a52:	4a63      	ldr	r2, [pc, #396]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 8001a54:	f023 0304 	bic.w	r3, r3, #4
 8001a58:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	68db      	ldr	r3, [r3, #12]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d015      	beq.n	8001a8e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a62:	f7ff fae7 	bl	8001034 <HAL_GetTick>
 8001a66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a68:	e00a      	b.n	8001a80 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a6a:	f7ff fae3 	bl	8001034 <HAL_GetTick>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	693b      	ldr	r3, [r7, #16]
 8001a72:	1ad3      	subs	r3, r2, r3
 8001a74:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d901      	bls.n	8001a80 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	e0ab      	b.n	8001bd8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a80:	4b57      	ldr	r3, [pc, #348]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 8001a82:	6a1b      	ldr	r3, [r3, #32]
 8001a84:	f003 0302 	and.w	r3, r3, #2
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d0ee      	beq.n	8001a6a <HAL_RCC_OscConfig+0x37e>
 8001a8c:	e014      	b.n	8001ab8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a8e:	f7ff fad1 	bl	8001034 <HAL_GetTick>
 8001a92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a94:	e00a      	b.n	8001aac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a96:	f7ff facd 	bl	8001034 <HAL_GetTick>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	1ad3      	subs	r3, r2, r3
 8001aa0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d901      	bls.n	8001aac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	e095      	b.n	8001bd8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001aac:	4b4c      	ldr	r3, [pc, #304]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 8001aae:	6a1b      	ldr	r3, [r3, #32]
 8001ab0:	f003 0302 	and.w	r3, r3, #2
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d1ee      	bne.n	8001a96 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ab8:	7dfb      	ldrb	r3, [r7, #23]
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d105      	bne.n	8001aca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001abe:	4b48      	ldr	r3, [pc, #288]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 8001ac0:	69db      	ldr	r3, [r3, #28]
 8001ac2:	4a47      	ldr	r2, [pc, #284]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 8001ac4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ac8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	69db      	ldr	r3, [r3, #28]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	f000 8081 	beq.w	8001bd6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ad4:	4b42      	ldr	r3, [pc, #264]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	f003 030c 	and.w	r3, r3, #12
 8001adc:	2b08      	cmp	r3, #8
 8001ade:	d061      	beq.n	8001ba4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	69db      	ldr	r3, [r3, #28]
 8001ae4:	2b02      	cmp	r3, #2
 8001ae6:	d146      	bne.n	8001b76 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ae8:	4b3f      	ldr	r3, [pc, #252]	; (8001be8 <HAL_RCC_OscConfig+0x4fc>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aee:	f7ff faa1 	bl	8001034 <HAL_GetTick>
 8001af2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001af4:	e008      	b.n	8001b08 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001af6:	f7ff fa9d 	bl	8001034 <HAL_GetTick>
 8001afa:	4602      	mov	r2, r0
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	1ad3      	subs	r3, r2, r3
 8001b00:	2b02      	cmp	r3, #2
 8001b02:	d901      	bls.n	8001b08 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001b04:	2303      	movs	r3, #3
 8001b06:	e067      	b.n	8001bd8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b08:	4b35      	ldr	r3, [pc, #212]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d1f0      	bne.n	8001af6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6a1b      	ldr	r3, [r3, #32]
 8001b18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b1c:	d108      	bne.n	8001b30 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001b1e:	4b30      	ldr	r3, [pc, #192]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	689b      	ldr	r3, [r3, #8]
 8001b2a:	492d      	ldr	r1, [pc, #180]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b30:	4b2b      	ldr	r3, [pc, #172]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6a19      	ldr	r1, [r3, #32]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b40:	430b      	orrs	r3, r1
 8001b42:	4927      	ldr	r1, [pc, #156]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 8001b44:	4313      	orrs	r3, r2
 8001b46:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b48:	4b27      	ldr	r3, [pc, #156]	; (8001be8 <HAL_RCC_OscConfig+0x4fc>)
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b4e:	f7ff fa71 	bl	8001034 <HAL_GetTick>
 8001b52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b54:	e008      	b.n	8001b68 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b56:	f7ff fa6d 	bl	8001034 <HAL_GetTick>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	693b      	ldr	r3, [r7, #16]
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	2b02      	cmp	r3, #2
 8001b62:	d901      	bls.n	8001b68 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001b64:	2303      	movs	r3, #3
 8001b66:	e037      	b.n	8001bd8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b68:	4b1d      	ldr	r3, [pc, #116]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d0f0      	beq.n	8001b56 <HAL_RCC_OscConfig+0x46a>
 8001b74:	e02f      	b.n	8001bd6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b76:	4b1c      	ldr	r3, [pc, #112]	; (8001be8 <HAL_RCC_OscConfig+0x4fc>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b7c:	f7ff fa5a 	bl	8001034 <HAL_GetTick>
 8001b80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b82:	e008      	b.n	8001b96 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b84:	f7ff fa56 	bl	8001034 <HAL_GetTick>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	693b      	ldr	r3, [r7, #16]
 8001b8c:	1ad3      	subs	r3, r2, r3
 8001b8e:	2b02      	cmp	r3, #2
 8001b90:	d901      	bls.n	8001b96 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001b92:	2303      	movs	r3, #3
 8001b94:	e020      	b.n	8001bd8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b96:	4b12      	ldr	r3, [pc, #72]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d1f0      	bne.n	8001b84 <HAL_RCC_OscConfig+0x498>
 8001ba2:	e018      	b.n	8001bd6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	69db      	ldr	r3, [r3, #28]
 8001ba8:	2b01      	cmp	r3, #1
 8001baa:	d101      	bne.n	8001bb0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001bac:	2301      	movs	r3, #1
 8001bae:	e013      	b.n	8001bd8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001bb0:	4b0b      	ldr	r3, [pc, #44]	; (8001be0 <HAL_RCC_OscConfig+0x4f4>)
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6a1b      	ldr	r3, [r3, #32]
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	d106      	bne.n	8001bd2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	d001      	beq.n	8001bd6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e000      	b.n	8001bd8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001bd6:	2300      	movs	r3, #0
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3718      	adds	r7, #24
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	40021000 	.word	0x40021000
 8001be4:	40007000 	.word	0x40007000
 8001be8:	42420060 	.word	0x42420060

08001bec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b084      	sub	sp, #16
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
 8001bf4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d101      	bne.n	8001c00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	e0d0      	b.n	8001da2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c00:	4b6a      	ldr	r3, [pc, #424]	; (8001dac <HAL_RCC_ClockConfig+0x1c0>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f003 0307 	and.w	r3, r3, #7
 8001c08:	683a      	ldr	r2, [r7, #0]
 8001c0a:	429a      	cmp	r2, r3
 8001c0c:	d910      	bls.n	8001c30 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c0e:	4b67      	ldr	r3, [pc, #412]	; (8001dac <HAL_RCC_ClockConfig+0x1c0>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f023 0207 	bic.w	r2, r3, #7
 8001c16:	4965      	ldr	r1, [pc, #404]	; (8001dac <HAL_RCC_ClockConfig+0x1c0>)
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c1e:	4b63      	ldr	r3, [pc, #396]	; (8001dac <HAL_RCC_ClockConfig+0x1c0>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f003 0307 	and.w	r3, r3, #7
 8001c26:	683a      	ldr	r2, [r7, #0]
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	d001      	beq.n	8001c30 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	e0b8      	b.n	8001da2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f003 0302 	and.w	r3, r3, #2
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d020      	beq.n	8001c7e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f003 0304 	and.w	r3, r3, #4
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d005      	beq.n	8001c54 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c48:	4b59      	ldr	r3, [pc, #356]	; (8001db0 <HAL_RCC_ClockConfig+0x1c4>)
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	4a58      	ldr	r2, [pc, #352]	; (8001db0 <HAL_RCC_ClockConfig+0x1c4>)
 8001c4e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001c52:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f003 0308 	and.w	r3, r3, #8
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d005      	beq.n	8001c6c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c60:	4b53      	ldr	r3, [pc, #332]	; (8001db0 <HAL_RCC_ClockConfig+0x1c4>)
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	4a52      	ldr	r2, [pc, #328]	; (8001db0 <HAL_RCC_ClockConfig+0x1c4>)
 8001c66:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001c6a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c6c:	4b50      	ldr	r3, [pc, #320]	; (8001db0 <HAL_RCC_ClockConfig+0x1c4>)
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	689b      	ldr	r3, [r3, #8]
 8001c78:	494d      	ldr	r1, [pc, #308]	; (8001db0 <HAL_RCC_ClockConfig+0x1c4>)
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f003 0301 	and.w	r3, r3, #1
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d040      	beq.n	8001d0c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	2b01      	cmp	r3, #1
 8001c90:	d107      	bne.n	8001ca2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c92:	4b47      	ldr	r3, [pc, #284]	; (8001db0 <HAL_RCC_ClockConfig+0x1c4>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d115      	bne.n	8001cca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e07f      	b.n	8001da2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	2b02      	cmp	r3, #2
 8001ca8:	d107      	bne.n	8001cba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001caa:	4b41      	ldr	r3, [pc, #260]	; (8001db0 <HAL_RCC_ClockConfig+0x1c4>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d109      	bne.n	8001cca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e073      	b.n	8001da2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cba:	4b3d      	ldr	r3, [pc, #244]	; (8001db0 <HAL_RCC_ClockConfig+0x1c4>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f003 0302 	and.w	r3, r3, #2
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d101      	bne.n	8001cca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e06b      	b.n	8001da2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cca:	4b39      	ldr	r3, [pc, #228]	; (8001db0 <HAL_RCC_ClockConfig+0x1c4>)
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	f023 0203 	bic.w	r2, r3, #3
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	4936      	ldr	r1, [pc, #216]	; (8001db0 <HAL_RCC_ClockConfig+0x1c4>)
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001cdc:	f7ff f9aa 	bl	8001034 <HAL_GetTick>
 8001ce0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ce2:	e00a      	b.n	8001cfa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ce4:	f7ff f9a6 	bl	8001034 <HAL_GetTick>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	1ad3      	subs	r3, r2, r3
 8001cee:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d901      	bls.n	8001cfa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	e053      	b.n	8001da2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cfa:	4b2d      	ldr	r3, [pc, #180]	; (8001db0 <HAL_RCC_ClockConfig+0x1c4>)
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	f003 020c 	and.w	r2, r3, #12
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	009b      	lsls	r3, r3, #2
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d1eb      	bne.n	8001ce4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d0c:	4b27      	ldr	r3, [pc, #156]	; (8001dac <HAL_RCC_ClockConfig+0x1c0>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f003 0307 	and.w	r3, r3, #7
 8001d14:	683a      	ldr	r2, [r7, #0]
 8001d16:	429a      	cmp	r2, r3
 8001d18:	d210      	bcs.n	8001d3c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d1a:	4b24      	ldr	r3, [pc, #144]	; (8001dac <HAL_RCC_ClockConfig+0x1c0>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f023 0207 	bic.w	r2, r3, #7
 8001d22:	4922      	ldr	r1, [pc, #136]	; (8001dac <HAL_RCC_ClockConfig+0x1c0>)
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	4313      	orrs	r3, r2
 8001d28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d2a:	4b20      	ldr	r3, [pc, #128]	; (8001dac <HAL_RCC_ClockConfig+0x1c0>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f003 0307 	and.w	r3, r3, #7
 8001d32:	683a      	ldr	r2, [r7, #0]
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d001      	beq.n	8001d3c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	e032      	b.n	8001da2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f003 0304 	and.w	r3, r3, #4
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d008      	beq.n	8001d5a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d48:	4b19      	ldr	r3, [pc, #100]	; (8001db0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	68db      	ldr	r3, [r3, #12]
 8001d54:	4916      	ldr	r1, [pc, #88]	; (8001db0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d56:	4313      	orrs	r3, r2
 8001d58:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f003 0308 	and.w	r3, r3, #8
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d009      	beq.n	8001d7a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d66:	4b12      	ldr	r3, [pc, #72]	; (8001db0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	691b      	ldr	r3, [r3, #16]
 8001d72:	00db      	lsls	r3, r3, #3
 8001d74:	490e      	ldr	r1, [pc, #56]	; (8001db0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d76:	4313      	orrs	r3, r2
 8001d78:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d7a:	f000 f821 	bl	8001dc0 <HAL_RCC_GetSysClockFreq>
 8001d7e:	4601      	mov	r1, r0
 8001d80:	4b0b      	ldr	r3, [pc, #44]	; (8001db0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	091b      	lsrs	r3, r3, #4
 8001d86:	f003 030f 	and.w	r3, r3, #15
 8001d8a:	4a0a      	ldr	r2, [pc, #40]	; (8001db4 <HAL_RCC_ClockConfig+0x1c8>)
 8001d8c:	5cd3      	ldrb	r3, [r2, r3]
 8001d8e:	fa21 f303 	lsr.w	r3, r1, r3
 8001d92:	4a09      	ldr	r2, [pc, #36]	; (8001db8 <HAL_RCC_ClockConfig+0x1cc>)
 8001d94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001d96:	4b09      	ldr	r3, [pc, #36]	; (8001dbc <HAL_RCC_ClockConfig+0x1d0>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f7ff f908 	bl	8000fb0 <HAL_InitTick>

  return HAL_OK;
 8001da0:	2300      	movs	r3, #0
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	3710      	adds	r7, #16
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	40022000 	.word	0x40022000
 8001db0:	40021000 	.word	0x40021000
 8001db4:	08006128 	.word	0x08006128
 8001db8:	20000008 	.word	0x20000008
 8001dbc:	20000000 	.word	0x20000000

08001dc0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001dc0:	b490      	push	{r4, r7}
 8001dc2:	b08a      	sub	sp, #40	; 0x28
 8001dc4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001dc6:	4b2a      	ldr	r3, [pc, #168]	; (8001e70 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001dc8:	1d3c      	adds	r4, r7, #4
 8001dca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001dcc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001dd0:	4b28      	ldr	r3, [pc, #160]	; (8001e74 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001dd2:	881b      	ldrh	r3, [r3, #0]
 8001dd4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	61fb      	str	r3, [r7, #28]
 8001dda:	2300      	movs	r3, #0
 8001ddc:	61bb      	str	r3, [r7, #24]
 8001dde:	2300      	movs	r3, #0
 8001de0:	627b      	str	r3, [r7, #36]	; 0x24
 8001de2:	2300      	movs	r3, #0
 8001de4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001de6:	2300      	movs	r3, #0
 8001de8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001dea:	4b23      	ldr	r3, [pc, #140]	; (8001e78 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001df0:	69fb      	ldr	r3, [r7, #28]
 8001df2:	f003 030c 	and.w	r3, r3, #12
 8001df6:	2b04      	cmp	r3, #4
 8001df8:	d002      	beq.n	8001e00 <HAL_RCC_GetSysClockFreq+0x40>
 8001dfa:	2b08      	cmp	r3, #8
 8001dfc:	d003      	beq.n	8001e06 <HAL_RCC_GetSysClockFreq+0x46>
 8001dfe:	e02d      	b.n	8001e5c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e00:	4b1e      	ldr	r3, [pc, #120]	; (8001e7c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001e02:	623b      	str	r3, [r7, #32]
      break;
 8001e04:	e02d      	b.n	8001e62 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001e06:	69fb      	ldr	r3, [r7, #28]
 8001e08:	0c9b      	lsrs	r3, r3, #18
 8001e0a:	f003 030f 	and.w	r3, r3, #15
 8001e0e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001e12:	4413      	add	r3, r2
 8001e14:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001e18:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001e1a:	69fb      	ldr	r3, [r7, #28]
 8001e1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d013      	beq.n	8001e4c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e24:	4b14      	ldr	r3, [pc, #80]	; (8001e78 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	0c5b      	lsrs	r3, r3, #17
 8001e2a:	f003 0301 	and.w	r3, r3, #1
 8001e2e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001e32:	4413      	add	r3, r2
 8001e34:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001e38:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e3a:	697b      	ldr	r3, [r7, #20]
 8001e3c:	4a0f      	ldr	r2, [pc, #60]	; (8001e7c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001e3e:	fb02 f203 	mul.w	r2, r2, r3
 8001e42:	69bb      	ldr	r3, [r7, #24]
 8001e44:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e48:	627b      	str	r3, [r7, #36]	; 0x24
 8001e4a:	e004      	b.n	8001e56 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	4a0c      	ldr	r2, [pc, #48]	; (8001e80 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001e50:	fb02 f303 	mul.w	r3, r2, r3
 8001e54:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e58:	623b      	str	r3, [r7, #32]
      break;
 8001e5a:	e002      	b.n	8001e62 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e5c:	4b07      	ldr	r3, [pc, #28]	; (8001e7c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001e5e:	623b      	str	r3, [r7, #32]
      break;
 8001e60:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e62:	6a3b      	ldr	r3, [r7, #32]
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	3728      	adds	r7, #40	; 0x28
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bc90      	pop	{r4, r7}
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	08006108 	.word	0x08006108
 8001e74:	08006118 	.word	0x08006118
 8001e78:	40021000 	.word	0x40021000
 8001e7c:	007a1200 	.word	0x007a1200
 8001e80:	003d0900 	.word	0x003d0900

08001e84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e88:	4b02      	ldr	r3, [pc, #8]	; (8001e94 <HAL_RCC_GetHCLKFreq+0x10>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bc80      	pop	{r7}
 8001e92:	4770      	bx	lr
 8001e94:	20000008 	.word	0x20000008

08001e98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e9c:	f7ff fff2 	bl	8001e84 <HAL_RCC_GetHCLKFreq>
 8001ea0:	4601      	mov	r1, r0
 8001ea2:	4b05      	ldr	r3, [pc, #20]	; (8001eb8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	0a1b      	lsrs	r3, r3, #8
 8001ea8:	f003 0307 	and.w	r3, r3, #7
 8001eac:	4a03      	ldr	r2, [pc, #12]	; (8001ebc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001eae:	5cd3      	ldrb	r3, [r2, r3]
 8001eb0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	40021000 	.word	0x40021000
 8001ebc:	08006138 	.word	0x08006138

08001ec0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001ec4:	f7ff ffde 	bl	8001e84 <HAL_RCC_GetHCLKFreq>
 8001ec8:	4601      	mov	r1, r0
 8001eca:	4b05      	ldr	r3, [pc, #20]	; (8001ee0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	0adb      	lsrs	r3, r3, #11
 8001ed0:	f003 0307 	and.w	r3, r3, #7
 8001ed4:	4a03      	ldr	r2, [pc, #12]	; (8001ee4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ed6:	5cd3      	ldrb	r3, [r2, r3]
 8001ed8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	40021000 	.word	0x40021000
 8001ee4:	08006138 	.word	0x08006138

08001ee8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b085      	sub	sp, #20
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001ef0:	4b0a      	ldr	r3, [pc, #40]	; (8001f1c <RCC_Delay+0x34>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a0a      	ldr	r2, [pc, #40]	; (8001f20 <RCC_Delay+0x38>)
 8001ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8001efa:	0a5b      	lsrs	r3, r3, #9
 8001efc:	687a      	ldr	r2, [r7, #4]
 8001efe:	fb02 f303 	mul.w	r3, r2, r3
 8001f02:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001f04:	bf00      	nop
  }
  while (Delay --);
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	1e5a      	subs	r2, r3, #1
 8001f0a:	60fa      	str	r2, [r7, #12]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d1f9      	bne.n	8001f04 <RCC_Delay+0x1c>
}
 8001f10:	bf00      	nop
 8001f12:	3714      	adds	r7, #20
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bc80      	pop	{r7}
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop
 8001f1c:	20000008 	.word	0x20000008
 8001f20:	10624dd3 	.word	0x10624dd3

08001f24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d101      	bne.n	8001f36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e01d      	b.n	8001f72 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d106      	bne.n	8001f50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2200      	movs	r2, #0
 8001f46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f001 feea 	bl	8003d24 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2202      	movs	r2, #2
 8001f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	3304      	adds	r3, #4
 8001f60:	4619      	mov	r1, r3
 8001f62:	4610      	mov	r0, r2
 8001f64:	f000 f8e4 	bl	8002130 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001f70:	2300      	movs	r3, #0
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3708      	adds	r7, #8
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}

08001f7a <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8001f7a:	b480      	push	{r7}
 8001f7c:	b085      	sub	sp, #20
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2202      	movs	r2, #2
 8001f86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	f003 0307 	and.w	r3, r3, #7
 8001f94:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	2b06      	cmp	r3, #6
 8001f9a:	d007      	beq.n	8001fac <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f042 0201 	orr.w	r2, r2, #1
 8001faa:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2201      	movs	r2, #1
 8001fb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8001fb4:	2300      	movs	r3, #0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3714      	adds	r7, #20
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bc80      	pop	{r7}
 8001fbe:	4770      	bx	lr

08001fc0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b084      	sub	sp, #16
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d101      	bne.n	8001fd8 <HAL_TIM_ConfigClockSource+0x18>
 8001fd4:	2302      	movs	r3, #2
 8001fd6:	e0a6      	b.n	8002126 <HAL_TIM_ConfigClockSource+0x166>
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2201      	movs	r2, #1
 8001fdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2202      	movs	r2, #2
 8001fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	689b      	ldr	r3, [r3, #8]
 8001fee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001ff6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001ffe:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	68fa      	ldr	r2, [r7, #12]
 8002006:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	2b40      	cmp	r3, #64	; 0x40
 800200e:	d067      	beq.n	80020e0 <HAL_TIM_ConfigClockSource+0x120>
 8002010:	2b40      	cmp	r3, #64	; 0x40
 8002012:	d80b      	bhi.n	800202c <HAL_TIM_ConfigClockSource+0x6c>
 8002014:	2b10      	cmp	r3, #16
 8002016:	d073      	beq.n	8002100 <HAL_TIM_ConfigClockSource+0x140>
 8002018:	2b10      	cmp	r3, #16
 800201a:	d802      	bhi.n	8002022 <HAL_TIM_ConfigClockSource+0x62>
 800201c:	2b00      	cmp	r3, #0
 800201e:	d06f      	beq.n	8002100 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8002020:	e078      	b.n	8002114 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002022:	2b20      	cmp	r3, #32
 8002024:	d06c      	beq.n	8002100 <HAL_TIM_ConfigClockSource+0x140>
 8002026:	2b30      	cmp	r3, #48	; 0x30
 8002028:	d06a      	beq.n	8002100 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800202a:	e073      	b.n	8002114 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800202c:	2b70      	cmp	r3, #112	; 0x70
 800202e:	d00d      	beq.n	800204c <HAL_TIM_ConfigClockSource+0x8c>
 8002030:	2b70      	cmp	r3, #112	; 0x70
 8002032:	d804      	bhi.n	800203e <HAL_TIM_ConfigClockSource+0x7e>
 8002034:	2b50      	cmp	r3, #80	; 0x50
 8002036:	d033      	beq.n	80020a0 <HAL_TIM_ConfigClockSource+0xe0>
 8002038:	2b60      	cmp	r3, #96	; 0x60
 800203a:	d041      	beq.n	80020c0 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800203c:	e06a      	b.n	8002114 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800203e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002042:	d066      	beq.n	8002112 <HAL_TIM_ConfigClockSource+0x152>
 8002044:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002048:	d017      	beq.n	800207a <HAL_TIM_ConfigClockSource+0xba>
      break;
 800204a:	e063      	b.n	8002114 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6818      	ldr	r0, [r3, #0]
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	6899      	ldr	r1, [r3, #8]
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	685a      	ldr	r2, [r3, #4]
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	f000 f941 	bl	80022e2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	689b      	ldr	r3, [r3, #8]
 8002066:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800206e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	68fa      	ldr	r2, [r7, #12]
 8002076:	609a      	str	r2, [r3, #8]
      break;
 8002078:	e04c      	b.n	8002114 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6818      	ldr	r0, [r3, #0]
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	6899      	ldr	r1, [r3, #8]
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	685a      	ldr	r2, [r3, #4]
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	68db      	ldr	r3, [r3, #12]
 800208a:	f000 f92a 	bl	80022e2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	689a      	ldr	r2, [r3, #8]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800209c:	609a      	str	r2, [r3, #8]
      break;
 800209e:	e039      	b.n	8002114 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6818      	ldr	r0, [r3, #0]
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	6859      	ldr	r1, [r3, #4]
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	461a      	mov	r2, r3
 80020ae:	f000 f8a1 	bl	80021f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	2150      	movs	r1, #80	; 0x50
 80020b8:	4618      	mov	r0, r3
 80020ba:	f000 f8f8 	bl	80022ae <TIM_ITRx_SetConfig>
      break;
 80020be:	e029      	b.n	8002114 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6818      	ldr	r0, [r3, #0]
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	6859      	ldr	r1, [r3, #4]
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	461a      	mov	r2, r3
 80020ce:	f000 f8bf 	bl	8002250 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	2160      	movs	r1, #96	; 0x60
 80020d8:	4618      	mov	r0, r3
 80020da:	f000 f8e8 	bl	80022ae <TIM_ITRx_SetConfig>
      break;
 80020de:	e019      	b.n	8002114 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6818      	ldr	r0, [r3, #0]
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	6859      	ldr	r1, [r3, #4]
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	68db      	ldr	r3, [r3, #12]
 80020ec:	461a      	mov	r2, r3
 80020ee:	f000 f881 	bl	80021f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	2140      	movs	r1, #64	; 0x40
 80020f8:	4618      	mov	r0, r3
 80020fa:	f000 f8d8 	bl	80022ae <TIM_ITRx_SetConfig>
      break;
 80020fe:	e009      	b.n	8002114 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681a      	ldr	r2, [r3, #0]
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4619      	mov	r1, r3
 800210a:	4610      	mov	r0, r2
 800210c:	f000 f8cf 	bl	80022ae <TIM_ITRx_SetConfig>
      break;
 8002110:	e000      	b.n	8002114 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8002112:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2201      	movs	r2, #1
 8002118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2200      	movs	r2, #0
 8002120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002124:	2300      	movs	r3, #0
}
 8002126:	4618      	mov	r0, r3
 8002128:	3710      	adds	r7, #16
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
	...

08002130 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002130:	b480      	push	{r7}
 8002132:	b085      	sub	sp, #20
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	4a29      	ldr	r2, [pc, #164]	; (80021e8 <TIM_Base_SetConfig+0xb8>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d00b      	beq.n	8002160 <TIM_Base_SetConfig+0x30>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800214e:	d007      	beq.n	8002160 <TIM_Base_SetConfig+0x30>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	4a26      	ldr	r2, [pc, #152]	; (80021ec <TIM_Base_SetConfig+0xbc>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d003      	beq.n	8002160 <TIM_Base_SetConfig+0x30>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	4a25      	ldr	r2, [pc, #148]	; (80021f0 <TIM_Base_SetConfig+0xc0>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d108      	bne.n	8002172 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002166:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	68fa      	ldr	r2, [r7, #12]
 800216e:	4313      	orrs	r3, r2
 8002170:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4a1c      	ldr	r2, [pc, #112]	; (80021e8 <TIM_Base_SetConfig+0xb8>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d00b      	beq.n	8002192 <TIM_Base_SetConfig+0x62>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002180:	d007      	beq.n	8002192 <TIM_Base_SetConfig+0x62>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	4a19      	ldr	r2, [pc, #100]	; (80021ec <TIM_Base_SetConfig+0xbc>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d003      	beq.n	8002192 <TIM_Base_SetConfig+0x62>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4a18      	ldr	r2, [pc, #96]	; (80021f0 <TIM_Base_SetConfig+0xc0>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d108      	bne.n	80021a4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002198:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	68db      	ldr	r3, [r3, #12]
 800219e:	68fa      	ldr	r2, [r7, #12]
 80021a0:	4313      	orrs	r3, r2
 80021a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	695b      	ldr	r3, [r3, #20]
 80021ae:	4313      	orrs	r3, r2
 80021b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	68fa      	ldr	r2, [r7, #12]
 80021b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	689a      	ldr	r2, [r3, #8]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	4a07      	ldr	r2, [pc, #28]	; (80021e8 <TIM_Base_SetConfig+0xb8>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d103      	bne.n	80021d8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	691a      	ldr	r2, [r3, #16]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2201      	movs	r2, #1
 80021dc:	615a      	str	r2, [r3, #20]
}
 80021de:	bf00      	nop
 80021e0:	3714      	adds	r7, #20
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bc80      	pop	{r7}
 80021e6:	4770      	bx	lr
 80021e8:	40012c00 	.word	0x40012c00
 80021ec:	40000400 	.word	0x40000400
 80021f0:	40000800 	.word	0x40000800

080021f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b087      	sub	sp, #28
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	60f8      	str	r0, [r7, #12]
 80021fc:	60b9      	str	r1, [r7, #8]
 80021fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	6a1b      	ldr	r3, [r3, #32]
 8002204:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	6a1b      	ldr	r3, [r3, #32]
 800220a:	f023 0201 	bic.w	r2, r3, #1
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	699b      	ldr	r3, [r3, #24]
 8002216:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800221e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	011b      	lsls	r3, r3, #4
 8002224:	693a      	ldr	r2, [r7, #16]
 8002226:	4313      	orrs	r3, r2
 8002228:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	f023 030a 	bic.w	r3, r3, #10
 8002230:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002232:	697a      	ldr	r2, [r7, #20]
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	4313      	orrs	r3, r2
 8002238:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	693a      	ldr	r2, [r7, #16]
 800223e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	697a      	ldr	r2, [r7, #20]
 8002244:	621a      	str	r2, [r3, #32]
}
 8002246:	bf00      	nop
 8002248:	371c      	adds	r7, #28
 800224a:	46bd      	mov	sp, r7
 800224c:	bc80      	pop	{r7}
 800224e:	4770      	bx	lr

08002250 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002250:	b480      	push	{r7}
 8002252:	b087      	sub	sp, #28
 8002254:	af00      	add	r7, sp, #0
 8002256:	60f8      	str	r0, [r7, #12]
 8002258:	60b9      	str	r1, [r7, #8]
 800225a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	6a1b      	ldr	r3, [r3, #32]
 8002260:	f023 0210 	bic.w	r2, r3, #16
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	699b      	ldr	r3, [r3, #24]
 800226c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	6a1b      	ldr	r3, [r3, #32]
 8002272:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800227a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	031b      	lsls	r3, r3, #12
 8002280:	697a      	ldr	r2, [r7, #20]
 8002282:	4313      	orrs	r3, r2
 8002284:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002286:	693b      	ldr	r3, [r7, #16]
 8002288:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800228c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	011b      	lsls	r3, r3, #4
 8002292:	693a      	ldr	r2, [r7, #16]
 8002294:	4313      	orrs	r3, r2
 8002296:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	697a      	ldr	r2, [r7, #20]
 800229c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	693a      	ldr	r2, [r7, #16]
 80022a2:	621a      	str	r2, [r3, #32]
}
 80022a4:	bf00      	nop
 80022a6:	371c      	adds	r7, #28
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bc80      	pop	{r7}
 80022ac:	4770      	bx	lr

080022ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80022ae:	b480      	push	{r7}
 80022b0:	b085      	sub	sp, #20
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	6078      	str	r0, [r7, #4]
 80022b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80022c6:	683a      	ldr	r2, [r7, #0]
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	4313      	orrs	r3, r2
 80022cc:	f043 0307 	orr.w	r3, r3, #7
 80022d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	68fa      	ldr	r2, [r7, #12]
 80022d6:	609a      	str	r2, [r3, #8]
}
 80022d8:	bf00      	nop
 80022da:	3714      	adds	r7, #20
 80022dc:	46bd      	mov	sp, r7
 80022de:	bc80      	pop	{r7}
 80022e0:	4770      	bx	lr

080022e2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80022e2:	b480      	push	{r7}
 80022e4:	b087      	sub	sp, #28
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	60f8      	str	r0, [r7, #12]
 80022ea:	60b9      	str	r1, [r7, #8]
 80022ec:	607a      	str	r2, [r7, #4]
 80022ee:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80022fc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	021a      	lsls	r2, r3, #8
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	431a      	orrs	r2, r3
 8002306:	68bb      	ldr	r3, [r7, #8]
 8002308:	4313      	orrs	r3, r2
 800230a:	697a      	ldr	r2, [r7, #20]
 800230c:	4313      	orrs	r3, r2
 800230e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	697a      	ldr	r2, [r7, #20]
 8002314:	609a      	str	r2, [r3, #8]
}
 8002316:	bf00      	nop
 8002318:	371c      	adds	r7, #28
 800231a:	46bd      	mov	sp, r7
 800231c:	bc80      	pop	{r7}
 800231e:	4770      	bx	lr

08002320 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002320:	b480      	push	{r7}
 8002322:	b085      	sub	sp, #20
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
 8002328:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002330:	2b01      	cmp	r3, #1
 8002332:	d101      	bne.n	8002338 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002334:	2302      	movs	r3, #2
 8002336:	e032      	b.n	800239e <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2201      	movs	r2, #1
 800233c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2202      	movs	r2, #2
 8002344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	689b      	ldr	r3, [r3, #8]
 8002356:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800235e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	68fa      	ldr	r2, [r7, #12]
 8002366:	4313      	orrs	r3, r2
 8002368:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002370:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	68ba      	ldr	r2, [r7, #8]
 8002378:	4313      	orrs	r3, r2
 800237a:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	68fa      	ldr	r2, [r7, #12]
 8002382:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	68ba      	ldr	r2, [r7, #8]
 800238a:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2201      	movs	r2, #1
 8002390:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2200      	movs	r2, #0
 8002398:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800239c:	2300      	movs	r3, #0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3714      	adds	r7, #20
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bc80      	pop	{r7}
 80023a6:	4770      	bx	lr

080023a8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b082      	sub	sp, #8
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d101      	bne.n	80023ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	e03f      	b.n	800243a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80023c0:	b2db      	uxtb	r3, r3
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d106      	bne.n	80023d4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2200      	movs	r2, #0
 80023ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80023ce:	6878      	ldr	r0, [r7, #4]
 80023d0:	f001 fcc6 	bl	8003d60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2224      	movs	r2, #36	; 0x24
 80023d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	68da      	ldr	r2, [r3, #12]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80023ea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80023ec:	6878      	ldr	r0, [r7, #4]
 80023ee:	f000 fb8d 	bl	8002b0c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	691a      	ldr	r2, [r3, #16]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002400:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	695a      	ldr	r2, [r3, #20]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002410:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	68da      	ldr	r2, [r3, #12]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002420:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2200      	movs	r2, #0
 8002426:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2220      	movs	r2, #32
 800242c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2220      	movs	r2, #32
 8002434:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002438:	2300      	movs	r3, #0
}
 800243a:	4618      	mov	r0, r3
 800243c:	3708      	adds	r7, #8
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}

08002442 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002442:	b580      	push	{r7, lr}
 8002444:	b088      	sub	sp, #32
 8002446:	af02      	add	r7, sp, #8
 8002448:	60f8      	str	r0, [r7, #12]
 800244a:	60b9      	str	r1, [r7, #8]
 800244c:	603b      	str	r3, [r7, #0]
 800244e:	4613      	mov	r3, r2
 8002450:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8002452:	2300      	movs	r3, #0
 8002454:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800245c:	b2db      	uxtb	r3, r3
 800245e:	2b20      	cmp	r3, #32
 8002460:	f040 8083 	bne.w	800256a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d002      	beq.n	8002470 <HAL_UART_Transmit+0x2e>
 800246a:	88fb      	ldrh	r3, [r7, #6]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d101      	bne.n	8002474 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8002470:	2301      	movs	r3, #1
 8002472:	e07b      	b.n	800256c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800247a:	2b01      	cmp	r3, #1
 800247c:	d101      	bne.n	8002482 <HAL_UART_Transmit+0x40>
 800247e:	2302      	movs	r3, #2
 8002480:	e074      	b.n	800256c <HAL_UART_Transmit+0x12a>
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	2201      	movs	r2, #1
 8002486:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2200      	movs	r2, #0
 800248e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2221      	movs	r2, #33	; 0x21
 8002494:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002498:	f7fe fdcc 	bl	8001034 <HAL_GetTick>
 800249c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	88fa      	ldrh	r2, [r7, #6]
 80024a2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	88fa      	ldrh	r2, [r7, #6]
 80024a8:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80024aa:	e042      	b.n	8002532 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80024b0:	b29b      	uxth	r3, r3
 80024b2:	3b01      	subs	r3, #1
 80024b4:	b29a      	uxth	r2, r3
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024c2:	d122      	bne.n	800250a <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	9300      	str	r3, [sp, #0]
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	2200      	movs	r2, #0
 80024cc:	2180      	movs	r1, #128	; 0x80
 80024ce:	68f8      	ldr	r0, [r7, #12]
 80024d0:	f000 f9b2 	bl	8002838 <UART_WaitOnFlagUntilTimeout>
 80024d4:	4603      	mov	r3, r0
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d001      	beq.n	80024de <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80024da:	2303      	movs	r3, #3
 80024dc:	e046      	b.n	800256c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80024e2:	693b      	ldr	r3, [r7, #16]
 80024e4:	881b      	ldrh	r3, [r3, #0]
 80024e6:	461a      	mov	r2, r3
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80024f0:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	691b      	ldr	r3, [r3, #16]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d103      	bne.n	8002502 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	3302      	adds	r3, #2
 80024fe:	60bb      	str	r3, [r7, #8]
 8002500:	e017      	b.n	8002532 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	3301      	adds	r3, #1
 8002506:	60bb      	str	r3, [r7, #8]
 8002508:	e013      	b.n	8002532 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	9300      	str	r3, [sp, #0]
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	2200      	movs	r2, #0
 8002512:	2180      	movs	r1, #128	; 0x80
 8002514:	68f8      	ldr	r0, [r7, #12]
 8002516:	f000 f98f 	bl	8002838 <UART_WaitOnFlagUntilTimeout>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d001      	beq.n	8002524 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8002520:	2303      	movs	r3, #3
 8002522:	e023      	b.n	800256c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	1c5a      	adds	r2, r3, #1
 8002528:	60ba      	str	r2, [r7, #8]
 800252a:	781a      	ldrb	r2, [r3, #0]
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002536:	b29b      	uxth	r3, r3
 8002538:	2b00      	cmp	r3, #0
 800253a:	d1b7      	bne.n	80024ac <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	9300      	str	r3, [sp, #0]
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	2200      	movs	r2, #0
 8002544:	2140      	movs	r1, #64	; 0x40
 8002546:	68f8      	ldr	r0, [r7, #12]
 8002548:	f000 f976 	bl	8002838 <UART_WaitOnFlagUntilTimeout>
 800254c:	4603      	mov	r3, r0
 800254e:	2b00      	cmp	r3, #0
 8002550:	d001      	beq.n	8002556 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8002552:	2303      	movs	r3, #3
 8002554:	e00a      	b.n	800256c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	2220      	movs	r2, #32
 800255a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	2200      	movs	r2, #0
 8002562:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8002566:	2300      	movs	r3, #0
 8002568:	e000      	b.n	800256c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800256a:	2302      	movs	r3, #2
  }
}
 800256c:	4618      	mov	r0, r3
 800256e:	3718      	adds	r7, #24
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}

08002574 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002574:	b480      	push	{r7}
 8002576:	b085      	sub	sp, #20
 8002578:	af00      	add	r7, sp, #0
 800257a:	60f8      	str	r0, [r7, #12]
 800257c:	60b9      	str	r1, [r7, #8]
 800257e:	4613      	mov	r3, r2
 8002580:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002588:	b2db      	uxtb	r3, r3
 800258a:	2b20      	cmp	r3, #32
 800258c:	d140      	bne.n	8002610 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d002      	beq.n	800259a <HAL_UART_Receive_IT+0x26>
 8002594:	88fb      	ldrh	r3, [r7, #6]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d101      	bne.n	800259e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	e039      	b.n	8002612 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80025a4:	2b01      	cmp	r3, #1
 80025a6:	d101      	bne.n	80025ac <HAL_UART_Receive_IT+0x38>
 80025a8:	2302      	movs	r3, #2
 80025aa:	e032      	b.n	8002612 <HAL_UART_Receive_IT+0x9e>
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	2201      	movs	r2, #1
 80025b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	68ba      	ldr	r2, [r7, #8]
 80025b8:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	88fa      	ldrh	r2, [r7, #6]
 80025be:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	88fa      	ldrh	r2, [r7, #6]
 80025c4:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2200      	movs	r2, #0
 80025ca:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	2222      	movs	r2, #34	; 0x22
 80025d0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	2200      	movs	r2, #0
 80025d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	68da      	ldr	r2, [r3, #12]
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80025ea:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	695a      	ldr	r2, [r3, #20]
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f042 0201 	orr.w	r2, r2, #1
 80025fa:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	68da      	ldr	r2, [r3, #12]
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f042 0220 	orr.w	r2, r2, #32
 800260a:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800260c:	2300      	movs	r3, #0
 800260e:	e000      	b.n	8002612 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8002610:	2302      	movs	r3, #2
  }
}
 8002612:	4618      	mov	r0, r3
 8002614:	3714      	adds	r7, #20
 8002616:	46bd      	mov	sp, r7
 8002618:	bc80      	pop	{r7}
 800261a:	4770      	bx	lr

0800261c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b088      	sub	sp, #32
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	68db      	ldr	r3, [r3, #12]
 8002632:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	695b      	ldr	r3, [r3, #20]
 800263a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800263c:	2300      	movs	r3, #0
 800263e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8002640:	2300      	movs	r3, #0
 8002642:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002644:	69fb      	ldr	r3, [r7, #28]
 8002646:	f003 030f 	and.w	r3, r3, #15
 800264a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d10d      	bne.n	800266e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002652:	69fb      	ldr	r3, [r7, #28]
 8002654:	f003 0320 	and.w	r3, r3, #32
 8002658:	2b00      	cmp	r3, #0
 800265a:	d008      	beq.n	800266e <HAL_UART_IRQHandler+0x52>
 800265c:	69bb      	ldr	r3, [r7, #24]
 800265e:	f003 0320 	and.w	r3, r3, #32
 8002662:	2b00      	cmp	r3, #0
 8002664:	d003      	beq.n	800266e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f000 f9ce 	bl	8002a08 <UART_Receive_IT>
      return;
 800266c:	e0cc      	b.n	8002808 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	2b00      	cmp	r3, #0
 8002672:	f000 80ab 	beq.w	80027cc <HAL_UART_IRQHandler+0x1b0>
 8002676:	697b      	ldr	r3, [r7, #20]
 8002678:	f003 0301 	and.w	r3, r3, #1
 800267c:	2b00      	cmp	r3, #0
 800267e:	d105      	bne.n	800268c <HAL_UART_IRQHandler+0x70>
 8002680:	69bb      	ldr	r3, [r7, #24]
 8002682:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002686:	2b00      	cmp	r3, #0
 8002688:	f000 80a0 	beq.w	80027cc <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800268c:	69fb      	ldr	r3, [r7, #28]
 800268e:	f003 0301 	and.w	r3, r3, #1
 8002692:	2b00      	cmp	r3, #0
 8002694:	d00a      	beq.n	80026ac <HAL_UART_IRQHandler+0x90>
 8002696:	69bb      	ldr	r3, [r7, #24]
 8002698:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800269c:	2b00      	cmp	r3, #0
 800269e:	d005      	beq.n	80026ac <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026a4:	f043 0201 	orr.w	r2, r3, #1
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80026ac:	69fb      	ldr	r3, [r7, #28]
 80026ae:	f003 0304 	and.w	r3, r3, #4
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d00a      	beq.n	80026cc <HAL_UART_IRQHandler+0xb0>
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	f003 0301 	and.w	r3, r3, #1
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d005      	beq.n	80026cc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026c4:	f043 0202 	orr.w	r2, r3, #2
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80026cc:	69fb      	ldr	r3, [r7, #28]
 80026ce:	f003 0302 	and.w	r3, r3, #2
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d00a      	beq.n	80026ec <HAL_UART_IRQHandler+0xd0>
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	f003 0301 	and.w	r3, r3, #1
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d005      	beq.n	80026ec <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026e4:	f043 0204 	orr.w	r2, r3, #4
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80026ec:	69fb      	ldr	r3, [r7, #28]
 80026ee:	f003 0308 	and.w	r3, r3, #8
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d00a      	beq.n	800270c <HAL_UART_IRQHandler+0xf0>
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	f003 0301 	and.w	r3, r3, #1
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d005      	beq.n	800270c <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002704:	f043 0208 	orr.w	r2, r3, #8
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002710:	2b00      	cmp	r3, #0
 8002712:	d078      	beq.n	8002806 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002714:	69fb      	ldr	r3, [r7, #28]
 8002716:	f003 0320 	and.w	r3, r3, #32
 800271a:	2b00      	cmp	r3, #0
 800271c:	d007      	beq.n	800272e <HAL_UART_IRQHandler+0x112>
 800271e:	69bb      	ldr	r3, [r7, #24]
 8002720:	f003 0320 	and.w	r3, r3, #32
 8002724:	2b00      	cmp	r3, #0
 8002726:	d002      	beq.n	800272e <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f000 f96d 	bl	8002a08 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	695b      	ldr	r3, [r3, #20]
 8002734:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002738:	2b00      	cmp	r3, #0
 800273a:	bf14      	ite	ne
 800273c:	2301      	movne	r3, #1
 800273e:	2300      	moveq	r3, #0
 8002740:	b2db      	uxtb	r3, r3
 8002742:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002748:	f003 0308 	and.w	r3, r3, #8
 800274c:	2b00      	cmp	r3, #0
 800274e:	d102      	bne.n	8002756 <HAL_UART_IRQHandler+0x13a>
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d031      	beq.n	80027ba <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f000 f8b8 	bl	80028cc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	695b      	ldr	r3, [r3, #20]
 8002762:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002766:	2b00      	cmp	r3, #0
 8002768:	d023      	beq.n	80027b2 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	695a      	ldr	r2, [r3, #20]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002778:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800277e:	2b00      	cmp	r3, #0
 8002780:	d013      	beq.n	80027aa <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002786:	4a22      	ldr	r2, [pc, #136]	; (8002810 <HAL_UART_IRQHandler+0x1f4>)
 8002788:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800278e:	4618      	mov	r0, r3
 8002790:	f7fe fd8a 	bl	80012a8 <HAL_DMA_Abort_IT>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d016      	beq.n	80027c8 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800279e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027a0:	687a      	ldr	r2, [r7, #4]
 80027a2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80027a4:	4610      	mov	r0, r2
 80027a6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027a8:	e00e      	b.n	80027c8 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80027aa:	6878      	ldr	r0, [r7, #4]
 80027ac:	f000 f83b 	bl	8002826 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027b0:	e00a      	b.n	80027c8 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f000 f837 	bl	8002826 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027b8:	e006      	b.n	80027c8 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f000 f833 	bl	8002826 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2200      	movs	r2, #0
 80027c4:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80027c6:	e01e      	b.n	8002806 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027c8:	bf00      	nop
    return;
 80027ca:	e01c      	b.n	8002806 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80027cc:	69fb      	ldr	r3, [r7, #28]
 80027ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d008      	beq.n	80027e8 <HAL_UART_IRQHandler+0x1cc>
 80027d6:	69bb      	ldr	r3, [r7, #24]
 80027d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d003      	beq.n	80027e8 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80027e0:	6878      	ldr	r0, [r7, #4]
 80027e2:	f000 f8a4 	bl	800292e <UART_Transmit_IT>
    return;
 80027e6:	e00f      	b.n	8002808 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80027e8:	69fb      	ldr	r3, [r7, #28]
 80027ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d00a      	beq.n	8002808 <HAL_UART_IRQHandler+0x1ec>
 80027f2:	69bb      	ldr	r3, [r7, #24]
 80027f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d005      	beq.n	8002808 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 80027fc:	6878      	ldr	r0, [r7, #4]
 80027fe:	f000 f8eb 	bl	80029d8 <UART_EndTransmit_IT>
    return;
 8002802:	bf00      	nop
 8002804:	e000      	b.n	8002808 <HAL_UART_IRQHandler+0x1ec>
    return;
 8002806:	bf00      	nop
  }
}
 8002808:	3720      	adds	r7, #32
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	08002907 	.word	0x08002907

08002814 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002814:	b480      	push	{r7}
 8002816:	b083      	sub	sp, #12
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800281c:	bf00      	nop
 800281e:	370c      	adds	r7, #12
 8002820:	46bd      	mov	sp, r7
 8002822:	bc80      	pop	{r7}
 8002824:	4770      	bx	lr

08002826 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002826:	b480      	push	{r7}
 8002828:	b083      	sub	sp, #12
 800282a:	af00      	add	r7, sp, #0
 800282c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800282e:	bf00      	nop
 8002830:	370c      	adds	r7, #12
 8002832:	46bd      	mov	sp, r7
 8002834:	bc80      	pop	{r7}
 8002836:	4770      	bx	lr

08002838 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0
 800283e:	60f8      	str	r0, [r7, #12]
 8002840:	60b9      	str	r1, [r7, #8]
 8002842:	603b      	str	r3, [r7, #0]
 8002844:	4613      	mov	r3, r2
 8002846:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002848:	e02c      	b.n	80028a4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800284a:	69bb      	ldr	r3, [r7, #24]
 800284c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002850:	d028      	beq.n	80028a4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002852:	69bb      	ldr	r3, [r7, #24]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d007      	beq.n	8002868 <UART_WaitOnFlagUntilTimeout+0x30>
 8002858:	f7fe fbec 	bl	8001034 <HAL_GetTick>
 800285c:	4602      	mov	r2, r0
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	1ad3      	subs	r3, r2, r3
 8002862:	69ba      	ldr	r2, [r7, #24]
 8002864:	429a      	cmp	r2, r3
 8002866:	d21d      	bcs.n	80028a4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	68da      	ldr	r2, [r3, #12]
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002876:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	695a      	ldr	r2, [r3, #20]
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f022 0201 	bic.w	r2, r2, #1
 8002886:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2220      	movs	r2, #32
 800288c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2220      	movs	r2, #32
 8002894:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	2200      	movs	r2, #0
 800289c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80028a0:	2303      	movs	r3, #3
 80028a2:	e00f      	b.n	80028c4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	68bb      	ldr	r3, [r7, #8]
 80028ac:	4013      	ands	r3, r2
 80028ae:	68ba      	ldr	r2, [r7, #8]
 80028b0:	429a      	cmp	r2, r3
 80028b2:	bf0c      	ite	eq
 80028b4:	2301      	moveq	r3, #1
 80028b6:	2300      	movne	r3, #0
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	461a      	mov	r2, r3
 80028bc:	79fb      	ldrb	r3, [r7, #7]
 80028be:	429a      	cmp	r2, r3
 80028c0:	d0c3      	beq.n	800284a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80028c2:	2300      	movs	r3, #0
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3710      	adds	r7, #16
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}

080028cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	68da      	ldr	r2, [r3, #12]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80028e2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	695a      	ldr	r2, [r3, #20]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f022 0201 	bic.w	r2, r2, #1
 80028f2:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2220      	movs	r2, #32
 80028f8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80028fc:	bf00      	nop
 80028fe:	370c      	adds	r7, #12
 8002900:	46bd      	mov	sp, r7
 8002902:	bc80      	pop	{r7}
 8002904:	4770      	bx	lr

08002906 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002906:	b580      	push	{r7, lr}
 8002908:	b084      	sub	sp, #16
 800290a:	af00      	add	r7, sp, #0
 800290c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002912:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2200      	movs	r2, #0
 8002918:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2200      	movs	r2, #0
 800291e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002920:	68f8      	ldr	r0, [r7, #12]
 8002922:	f7ff ff80 	bl	8002826 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002926:	bf00      	nop
 8002928:	3710      	adds	r7, #16
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}

0800292e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800292e:	b480      	push	{r7}
 8002930:	b085      	sub	sp, #20
 8002932:	af00      	add	r7, sp, #0
 8002934:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800293c:	b2db      	uxtb	r3, r3
 800293e:	2b21      	cmp	r3, #33	; 0x21
 8002940:	d144      	bne.n	80029cc <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800294a:	d11a      	bne.n	8002982 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6a1b      	ldr	r3, [r3, #32]
 8002950:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	881b      	ldrh	r3, [r3, #0]
 8002956:	461a      	mov	r2, r3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002960:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	691b      	ldr	r3, [r3, #16]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d105      	bne.n	8002976 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6a1b      	ldr	r3, [r3, #32]
 800296e:	1c9a      	adds	r2, r3, #2
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	621a      	str	r2, [r3, #32]
 8002974:	e00e      	b.n	8002994 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6a1b      	ldr	r3, [r3, #32]
 800297a:	1c5a      	adds	r2, r3, #1
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	621a      	str	r2, [r3, #32]
 8002980:	e008      	b.n	8002994 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6a1b      	ldr	r3, [r3, #32]
 8002986:	1c59      	adds	r1, r3, #1
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	6211      	str	r1, [r2, #32]
 800298c:	781a      	ldrb	r2, [r3, #0]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002998:	b29b      	uxth	r3, r3
 800299a:	3b01      	subs	r3, #1
 800299c:	b29b      	uxth	r3, r3
 800299e:	687a      	ldr	r2, [r7, #4]
 80029a0:	4619      	mov	r1, r3
 80029a2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d10f      	bne.n	80029c8 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	68da      	ldr	r2, [r3, #12]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80029b6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	68da      	ldr	r2, [r3, #12]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80029c6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80029c8:	2300      	movs	r3, #0
 80029ca:	e000      	b.n	80029ce <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80029cc:	2302      	movs	r3, #2
  }
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3714      	adds	r7, #20
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bc80      	pop	{r7}
 80029d6:	4770      	bx	lr

080029d8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	68da      	ldr	r2, [r3, #12]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80029ee:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2220      	movs	r2, #32
 80029f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80029f8:	6878      	ldr	r0, [r7, #4]
 80029fa:	f7ff ff0b 	bl	8002814 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80029fe:	2300      	movs	r3, #0
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3708      	adds	r7, #8
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}

08002a08 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b084      	sub	sp, #16
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002a16:	b2db      	uxtb	r3, r3
 8002a18:	2b22      	cmp	r3, #34	; 0x22
 8002a1a:	d171      	bne.n	8002b00 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a24:	d123      	bne.n	8002a6e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a2a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	691b      	ldr	r3, [r3, #16]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d10e      	bne.n	8002a52 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	b29b      	uxth	r3, r3
 8002a3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a40:	b29a      	uxth	r2, r3
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a4a:	1c9a      	adds	r2, r3, #2
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	629a      	str	r2, [r3, #40]	; 0x28
 8002a50:	e029      	b.n	8002aa6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	b29b      	uxth	r3, r3
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	b29a      	uxth	r2, r3
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a66:	1c5a      	adds	r2, r3, #1
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	629a      	str	r2, [r3, #40]	; 0x28
 8002a6c:	e01b      	b.n	8002aa6 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	691b      	ldr	r3, [r3, #16]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d10a      	bne.n	8002a8c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	6858      	ldr	r0, [r3, #4]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a80:	1c59      	adds	r1, r3, #1
 8002a82:	687a      	ldr	r2, [r7, #4]
 8002a84:	6291      	str	r1, [r2, #40]	; 0x28
 8002a86:	b2c2      	uxtb	r2, r0
 8002a88:	701a      	strb	r2, [r3, #0]
 8002a8a:	e00c      	b.n	8002aa6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	b2da      	uxtb	r2, r3
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a98:	1c58      	adds	r0, r3, #1
 8002a9a:	6879      	ldr	r1, [r7, #4]
 8002a9c:	6288      	str	r0, [r1, #40]	; 0x28
 8002a9e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002aa2:	b2d2      	uxtb	r2, r2
 8002aa4:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002aaa:	b29b      	uxth	r3, r3
 8002aac:	3b01      	subs	r3, #1
 8002aae:	b29b      	uxth	r3, r3
 8002ab0:	687a      	ldr	r2, [r7, #4]
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d120      	bne.n	8002afc <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	68da      	ldr	r2, [r3, #12]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f022 0220 	bic.w	r2, r2, #32
 8002ac8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	68da      	ldr	r2, [r3, #12]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ad8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	695a      	ldr	r2, [r3, #20]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f022 0201 	bic.w	r2, r2, #1
 8002ae8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2220      	movs	r2, #32
 8002aee:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f000 fd96 	bl	8003624 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8002af8:	2300      	movs	r3, #0
 8002afa:	e002      	b.n	8002b02 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8002afc:	2300      	movs	r3, #0
 8002afe:	e000      	b.n	8002b02 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8002b00:	2302      	movs	r3, #2
  }
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	3710      	adds	r7, #16
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}
	...

08002b0c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b084      	sub	sp, #16
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	691b      	ldr	r3, [r3, #16]
 8002b1a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	68da      	ldr	r2, [r3, #12]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	430a      	orrs	r2, r1
 8002b28:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	689a      	ldr	r2, [r3, #8]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	691b      	ldr	r3, [r3, #16]
 8002b32:	431a      	orrs	r2, r3
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	695b      	ldr	r3, [r3, #20]
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	68db      	ldr	r3, [r3, #12]
 8002b42:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002b46:	f023 030c 	bic.w	r3, r3, #12
 8002b4a:	687a      	ldr	r2, [r7, #4]
 8002b4c:	6812      	ldr	r2, [r2, #0]
 8002b4e:	68f9      	ldr	r1, [r7, #12]
 8002b50:	430b      	orrs	r3, r1
 8002b52:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	695b      	ldr	r3, [r3, #20]
 8002b5a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	699a      	ldr	r2, [r3, #24]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	430a      	orrs	r2, r1
 8002b68:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a52      	ldr	r2, [pc, #328]	; (8002cb8 <UART_SetConfig+0x1ac>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d14e      	bne.n	8002c12 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002b74:	f7ff f9a4 	bl	8001ec0 <HAL_RCC_GetPCLK2Freq>
 8002b78:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002b7a:	68ba      	ldr	r2, [r7, #8]
 8002b7c:	4613      	mov	r3, r2
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	4413      	add	r3, r2
 8002b82:	009a      	lsls	r2, r3, #2
 8002b84:	441a      	add	r2, r3
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	009b      	lsls	r3, r3, #2
 8002b8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b90:	4a4a      	ldr	r2, [pc, #296]	; (8002cbc <UART_SetConfig+0x1b0>)
 8002b92:	fba2 2303 	umull	r2, r3, r2, r3
 8002b96:	095b      	lsrs	r3, r3, #5
 8002b98:	0119      	lsls	r1, r3, #4
 8002b9a:	68ba      	ldr	r2, [r7, #8]
 8002b9c:	4613      	mov	r3, r2
 8002b9e:	009b      	lsls	r3, r3, #2
 8002ba0:	4413      	add	r3, r2
 8002ba2:	009a      	lsls	r2, r3, #2
 8002ba4:	441a      	add	r2, r3
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	fbb2 f2f3 	udiv	r2, r2, r3
 8002bb0:	4b42      	ldr	r3, [pc, #264]	; (8002cbc <UART_SetConfig+0x1b0>)
 8002bb2:	fba3 0302 	umull	r0, r3, r3, r2
 8002bb6:	095b      	lsrs	r3, r3, #5
 8002bb8:	2064      	movs	r0, #100	; 0x64
 8002bba:	fb00 f303 	mul.w	r3, r0, r3
 8002bbe:	1ad3      	subs	r3, r2, r3
 8002bc0:	011b      	lsls	r3, r3, #4
 8002bc2:	3332      	adds	r3, #50	; 0x32
 8002bc4:	4a3d      	ldr	r2, [pc, #244]	; (8002cbc <UART_SetConfig+0x1b0>)
 8002bc6:	fba2 2303 	umull	r2, r3, r2, r3
 8002bca:	095b      	lsrs	r3, r3, #5
 8002bcc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bd0:	4419      	add	r1, r3
 8002bd2:	68ba      	ldr	r2, [r7, #8]
 8002bd4:	4613      	mov	r3, r2
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	4413      	add	r3, r2
 8002bda:	009a      	lsls	r2, r3, #2
 8002bdc:	441a      	add	r2, r3
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	009b      	lsls	r3, r3, #2
 8002be4:	fbb2 f2f3 	udiv	r2, r2, r3
 8002be8:	4b34      	ldr	r3, [pc, #208]	; (8002cbc <UART_SetConfig+0x1b0>)
 8002bea:	fba3 0302 	umull	r0, r3, r3, r2
 8002bee:	095b      	lsrs	r3, r3, #5
 8002bf0:	2064      	movs	r0, #100	; 0x64
 8002bf2:	fb00 f303 	mul.w	r3, r0, r3
 8002bf6:	1ad3      	subs	r3, r2, r3
 8002bf8:	011b      	lsls	r3, r3, #4
 8002bfa:	3332      	adds	r3, #50	; 0x32
 8002bfc:	4a2f      	ldr	r2, [pc, #188]	; (8002cbc <UART_SetConfig+0x1b0>)
 8002bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8002c02:	095b      	lsrs	r3, r3, #5
 8002c04:	f003 020f 	and.w	r2, r3, #15
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	440a      	add	r2, r1
 8002c0e:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8002c10:	e04d      	b.n	8002cae <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8002c12:	f7ff f941 	bl	8001e98 <HAL_RCC_GetPCLK1Freq>
 8002c16:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002c18:	68ba      	ldr	r2, [r7, #8]
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	009b      	lsls	r3, r3, #2
 8002c1e:	4413      	add	r3, r2
 8002c20:	009a      	lsls	r2, r3, #2
 8002c22:	441a      	add	r2, r3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	009b      	lsls	r3, r3, #2
 8002c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c2e:	4a23      	ldr	r2, [pc, #140]	; (8002cbc <UART_SetConfig+0x1b0>)
 8002c30:	fba2 2303 	umull	r2, r3, r2, r3
 8002c34:	095b      	lsrs	r3, r3, #5
 8002c36:	0119      	lsls	r1, r3, #4
 8002c38:	68ba      	ldr	r2, [r7, #8]
 8002c3a:	4613      	mov	r3, r2
 8002c3c:	009b      	lsls	r3, r3, #2
 8002c3e:	4413      	add	r3, r2
 8002c40:	009a      	lsls	r2, r3, #2
 8002c42:	441a      	add	r2, r3
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	009b      	lsls	r3, r3, #2
 8002c4a:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c4e:	4b1b      	ldr	r3, [pc, #108]	; (8002cbc <UART_SetConfig+0x1b0>)
 8002c50:	fba3 0302 	umull	r0, r3, r3, r2
 8002c54:	095b      	lsrs	r3, r3, #5
 8002c56:	2064      	movs	r0, #100	; 0x64
 8002c58:	fb00 f303 	mul.w	r3, r0, r3
 8002c5c:	1ad3      	subs	r3, r2, r3
 8002c5e:	011b      	lsls	r3, r3, #4
 8002c60:	3332      	adds	r3, #50	; 0x32
 8002c62:	4a16      	ldr	r2, [pc, #88]	; (8002cbc <UART_SetConfig+0x1b0>)
 8002c64:	fba2 2303 	umull	r2, r3, r2, r3
 8002c68:	095b      	lsrs	r3, r3, #5
 8002c6a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c6e:	4419      	add	r1, r3
 8002c70:	68ba      	ldr	r2, [r7, #8]
 8002c72:	4613      	mov	r3, r2
 8002c74:	009b      	lsls	r3, r3, #2
 8002c76:	4413      	add	r3, r2
 8002c78:	009a      	lsls	r2, r3, #2
 8002c7a:	441a      	add	r2, r3
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	009b      	lsls	r3, r3, #2
 8002c82:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c86:	4b0d      	ldr	r3, [pc, #52]	; (8002cbc <UART_SetConfig+0x1b0>)
 8002c88:	fba3 0302 	umull	r0, r3, r3, r2
 8002c8c:	095b      	lsrs	r3, r3, #5
 8002c8e:	2064      	movs	r0, #100	; 0x64
 8002c90:	fb00 f303 	mul.w	r3, r0, r3
 8002c94:	1ad3      	subs	r3, r2, r3
 8002c96:	011b      	lsls	r3, r3, #4
 8002c98:	3332      	adds	r3, #50	; 0x32
 8002c9a:	4a08      	ldr	r2, [pc, #32]	; (8002cbc <UART_SetConfig+0x1b0>)
 8002c9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002ca0:	095b      	lsrs	r3, r3, #5
 8002ca2:	f003 020f 	and.w	r2, r3, #15
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	440a      	add	r2, r1
 8002cac:	609a      	str	r2, [r3, #8]
}
 8002cae:	bf00      	nop
 8002cb0:	3710      	adds	r7, #16
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	40013800 	.word	0x40013800
 8002cbc:	51eb851f 	.word	0x51eb851f

08002cc0 <DS18B20_StartAll>:

//
//	Start conversion on all sensors
//
void DS18B20_StartAll()
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	af00      	add	r7, sp, #0
	OneWire_Reset(&OneWire); // Reset the bus
 8002cc4:	4806      	ldr	r0, [pc, #24]	; (8002ce0 <DS18B20_StartAll+0x20>)
 8002cc6:	f000 fde0 	bl	800388a <OneWire_Reset>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_SKIPROM); // Skip ROM command
 8002cca:	21cc      	movs	r1, #204	; 0xcc
 8002ccc:	4804      	ldr	r0, [pc, #16]	; (8002ce0 <DS18B20_StartAll+0x20>)
 8002cce:	f000 fe5f 	bl	8003990 <OneWire_WriteByte>
	OneWire_WriteByte(&OneWire, DS18B20_CMD_CONVERTTEMP); // Start conversion on all sensors
 8002cd2:	2144      	movs	r1, #68	; 0x44
 8002cd4:	4802      	ldr	r0, [pc, #8]	; (8002ce0 <DS18B20_StartAll+0x20>)
 8002cd6:	f000 fe5b 	bl	8003990 <OneWire_WriteByte>
}
 8002cda:	bf00      	nop
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	20000250 	.word	0x20000250

08002ce4 <DS18B20_Read>:

//
//	Read one sensor
//
uint8_t DS18B20_Read(uint8_t number, float *destination)
{
 8002ce4:	b590      	push	{r4, r7, lr}
 8002ce6:	b087      	sub	sp, #28
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	4603      	mov	r3, r0
 8002cec:	6039      	str	r1, [r7, #0]
 8002cee:	71fb      	strb	r3, [r7, #7]
	if( number >= TempSensorCount) // If read sensor is not availible
 8002cf0:	4b4f      	ldr	r3, [pc, #316]	; (8002e30 <DS18B20_Read+0x14c>)
 8002cf2:	781b      	ldrb	r3, [r3, #0]
 8002cf4:	79fa      	ldrb	r2, [r7, #7]
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	d301      	bcc.n	8002cfe <DS18B20_Read+0x1a>
		return 0;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	e094      	b.n	8002e28 <DS18B20_Read+0x144>

	uint16_t temperature;
	uint8_t resolution;
	float result;
	uint8_t i = 0;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	74fb      	strb	r3, [r7, #19]
	uint8_t crc;

#endif

	
	if (!DS18B20_Is((uint8_t*)&ds18b20[number].Address)) // Check if sensor is DS18B20 family
 8002d02:	79fb      	ldrb	r3, [r7, #7]
 8002d04:	011b      	lsls	r3, r3, #4
 8002d06:	4a4b      	ldr	r2, [pc, #300]	; (8002e34 <DS18B20_Read+0x150>)
 8002d08:	4413      	add	r3, r2
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f000 f93e 	bl	8002f8c <DS18B20_Is>
 8002d10:	4603      	mov	r3, r0
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d101      	bne.n	8002d1a <DS18B20_Read+0x36>
		return 0;
 8002d16:	2300      	movs	r3, #0
 8002d18:	e086      	b.n	8002e28 <DS18B20_Read+0x144>

	if (!OneWire_ReadBit(&OneWire)) // Check if the bus is released
 8002d1a:	4847      	ldr	r0, [pc, #284]	; (8002e38 <DS18B20_Read+0x154>)
 8002d1c:	f000 fe0e 	bl	800393c <OneWire_ReadBit>
 8002d20:	4603      	mov	r3, r0
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d101      	bne.n	8002d2a <DS18B20_Read+0x46>
		return 0; // Busy bus - conversion is not finished
 8002d26:	2300      	movs	r3, #0
 8002d28:	e07e      	b.n	8002e28 <DS18B20_Read+0x144>

	OneWire_Reset(&OneWire); // Reset the bus
 8002d2a:	4843      	ldr	r0, [pc, #268]	; (8002e38 <DS18B20_Read+0x154>)
 8002d2c:	f000 fdad 	bl	800388a <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 8002d30:	79fb      	ldrb	r3, [r7, #7]
 8002d32:	011b      	lsls	r3, r3, #4
 8002d34:	4a3f      	ldr	r2, [pc, #252]	; (8002e34 <DS18B20_Read+0x150>)
 8002d36:	4413      	add	r3, r2
 8002d38:	4619      	mov	r1, r3
 8002d3a:	483f      	ldr	r0, [pc, #252]	; (8002e38 <DS18B20_Read+0x154>)
 8002d3c:	f000 ff5b 	bl	8003bf6 <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_RSCRATCHPAD); // Read scratchpad command
 8002d40:	21be      	movs	r1, #190	; 0xbe
 8002d42:	483d      	ldr	r0, [pc, #244]	; (8002e38 <DS18B20_Read+0x154>)
 8002d44:	f000 fe24 	bl	8003990 <OneWire_WriteByte>
	
	for (i = 0; i < DS18B20_DATA_LEN; i++) // Read scratchpad
 8002d48:	2300      	movs	r3, #0
 8002d4a:	74fb      	strb	r3, [r7, #19]
 8002d4c:	e00d      	b.n	8002d6a <DS18B20_Read+0x86>
		data[i] = OneWire_ReadByte(&OneWire);
 8002d4e:	7cfc      	ldrb	r4, [r7, #19]
 8002d50:	4839      	ldr	r0, [pc, #228]	; (8002e38 <DS18B20_Read+0x154>)
 8002d52:	f000 fe3a 	bl	80039ca <OneWire_ReadByte>
 8002d56:	4603      	mov	r3, r0
 8002d58:	461a      	mov	r2, r3
 8002d5a:	f107 0318 	add.w	r3, r7, #24
 8002d5e:	4423      	add	r3, r4
 8002d60:	f803 2c10 	strb.w	r2, [r3, #-16]
	for (i = 0; i < DS18B20_DATA_LEN; i++) // Read scratchpad
 8002d64:	7cfb      	ldrb	r3, [r7, #19]
 8002d66:	3301      	adds	r3, #1
 8002d68:	74fb      	strb	r3, [r7, #19]
 8002d6a:	7cfb      	ldrb	r3, [r7, #19]
 8002d6c:	2b04      	cmp	r3, #4
 8002d6e:	d9ee      	bls.n	8002d4e <DS18B20_Read+0x6a>
	crc = OneWire_CRC8(data, 8); // CRC calculation

	if (crc != data[8])
		return 0; // CRC invalid
#endif
	temperature = data[0] | (data[1] << 8); // Temperature is 16-bit length
 8002d70:	7a3b      	ldrb	r3, [r7, #8]
 8002d72:	b21a      	sxth	r2, r3
 8002d74:	7a7b      	ldrb	r3, [r7, #9]
 8002d76:	021b      	lsls	r3, r3, #8
 8002d78:	b21b      	sxth	r3, r3
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	b21b      	sxth	r3, r3
 8002d7e:	823b      	strh	r3, [r7, #16]

	OneWire_Reset(&OneWire); // Reset the bus
 8002d80:	482d      	ldr	r0, [pc, #180]	; (8002e38 <DS18B20_Read+0x154>)
 8002d82:	f000 fd82 	bl	800388a <OneWire_Reset>
	
	resolution = ((data[4] & 0x60) >> 5) + 9; // Sensor's resolution from scratchpad's byte 4
 8002d86:	7b3b      	ldrb	r3, [r7, #12]
 8002d88:	115b      	asrs	r3, r3, #5
 8002d8a:	b2db      	uxtb	r3, r3
 8002d8c:	f003 0303 	and.w	r3, r3, #3
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	3309      	adds	r3, #9
 8002d94:	73fb      	strb	r3, [r7, #15]

	switch (resolution) // Chceck the correct value dur to resolution
 8002d96:	7bfb      	ldrb	r3, [r7, #15]
 8002d98:	3b09      	subs	r3, #9
 8002d9a:	2b03      	cmp	r3, #3
 8002d9c:	d83e      	bhi.n	8002e1c <DS18B20_Read+0x138>
 8002d9e:	a201      	add	r2, pc, #4	; (adr r2, 8002da4 <DS18B20_Read+0xc0>)
 8002da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002da4:	08002db5 	.word	0x08002db5
 8002da8:	08002dcf 	.word	0x08002dcf
 8002dac:	08002de9 	.word	0x08002de9
 8002db0:	08002e03 	.word	0x08002e03
	{
		case DS18B20_Resolution_9bits:
			result = temperature*(float)DS18B20_STEP_9BIT;
 8002db4:	8a3b      	ldrh	r3, [r7, #16]
 8002db6:	4618      	mov	r0, r3
 8002db8:	f7fd ff40 	bl	8000c3c <__aeabi_i2f>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f7fd ff8e 	bl	8000ce4 <__aeabi_fmul>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	617b      	str	r3, [r7, #20]
		break;
 8002dcc:	e028      	b.n	8002e20 <DS18B20_Read+0x13c>
		case DS18B20_Resolution_10bits:
			result = temperature*(float)DS18B20_STEP_10BIT;
 8002dce:	8a3b      	ldrh	r3, [r7, #16]
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f7fd ff33 	bl	8000c3c <__aeabi_i2f>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f7fd ff81 	bl	8000ce4 <__aeabi_fmul>
 8002de2:	4603      	mov	r3, r0
 8002de4:	617b      	str	r3, [r7, #20]
		 break;
 8002de6:	e01b      	b.n	8002e20 <DS18B20_Read+0x13c>
		case DS18B20_Resolution_11bits:
			result = temperature*(float)DS18B20_STEP_11BIT;
 8002de8:	8a3b      	ldrh	r3, [r7, #16]
 8002dea:	4618      	mov	r0, r3
 8002dec:	f7fd ff26 	bl	8000c3c <__aeabi_i2f>
 8002df0:	4603      	mov	r3, r0
 8002df2:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 8002df6:	4618      	mov	r0, r3
 8002df8:	f7fd ff74 	bl	8000ce4 <__aeabi_fmul>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	617b      	str	r3, [r7, #20]
		break;
 8002e00:	e00e      	b.n	8002e20 <DS18B20_Read+0x13c>
		case DS18B20_Resolution_12bits:
			result = temperature*(float)DS18B20_STEP_12BIT;
 8002e02:	8a3b      	ldrh	r3, [r7, #16]
 8002e04:	4618      	mov	r0, r3
 8002e06:	f7fd ff19 	bl	8000c3c <__aeabi_i2f>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	f04f 5176 	mov.w	r1, #1031798784	; 0x3d800000
 8002e10:	4618      	mov	r0, r3
 8002e12:	f7fd ff67 	bl	8000ce4 <__aeabi_fmul>
 8002e16:	4603      	mov	r3, r0
 8002e18:	617b      	str	r3, [r7, #20]
		 break;
 8002e1a:	e001      	b.n	8002e20 <DS18B20_Read+0x13c>
		default: 
			result = 0xFF;
 8002e1c:	4b07      	ldr	r3, [pc, #28]	; (8002e3c <DS18B20_Read+0x158>)
 8002e1e:	617b      	str	r3, [r7, #20]
	}
	
	*destination = result;
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	697a      	ldr	r2, [r7, #20]
 8002e24:	601a      	str	r2, [r3, #0]
	
	return 1; //temperature valid
 8002e26:	2301      	movs	r3, #1
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	371c      	adds	r7, #28
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd90      	pop	{r4, r7, pc}
 8002e30:	200001f8 	.word	0x200001f8
 8002e34:	20000210 	.word	0x20000210
 8002e38:	20000250 	.word	0x20000250
 8002e3c:	437f0000 	.word	0x437f0000

08002e40 <DS18B20_SetResolution>:
	
	return conf;
}

uint8_t DS18B20_SetResolution(uint8_t number, DS18B20_Resolution_t resolution)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b084      	sub	sp, #16
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	4603      	mov	r3, r0
 8002e48:	460a      	mov	r2, r1
 8002e4a:	71fb      	strb	r3, [r7, #7]
 8002e4c:	4613      	mov	r3, r2
 8002e4e:	71bb      	strb	r3, [r7, #6]
	if( number >= TempSensorCount)
 8002e50:	4b4b      	ldr	r3, [pc, #300]	; (8002f80 <DS18B20_SetResolution+0x140>)
 8002e52:	781b      	ldrb	r3, [r3, #0]
 8002e54:	79fa      	ldrb	r2, [r7, #7]
 8002e56:	429a      	cmp	r2, r3
 8002e58:	d301      	bcc.n	8002e5e <DS18B20_SetResolution+0x1e>
		return 0;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	e08c      	b.n	8002f78 <DS18B20_SetResolution+0x138>

	uint8_t th, tl, conf;
	if (!DS18B20_Is((uint8_t*)&ds18b20[number].Address))
 8002e5e:	79fb      	ldrb	r3, [r7, #7]
 8002e60:	011b      	lsls	r3, r3, #4
 8002e62:	4a48      	ldr	r2, [pc, #288]	; (8002f84 <DS18B20_SetResolution+0x144>)
 8002e64:	4413      	add	r3, r2
 8002e66:	4618      	mov	r0, r3
 8002e68:	f000 f890 	bl	8002f8c <DS18B20_Is>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d101      	bne.n	8002e76 <DS18B20_SetResolution+0x36>
		return 0;
 8002e72:	2300      	movs	r3, #0
 8002e74:	e080      	b.n	8002f78 <DS18B20_SetResolution+0x138>
	
	OneWire_Reset(&OneWire); // Reset the bus
 8002e76:	4844      	ldr	r0, [pc, #272]	; (8002f88 <DS18B20_SetResolution+0x148>)
 8002e78:	f000 fd07 	bl	800388a <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 8002e7c:	79fb      	ldrb	r3, [r7, #7]
 8002e7e:	011b      	lsls	r3, r3, #4
 8002e80:	4a40      	ldr	r2, [pc, #256]	; (8002f84 <DS18B20_SetResolution+0x144>)
 8002e82:	4413      	add	r3, r2
 8002e84:	4619      	mov	r1, r3
 8002e86:	4840      	ldr	r0, [pc, #256]	; (8002f88 <DS18B20_SetResolution+0x148>)
 8002e88:	f000 feb5 	bl	8003bf6 <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_RSCRATCHPAD); // Read scratchpad command
 8002e8c:	21be      	movs	r1, #190	; 0xbe
 8002e8e:	483e      	ldr	r0, [pc, #248]	; (8002f88 <DS18B20_SetResolution+0x148>)
 8002e90:	f000 fd7e 	bl	8003990 <OneWire_WriteByte>
	
	OneWire_ReadByte(&OneWire);
 8002e94:	483c      	ldr	r0, [pc, #240]	; (8002f88 <DS18B20_SetResolution+0x148>)
 8002e96:	f000 fd98 	bl	80039ca <OneWire_ReadByte>
	OneWire_ReadByte(&OneWire);
 8002e9a:	483b      	ldr	r0, [pc, #236]	; (8002f88 <DS18B20_SetResolution+0x148>)
 8002e9c:	f000 fd95 	bl	80039ca <OneWire_ReadByte>
	
	th = OneWire_ReadByte(&OneWire); 	// Writing to scratchpad begins from the temperature alarms bytes
 8002ea0:	4839      	ldr	r0, [pc, #228]	; (8002f88 <DS18B20_SetResolution+0x148>)
 8002ea2:	f000 fd92 	bl	80039ca <OneWire_ReadByte>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	73bb      	strb	r3, [r7, #14]
	tl = OneWire_ReadByte(&OneWire); 	// 	so i have to store them.
 8002eaa:	4837      	ldr	r0, [pc, #220]	; (8002f88 <DS18B20_SetResolution+0x148>)
 8002eac:	f000 fd8d 	bl	80039ca <OneWire_ReadByte>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	737b      	strb	r3, [r7, #13]
	conf = OneWire_ReadByte(&OneWire);	// Config byte
 8002eb4:	4834      	ldr	r0, [pc, #208]	; (8002f88 <DS18B20_SetResolution+0x148>)
 8002eb6:	f000 fd88 	bl	80039ca <OneWire_ReadByte>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	73fb      	strb	r3, [r7, #15]
	
	if (resolution == DS18B20_Resolution_9bits) // Bits setting
 8002ebe:	79bb      	ldrb	r3, [r7, #6]
 8002ec0:	2b09      	cmp	r3, #9
 8002ec2:	d108      	bne.n	8002ed6 <DS18B20_SetResolution+0x96>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8002ec4:	7bfb      	ldrb	r3, [r7, #15]
 8002ec6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002eca:	73fb      	strb	r3, [r7, #15]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8002ecc:	7bfb      	ldrb	r3, [r7, #15]
 8002ece:	f023 0320 	bic.w	r3, r3, #32
 8002ed2:	73fb      	strb	r3, [r7, #15]
 8002ed4:	e022      	b.n	8002f1c <DS18B20_SetResolution+0xdc>
	}
	else if (resolution == DS18B20_Resolution_10bits) 
 8002ed6:	79bb      	ldrb	r3, [r7, #6]
 8002ed8:	2b0a      	cmp	r3, #10
 8002eda:	d108      	bne.n	8002eee <DS18B20_SetResolution+0xae>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8002edc:	7bfb      	ldrb	r3, [r7, #15]
 8002ede:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002ee2:	73fb      	strb	r3, [r7, #15]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8002ee4:	7bfb      	ldrb	r3, [r7, #15]
 8002ee6:	f043 0320 	orr.w	r3, r3, #32
 8002eea:	73fb      	strb	r3, [r7, #15]
 8002eec:	e016      	b.n	8002f1c <DS18B20_SetResolution+0xdc>
	}
	else if (resolution == DS18B20_Resolution_11bits)
 8002eee:	79bb      	ldrb	r3, [r7, #6]
 8002ef0:	2b0b      	cmp	r3, #11
 8002ef2:	d108      	bne.n	8002f06 <DS18B20_SetResolution+0xc6>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8002ef4:	7bfb      	ldrb	r3, [r7, #15]
 8002ef6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002efa:	73fb      	strb	r3, [r7, #15]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8002efc:	7bfb      	ldrb	r3, [r7, #15]
 8002efe:	f023 0320 	bic.w	r3, r3, #32
 8002f02:	73fb      	strb	r3, [r7, #15]
 8002f04:	e00a      	b.n	8002f1c <DS18B20_SetResolution+0xdc>
	}
	else if (resolution == DS18B20_Resolution_12bits)
 8002f06:	79bb      	ldrb	r3, [r7, #6]
 8002f08:	2b0c      	cmp	r3, #12
 8002f0a:	d107      	bne.n	8002f1c <DS18B20_SetResolution+0xdc>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8002f0c:	7bfb      	ldrb	r3, [r7, #15]
 8002f0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f12:	73fb      	strb	r3, [r7, #15]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8002f14:	7bfb      	ldrb	r3, [r7, #15]
 8002f16:	f043 0320 	orr.w	r3, r3, #32
 8002f1a:	73fb      	strb	r3, [r7, #15]
	}
	
	OneWire_Reset(&OneWire); // Reset the bus
 8002f1c:	481a      	ldr	r0, [pc, #104]	; (8002f88 <DS18B20_SetResolution+0x148>)
 8002f1e:	f000 fcb4 	bl	800388a <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 8002f22:	79fb      	ldrb	r3, [r7, #7]
 8002f24:	011b      	lsls	r3, r3, #4
 8002f26:	4a17      	ldr	r2, [pc, #92]	; (8002f84 <DS18B20_SetResolution+0x144>)
 8002f28:	4413      	add	r3, r2
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	4816      	ldr	r0, [pc, #88]	; (8002f88 <DS18B20_SetResolution+0x148>)
 8002f2e:	f000 fe62 	bl	8003bf6 <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_WSCRATCHPAD); // Write scratchpad command
 8002f32:	214e      	movs	r1, #78	; 0x4e
 8002f34:	4814      	ldr	r0, [pc, #80]	; (8002f88 <DS18B20_SetResolution+0x148>)
 8002f36:	f000 fd2b 	bl	8003990 <OneWire_WriteByte>
	
	OneWire_WriteByte(&OneWire, th); // Write 3 bytes to scratchpad
 8002f3a:	7bbb      	ldrb	r3, [r7, #14]
 8002f3c:	4619      	mov	r1, r3
 8002f3e:	4812      	ldr	r0, [pc, #72]	; (8002f88 <DS18B20_SetResolution+0x148>)
 8002f40:	f000 fd26 	bl	8003990 <OneWire_WriteByte>
	OneWire_WriteByte(&OneWire, tl);
 8002f44:	7b7b      	ldrb	r3, [r7, #13]
 8002f46:	4619      	mov	r1, r3
 8002f48:	480f      	ldr	r0, [pc, #60]	; (8002f88 <DS18B20_SetResolution+0x148>)
 8002f4a:	f000 fd21 	bl	8003990 <OneWire_WriteByte>
	OneWire_WriteByte(&OneWire, conf);
 8002f4e:	7bfb      	ldrb	r3, [r7, #15]
 8002f50:	4619      	mov	r1, r3
 8002f52:	480d      	ldr	r0, [pc, #52]	; (8002f88 <DS18B20_SetResolution+0x148>)
 8002f54:	f000 fd1c 	bl	8003990 <OneWire_WriteByte>
	
	OneWire_Reset(&OneWire); // Reset the bus
 8002f58:	480b      	ldr	r0, [pc, #44]	; (8002f88 <DS18B20_SetResolution+0x148>)
 8002f5a:	f000 fc96 	bl	800388a <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 8002f5e:	79fb      	ldrb	r3, [r7, #7]
 8002f60:	011b      	lsls	r3, r3, #4
 8002f62:	4a08      	ldr	r2, [pc, #32]	; (8002f84 <DS18B20_SetResolution+0x144>)
 8002f64:	4413      	add	r3, r2
 8002f66:	4619      	mov	r1, r3
 8002f68:	4807      	ldr	r0, [pc, #28]	; (8002f88 <DS18B20_SetResolution+0x148>)
 8002f6a:	f000 fe44 	bl	8003bf6 <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_CPYSCRATCHPAD); // Copy scratchpad to EEPROM
 8002f6e:	2148      	movs	r1, #72	; 0x48
 8002f70:	4805      	ldr	r0, [pc, #20]	; (8002f88 <DS18B20_SetResolution+0x148>)
 8002f72:	f000 fd0d 	bl	8003990 <OneWire_WriteByte>
	
	return 1;
 8002f76:	2301      	movs	r3, #1
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	3710      	adds	r7, #16
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd80      	pop	{r7, pc}
 8002f80:	200001f8 	.word	0x200001f8
 8002f84:	20000210 	.word	0x20000210
 8002f88:	20000250 	.word	0x20000250

08002f8c <DS18B20_Is>:

uint8_t DS18B20_Is(uint8_t* ROM)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b083      	sub	sp, #12
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
	if (*ROM == DS18B20_FAMILY_CODE) // Check family code
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	781b      	ldrb	r3, [r3, #0]
 8002f98:	2b28      	cmp	r3, #40	; 0x28
 8002f9a:	d101      	bne.n	8002fa0 <DS18B20_Is+0x14>
		return 1;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	e000      	b.n	8002fa2 <DS18B20_Is+0x16>
	return 0;
 8002fa0:	2300      	movs	r3, #0
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	370c      	adds	r7, #12
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bc80      	pop	{r7}
 8002faa:	4770      	bx	lr

08002fac <DS18B20_AllDone>:

uint8_t DS18B20_AllDone(void)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	af00      	add	r7, sp, #0
	return OneWire_ReadBit(&OneWire); // Bus is down - busy
 8002fb0:	4802      	ldr	r0, [pc, #8]	; (8002fbc <DS18B20_AllDone+0x10>)
 8002fb2:	f000 fcc3 	bl	800393c <OneWire_ReadBit>
 8002fb6:	4603      	mov	r3, r0
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	20000250 	.word	0x20000250

08002fc0 <DS18B20_ReadAll>:

void DS18B20_ReadAll(void)
{
 8002fc0:	b590      	push	{r4, r7, lr}
 8002fc2:	b083      	sub	sp, #12
 8002fc4:	af00      	add	r7, sp, #0
	uint8_t i;

	if (DS18B20_AllDone())
 8002fc6:	f7ff fff1 	bl	8002fac <DS18B20_AllDone>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d02e      	beq.n	800302e <DS18B20_ReadAll+0x6e>
	{
		for(i = 0; i < TempSensorCount; i++) // All detected sensors loop
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	71fb      	strb	r3, [r7, #7]
 8002fd4:	e026      	b.n	8003024 <DS18B20_ReadAll+0x64>
		{
			ds18b20[i].ValidDataFlag = 0;
 8002fd6:	79fb      	ldrb	r3, [r7, #7]
 8002fd8:	4a17      	ldr	r2, [pc, #92]	; (8003038 <DS18B20_ReadAll+0x78>)
 8002fda:	011b      	lsls	r3, r3, #4
 8002fdc:	4413      	add	r3, r2
 8002fde:	330c      	adds	r3, #12
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	701a      	strb	r2, [r3, #0]

			if (DS18B20_Is((uint8_t*)&ds18b20[i].Address))
 8002fe4:	79fb      	ldrb	r3, [r7, #7]
 8002fe6:	011b      	lsls	r3, r3, #4
 8002fe8:	4a13      	ldr	r2, [pc, #76]	; (8003038 <DS18B20_ReadAll+0x78>)
 8002fea:	4413      	add	r3, r2
 8002fec:	4618      	mov	r0, r3
 8002fee:	f7ff ffcd 	bl	8002f8c <DS18B20_Is>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d012      	beq.n	800301e <DS18B20_ReadAll+0x5e>
			{
				ds18b20[i].ValidDataFlag = DS18B20_Read(i, &ds18b20[i].Temperature); // Read single sensor
 8002ff8:	79fb      	ldrb	r3, [r7, #7]
 8002ffa:	011b      	lsls	r3, r3, #4
 8002ffc:	3308      	adds	r3, #8
 8002ffe:	4a0e      	ldr	r2, [pc, #56]	; (8003038 <DS18B20_ReadAll+0x78>)
 8003000:	441a      	add	r2, r3
 8003002:	79fc      	ldrb	r4, [r7, #7]
 8003004:	79fb      	ldrb	r3, [r7, #7]
 8003006:	4611      	mov	r1, r2
 8003008:	4618      	mov	r0, r3
 800300a:	f7ff fe6b 	bl	8002ce4 <DS18B20_Read>
 800300e:	4603      	mov	r3, r0
 8003010:	4619      	mov	r1, r3
 8003012:	4a09      	ldr	r2, [pc, #36]	; (8003038 <DS18B20_ReadAll+0x78>)
 8003014:	0123      	lsls	r3, r4, #4
 8003016:	4413      	add	r3, r2
 8003018:	330c      	adds	r3, #12
 800301a:	460a      	mov	r2, r1
 800301c:	701a      	strb	r2, [r3, #0]
		for(i = 0; i < TempSensorCount; i++) // All detected sensors loop
 800301e:	79fb      	ldrb	r3, [r7, #7]
 8003020:	3301      	adds	r3, #1
 8003022:	71fb      	strb	r3, [r7, #7]
 8003024:	4b05      	ldr	r3, [pc, #20]	; (800303c <DS18B20_ReadAll+0x7c>)
 8003026:	781b      	ldrb	r3, [r3, #0]
 8003028:	79fa      	ldrb	r2, [r7, #7]
 800302a:	429a      	cmp	r2, r3
 800302c:	d3d3      	bcc.n	8002fd6 <DS18B20_ReadAll+0x16>
			}
		}
	}
}
 800302e:	bf00      	nop
 8003030:	370c      	adds	r7, #12
 8003032:	46bd      	mov	sp, r7
 8003034:	bd90      	pop	{r4, r7, pc}
 8003036:	bf00      	nop
 8003038:	20000210 	.word	0x20000210
 800303c:	200001f8 	.word	0x200001f8

08003040 <DS18B20_GetROM>:

void DS18B20_GetROM(uint8_t number, uint8_t* ROM)
{
 8003040:	b480      	push	{r7}
 8003042:	b085      	sub	sp, #20
 8003044:	af00      	add	r7, sp, #0
 8003046:	4603      	mov	r3, r0
 8003048:	6039      	str	r1, [r7, #0]
 800304a:	71fb      	strb	r3, [r7, #7]
	if( number >= TempSensorCount)
 800304c:	4b10      	ldr	r3, [pc, #64]	; (8003090 <DS18B20_GetROM+0x50>)
 800304e:	781b      	ldrb	r3, [r3, #0]
 8003050:	79fa      	ldrb	r2, [r7, #7]
 8003052:	429a      	cmp	r2, r3
 8003054:	d302      	bcc.n	800305c <DS18B20_GetROM+0x1c>
		number = TempSensorCount;
 8003056:	4b0e      	ldr	r3, [pc, #56]	; (8003090 <DS18B20_GetROM+0x50>)
 8003058:	781b      	ldrb	r3, [r3, #0]
 800305a:	71fb      	strb	r3, [r7, #7]

	uint8_t i;

	for(i = 0; i < 8; i++)
 800305c:	2300      	movs	r3, #0
 800305e:	73fb      	strb	r3, [r7, #15]
 8003060:	e00d      	b.n	800307e <DS18B20_GetROM+0x3e>
		ROM[i] = ds18b20[number].Address[i];
 8003062:	79f9      	ldrb	r1, [r7, #7]
 8003064:	7bfa      	ldrb	r2, [r7, #15]
 8003066:	7bfb      	ldrb	r3, [r7, #15]
 8003068:	6838      	ldr	r0, [r7, #0]
 800306a:	4403      	add	r3, r0
 800306c:	4809      	ldr	r0, [pc, #36]	; (8003094 <DS18B20_GetROM+0x54>)
 800306e:	0109      	lsls	r1, r1, #4
 8003070:	4401      	add	r1, r0
 8003072:	440a      	add	r2, r1
 8003074:	7812      	ldrb	r2, [r2, #0]
 8003076:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 8; i++)
 8003078:	7bfb      	ldrb	r3, [r7, #15]
 800307a:	3301      	adds	r3, #1
 800307c:	73fb      	strb	r3, [r7, #15]
 800307e:	7bfb      	ldrb	r3, [r7, #15]
 8003080:	2b07      	cmp	r3, #7
 8003082:	d9ee      	bls.n	8003062 <DS18B20_GetROM+0x22>
}
 8003084:	bf00      	nop
 8003086:	3714      	adds	r7, #20
 8003088:	46bd      	mov	sp, r7
 800308a:	bc80      	pop	{r7}
 800308c:	4770      	bx	lr
 800308e:	bf00      	nop
 8003090:	200001f8 	.word	0x200001f8
 8003094:	20000210 	.word	0x20000210

08003098 <DS18B20_Quantity>:
	for(i = 0; i < 8; i++)
		ds18b20[number].Address[i] = ROM[i]; // Write ROM into sensor's structure
}

uint8_t DS18B20_Quantity(void)
{
 8003098:	b480      	push	{r7}
 800309a:	af00      	add	r7, sp, #0
	return TempSensorCount;
 800309c:	4b02      	ldr	r3, [pc, #8]	; (80030a8 <DS18B20_Quantity+0x10>)
 800309e:	781b      	ldrb	r3, [r3, #0]
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bc80      	pop	{r7}
 80030a6:	4770      	bx	lr
 80030a8:	200001f8 	.word	0x200001f8

080030ac <DS18B20_GetTemperature>:

uint8_t DS18B20_GetTemperature(uint8_t number, float* destination)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b083      	sub	sp, #12
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	4603      	mov	r3, r0
 80030b4:	6039      	str	r1, [r7, #0]
 80030b6:	71fb      	strb	r3, [r7, #7]
	if(!ds18b20[number].ValidDataFlag)
 80030b8:	79fb      	ldrb	r3, [r7, #7]
 80030ba:	4a0b      	ldr	r2, [pc, #44]	; (80030e8 <DS18B20_GetTemperature+0x3c>)
 80030bc:	011b      	lsls	r3, r3, #4
 80030be:	4413      	add	r3, r2
 80030c0:	330c      	adds	r3, #12
 80030c2:	781b      	ldrb	r3, [r3, #0]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d101      	bne.n	80030cc <DS18B20_GetTemperature+0x20>
		return 0;
 80030c8:	2300      	movs	r3, #0
 80030ca:	e008      	b.n	80030de <DS18B20_GetTemperature+0x32>

	*destination = ds18b20[number].Temperature;
 80030cc:	79fb      	ldrb	r3, [r7, #7]
 80030ce:	4a06      	ldr	r2, [pc, #24]	; (80030e8 <DS18B20_GetTemperature+0x3c>)
 80030d0:	011b      	lsls	r3, r3, #4
 80030d2:	4413      	add	r3, r2
 80030d4:	3308      	adds	r3, #8
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	601a      	str	r2, [r3, #0]
	return 1;
 80030dc:	2301      	movs	r3, #1

}
 80030de:	4618      	mov	r0, r3
 80030e0:	370c      	adds	r7, #12
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bc80      	pop	{r7}
 80030e6:	4770      	bx	lr
 80030e8:	20000210 	.word	0x20000210

080030ec <DS18B20_Init>:

void DS18B20_Init(DS18B20_Resolution_t resolution)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	4603      	mov	r3, r0
 80030f4:	71fb      	strb	r3, [r7, #7]
	uint8_t next = 0, i = 0, j;
 80030f6:	2300      	movs	r3, #0
 80030f8:	73fb      	strb	r3, [r7, #15]
 80030fa:	2300      	movs	r3, #0
 80030fc:	73bb      	strb	r3, [r7, #14]
	OneWire_Init(&OneWire, DS18B20_GPIO_Port, DS18B20_Pin); // Init OneWire bus
 80030fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003102:	491f      	ldr	r1, [pc, #124]	; (8003180 <DS18B20_Init+0x94>)
 8003104:	481f      	ldr	r0, [pc, #124]	; (8003184 <DS18B20_Init+0x98>)
 8003106:	f000 fdaf 	bl	8003c68 <OneWire_Init>

	next = OneWire_First(&OneWire); // Search first OneWire device
 800310a:	481e      	ldr	r0, [pc, #120]	; (8003184 <DS18B20_Init+0x98>)
 800310c:	f000 fd56 	bl	8003bbc <OneWire_First>
 8003110:	4603      	mov	r3, r0
 8003112:	73fb      	strb	r3, [r7, #15]
	while(next)
 8003114:	e018      	b.n	8003148 <DS18B20_Init+0x5c>
	{
		TempSensorCount++;
 8003116:	4b1c      	ldr	r3, [pc, #112]	; (8003188 <DS18B20_Init+0x9c>)
 8003118:	781b      	ldrb	r3, [r3, #0]
 800311a:	3301      	adds	r3, #1
 800311c:	b2da      	uxtb	r2, r3
 800311e:	4b1a      	ldr	r3, [pc, #104]	; (8003188 <DS18B20_Init+0x9c>)
 8003120:	701a      	strb	r2, [r3, #0]
		OneWire_GetFullROM(&OneWire, (uint8_t*)&ds18b20[i++].Address); // Get the ROM of next sensor
 8003122:	7bbb      	ldrb	r3, [r7, #14]
 8003124:	1c5a      	adds	r2, r3, #1
 8003126:	73ba      	strb	r2, [r7, #14]
 8003128:	011b      	lsls	r3, r3, #4
 800312a:	4a18      	ldr	r2, [pc, #96]	; (800318c <DS18B20_Init+0xa0>)
 800312c:	4413      	add	r3, r2
 800312e:	4619      	mov	r1, r3
 8003130:	4814      	ldr	r0, [pc, #80]	; (8003184 <DS18B20_Init+0x98>)
 8003132:	f000 fd7e 	bl	8003c32 <OneWire_GetFullROM>
		next = OneWire_Next(&OneWire);
 8003136:	4813      	ldr	r0, [pc, #76]	; (8003184 <DS18B20_Init+0x98>)
 8003138:	f000 fd50 	bl	8003bdc <OneWire_Next>
 800313c:	4603      	mov	r3, r0
 800313e:	73fb      	strb	r3, [r7, #15]
		if(TempSensorCount >= _DS18B20_MAX_SENSORS) // More sensors than set maximum is not allowed
 8003140:	4b11      	ldr	r3, [pc, #68]	; (8003188 <DS18B20_Init+0x9c>)
 8003142:	781b      	ldrb	r3, [r3, #0]
 8003144:	2b03      	cmp	r3, #3
 8003146:	d803      	bhi.n	8003150 <DS18B20_Init+0x64>
	while(next)
 8003148:	7bfb      	ldrb	r3, [r7, #15]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d1e3      	bne.n	8003116 <DS18B20_Init+0x2a>
 800314e:	e000      	b.n	8003152 <DS18B20_Init+0x66>
			break;
 8003150:	bf00      	nop
	}

	for(j = 0; j < i; j++)
 8003152:	2300      	movs	r3, #0
 8003154:	737b      	strb	r3, [r7, #13]
 8003156:	e00a      	b.n	800316e <DS18B20_Init+0x82>
	{
		DS18B20_SetResolution(j, resolution); // Set the initial resolution to sensor
 8003158:	79fa      	ldrb	r2, [r7, #7]
 800315a:	7b7b      	ldrb	r3, [r7, #13]
 800315c:	4611      	mov	r1, r2
 800315e:	4618      	mov	r0, r3
 8003160:	f7ff fe6e 	bl	8002e40 <DS18B20_SetResolution>

		DS18B20_StartAll(); // Start conversion on all sensors
 8003164:	f7ff fdac 	bl	8002cc0 <DS18B20_StartAll>
	for(j = 0; j < i; j++)
 8003168:	7b7b      	ldrb	r3, [r7, #13]
 800316a:	3301      	adds	r3, #1
 800316c:	737b      	strb	r3, [r7, #13]
 800316e:	7b7a      	ldrb	r2, [r7, #13]
 8003170:	7bbb      	ldrb	r3, [r7, #14]
 8003172:	429a      	cmp	r2, r3
 8003174:	d3f0      	bcc.n	8003158 <DS18B20_Init+0x6c>
	}
}
 8003176:	bf00      	nop
 8003178:	3710      	adds	r7, #16
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	40011000 	.word	0x40011000
 8003184:	20000250 	.word	0x20000250
 8003188:	200001f8 	.word	0x200001f8
 800318c:	20000210 	.word	0x20000210

08003190 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003190:	b5b0      	push	{r4, r5, r7, lr}
 8003192:	b084      	sub	sp, #16
 8003194:	af02      	add	r7, sp, #8
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003196:	f7fd fef5 	bl	8000f84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800319a:	f000 f8b7 	bl	800330c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800319e:	f000 f999 	bl	80034d4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80031a2:	f000 f943 	bl	800342c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80031a6:	f000 f96b 	bl	8003480 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 80031aa:	f000 f8f1 	bl	8003390 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim3);
 80031ae:	484c      	ldr	r0, [pc, #304]	; (80032e0 <main+0x150>)
 80031b0:	f7fe fee3 	bl	8001f7a <HAL_TIM_Base_Start>
  HAL_UART_Receive_IT(&huart3, &Received, 1);
 80031b4:	2201      	movs	r2, #1
 80031b6:	494b      	ldr	r1, [pc, #300]	; (80032e4 <main+0x154>)
 80031b8:	484b      	ldr	r0, [pc, #300]	; (80032e8 <main+0x158>)
 80031ba:	f7ff f9db 	bl	8002574 <HAL_UART_Receive_IT>
  DS18B20_Init(DS18B20_Resolution_12bits);
 80031be:	200c      	movs	r0, #12
 80031c0:	f7ff ff94 	bl	80030ec <DS18B20_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  sensor_time = hcsr04_read();
 80031c4:	f000 fabe 	bl	8003744 <hcsr04_read>
 80031c8:	4602      	mov	r2, r0
 80031ca:	4b48      	ldr	r3, [pc, #288]	; (80032ec <main+0x15c>)
 80031cc:	601a      	str	r2, [r3, #0]
	  distance  = sensor_time * .034/2;
 80031ce:	4b47      	ldr	r3, [pc, #284]	; (80032ec <main+0x15c>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4618      	mov	r0, r3
 80031d4:	f7fd f906 	bl	80003e4 <__aeabi_ui2d>
 80031d8:	a33f      	add	r3, pc, #252	; (adr r3, 80032d8 <main+0x148>)
 80031da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031de:	f7fd f97b 	bl	80004d8 <__aeabi_dmul>
 80031e2:	4603      	mov	r3, r0
 80031e4:	460c      	mov	r4, r1
 80031e6:	4618      	mov	r0, r3
 80031e8:	4621      	mov	r1, r4
 80031ea:	f04f 0200 	mov.w	r2, #0
 80031ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80031f2:	f7fd fa9b 	bl	800072c <__aeabi_ddiv>
 80031f6:	4603      	mov	r3, r0
 80031f8:	460c      	mov	r4, r1
 80031fa:	4618      	mov	r0, r3
 80031fc:	4621      	mov	r1, r4
 80031fe:	f7fd fc43 	bl	8000a88 <__aeabi_d2uiz>
 8003202:	4602      	mov	r2, r0
 8003204:	4b3a      	ldr	r3, [pc, #232]	; (80032f0 <main+0x160>)
 8003206:	601a      	str	r2, [r3, #0]

	  DS18B20_ReadAll();
 8003208:	f7ff feda 	bl	8002fc0 <DS18B20_ReadAll>
      DS18B20_StartAll();
 800320c:	f7ff fd58 	bl	8002cc0 <DS18B20_StartAll>

      uint8_t ROM_tmp[1];
      uint8_t i;
      for(i = 0; i < DS18B20_Quantity(); i++)
 8003210:	2300      	movs	r3, #0
 8003212:	71fb      	strb	r3, [r7, #7]
 8003214:	e031      	b.n	800327a <main+0xea>
      {
    	  if(DS18B20_GetTemperature(i, &temperature))
 8003216:	79fb      	ldrb	r3, [r7, #7]
 8003218:	4936      	ldr	r1, [pc, #216]	; (80032f4 <main+0x164>)
 800321a:	4618      	mov	r0, r3
 800321c:	f7ff ff46 	bl	80030ac <DS18B20_GetTemperature>
 8003220:	4603      	mov	r3, r0
 8003222:	2b00      	cmp	r3, #0
 8003224:	d026      	beq.n	8003274 <main+0xe4>
    	  {
    		  DS18B20_GetROM(i, ROM_tmp);
 8003226:	1d3a      	adds	r2, r7, #4
 8003228:	79fb      	ldrb	r3, [r7, #7]
 800322a:	4611      	mov	r1, r2
 800322c:	4618      	mov	r0, r3
 800322e:	f7ff ff07 	bl	8003040 <DS18B20_GetROM>
    		  memset(message, 0, sizeof(message));
 8003232:	2240      	movs	r2, #64	; 0x40
 8003234:	2100      	movs	r1, #0
 8003236:	4830      	ldr	r0, [pc, #192]	; (80032f8 <main+0x168>)
 8003238:	f000 ff12 	bl	8004060 <memset>
    		  sprintf(message, "%u,%f", distance, temperature);
 800323c:	4b2c      	ldr	r3, [pc, #176]	; (80032f0 <main+0x160>)
 800323e:	681d      	ldr	r5, [r3, #0]
 8003240:	4b2c      	ldr	r3, [pc, #176]	; (80032f4 <main+0x164>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4618      	mov	r0, r3
 8003246:	f7fd f8ef 	bl	8000428 <__aeabi_f2d>
 800324a:	4603      	mov	r3, r0
 800324c:	460c      	mov	r4, r1
 800324e:	e9cd 3400 	strd	r3, r4, [sp]
 8003252:	462a      	mov	r2, r5
 8003254:	4929      	ldr	r1, [pc, #164]	; (80032fc <main+0x16c>)
 8003256:	4828      	ldr	r0, [pc, #160]	; (80032f8 <main+0x168>)
 8003258:	f001 fb5a 	bl	8004910 <siprintf>
//    		  sprintf(message, "Distance: %u, Temp: %f", distance, temperature);
    		  HAL_UART_Transmit(&huart3, (uint8_t*)message, sizeof(message), 100); //uart to nodeMCU
 800325c:	2364      	movs	r3, #100	; 0x64
 800325e:	2240      	movs	r2, #64	; 0x40
 8003260:	4925      	ldr	r1, [pc, #148]	; (80032f8 <main+0x168>)
 8003262:	4821      	ldr	r0, [pc, #132]	; (80032e8 <main+0x158>)
 8003264:	f7ff f8ed 	bl	8002442 <HAL_UART_Transmit>
    		  HAL_UART_Transmit(&huart2, (uint8_t*)message, sizeof(message), 100); //uart to port monitor
 8003268:	2364      	movs	r3, #100	; 0x64
 800326a:	2240      	movs	r2, #64	; 0x40
 800326c:	4922      	ldr	r1, [pc, #136]	; (80032f8 <main+0x168>)
 800326e:	4824      	ldr	r0, [pc, #144]	; (8003300 <main+0x170>)
 8003270:	f7ff f8e7 	bl	8002442 <HAL_UART_Transmit>
      for(i = 0; i < DS18B20_Quantity(); i++)
 8003274:	79fb      	ldrb	r3, [r7, #7]
 8003276:	3301      	adds	r3, #1
 8003278:	71fb      	strb	r3, [r7, #7]
 800327a:	f7ff ff0d 	bl	8003098 <DS18B20_Quantity>
 800327e:	4603      	mov	r3, r0
 8003280:	461a      	mov	r2, r3
 8003282:	79fb      	ldrb	r3, [r7, #7]
 8003284:	4293      	cmp	r3, r2
 8003286:	d3c6      	bcc.n	8003216 <main+0x86>
			}
		}
      HAL_UART_Transmit(&huart3, (uint8_t*)"\n", sizeof("\n"), 100);
 8003288:	2364      	movs	r3, #100	; 0x64
 800328a:	2202      	movs	r2, #2
 800328c:	491d      	ldr	r1, [pc, #116]	; (8003304 <main+0x174>)
 800328e:	4816      	ldr	r0, [pc, #88]	; (80032e8 <main+0x158>)
 8003290:	f7ff f8d7 	bl	8002442 <HAL_UART_Transmit>
      HAL_UART_Transmit(&huart2, (uint8_t*)"\n", sizeof("\n"), 100);
 8003294:	2364      	movs	r3, #100	; 0x64
 8003296:	2202      	movs	r2, #2
 8003298:	491a      	ldr	r1, [pc, #104]	; (8003304 <main+0x174>)
 800329a:	4819      	ldr	r0, [pc, #100]	; (8003300 <main+0x170>)
 800329c:	f7ff f8d1 	bl	8002442 <HAL_UART_Transmit>
      HAL_Delay(1000);
 80032a0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80032a4:	f7fd fed0 	bl	8001048 <HAL_Delay>

      if(MOTOR_OPEN_COMMAND == motor_command && distance > 20)
 80032a8:	4b17      	ldr	r3, [pc, #92]	; (8003308 <main+0x178>)
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	2b61      	cmp	r3, #97	; 0x61
 80032ae:	d105      	bne.n	80032bc <main+0x12c>
 80032b0:	4b0f      	ldr	r3, [pc, #60]	; (80032f0 <main+0x160>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	2b14      	cmp	r3, #20
 80032b6:	d901      	bls.n	80032bc <main+0x12c>
      {
    	  motor_hold();
 80032b8:	f000 fa1c 	bl	80036f4 <motor_hold>
      }

      if(MOTOR_CLOSE_COMMAND == motor_command && distance < 5)
 80032bc:	4b12      	ldr	r3, [pc, #72]	; (8003308 <main+0x178>)
 80032be:	781b      	ldrb	r3, [r3, #0]
 80032c0:	2b62      	cmp	r3, #98	; 0x62
 80032c2:	f47f af7f 	bne.w	80031c4 <main+0x34>
 80032c6:	4b0a      	ldr	r3, [pc, #40]	; (80032f0 <main+0x160>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	2b04      	cmp	r3, #4
 80032cc:	f63f af7a 	bhi.w	80031c4 <main+0x34>
      {
    	  motor_hold();
 80032d0:	f000 fa10 	bl	80036f4 <motor_hold>
  {
 80032d4:	e776      	b.n	80031c4 <main+0x34>
 80032d6:	bf00      	nop
 80032d8:	b020c49c 	.word	0xb020c49c
 80032dc:	3fa16872 	.word	0x3fa16872
 80032e0:	200002f4 	.word	0x200002f4
 80032e4:	20000264 	.word	0x20000264
 80032e8:	2000026c 	.word	0x2000026c
 80032ec:	20000268 	.word	0x20000268
 80032f0:	200002b0 	.word	0x200002b0
 80032f4:	200002ac 	.word	0x200002ac
 80032f8:	200002b4 	.word	0x200002b4
 80032fc:	0800611c 	.word	0x0800611c
 8003300:	20000334 	.word	0x20000334
 8003304:	08006124 	.word	0x08006124
 8003308:	20000374 	.word	0x20000374

0800330c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b090      	sub	sp, #64	; 0x40
 8003310:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003312:	f107 0318 	add.w	r3, r7, #24
 8003316:	2228      	movs	r2, #40	; 0x28
 8003318:	2100      	movs	r1, #0
 800331a:	4618      	mov	r0, r3
 800331c:	f000 fea0 	bl	8004060 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003320:	1d3b      	adds	r3, r7, #4
 8003322:	2200      	movs	r2, #0
 8003324:	601a      	str	r2, [r3, #0]
 8003326:	605a      	str	r2, [r3, #4]
 8003328:	609a      	str	r2, [r3, #8]
 800332a:	60da      	str	r2, [r3, #12]
 800332c:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800332e:	2302      	movs	r3, #2
 8003330:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003332:	2301      	movs	r3, #1
 8003334:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003336:	2310      	movs	r3, #16
 8003338:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800333a:	2302      	movs	r3, #2
 800333c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800333e:	2300      	movs	r3, #0
 8003340:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8003342:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8003346:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003348:	f107 0318 	add.w	r3, r7, #24
 800334c:	4618      	mov	r0, r3
 800334e:	f7fe f9cd 	bl	80016ec <HAL_RCC_OscConfig>
 8003352:	4603      	mov	r3, r0
 8003354:	2b00      	cmp	r3, #0
 8003356:	d001      	beq.n	800335c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8003358:	f000 fa2a 	bl	80037b0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800335c:	230f      	movs	r3, #15
 800335e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003360:	2302      	movs	r3, #2
 8003362:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003364:	2300      	movs	r3, #0
 8003366:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003368:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800336c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800336e:	2300      	movs	r3, #0
 8003370:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003372:	1d3b      	adds	r3, r7, #4
 8003374:	2102      	movs	r1, #2
 8003376:	4618      	mov	r0, r3
 8003378:	f7fe fc38 	bl	8001bec <HAL_RCC_ClockConfig>
 800337c:	4603      	mov	r3, r0
 800337e:	2b00      	cmp	r3, #0
 8003380:	d001      	beq.n	8003386 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8003382:	f000 fa15 	bl	80037b0 <Error_Handler>
  }
}
 8003386:	bf00      	nop
 8003388:	3740      	adds	r7, #64	; 0x40
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
	...

08003390 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b086      	sub	sp, #24
 8003394:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003396:	f107 0308 	add.w	r3, r7, #8
 800339a:	2200      	movs	r2, #0
 800339c:	601a      	str	r2, [r3, #0]
 800339e:	605a      	str	r2, [r3, #4]
 80033a0:	609a      	str	r2, [r3, #8]
 80033a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80033a4:	463b      	mov	r3, r7
 80033a6:	2200      	movs	r2, #0
 80033a8:	601a      	str	r2, [r3, #0]
 80033aa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80033ac:	4b1d      	ldr	r3, [pc, #116]	; (8003424 <MX_TIM3_Init+0x94>)
 80033ae:	4a1e      	ldr	r2, [pc, #120]	; (8003428 <MX_TIM3_Init+0x98>)
 80033b0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 80033b2:	4b1c      	ldr	r3, [pc, #112]	; (8003424 <MX_TIM3_Init+0x94>)
 80033b4:	223f      	movs	r2, #63	; 0x3f
 80033b6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033b8:	4b1a      	ldr	r3, [pc, #104]	; (8003424 <MX_TIM3_Init+0x94>)
 80033ba:	2200      	movs	r2, #0
 80033bc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80033be:	4b19      	ldr	r3, [pc, #100]	; (8003424 <MX_TIM3_Init+0x94>)
 80033c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80033c4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033c6:	4b17      	ldr	r3, [pc, #92]	; (8003424 <MX_TIM3_Init+0x94>)
 80033c8:	2200      	movs	r2, #0
 80033ca:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033cc:	4b15      	ldr	r3, [pc, #84]	; (8003424 <MX_TIM3_Init+0x94>)
 80033ce:	2200      	movs	r2, #0
 80033d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80033d2:	4814      	ldr	r0, [pc, #80]	; (8003424 <MX_TIM3_Init+0x94>)
 80033d4:	f7fe fda6 	bl	8001f24 <HAL_TIM_Base_Init>
 80033d8:	4603      	mov	r3, r0
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d001      	beq.n	80033e2 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80033de:	f000 f9e7 	bl	80037b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80033e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033e6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80033e8:	f107 0308 	add.w	r3, r7, #8
 80033ec:	4619      	mov	r1, r3
 80033ee:	480d      	ldr	r0, [pc, #52]	; (8003424 <MX_TIM3_Init+0x94>)
 80033f0:	f7fe fde6 	bl	8001fc0 <HAL_TIM_ConfigClockSource>
 80033f4:	4603      	mov	r3, r0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d001      	beq.n	80033fe <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80033fa:	f000 f9d9 	bl	80037b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033fe:	2300      	movs	r3, #0
 8003400:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003402:	2300      	movs	r3, #0
 8003404:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003406:	463b      	mov	r3, r7
 8003408:	4619      	mov	r1, r3
 800340a:	4806      	ldr	r0, [pc, #24]	; (8003424 <MX_TIM3_Init+0x94>)
 800340c:	f7fe ff88 	bl	8002320 <HAL_TIMEx_MasterConfigSynchronization>
 8003410:	4603      	mov	r3, r0
 8003412:	2b00      	cmp	r3, #0
 8003414:	d001      	beq.n	800341a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8003416:	f000 f9cb 	bl	80037b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800341a:	bf00      	nop
 800341c:	3718      	adds	r7, #24
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	200002f4 	.word	0x200002f4
 8003428:	40000400 	.word	0x40000400

0800342c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003430:	4b11      	ldr	r3, [pc, #68]	; (8003478 <MX_USART2_UART_Init+0x4c>)
 8003432:	4a12      	ldr	r2, [pc, #72]	; (800347c <MX_USART2_UART_Init+0x50>)
 8003434:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003436:	4b10      	ldr	r3, [pc, #64]	; (8003478 <MX_USART2_UART_Init+0x4c>)
 8003438:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800343c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800343e:	4b0e      	ldr	r3, [pc, #56]	; (8003478 <MX_USART2_UART_Init+0x4c>)
 8003440:	2200      	movs	r2, #0
 8003442:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003444:	4b0c      	ldr	r3, [pc, #48]	; (8003478 <MX_USART2_UART_Init+0x4c>)
 8003446:	2200      	movs	r2, #0
 8003448:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800344a:	4b0b      	ldr	r3, [pc, #44]	; (8003478 <MX_USART2_UART_Init+0x4c>)
 800344c:	2200      	movs	r2, #0
 800344e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003450:	4b09      	ldr	r3, [pc, #36]	; (8003478 <MX_USART2_UART_Init+0x4c>)
 8003452:	220c      	movs	r2, #12
 8003454:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003456:	4b08      	ldr	r3, [pc, #32]	; (8003478 <MX_USART2_UART_Init+0x4c>)
 8003458:	2200      	movs	r2, #0
 800345a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800345c:	4b06      	ldr	r3, [pc, #24]	; (8003478 <MX_USART2_UART_Init+0x4c>)
 800345e:	2200      	movs	r2, #0
 8003460:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003462:	4805      	ldr	r0, [pc, #20]	; (8003478 <MX_USART2_UART_Init+0x4c>)
 8003464:	f7fe ffa0 	bl	80023a8 <HAL_UART_Init>
 8003468:	4603      	mov	r3, r0
 800346a:	2b00      	cmp	r3, #0
 800346c:	d001      	beq.n	8003472 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800346e:	f000 f99f 	bl	80037b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003472:	bf00      	nop
 8003474:	bd80      	pop	{r7, pc}
 8003476:	bf00      	nop
 8003478:	20000334 	.word	0x20000334
 800347c:	40004400 	.word	0x40004400

08003480 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003484:	4b11      	ldr	r3, [pc, #68]	; (80034cc <MX_USART3_UART_Init+0x4c>)
 8003486:	4a12      	ldr	r2, [pc, #72]	; (80034d0 <MX_USART3_UART_Init+0x50>)
 8003488:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800348a:	4b10      	ldr	r3, [pc, #64]	; (80034cc <MX_USART3_UART_Init+0x4c>)
 800348c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003490:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003492:	4b0e      	ldr	r3, [pc, #56]	; (80034cc <MX_USART3_UART_Init+0x4c>)
 8003494:	2200      	movs	r2, #0
 8003496:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003498:	4b0c      	ldr	r3, [pc, #48]	; (80034cc <MX_USART3_UART_Init+0x4c>)
 800349a:	2200      	movs	r2, #0
 800349c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800349e:	4b0b      	ldr	r3, [pc, #44]	; (80034cc <MX_USART3_UART_Init+0x4c>)
 80034a0:	2200      	movs	r2, #0
 80034a2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80034a4:	4b09      	ldr	r3, [pc, #36]	; (80034cc <MX_USART3_UART_Init+0x4c>)
 80034a6:	220c      	movs	r2, #12
 80034a8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80034aa:	4b08      	ldr	r3, [pc, #32]	; (80034cc <MX_USART3_UART_Init+0x4c>)
 80034ac:	2200      	movs	r2, #0
 80034ae:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80034b0:	4b06      	ldr	r3, [pc, #24]	; (80034cc <MX_USART3_UART_Init+0x4c>)
 80034b2:	2200      	movs	r2, #0
 80034b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80034b6:	4805      	ldr	r0, [pc, #20]	; (80034cc <MX_USART3_UART_Init+0x4c>)
 80034b8:	f7fe ff76 	bl	80023a8 <HAL_UART_Init>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d001      	beq.n	80034c6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80034c2:	f000 f975 	bl	80037b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80034c6:	bf00      	nop
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	bf00      	nop
 80034cc:	2000026c 	.word	0x2000026c
 80034d0:	40004800 	.word	0x40004800

080034d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b088      	sub	sp, #32
 80034d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034da:	f107 0310 	add.w	r3, r7, #16
 80034de:	2200      	movs	r2, #0
 80034e0:	601a      	str	r2, [r3, #0]
 80034e2:	605a      	str	r2, [r3, #4]
 80034e4:	609a      	str	r2, [r3, #8]
 80034e6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80034e8:	4b49      	ldr	r3, [pc, #292]	; (8003610 <MX_GPIO_Init+0x13c>)
 80034ea:	699b      	ldr	r3, [r3, #24]
 80034ec:	4a48      	ldr	r2, [pc, #288]	; (8003610 <MX_GPIO_Init+0x13c>)
 80034ee:	f043 0310 	orr.w	r3, r3, #16
 80034f2:	6193      	str	r3, [r2, #24]
 80034f4:	4b46      	ldr	r3, [pc, #280]	; (8003610 <MX_GPIO_Init+0x13c>)
 80034f6:	699b      	ldr	r3, [r3, #24]
 80034f8:	f003 0310 	and.w	r3, r3, #16
 80034fc:	60fb      	str	r3, [r7, #12]
 80034fe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003500:	4b43      	ldr	r3, [pc, #268]	; (8003610 <MX_GPIO_Init+0x13c>)
 8003502:	699b      	ldr	r3, [r3, #24]
 8003504:	4a42      	ldr	r2, [pc, #264]	; (8003610 <MX_GPIO_Init+0x13c>)
 8003506:	f043 0320 	orr.w	r3, r3, #32
 800350a:	6193      	str	r3, [r2, #24]
 800350c:	4b40      	ldr	r3, [pc, #256]	; (8003610 <MX_GPIO_Init+0x13c>)
 800350e:	699b      	ldr	r3, [r3, #24]
 8003510:	f003 0320 	and.w	r3, r3, #32
 8003514:	60bb      	str	r3, [r7, #8]
 8003516:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003518:	4b3d      	ldr	r3, [pc, #244]	; (8003610 <MX_GPIO_Init+0x13c>)
 800351a:	699b      	ldr	r3, [r3, #24]
 800351c:	4a3c      	ldr	r2, [pc, #240]	; (8003610 <MX_GPIO_Init+0x13c>)
 800351e:	f043 0304 	orr.w	r3, r3, #4
 8003522:	6193      	str	r3, [r2, #24]
 8003524:	4b3a      	ldr	r3, [pc, #232]	; (8003610 <MX_GPIO_Init+0x13c>)
 8003526:	699b      	ldr	r3, [r3, #24]
 8003528:	f003 0304 	and.w	r3, r3, #4
 800352c:	607b      	str	r3, [r7, #4]
 800352e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003530:	4b37      	ldr	r3, [pc, #220]	; (8003610 <MX_GPIO_Init+0x13c>)
 8003532:	699b      	ldr	r3, [r3, #24]
 8003534:	4a36      	ldr	r2, [pc, #216]	; (8003610 <MX_GPIO_Init+0x13c>)
 8003536:	f043 0308 	orr.w	r3, r3, #8
 800353a:	6193      	str	r3, [r2, #24]
 800353c:	4b34      	ldr	r3, [pc, #208]	; (8003610 <MX_GPIO_Init+0x13c>)
 800353e:	699b      	ldr	r3, [r3, #24]
 8003540:	f003 0308 	and.w	r3, r3, #8
 8003544:	603b      	str	r3, [r7, #0]
 8003546:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8003548:	2200      	movs	r2, #0
 800354a:	2120      	movs	r1, #32
 800354c:	4831      	ldr	r0, [pc, #196]	; (8003614 <MX_GPIO_Init+0x140>)
 800354e:	f7fe f892 	bl	8001676 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, US_TRIGGER_Pin|DS18B20_Pin, GPIO_PIN_RESET);
 8003552:	2200      	movs	r2, #0
 8003554:	f44f 7110 	mov.w	r1, #576	; 0x240
 8003558:	482f      	ldr	r0, [pc, #188]	; (8003618 <MX_GPIO_Init+0x144>)
 800355a:	f7fe f88c 	bl	8001676 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MOTOR_A_Pin|MOTOR_B_Pin, GPIO_PIN_RESET);
 800355e:	2200      	movs	r2, #0
 8003560:	f44f 7140 	mov.w	r1, #768	; 0x300
 8003564:	482d      	ldr	r0, [pc, #180]	; (800361c <MX_GPIO_Init+0x148>)
 8003566:	f7fe f886 	bl	8001676 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800356a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800356e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003570:	4b2b      	ldr	r3, [pc, #172]	; (8003620 <MX_GPIO_Init+0x14c>)
 8003572:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003574:	2300      	movs	r3, #0
 8003576:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003578:	f107 0310 	add.w	r3, r7, #16
 800357c:	4619      	mov	r1, r3
 800357e:	4826      	ldr	r0, [pc, #152]	; (8003618 <MX_GPIO_Init+0x144>)
 8003580:	f7fd ff08 	bl	8001394 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8003584:	2320      	movs	r3, #32
 8003586:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003588:	2301      	movs	r3, #1
 800358a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800358c:	2300      	movs	r3, #0
 800358e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003590:	2302      	movs	r3, #2
 8003592:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8003594:	f107 0310 	add.w	r3, r7, #16
 8003598:	4619      	mov	r1, r3
 800359a:	481e      	ldr	r0, [pc, #120]	; (8003614 <MX_GPIO_Init+0x140>)
 800359c:	f7fd fefa 	bl	8001394 <HAL_GPIO_Init>

  /*Configure GPIO pins : US_TRIGGER_Pin DS18B20_Pin */
  GPIO_InitStruct.Pin = US_TRIGGER_Pin|DS18B20_Pin;
 80035a0:	f44f 7310 	mov.w	r3, #576	; 0x240
 80035a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035a6:	2301      	movs	r3, #1
 80035a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035aa:	2300      	movs	r3, #0
 80035ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035ae:	2302      	movs	r3, #2
 80035b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80035b2:	f107 0310 	add.w	r3, r7, #16
 80035b6:	4619      	mov	r1, r3
 80035b8:	4817      	ldr	r0, [pc, #92]	; (8003618 <MX_GPIO_Init+0x144>)
 80035ba:	f7fd feeb 	bl	8001394 <HAL_GPIO_Init>

  /*Configure GPIO pin : US_ECHO_Pin */
  GPIO_InitStruct.Pin = US_ECHO_Pin;
 80035be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80035c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80035c4:	2300      	movs	r3, #0
 80035c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035c8:	2300      	movs	r3, #0
 80035ca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(US_ECHO_GPIO_Port, &GPIO_InitStruct);
 80035cc:	f107 0310 	add.w	r3, r7, #16
 80035d0:	4619      	mov	r1, r3
 80035d2:	4811      	ldr	r0, [pc, #68]	; (8003618 <MX_GPIO_Init+0x144>)
 80035d4:	f7fd fede 	bl	8001394 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_A_Pin MOTOR_B_Pin */
  GPIO_InitStruct.Pin = MOTOR_A_Pin|MOTOR_B_Pin;
 80035d8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80035dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035de:	2301      	movs	r3, #1
 80035e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035e2:	2300      	movs	r3, #0
 80035e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035e6:	2302      	movs	r3, #2
 80035e8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035ea:	f107 0310 	add.w	r3, r7, #16
 80035ee:	4619      	mov	r1, r3
 80035f0:	480a      	ldr	r0, [pc, #40]	; (800361c <MX_GPIO_Init+0x148>)
 80035f2:	f7fd fecf 	bl	8001394 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80035f6:	2200      	movs	r2, #0
 80035f8:	2100      	movs	r1, #0
 80035fa:	2028      	movs	r0, #40	; 0x28
 80035fc:	f7fd fe1d 	bl	800123a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003600:	2028      	movs	r0, #40	; 0x28
 8003602:	f7fd fe36 	bl	8001272 <HAL_NVIC_EnableIRQ>

}
 8003606:	bf00      	nop
 8003608:	3720      	adds	r7, #32
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	40021000 	.word	0x40021000
 8003614:	40010800 	.word	0x40010800
 8003618:	40011000 	.word	0x40011000
 800361c:	40010c00 	.word	0x40010c00
 8003620:	10110000 	.word	0x10110000

08003624 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003624:	b580      	push	{r7, lr}
 8003626:	b082      	sub	sp, #8
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
// uint16_t size = 0; // Rozmiar wysylanej wiadomosci

// size = sprintf(Data, "Odebrana wiadomosc: %c\n\r",Received);
//
// HAL_UART_Transmit_IT(&huart3, Data, size); // Rozpoczecie nadawania danych z wykorzystaniem przerwan
 if (MOTOR_OPEN_COMMAND == Received && distance < 20)
 800362c:	4b1b      	ldr	r3, [pc, #108]	; (800369c <HAL_UART_RxCpltCallback+0x78>)
 800362e:	781b      	ldrb	r3, [r3, #0]
 8003630:	b2db      	uxtb	r3, r3
 8003632:	2b61      	cmp	r3, #97	; 0x61
 8003634:	d10b      	bne.n	800364e <HAL_UART_RxCpltCallback+0x2a>
 8003636:	4b1a      	ldr	r3, [pc, #104]	; (80036a0 <HAL_UART_RxCpltCallback+0x7c>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	2b13      	cmp	r3, #19
 800363c:	d807      	bhi.n	800364e <HAL_UART_RxCpltCallback+0x2a>
 {
	 motor_open();
 800363e:	f000 f835 	bl	80036ac <motor_open>
	 motor_command = Received;
 8003642:	4b16      	ldr	r3, [pc, #88]	; (800369c <HAL_UART_RxCpltCallback+0x78>)
 8003644:	781b      	ldrb	r3, [r3, #0]
 8003646:	b2da      	uxtb	r2, r3
 8003648:	4b16      	ldr	r3, [pc, #88]	; (80036a4 <HAL_UART_RxCpltCallback+0x80>)
 800364a:	701a      	strb	r2, [r3, #0]
 800364c:	e01c      	b.n	8003688 <HAL_UART_RxCpltCallback+0x64>
 }
 else if (MOTOR_CLOSE_COMMAND == Received && distance > 5)
 800364e:	4b13      	ldr	r3, [pc, #76]	; (800369c <HAL_UART_RxCpltCallback+0x78>)
 8003650:	781b      	ldrb	r3, [r3, #0]
 8003652:	b2db      	uxtb	r3, r3
 8003654:	2b62      	cmp	r3, #98	; 0x62
 8003656:	d10b      	bne.n	8003670 <HAL_UART_RxCpltCallback+0x4c>
 8003658:	4b11      	ldr	r3, [pc, #68]	; (80036a0 <HAL_UART_RxCpltCallback+0x7c>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	2b05      	cmp	r3, #5
 800365e:	d907      	bls.n	8003670 <HAL_UART_RxCpltCallback+0x4c>
 {
	 motor_close();
 8003660:	f000 f836 	bl	80036d0 <motor_close>
	 motor_command = Received;
 8003664:	4b0d      	ldr	r3, [pc, #52]	; (800369c <HAL_UART_RxCpltCallback+0x78>)
 8003666:	781b      	ldrb	r3, [r3, #0]
 8003668:	b2da      	uxtb	r2, r3
 800366a:	4b0e      	ldr	r3, [pc, #56]	; (80036a4 <HAL_UART_RxCpltCallback+0x80>)
 800366c:	701a      	strb	r2, [r3, #0]
 800366e:	e00b      	b.n	8003688 <HAL_UART_RxCpltCallback+0x64>
 }
 else if (MOTOR_HOLD_COMMAND == Received)
 8003670:	4b0a      	ldr	r3, [pc, #40]	; (800369c <HAL_UART_RxCpltCallback+0x78>)
 8003672:	781b      	ldrb	r3, [r3, #0]
 8003674:	b2db      	uxtb	r3, r3
 8003676:	2b63      	cmp	r3, #99	; 0x63
 8003678:	d106      	bne.n	8003688 <HAL_UART_RxCpltCallback+0x64>
 {
	 motor_hold();
 800367a:	f000 f83b 	bl	80036f4 <motor_hold>
	 motor_command = Received;
 800367e:	4b07      	ldr	r3, [pc, #28]	; (800369c <HAL_UART_RxCpltCallback+0x78>)
 8003680:	781b      	ldrb	r3, [r3, #0]
 8003682:	b2da      	uxtb	r2, r3
 8003684:	4b07      	ldr	r3, [pc, #28]	; (80036a4 <HAL_UART_RxCpltCallback+0x80>)
 8003686:	701a      	strb	r2, [r3, #0]
 }

 HAL_UART_Receive_IT(&huart3, &Received, 1); // Ponowne włączenie nasłuchiwania
 8003688:	2201      	movs	r2, #1
 800368a:	4904      	ldr	r1, [pc, #16]	; (800369c <HAL_UART_RxCpltCallback+0x78>)
 800368c:	4806      	ldr	r0, [pc, #24]	; (80036a8 <HAL_UART_RxCpltCallback+0x84>)
 800368e:	f7fe ff71 	bl	8002574 <HAL_UART_Receive_IT>
}
 8003692:	bf00      	nop
 8003694:	3708      	adds	r7, #8
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}
 800369a:	bf00      	nop
 800369c:	20000264 	.word	0x20000264
 80036a0:	200002b0 	.word	0x200002b0
 80036a4:	20000374 	.word	0x20000374
 80036a8:	2000026c 	.word	0x2000026c

080036ac <motor_open>:

void motor_open(void)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(MOTOR_A_GPIO_Port, MOTOR_A_Pin, GPIO_PIN_RESET);
 80036b0:	2200      	movs	r2, #0
 80036b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80036b6:	4805      	ldr	r0, [pc, #20]	; (80036cc <motor_open+0x20>)
 80036b8:	f7fd ffdd 	bl	8001676 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(MOTOR_B_GPIO_Port, MOTOR_B_Pin, GPIO_PIN_SET);
 80036bc:	2201      	movs	r2, #1
 80036be:	f44f 7100 	mov.w	r1, #512	; 0x200
 80036c2:	4802      	ldr	r0, [pc, #8]	; (80036cc <motor_open+0x20>)
 80036c4:	f7fd ffd7 	bl	8001676 <HAL_GPIO_WritePin>
}
 80036c8:	bf00      	nop
 80036ca:	bd80      	pop	{r7, pc}
 80036cc:	40010c00 	.word	0x40010c00

080036d0 <motor_close>:

void motor_close(void)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(MOTOR_A_GPIO_Port, MOTOR_A_Pin, GPIO_PIN_SET);
 80036d4:	2201      	movs	r2, #1
 80036d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80036da:	4805      	ldr	r0, [pc, #20]	; (80036f0 <motor_close+0x20>)
 80036dc:	f7fd ffcb 	bl	8001676 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(MOTOR_B_GPIO_Port, MOTOR_B_Pin, GPIO_PIN_RESET);
 80036e0:	2200      	movs	r2, #0
 80036e2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80036e6:	4802      	ldr	r0, [pc, #8]	; (80036f0 <motor_close+0x20>)
 80036e8:	f7fd ffc5 	bl	8001676 <HAL_GPIO_WritePin>
}
 80036ec:	bf00      	nop
 80036ee:	bd80      	pop	{r7, pc}
 80036f0:	40010c00 	.word	0x40010c00

080036f4 <motor_hold>:

void motor_hold(void)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(MOTOR_A_GPIO_Port, MOTOR_A_Pin, GPIO_PIN_RESET);
 80036f8:	2200      	movs	r2, #0
 80036fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80036fe:	4805      	ldr	r0, [pc, #20]	; (8003714 <motor_hold+0x20>)
 8003700:	f7fd ffb9 	bl	8001676 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(MOTOR_B_GPIO_Port, MOTOR_B_Pin, GPIO_PIN_RESET);
 8003704:	2200      	movs	r2, #0
 8003706:	f44f 7100 	mov.w	r1, #512	; 0x200
 800370a:	4802      	ldr	r0, [pc, #8]	; (8003714 <motor_hold+0x20>)
 800370c:	f7fd ffb3 	bl	8001676 <HAL_GPIO_WritePin>
}
 8003710:	bf00      	nop
 8003712:	bd80      	pop	{r7, pc}
 8003714:	40010c00 	.word	0x40010c00

08003718 <delay>:

void delay (uint32_t us)
{
 8003718:	b480      	push	{r7}
 800371a:	b083      	sub	sp, #12
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 8003720:	4b07      	ldr	r3, [pc, #28]	; (8003740 <delay+0x28>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	2200      	movs	r2, #0
 8003726:	625a      	str	r2, [r3, #36]	; 0x24
	while ((__HAL_TIM_GET_COUNTER(&htim3))<us);
 8003728:	bf00      	nop
 800372a:	4b05      	ldr	r3, [pc, #20]	; (8003740 <delay+0x28>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003730:	687a      	ldr	r2, [r7, #4]
 8003732:	429a      	cmp	r2, r3
 8003734:	d8f9      	bhi.n	800372a <delay+0x12>
}
 8003736:	bf00      	nop
 8003738:	370c      	adds	r7, #12
 800373a:	46bd      	mov	sp, r7
 800373c:	bc80      	pop	{r7}
 800373e:	4770      	bx	lr
 8003740:	200002f4 	.word	0x200002f4

08003744 <hcsr04_read>:

uint32_t hcsr04_read(void)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(US_TRIGGER_GPIO_Port, US_TRIGGER_Pin, GPIO_PIN_RESET);
 8003748:	2200      	movs	r2, #0
 800374a:	2140      	movs	r1, #64	; 0x40
 800374c:	4816      	ldr	r0, [pc, #88]	; (80037a8 <hcsr04_read+0x64>)
 800374e:	f7fd ff92 	bl	8001676 <HAL_GPIO_WritePin>
	delay(2);
 8003752:	2002      	movs	r0, #2
 8003754:	f7ff ffe0 	bl	8003718 <delay>
	HAL_GPIO_WritePin(US_TRIGGER_GPIO_Port, US_TRIGGER_Pin, GPIO_PIN_SET);
 8003758:	2201      	movs	r2, #1
 800375a:	2140      	movs	r1, #64	; 0x40
 800375c:	4812      	ldr	r0, [pc, #72]	; (80037a8 <hcsr04_read+0x64>)
 800375e:	f7fd ff8a 	bl	8001676 <HAL_GPIO_WritePin>
	delay(10);
 8003762:	200a      	movs	r0, #10
 8003764:	f7ff ffd8 	bl	8003718 <delay>
	HAL_GPIO_WritePin(US_TRIGGER_GPIO_Port, US_TRIGGER_Pin, GPIO_PIN_RESET);
 8003768:	2200      	movs	r2, #0
 800376a:	2140      	movs	r1, #64	; 0x40
 800376c:	480e      	ldr	r0, [pc, #56]	; (80037a8 <hcsr04_read+0x64>)
 800376e:	f7fd ff82 	bl	8001676 <HAL_GPIO_WritePin>

	while (!(HAL_GPIO_ReadPin(US_ECHO_GPIO_Port, US_ECHO_Pin)));  	// wait for the ECHO pin to go high
 8003772:	bf00      	nop
 8003774:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003778:	480b      	ldr	r0, [pc, #44]	; (80037a8 <hcsr04_read+0x64>)
 800377a:	f7fd ff65 	bl	8001648 <HAL_GPIO_ReadPin>
 800377e:	4603      	mov	r3, r0
 8003780:	2b00      	cmp	r3, #0
 8003782:	d0f7      	beq.n	8003774 <hcsr04_read+0x30>
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 8003784:	4b09      	ldr	r3, [pc, #36]	; (80037ac <hcsr04_read+0x68>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	2200      	movs	r2, #0
 800378a:	625a      	str	r2, [r3, #36]	; 0x24
	while (HAL_GPIO_ReadPin(US_ECHO_GPIO_Port, US_ECHO_Pin));		//measure high time
 800378c:	bf00      	nop
 800378e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003792:	4805      	ldr	r0, [pc, #20]	; (80037a8 <hcsr04_read+0x64>)
 8003794:	f7fd ff58 	bl	8001648 <HAL_GPIO_ReadPin>
 8003798:	4603      	mov	r3, r0
 800379a:	2b00      	cmp	r3, #0
 800379c:	d1f7      	bne.n	800378e <hcsr04_read+0x4a>
	return __HAL_TIM_GET_COUNTER(&htim3);
 800379e:	4b03      	ldr	r3, [pc, #12]	; (80037ac <hcsr04_read+0x68>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	bd80      	pop	{r7, pc}
 80037a8:	40011000 	.word	0x40011000
 80037ac:	200002f4 	.word	0x200002f4

080037b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80037b0:	b480      	push	{r7}
 80037b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80037b4:	bf00      	nop
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bc80      	pop	{r7}
 80037ba:	4770      	bx	lr

080037bc <OneWire_Delay>:
#include "main.h"
//
//	Delay function for constant 1-Wire timings
//
void OneWire_Delay(uint16_t us)
{
 80037bc:	b480      	push	{r7}
 80037be:	b083      	sub	sp, #12
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	4603      	mov	r3, r0
 80037c4:	80fb      	strh	r3, [r7, #6]
	_DS18B20_TIMER.Instance->CNT = 0;
 80037c6:	4b08      	ldr	r3, [pc, #32]	; (80037e8 <OneWire_Delay+0x2c>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	2200      	movs	r2, #0
 80037cc:	625a      	str	r2, [r3, #36]	; 0x24
	while(_DS18B20_TIMER.Instance->CNT <= us);
 80037ce:	bf00      	nop
 80037d0:	4b05      	ldr	r3, [pc, #20]	; (80037e8 <OneWire_Delay+0x2c>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80037d6:	88fb      	ldrh	r3, [r7, #6]
 80037d8:	429a      	cmp	r2, r3
 80037da:	d9f9      	bls.n	80037d0 <OneWire_Delay+0x14>
}
 80037dc:	bf00      	nop
 80037de:	370c      	adds	r7, #12
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bc80      	pop	{r7}
 80037e4:	4770      	bx	lr
 80037e6:	bf00      	nop
 80037e8:	200002f4 	.word	0x200002f4

080037ec <OneWire_BusInputDirection>:

//
//	Bus direction control
//
void OneWire_BusInputDirection(OneWire_t *onewire)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b086      	sub	sp, #24
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	GPIO_InitStruct;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT; // Set as input
 80037f4:	2300      	movs	r3, #0
 80037f6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL; // No pullup - the pullup resistor is external
 80037f8:	2300      	movs	r3, #0
 80037fa:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM; // Medium GPIO frequency
 80037fc:	2301      	movs	r3, #1
 80037fe:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pin = onewire->GPIO_Pin; // Pin for 1-Wire bus
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	889b      	ldrh	r3, [r3, #4]
 8003804:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(onewire->GPIOx, &GPIO_InitStruct); // Reinitialize
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f107 0208 	add.w	r2, r7, #8
 800380e:	4611      	mov	r1, r2
 8003810:	4618      	mov	r0, r3
 8003812:	f7fd fdbf 	bl	8001394 <HAL_GPIO_Init>
}	
 8003816:	bf00      	nop
 8003818:	3718      	adds	r7, #24
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}

0800381e <OneWire_BusOutputDirection>:

void OneWire_BusOutputDirection(OneWire_t *onewire)
{
 800381e:	b580      	push	{r7, lr}
 8003820:	b086      	sub	sp, #24
 8003822:	af00      	add	r7, sp, #0
 8003824:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	GPIO_InitStruct;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD; // Set as open-drain output
 8003826:	2311      	movs	r3, #17
 8003828:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL; // No pullup - the pullup resistor is external
 800382a:	2300      	movs	r3, #0
 800382c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM; // Medium GPIO frequency
 800382e:	2301      	movs	r3, #1
 8003830:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pin = onewire->GPIO_Pin; // Pin for 1-Wire bus
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	889b      	ldrh	r3, [r3, #4]
 8003836:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(onewire->GPIOx, &GPIO_InitStruct); // Reinitialize
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f107 0208 	add.w	r2, r7, #8
 8003840:	4611      	mov	r1, r2
 8003842:	4618      	mov	r0, r3
 8003844:	f7fd fda6 	bl	8001394 <HAL_GPIO_Init>
}
 8003848:	bf00      	nop
 800384a:	3718      	adds	r7, #24
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}

08003850 <OneWire_OutputLow>:

//
//	Bus pin output state control
//
void OneWire_OutputLow(OneWire_t *onewire)
{
 8003850:	b480      	push	{r7}
 8003852:	b083      	sub	sp, #12
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
	onewire->GPIOx->BSRR = onewire->GPIO_Pin<<16; // Reset the 1-Wire pin
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	889b      	ldrh	r3, [r3, #4]
 800385c:	041a      	lsls	r2, r3, #16
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	611a      	str	r2, [r3, #16]
}	
 8003864:	bf00      	nop
 8003866:	370c      	adds	r7, #12
 8003868:	46bd      	mov	sp, r7
 800386a:	bc80      	pop	{r7}
 800386c:	4770      	bx	lr

0800386e <OneWire_OutputHigh>:

void OneWire_OutputHigh(OneWire_t *onewire)
{
 800386e:	b480      	push	{r7}
 8003870:	b083      	sub	sp, #12
 8003872:	af00      	add	r7, sp, #0
 8003874:	6078      	str	r0, [r7, #4]
	onewire->GPIOx->BSRR = onewire->GPIO_Pin; // Set the 1-Wire pin
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	889a      	ldrh	r2, [r3, #4]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	611a      	str	r2, [r3, #16]
}
 8003880:	bf00      	nop
 8003882:	370c      	adds	r7, #12
 8003884:	46bd      	mov	sp, r7
 8003886:	bc80      	pop	{r7}
 8003888:	4770      	bx	lr

0800388a <OneWire_Reset>:
//	Returns:
//	0 - Reset ok
//	1 - Error
//
uint8_t OneWire_Reset(OneWire_t* onewire)
{
 800388a:	b580      	push	{r7, lr}
 800388c:	b084      	sub	sp, #16
 800388e:	af00      	add	r7, sp, #0
 8003890:	6078      	str	r0, [r7, #4]
	uint8_t i;
	
	OneWire_OutputLow(onewire);  // Write bus output low
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f7ff ffdc 	bl	8003850 <OneWire_OutputLow>
	OneWire_BusOutputDirection(onewire);
 8003898:	6878      	ldr	r0, [r7, #4]
 800389a:	f7ff ffc0 	bl	800381e <OneWire_BusOutputDirection>
	OneWire_Delay(480); // Wait 480 us for reset
 800389e:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 80038a2:	f7ff ff8b 	bl	80037bc <OneWire_Delay>

	OneWire_BusInputDirection(onewire); // Release the bus by switching to input
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f7ff ffa0 	bl	80037ec <OneWire_BusInputDirection>
	OneWire_Delay(70);
 80038ac:	2046      	movs	r0, #70	; 0x46
 80038ae:	f7ff ff85 	bl	80037bc <OneWire_Delay>
	
	i = HAL_GPIO_ReadPin(onewire->GPIOx, onewire->GPIO_Pin); // Check if bus is low
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681a      	ldr	r2, [r3, #0]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	889b      	ldrh	r3, [r3, #4]
 80038ba:	4619      	mov	r1, r3
 80038bc:	4610      	mov	r0, r2
 80038be:	f7fd fec3 	bl	8001648 <HAL_GPIO_ReadPin>
 80038c2:	4603      	mov	r3, r0
 80038c4:	73fb      	strb	r3, [r7, #15]
															 // if it's high - no device is presence on the bus
	OneWire_Delay(410);
 80038c6:	f44f 70cd 	mov.w	r0, #410	; 0x19a
 80038ca:	f7ff ff77 	bl	80037bc <OneWire_Delay>

	return i;
 80038ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3710      	adds	r7, #16
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}

080038d8 <OneWire_WriteBit>:

//
//	Writing/Reading operations
//
void OneWire_WriteBit(OneWire_t* onewire, uint8_t bit)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b082      	sub	sp, #8
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
 80038e0:	460b      	mov	r3, r1
 80038e2:	70fb      	strb	r3, [r7, #3]
	if (bit) // Send '1',
 80038e4:	78fb      	ldrb	r3, [r7, #3]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d012      	beq.n	8003910 <OneWire_WriteBit+0x38>
	{
		OneWire_OutputLow(onewire);	// Set the bus low
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f7ff ffb0 	bl	8003850 <OneWire_OutputLow>
		OneWire_BusOutputDirection(onewire);
 80038f0:	6878      	ldr	r0, [r7, #4]
 80038f2:	f7ff ff94 	bl	800381e <OneWire_BusOutputDirection>
		OneWire_Delay(6);
 80038f6:	2006      	movs	r0, #6
 80038f8:	f7ff ff60 	bl	80037bc <OneWire_Delay>
		
		OneWire_BusInputDirection(onewire); // Release bus - bit high by pullup
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	f7ff ff75 	bl	80037ec <OneWire_BusInputDirection>
		
		OneWire_Delay(64);
 8003902:	2040      	movs	r0, #64	; 0x40
 8003904:	f7ff ff5a 	bl	80037bc <OneWire_Delay>
		OneWire_BusInputDirection(onewire); //Release bus
 8003908:	6878      	ldr	r0, [r7, #4]
 800390a:	f7ff ff6f 	bl	80037ec <OneWire_BusInputDirection>
		OneWire_BusInputDirection(onewire); // Release bus - bit high by pullup
		
		OneWire_Delay(10);
		OneWire_BusInputDirection(onewire); // Release bus
	}
}
 800390e:	e011      	b.n	8003934 <OneWire_WriteBit+0x5c>
		OneWire_OutputLow(onewire); // Set the bus low
 8003910:	6878      	ldr	r0, [r7, #4]
 8003912:	f7ff ff9d 	bl	8003850 <OneWire_OutputLow>
		OneWire_BusOutputDirection(onewire);
 8003916:	6878      	ldr	r0, [r7, #4]
 8003918:	f7ff ff81 	bl	800381e <OneWire_BusOutputDirection>
		OneWire_Delay(60);
 800391c:	203c      	movs	r0, #60	; 0x3c
 800391e:	f7ff ff4d 	bl	80037bc <OneWire_Delay>
		OneWire_BusInputDirection(onewire); // Release bus - bit high by pullup
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f7ff ff62 	bl	80037ec <OneWire_BusInputDirection>
		OneWire_Delay(10);
 8003928:	200a      	movs	r0, #10
 800392a:	f7ff ff47 	bl	80037bc <OneWire_Delay>
		OneWire_BusInputDirection(onewire); // Release bus
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	f7ff ff5c 	bl	80037ec <OneWire_BusInputDirection>
}
 8003934:	bf00      	nop
 8003936:	3708      	adds	r7, #8
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}

0800393c <OneWire_ReadBit>:

uint8_t OneWire_ReadBit(OneWire_t* onewire)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b084      	sub	sp, #16
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
	uint8_t bit = 0; // Default read bit state is low
 8003944:	2300      	movs	r3, #0
 8003946:	73fb      	strb	r3, [r7, #15]
	
	OneWire_OutputLow(onewire); // Set low to initiate reading
 8003948:	6878      	ldr	r0, [r7, #4]
 800394a:	f7ff ff81 	bl	8003850 <OneWire_OutputLow>
	OneWire_BusOutputDirection(onewire);
 800394e:	6878      	ldr	r0, [r7, #4]
 8003950:	f7ff ff65 	bl	800381e <OneWire_BusOutputDirection>
	OneWire_Delay(2);
 8003954:	2002      	movs	r0, #2
 8003956:	f7ff ff31 	bl	80037bc <OneWire_Delay>
	
	OneWire_BusInputDirection(onewire); // Release bus for Slave response
 800395a:	6878      	ldr	r0, [r7, #4]
 800395c:	f7ff ff46 	bl	80037ec <OneWire_BusInputDirection>
	OneWire_Delay(10);
 8003960:	200a      	movs	r0, #10
 8003962:	f7ff ff2b 	bl	80037bc <OneWire_Delay>
	
	if (HAL_GPIO_ReadPin(onewire->GPIOx, onewire->GPIO_Pin)) // Read the bus state
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	889b      	ldrh	r3, [r3, #4]
 800396e:	4619      	mov	r1, r3
 8003970:	4610      	mov	r0, r2
 8003972:	f7fd fe69 	bl	8001648 <HAL_GPIO_ReadPin>
 8003976:	4603      	mov	r3, r0
 8003978:	2b00      	cmp	r3, #0
 800397a:	d001      	beq.n	8003980 <OneWire_ReadBit+0x44>
		bit = 1;
 800397c:	2301      	movs	r3, #1
 800397e:	73fb      	strb	r3, [r7, #15]
	
	OneWire_Delay(50); // Wait for end of read cycle
 8003980:	2032      	movs	r0, #50	; 0x32
 8003982:	f7ff ff1b 	bl	80037bc <OneWire_Delay>

	return bit;
 8003986:	7bfb      	ldrb	r3, [r7, #15]
}
 8003988:	4618      	mov	r0, r3
 800398a:	3710      	adds	r7, #16
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}

08003990 <OneWire_WriteByte>:

void OneWire_WriteByte(OneWire_t* onewire, uint8_t byte)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b084      	sub	sp, #16
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
 8003998:	460b      	mov	r3, r1
 800399a:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 8;
 800399c:	2308      	movs	r3, #8
 800399e:	73fb      	strb	r3, [r7, #15]

	do
	{
		OneWire_WriteBit(onewire, byte & 1); // LSB first
 80039a0:	78fb      	ldrb	r3, [r7, #3]
 80039a2:	f003 0301 	and.w	r3, r3, #1
 80039a6:	b2db      	uxtb	r3, r3
 80039a8:	4619      	mov	r1, r3
 80039aa:	6878      	ldr	r0, [r7, #4]
 80039ac:	f7ff ff94 	bl	80038d8 <OneWire_WriteBit>
		byte >>= 1;
 80039b0:	78fb      	ldrb	r3, [r7, #3]
 80039b2:	085b      	lsrs	r3, r3, #1
 80039b4:	70fb      	strb	r3, [r7, #3]
	} while(--i);
 80039b6:	7bfb      	ldrb	r3, [r7, #15]
 80039b8:	3b01      	subs	r3, #1
 80039ba:	73fb      	strb	r3, [r7, #15]
 80039bc:	7bfb      	ldrb	r3, [r7, #15]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d1ee      	bne.n	80039a0 <OneWire_WriteByte+0x10>
}
 80039c2:	bf00      	nop
 80039c4:	3710      	adds	r7, #16
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}

080039ca <OneWire_ReadByte>:

uint8_t OneWire_ReadByte(OneWire_t* onewire)
{
 80039ca:	b580      	push	{r7, lr}
 80039cc:	b084      	sub	sp, #16
 80039ce:	af00      	add	r7, sp, #0
 80039d0:	6078      	str	r0, [r7, #4]
	uint8_t i = 8, byte = 0;
 80039d2:	2308      	movs	r3, #8
 80039d4:	73fb      	strb	r3, [r7, #15]
 80039d6:	2300      	movs	r3, #0
 80039d8:	73bb      	strb	r3, [r7, #14]

	do{
		byte >>= 1;
 80039da:	7bbb      	ldrb	r3, [r7, #14]
 80039dc:	085b      	lsrs	r3, r3, #1
 80039de:	73bb      	strb	r3, [r7, #14]
		byte |= (OneWire_ReadBit(onewire) << 7); // LSB first
 80039e0:	6878      	ldr	r0, [r7, #4]
 80039e2:	f7ff ffab 	bl	800393c <OneWire_ReadBit>
 80039e6:	4603      	mov	r3, r0
 80039e8:	01db      	lsls	r3, r3, #7
 80039ea:	b25a      	sxtb	r2, r3
 80039ec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80039f0:	4313      	orrs	r3, r2
 80039f2:	b25b      	sxtb	r3, r3
 80039f4:	73bb      	strb	r3, [r7, #14]
	} while(--i);
 80039f6:	7bfb      	ldrb	r3, [r7, #15]
 80039f8:	3b01      	subs	r3, #1
 80039fa:	73fb      	strb	r3, [r7, #15]
 80039fc:	7bfb      	ldrb	r3, [r7, #15]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d1eb      	bne.n	80039da <OneWire_ReadByte+0x10>
	
	return byte;
 8003a02:	7bbb      	ldrb	r3, [r7, #14]
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	3710      	adds	r7, #16
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}

08003a0c <OneWire_ResetSearch>:

//
// 1-Wire search operations
//
void OneWire_ResetSearch(OneWire_t* onewire)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b083      	sub	sp, #12
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
	// Clear the search results
	onewire->LastDiscrepancy = 0;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2200      	movs	r2, #0
 8003a18:	719a      	strb	r2, [r3, #6]
	onewire->LastDeviceFlag = 0;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	721a      	strb	r2, [r3, #8]
	onewire->LastFamilyDiscrepancy = 0;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2200      	movs	r2, #0
 8003a24:	71da      	strb	r2, [r3, #7]
}
 8003a26:	bf00      	nop
 8003a28:	370c      	adds	r7, #12
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bc80      	pop	{r7}
 8003a2e:	4770      	bx	lr

08003a30 <OneWire_Search>:

uint8_t OneWire_Search(OneWire_t* onewire, uint8_t command)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b084      	sub	sp, #16
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
 8003a38:	460b      	mov	r3, r1
 8003a3a:	70fb      	strb	r3, [r7, #3]
	uint8_t id_bit_number;
	uint8_t last_zero, rom_byte_number, search_result;
	uint8_t id_bit, cmp_id_bit;
	uint8_t rom_byte_mask, search_direction;

	id_bit_number = 1;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	73fb      	strb	r3, [r7, #15]
	last_zero = 0;
 8003a40:	2300      	movs	r3, #0
 8003a42:	73bb      	strb	r3, [r7, #14]
	rom_byte_number = 0;
 8003a44:	2300      	movs	r3, #0
 8003a46:	737b      	strb	r3, [r7, #13]
	rom_byte_mask = 1;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	72fb      	strb	r3, [r7, #11]
	search_result = 0;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	733b      	strb	r3, [r7, #12]

	if (!onewire->LastDeviceFlag) // If last device flag is not set
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	7a1b      	ldrb	r3, [r3, #8]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	f040 809a 	bne.w	8003b8e <OneWire_Search+0x15e>
	{
		if (OneWire_Reset(onewire)) // Reset bus
 8003a5a:	6878      	ldr	r0, [r7, #4]
 8003a5c:	f7ff ff15 	bl	800388a <OneWire_Reset>
 8003a60:	4603      	mov	r3, r0
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d00a      	beq.n	8003a7c <OneWire_Search+0x4c>
		{
			// If error while reset - reset search results
			onewire->LastDiscrepancy = 0;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	719a      	strb	r2, [r3, #6]
			onewire->LastDeviceFlag = 0;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	721a      	strb	r2, [r3, #8]
			onewire->LastFamilyDiscrepancy = 0;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2200      	movs	r2, #0
 8003a76:	71da      	strb	r2, [r3, #7]
			return 0;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	e09b      	b.n	8003bb4 <OneWire_Search+0x184>
		}

		OneWire_WriteByte(onewire, command); // Send searching command
 8003a7c:	78fb      	ldrb	r3, [r7, #3]
 8003a7e:	4619      	mov	r1, r3
 8003a80:	6878      	ldr	r0, [r7, #4]
 8003a82:	f7ff ff85 	bl	8003990 <OneWire_WriteByte>

		// Searching loop, Maxim APPLICATION NOTE 187
		do
		{
			id_bit = OneWire_ReadBit(onewire); // Read a bit 1
 8003a86:	6878      	ldr	r0, [r7, #4]
 8003a88:	f7ff ff58 	bl	800393c <OneWire_ReadBit>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	727b      	strb	r3, [r7, #9]
			cmp_id_bit = OneWire_ReadBit(onewire); // Read the complement of bit 1
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	f7ff ff53 	bl	800393c <OneWire_ReadBit>
 8003a96:	4603      	mov	r3, r0
 8003a98:	723b      	strb	r3, [r7, #8]

			if ((id_bit == 1) && (cmp_id_bit == 1)) // 11 - data error
 8003a9a:	7a7b      	ldrb	r3, [r7, #9]
 8003a9c:	2b01      	cmp	r3, #1
 8003a9e:	d102      	bne.n	8003aa6 <OneWire_Search+0x76>
 8003aa0:	7a3b      	ldrb	r3, [r7, #8]
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d064      	beq.n	8003b70 <OneWire_Search+0x140>
			{
				break;
			}
			else
			{
				if (id_bit != cmp_id_bit)
 8003aa6:	7a7a      	ldrb	r2, [r7, #9]
 8003aa8:	7a3b      	ldrb	r3, [r7, #8]
 8003aaa:	429a      	cmp	r2, r3
 8003aac:	d002      	beq.n	8003ab4 <OneWire_Search+0x84>
				{
					search_direction = id_bit;  // Bit write value for search
 8003aae:	7a7b      	ldrb	r3, [r7, #9]
 8003ab0:	72bb      	strb	r3, [r7, #10]
 8003ab2:	e026      	b.n	8003b02 <OneWire_Search+0xd2>
				}
				else // 00 - 2 devices
				{
					// Table 3. Search Path Direction
					if (id_bit_number < onewire->LastDiscrepancy)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	799b      	ldrb	r3, [r3, #6]
 8003ab8:	7bfa      	ldrb	r2, [r7, #15]
 8003aba:	429a      	cmp	r2, r3
 8003abc:	d20d      	bcs.n	8003ada <OneWire_Search+0xaa>
					{
						search_direction = ((onewire->ROM_NO[rom_byte_number] & rom_byte_mask) > 0);
 8003abe:	7b7b      	ldrb	r3, [r7, #13]
 8003ac0:	687a      	ldr	r2, [r7, #4]
 8003ac2:	4413      	add	r3, r2
 8003ac4:	7a5a      	ldrb	r2, [r3, #9]
 8003ac6:	7afb      	ldrb	r3, [r7, #11]
 8003ac8:	4013      	ands	r3, r2
 8003aca:	b2db      	uxtb	r3, r3
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	bf14      	ite	ne
 8003ad0:	2301      	movne	r3, #1
 8003ad2:	2300      	moveq	r3, #0
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	72bb      	strb	r3, [r7, #10]
 8003ad8:	e008      	b.n	8003aec <OneWire_Search+0xbc>
					}
					else
					{
						// If bit is equal to last - pick 1
						// If not - then pick 0
						search_direction = (id_bit_number == onewire->LastDiscrepancy);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	799b      	ldrb	r3, [r3, #6]
 8003ade:	7bfa      	ldrb	r2, [r7, #15]
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	bf0c      	ite	eq
 8003ae4:	2301      	moveq	r3, #1
 8003ae6:	2300      	movne	r3, #0
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	72bb      	strb	r3, [r7, #10]
					}

					if (search_direction == 0) // If 0 was picked, write it to LastZero
 8003aec:	7abb      	ldrb	r3, [r7, #10]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d107      	bne.n	8003b02 <OneWire_Search+0xd2>
					{
						last_zero = id_bit_number;
 8003af2:	7bfb      	ldrb	r3, [r7, #15]
 8003af4:	73bb      	strb	r3, [r7, #14]

						if (last_zero < 9) // Check for last discrepancy in family
 8003af6:	7bbb      	ldrb	r3, [r7, #14]
 8003af8:	2b08      	cmp	r3, #8
 8003afa:	d802      	bhi.n	8003b02 <OneWire_Search+0xd2>
						{
							onewire->LastFamilyDiscrepancy = last_zero;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	7bba      	ldrb	r2, [r7, #14]
 8003b00:	71da      	strb	r2, [r3, #7]
						}
					}
				}

				if (search_direction == 1)
 8003b02:	7abb      	ldrb	r3, [r7, #10]
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d10c      	bne.n	8003b22 <OneWire_Search+0xf2>
				{
					onewire->ROM_NO[rom_byte_number] |= rom_byte_mask; // Set the bit in the ROM byte rom_byte_number
 8003b08:	7b7b      	ldrb	r3, [r7, #13]
 8003b0a:	687a      	ldr	r2, [r7, #4]
 8003b0c:	4413      	add	r3, r2
 8003b0e:	7a59      	ldrb	r1, [r3, #9]
 8003b10:	7b7b      	ldrb	r3, [r7, #13]
 8003b12:	7afa      	ldrb	r2, [r7, #11]
 8003b14:	430a      	orrs	r2, r1
 8003b16:	b2d1      	uxtb	r1, r2
 8003b18:	687a      	ldr	r2, [r7, #4]
 8003b1a:	4413      	add	r3, r2
 8003b1c:	460a      	mov	r2, r1
 8003b1e:	725a      	strb	r2, [r3, #9]
 8003b20:	e010      	b.n	8003b44 <OneWire_Search+0x114>
				}
				else
				{
					onewire->ROM_NO[rom_byte_number] &= ~rom_byte_mask; // Clear the bit in the ROM byte rom_byte_number
 8003b22:	7b7b      	ldrb	r3, [r7, #13]
 8003b24:	687a      	ldr	r2, [r7, #4]
 8003b26:	4413      	add	r3, r2
 8003b28:	7a5b      	ldrb	r3, [r3, #9]
 8003b2a:	b25a      	sxtb	r2, r3
 8003b2c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8003b30:	43db      	mvns	r3, r3
 8003b32:	b25b      	sxtb	r3, r3
 8003b34:	4013      	ands	r3, r2
 8003b36:	b25a      	sxtb	r2, r3
 8003b38:	7b7b      	ldrb	r3, [r7, #13]
 8003b3a:	b2d1      	uxtb	r1, r2
 8003b3c:	687a      	ldr	r2, [r7, #4]
 8003b3e:	4413      	add	r3, r2
 8003b40:	460a      	mov	r2, r1
 8003b42:	725a      	strb	r2, [r3, #9]
				}
				
				OneWire_WriteBit(onewire, search_direction); // Search direction write bit
 8003b44:	7abb      	ldrb	r3, [r7, #10]
 8003b46:	4619      	mov	r1, r3
 8003b48:	6878      	ldr	r0, [r7, #4]
 8003b4a:	f7ff fec5 	bl	80038d8 <OneWire_WriteBit>

				id_bit_number++; // Next bit search - increase the id
 8003b4e:	7bfb      	ldrb	r3, [r7, #15]
 8003b50:	3301      	adds	r3, #1
 8003b52:	73fb      	strb	r3, [r7, #15]
				rom_byte_mask <<= 1; // Shoft the mask for next bit
 8003b54:	7afb      	ldrb	r3, [r7, #11]
 8003b56:	005b      	lsls	r3, r3, #1
 8003b58:	72fb      	strb	r3, [r7, #11]

				if (rom_byte_mask == 0) // If the mask is 0, it says the whole byte is read
 8003b5a:	7afb      	ldrb	r3, [r7, #11]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d104      	bne.n	8003b6a <OneWire_Search+0x13a>
				{
					rom_byte_number++; // Next byte number
 8003b60:	7b7b      	ldrb	r3, [r7, #13]
 8003b62:	3301      	adds	r3, #1
 8003b64:	737b      	strb	r3, [r7, #13]
					rom_byte_mask = 1; // Reset the mask - first bit
 8003b66:	2301      	movs	r3, #1
 8003b68:	72fb      	strb	r3, [r7, #11]
				}
			}
		} while(rom_byte_number < 8);  // Read 8 bytes
 8003b6a:	7b7b      	ldrb	r3, [r7, #13]
 8003b6c:	2b07      	cmp	r3, #7
 8003b6e:	d98a      	bls.n	8003a86 <OneWire_Search+0x56>

		if (!(id_bit_number < 65)) // If all read bits number is below 65 (8 bytes)
 8003b70:	7bfb      	ldrb	r3, [r7, #15]
 8003b72:	2b40      	cmp	r3, #64	; 0x40
 8003b74:	d90b      	bls.n	8003b8e <OneWire_Search+0x15e>
		{
			onewire->LastDiscrepancy = last_zero;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	7bba      	ldrb	r2, [r7, #14]
 8003b7a:	719a      	strb	r2, [r3, #6]

			if (onewire->LastDiscrepancy == 0) // If last discrepancy is 0 - last device found
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	799b      	ldrb	r3, [r3, #6]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d102      	bne.n	8003b8a <OneWire_Search+0x15a>
			{
				onewire->LastDeviceFlag = 1; // Set the flag
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2201      	movs	r2, #1
 8003b88:	721a      	strb	r2, [r3, #8]
			}

			search_result = 1; // Searching successful
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	733b      	strb	r3, [r7, #12]
		}
	}

	// If no device is found - reset search data and return 0
	if (!search_result || !onewire->ROM_NO[0])
 8003b8e:	7b3b      	ldrb	r3, [r7, #12]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d003      	beq.n	8003b9c <OneWire_Search+0x16c>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	7a5b      	ldrb	r3, [r3, #9]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d10a      	bne.n	8003bb2 <OneWire_Search+0x182>
	{
		onewire->LastDiscrepancy = 0;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	719a      	strb	r2, [r3, #6]
		onewire->LastDeviceFlag = 0;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	721a      	strb	r2, [r3, #8]
		onewire->LastFamilyDiscrepancy = 0;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2200      	movs	r2, #0
 8003bac:	71da      	strb	r2, [r3, #7]
		search_result = 0;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	733b      	strb	r3, [r7, #12]
	}

	return search_result;
 8003bb2:	7b3b      	ldrb	r3, [r7, #12]
}
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	3710      	adds	r7, #16
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}

08003bbc <OneWire_First>:

//
//	Return first device on 1-Wire bus
//
uint8_t OneWire_First(OneWire_t* onewire)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b082      	sub	sp, #8
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
	OneWire_ResetSearch(onewire);
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	f7ff ff21 	bl	8003a0c <OneWire_ResetSearch>

	return OneWire_Search(onewire, ONEWIRE_CMD_SEARCHROM);
 8003bca:	21f0      	movs	r1, #240	; 0xf0
 8003bcc:	6878      	ldr	r0, [r7, #4]
 8003bce:	f7ff ff2f 	bl	8003a30 <OneWire_Search>
 8003bd2:	4603      	mov	r3, r0
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	3708      	adds	r7, #8
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}

08003bdc <OneWire_Next>:

//
//	Return next device on 1-Wire bus
//
uint8_t OneWire_Next(OneWire_t* onewire)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b082      	sub	sp, #8
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
   /* Leave the search state alone */
   return OneWire_Search(onewire, ONEWIRE_CMD_SEARCHROM);
 8003be4:	21f0      	movs	r1, #240	; 0xf0
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	f7ff ff22 	bl	8003a30 <OneWire_Search>
 8003bec:	4603      	mov	r3, r0
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3708      	adds	r7, #8
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}

08003bf6 <OneWire_SelectWithPointer>:

//
//	Select a device on bus by pointer to ROM address
//
void OneWire_SelectWithPointer(OneWire_t* onewire, uint8_t *ROM)
{
 8003bf6:	b580      	push	{r7, lr}
 8003bf8:	b084      	sub	sp, #16
 8003bfa:	af00      	add	r7, sp, #0
 8003bfc:	6078      	str	r0, [r7, #4]
 8003bfe:	6039      	str	r1, [r7, #0]
	uint8_t i;
	OneWire_WriteByte(onewire, ONEWIRE_CMD_MATCHROM); // Match ROM command
 8003c00:	2155      	movs	r1, #85	; 0x55
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	f7ff fec4 	bl	8003990 <OneWire_WriteByte>
	
	for (i = 0; i < 8; i++)
 8003c08:	2300      	movs	r3, #0
 8003c0a:	73fb      	strb	r3, [r7, #15]
 8003c0c:	e00a      	b.n	8003c24 <OneWire_SelectWithPointer+0x2e>
	{
		OneWire_WriteByte(onewire, *(ROM + i));
 8003c0e:	7bfb      	ldrb	r3, [r7, #15]
 8003c10:	683a      	ldr	r2, [r7, #0]
 8003c12:	4413      	add	r3, r2
 8003c14:	781b      	ldrb	r3, [r3, #0]
 8003c16:	4619      	mov	r1, r3
 8003c18:	6878      	ldr	r0, [r7, #4]
 8003c1a:	f7ff feb9 	bl	8003990 <OneWire_WriteByte>
	for (i = 0; i < 8; i++)
 8003c1e:	7bfb      	ldrb	r3, [r7, #15]
 8003c20:	3301      	adds	r3, #1
 8003c22:	73fb      	strb	r3, [r7, #15]
 8003c24:	7bfb      	ldrb	r3, [r7, #15]
 8003c26:	2b07      	cmp	r3, #7
 8003c28:	d9f1      	bls.n	8003c0e <OneWire_SelectWithPointer+0x18>
	}	
}
 8003c2a:	bf00      	nop
 8003c2c:	3710      	adds	r7, #16
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}

08003c32 <OneWire_GetFullROM>:

//
//	Get the ROM of found device
//
void OneWire_GetFullROM(OneWire_t* onewire, uint8_t *firstIndex)
{
 8003c32:	b480      	push	{r7}
 8003c34:	b085      	sub	sp, #20
 8003c36:	af00      	add	r7, sp, #0
 8003c38:	6078      	str	r0, [r7, #4]
 8003c3a:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for (i = 0; i < 8; i++) {
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	73fb      	strb	r3, [r7, #15]
 8003c40:	e00a      	b.n	8003c58 <OneWire_GetFullROM+0x26>
		*(firstIndex + i) = onewire->ROM_NO[i];
 8003c42:	7bfa      	ldrb	r2, [r7, #15]
 8003c44:	7bfb      	ldrb	r3, [r7, #15]
 8003c46:	6839      	ldr	r1, [r7, #0]
 8003c48:	440b      	add	r3, r1
 8003c4a:	6879      	ldr	r1, [r7, #4]
 8003c4c:	440a      	add	r2, r1
 8003c4e:	7a52      	ldrb	r2, [r2, #9]
 8003c50:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 8; i++) {
 8003c52:	7bfb      	ldrb	r3, [r7, #15]
 8003c54:	3301      	adds	r3, #1
 8003c56:	73fb      	strb	r3, [r7, #15]
 8003c58:	7bfb      	ldrb	r3, [r7, #15]
 8003c5a:	2b07      	cmp	r3, #7
 8003c5c:	d9f1      	bls.n	8003c42 <OneWire_GetFullROM+0x10>
	}
}
 8003c5e:	bf00      	nop
 8003c60:	3714      	adds	r7, #20
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bc80      	pop	{r7}
 8003c66:	4770      	bx	lr

08003c68 <OneWire_Init>:

//
//	1-Wire initialization
//
void OneWire_Init(OneWire_t* onewire, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b084      	sub	sp, #16
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	60b9      	str	r1, [r7, #8]
 8003c72:	4613      	mov	r3, r2
 8003c74:	80fb      	strh	r3, [r7, #6]
	HAL_TIM_Base_Start(&_DS18B20_TIMER); // Start the delay timer
 8003c76:	4811      	ldr	r0, [pc, #68]	; (8003cbc <OneWire_Init+0x54>)
 8003c78:	f7fe f97f 	bl	8001f7a <HAL_TIM_Base_Start>

	onewire->GPIOx = GPIOx; // Save 1-wire bus pin
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	68ba      	ldr	r2, [r7, #8]
 8003c80:	601a      	str	r2, [r3, #0]
	onewire->GPIO_Pin = GPIO_Pin;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	88fa      	ldrh	r2, [r7, #6]
 8003c86:	809a      	strh	r2, [r3, #4]

	// 1-Wire bit bang initialization
	OneWire_BusOutputDirection(onewire);
 8003c88:	68f8      	ldr	r0, [r7, #12]
 8003c8a:	f7ff fdc8 	bl	800381e <OneWire_BusOutputDirection>
	OneWire_OutputHigh(onewire);
 8003c8e:	68f8      	ldr	r0, [r7, #12]
 8003c90:	f7ff fded 	bl	800386e <OneWire_OutputHigh>
	HAL_Delay(100);
 8003c94:	2064      	movs	r0, #100	; 0x64
 8003c96:	f7fd f9d7 	bl	8001048 <HAL_Delay>
	OneWire_OutputLow(onewire);
 8003c9a:	68f8      	ldr	r0, [r7, #12]
 8003c9c:	f7ff fdd8 	bl	8003850 <OneWire_OutputLow>
	HAL_Delay(100);
 8003ca0:	2064      	movs	r0, #100	; 0x64
 8003ca2:	f7fd f9d1 	bl	8001048 <HAL_Delay>
	OneWire_OutputHigh(onewire);
 8003ca6:	68f8      	ldr	r0, [r7, #12]
 8003ca8:	f7ff fde1 	bl	800386e <OneWire_OutputHigh>
	HAL_Delay(200);
 8003cac:	20c8      	movs	r0, #200	; 0xc8
 8003cae:	f7fd f9cb 	bl	8001048 <HAL_Delay>
}
 8003cb2:	bf00      	nop
 8003cb4:	3710      	adds	r7, #16
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}
 8003cba:	bf00      	nop
 8003cbc:	200002f4 	.word	0x200002f4

08003cc0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b085      	sub	sp, #20
 8003cc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003cc6:	4b15      	ldr	r3, [pc, #84]	; (8003d1c <HAL_MspInit+0x5c>)
 8003cc8:	699b      	ldr	r3, [r3, #24]
 8003cca:	4a14      	ldr	r2, [pc, #80]	; (8003d1c <HAL_MspInit+0x5c>)
 8003ccc:	f043 0301 	orr.w	r3, r3, #1
 8003cd0:	6193      	str	r3, [r2, #24]
 8003cd2:	4b12      	ldr	r3, [pc, #72]	; (8003d1c <HAL_MspInit+0x5c>)
 8003cd4:	699b      	ldr	r3, [r3, #24]
 8003cd6:	f003 0301 	and.w	r3, r3, #1
 8003cda:	60bb      	str	r3, [r7, #8]
 8003cdc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003cde:	4b0f      	ldr	r3, [pc, #60]	; (8003d1c <HAL_MspInit+0x5c>)
 8003ce0:	69db      	ldr	r3, [r3, #28]
 8003ce2:	4a0e      	ldr	r2, [pc, #56]	; (8003d1c <HAL_MspInit+0x5c>)
 8003ce4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ce8:	61d3      	str	r3, [r2, #28]
 8003cea:	4b0c      	ldr	r3, [pc, #48]	; (8003d1c <HAL_MspInit+0x5c>)
 8003cec:	69db      	ldr	r3, [r3, #28]
 8003cee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cf2:	607b      	str	r3, [r7, #4]
 8003cf4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003cf6:	4b0a      	ldr	r3, [pc, #40]	; (8003d20 <HAL_MspInit+0x60>)
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	60fb      	str	r3, [r7, #12]
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003d02:	60fb      	str	r3, [r7, #12]
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003d0a:	60fb      	str	r3, [r7, #12]
 8003d0c:	4a04      	ldr	r2, [pc, #16]	; (8003d20 <HAL_MspInit+0x60>)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003d12:	bf00      	nop
 8003d14:	3714      	adds	r7, #20
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bc80      	pop	{r7}
 8003d1a:	4770      	bx	lr
 8003d1c:	40021000 	.word	0x40021000
 8003d20:	40010000 	.word	0x40010000

08003d24 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b085      	sub	sp, #20
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a09      	ldr	r2, [pc, #36]	; (8003d58 <HAL_TIM_Base_MspInit+0x34>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d10b      	bne.n	8003d4e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003d36:	4b09      	ldr	r3, [pc, #36]	; (8003d5c <HAL_TIM_Base_MspInit+0x38>)
 8003d38:	69db      	ldr	r3, [r3, #28]
 8003d3a:	4a08      	ldr	r2, [pc, #32]	; (8003d5c <HAL_TIM_Base_MspInit+0x38>)
 8003d3c:	f043 0302 	orr.w	r3, r3, #2
 8003d40:	61d3      	str	r3, [r2, #28]
 8003d42:	4b06      	ldr	r3, [pc, #24]	; (8003d5c <HAL_TIM_Base_MspInit+0x38>)
 8003d44:	69db      	ldr	r3, [r3, #28]
 8003d46:	f003 0302 	and.w	r3, r3, #2
 8003d4a:	60fb      	str	r3, [r7, #12]
 8003d4c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003d4e:	bf00      	nop
 8003d50:	3714      	adds	r7, #20
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bc80      	pop	{r7}
 8003d56:	4770      	bx	lr
 8003d58:	40000400 	.word	0x40000400
 8003d5c:	40021000 	.word	0x40021000

08003d60 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b08a      	sub	sp, #40	; 0x28
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d68:	f107 0318 	add.w	r3, r7, #24
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	601a      	str	r2, [r3, #0]
 8003d70:	605a      	str	r2, [r3, #4]
 8003d72:	609a      	str	r2, [r3, #8]
 8003d74:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a39      	ldr	r2, [pc, #228]	; (8003e60 <HAL_UART_MspInit+0x100>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d12c      	bne.n	8003dda <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003d80:	4b38      	ldr	r3, [pc, #224]	; (8003e64 <HAL_UART_MspInit+0x104>)
 8003d82:	69db      	ldr	r3, [r3, #28]
 8003d84:	4a37      	ldr	r2, [pc, #220]	; (8003e64 <HAL_UART_MspInit+0x104>)
 8003d86:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d8a:	61d3      	str	r3, [r2, #28]
 8003d8c:	4b35      	ldr	r3, [pc, #212]	; (8003e64 <HAL_UART_MspInit+0x104>)
 8003d8e:	69db      	ldr	r3, [r3, #28]
 8003d90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d94:	617b      	str	r3, [r7, #20]
 8003d96:	697b      	ldr	r3, [r7, #20]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d98:	4b32      	ldr	r3, [pc, #200]	; (8003e64 <HAL_UART_MspInit+0x104>)
 8003d9a:	699b      	ldr	r3, [r3, #24]
 8003d9c:	4a31      	ldr	r2, [pc, #196]	; (8003e64 <HAL_UART_MspInit+0x104>)
 8003d9e:	f043 0304 	orr.w	r3, r3, #4
 8003da2:	6193      	str	r3, [r2, #24]
 8003da4:	4b2f      	ldr	r3, [pc, #188]	; (8003e64 <HAL_UART_MspInit+0x104>)
 8003da6:	699b      	ldr	r3, [r3, #24]
 8003da8:	f003 0304 	and.w	r3, r3, #4
 8003dac:	613b      	str	r3, [r7, #16]
 8003dae:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003db0:	230c      	movs	r3, #12
 8003db2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003db4:	2302      	movs	r3, #2
 8003db6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003db8:	2302      	movs	r3, #2
 8003dba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dbc:	f107 0318 	add.w	r3, r7, #24
 8003dc0:	4619      	mov	r1, r3
 8003dc2:	4829      	ldr	r0, [pc, #164]	; (8003e68 <HAL_UART_MspInit+0x108>)
 8003dc4:	f7fd fae6 	bl	8001394 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003dc8:	2200      	movs	r2, #0
 8003dca:	2100      	movs	r1, #0
 8003dcc:	2026      	movs	r0, #38	; 0x26
 8003dce:	f7fd fa34 	bl	800123a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003dd2:	2026      	movs	r0, #38	; 0x26
 8003dd4:	f7fd fa4d 	bl	8001272 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003dd8:	e03e      	b.n	8003e58 <HAL_UART_MspInit+0xf8>
  else if(huart->Instance==USART3)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a23      	ldr	r2, [pc, #140]	; (8003e6c <HAL_UART_MspInit+0x10c>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d139      	bne.n	8003e58 <HAL_UART_MspInit+0xf8>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003de4:	4b1f      	ldr	r3, [pc, #124]	; (8003e64 <HAL_UART_MspInit+0x104>)
 8003de6:	69db      	ldr	r3, [r3, #28]
 8003de8:	4a1e      	ldr	r2, [pc, #120]	; (8003e64 <HAL_UART_MspInit+0x104>)
 8003dea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003dee:	61d3      	str	r3, [r2, #28]
 8003df0:	4b1c      	ldr	r3, [pc, #112]	; (8003e64 <HAL_UART_MspInit+0x104>)
 8003df2:	69db      	ldr	r3, [r3, #28]
 8003df4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003df8:	60fb      	str	r3, [r7, #12]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dfc:	4b19      	ldr	r3, [pc, #100]	; (8003e64 <HAL_UART_MspInit+0x104>)
 8003dfe:	699b      	ldr	r3, [r3, #24]
 8003e00:	4a18      	ldr	r2, [pc, #96]	; (8003e64 <HAL_UART_MspInit+0x104>)
 8003e02:	f043 0308 	orr.w	r3, r3, #8
 8003e06:	6193      	str	r3, [r2, #24]
 8003e08:	4b16      	ldr	r3, [pc, #88]	; (8003e64 <HAL_UART_MspInit+0x104>)
 8003e0a:	699b      	ldr	r3, [r3, #24]
 8003e0c:	f003 0308 	and.w	r3, r3, #8
 8003e10:	60bb      	str	r3, [r7, #8]
 8003e12:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003e14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003e18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e1a:	2302      	movs	r3, #2
 8003e1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003e1e:	2303      	movs	r3, #3
 8003e20:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e22:	f107 0318 	add.w	r3, r7, #24
 8003e26:	4619      	mov	r1, r3
 8003e28:	4811      	ldr	r0, [pc, #68]	; (8003e70 <HAL_UART_MspInit+0x110>)
 8003e2a:	f7fd fab3 	bl	8001394 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003e2e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003e32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e34:	2300      	movs	r3, #0
 8003e36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e3c:	f107 0318 	add.w	r3, r7, #24
 8003e40:	4619      	mov	r1, r3
 8003e42:	480b      	ldr	r0, [pc, #44]	; (8003e70 <HAL_UART_MspInit+0x110>)
 8003e44:	f7fd faa6 	bl	8001394 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003e48:	2200      	movs	r2, #0
 8003e4a:	2100      	movs	r1, #0
 8003e4c:	2027      	movs	r0, #39	; 0x27
 8003e4e:	f7fd f9f4 	bl	800123a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003e52:	2027      	movs	r0, #39	; 0x27
 8003e54:	f7fd fa0d 	bl	8001272 <HAL_NVIC_EnableIRQ>
}
 8003e58:	bf00      	nop
 8003e5a:	3728      	adds	r7, #40	; 0x28
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}
 8003e60:	40004400 	.word	0x40004400
 8003e64:	40021000 	.word	0x40021000
 8003e68:	40010800 	.word	0x40010800
 8003e6c:	40004800 	.word	0x40004800
 8003e70:	40010c00 	.word	0x40010c00

08003e74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003e74:	b480      	push	{r7}
 8003e76:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003e78:	bf00      	nop
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bc80      	pop	{r7}
 8003e7e:	4770      	bx	lr

08003e80 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003e80:	b480      	push	{r7}
 8003e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003e84:	e7fe      	b.n	8003e84 <HardFault_Handler+0x4>

08003e86 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003e86:	b480      	push	{r7}
 8003e88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003e8a:	e7fe      	b.n	8003e8a <MemManage_Handler+0x4>

08003e8c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003e90:	e7fe      	b.n	8003e90 <BusFault_Handler+0x4>

08003e92 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003e92:	b480      	push	{r7}
 8003e94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003e96:	e7fe      	b.n	8003e96 <UsageFault_Handler+0x4>

08003e98 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003e9c:	bf00      	nop
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bc80      	pop	{r7}
 8003ea2:	4770      	bx	lr

08003ea4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003ea8:	bf00      	nop
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bc80      	pop	{r7}
 8003eae:	4770      	bx	lr

08003eb0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003eb4:	bf00      	nop
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bc80      	pop	{r7}
 8003eba:	4770      	bx	lr

08003ebc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ec0:	f7fd f8a6 	bl	8001010 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003ec4:	bf00      	nop
 8003ec6:	bd80      	pop	{r7, pc}

08003ec8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003ecc:	4802      	ldr	r0, [pc, #8]	; (8003ed8 <USART2_IRQHandler+0x10>)
 8003ece:	f7fe fba5 	bl	800261c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003ed2:	bf00      	nop
 8003ed4:	bd80      	pop	{r7, pc}
 8003ed6:	bf00      	nop
 8003ed8:	20000334 	.word	0x20000334

08003edc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003ee0:	4802      	ldr	r0, [pc, #8]	; (8003eec <USART3_IRQHandler+0x10>)
 8003ee2:	f7fe fb9b 	bl	800261c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003ee6:	bf00      	nop
 8003ee8:	bd80      	pop	{r7, pc}
 8003eea:	bf00      	nop
 8003eec:	2000026c 	.word	0x2000026c

08003ef0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003ef4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003ef8:	f7fd fbd6 	bl	80016a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003efc:	bf00      	nop
 8003efe:	bd80      	pop	{r7, pc}

08003f00 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b084      	sub	sp, #16
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003f08:	4b11      	ldr	r3, [pc, #68]	; (8003f50 <_sbrk+0x50>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d102      	bne.n	8003f16 <_sbrk+0x16>
		heap_end = &end;
 8003f10:	4b0f      	ldr	r3, [pc, #60]	; (8003f50 <_sbrk+0x50>)
 8003f12:	4a10      	ldr	r2, [pc, #64]	; (8003f54 <_sbrk+0x54>)
 8003f14:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8003f16:	4b0e      	ldr	r3, [pc, #56]	; (8003f50 <_sbrk+0x50>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003f1c:	4b0c      	ldr	r3, [pc, #48]	; (8003f50 <_sbrk+0x50>)
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	4413      	add	r3, r2
 8003f24:	466a      	mov	r2, sp
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d907      	bls.n	8003f3a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8003f2a:	f000 f86f 	bl	800400c <__errno>
 8003f2e:	4602      	mov	r2, r0
 8003f30:	230c      	movs	r3, #12
 8003f32:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8003f34:	f04f 33ff 	mov.w	r3, #4294967295
 8003f38:	e006      	b.n	8003f48 <_sbrk+0x48>
	}

	heap_end += incr;
 8003f3a:	4b05      	ldr	r3, [pc, #20]	; (8003f50 <_sbrk+0x50>)
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	4413      	add	r3, r2
 8003f42:	4a03      	ldr	r2, [pc, #12]	; (8003f50 <_sbrk+0x50>)
 8003f44:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8003f46:	68fb      	ldr	r3, [r7, #12]
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	3710      	adds	r7, #16
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}
 8003f50:	200001fc 	.word	0x200001fc
 8003f54:	20000380 	.word	0x20000380

08003f58 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003f5c:	4b15      	ldr	r3, [pc, #84]	; (8003fb4 <SystemInit+0x5c>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a14      	ldr	r2, [pc, #80]	; (8003fb4 <SystemInit+0x5c>)
 8003f62:	f043 0301 	orr.w	r3, r3, #1
 8003f66:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8003f68:	4b12      	ldr	r3, [pc, #72]	; (8003fb4 <SystemInit+0x5c>)
 8003f6a:	685a      	ldr	r2, [r3, #4]
 8003f6c:	4911      	ldr	r1, [pc, #68]	; (8003fb4 <SystemInit+0x5c>)
 8003f6e:	4b12      	ldr	r3, [pc, #72]	; (8003fb8 <SystemInit+0x60>)
 8003f70:	4013      	ands	r3, r2
 8003f72:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8003f74:	4b0f      	ldr	r3, [pc, #60]	; (8003fb4 <SystemInit+0x5c>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a0e      	ldr	r2, [pc, #56]	; (8003fb4 <SystemInit+0x5c>)
 8003f7a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003f7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f82:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003f84:	4b0b      	ldr	r3, [pc, #44]	; (8003fb4 <SystemInit+0x5c>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a0a      	ldr	r2, [pc, #40]	; (8003fb4 <SystemInit+0x5c>)
 8003f8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f8e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8003f90:	4b08      	ldr	r3, [pc, #32]	; (8003fb4 <SystemInit+0x5c>)
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	4a07      	ldr	r2, [pc, #28]	; (8003fb4 <SystemInit+0x5c>)
 8003f96:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8003f9a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8003f9c:	4b05      	ldr	r3, [pc, #20]	; (8003fb4 <SystemInit+0x5c>)
 8003f9e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8003fa2:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003fa4:	4b05      	ldr	r3, [pc, #20]	; (8003fbc <SystemInit+0x64>)
 8003fa6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003faa:	609a      	str	r2, [r3, #8]
#endif 
}
 8003fac:	bf00      	nop
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bc80      	pop	{r7}
 8003fb2:	4770      	bx	lr
 8003fb4:	40021000 	.word	0x40021000
 8003fb8:	f8ff0000 	.word	0xf8ff0000
 8003fbc:	e000ed00 	.word	0xe000ed00

08003fc0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003fc0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003fc2:	e003      	b.n	8003fcc <LoopCopyDataInit>

08003fc4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003fc4:	4b0b      	ldr	r3, [pc, #44]	; (8003ff4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8003fc6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003fc8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003fca:	3104      	adds	r1, #4

08003fcc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003fcc:	480a      	ldr	r0, [pc, #40]	; (8003ff8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8003fce:	4b0b      	ldr	r3, [pc, #44]	; (8003ffc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003fd0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003fd2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003fd4:	d3f6      	bcc.n	8003fc4 <CopyDataInit>
  ldr r2, =_sbss
 8003fd6:	4a0a      	ldr	r2, [pc, #40]	; (8004000 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003fd8:	e002      	b.n	8003fe0 <LoopFillZerobss>

08003fda <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003fda:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003fdc:	f842 3b04 	str.w	r3, [r2], #4

08003fe0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003fe0:	4b08      	ldr	r3, [pc, #32]	; (8004004 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8003fe2:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003fe4:	d3f9      	bcc.n	8003fda <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003fe6:	f7ff ffb7 	bl	8003f58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003fea:	f000 f815 	bl	8004018 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003fee:	f7ff f8cf 	bl	8003190 <main>
  bx lr
 8003ff2:	4770      	bx	lr
  ldr r3, =_sidata
 8003ff4:	080063a8 	.word	0x080063a8
  ldr r0, =_sdata
 8003ff8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003ffc:	200001dc 	.word	0x200001dc
  ldr r2, =_sbss
 8004000:	200001dc 	.word	0x200001dc
  ldr r3, = _ebss
 8004004:	2000037c 	.word	0x2000037c

08004008 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004008:	e7fe      	b.n	8004008 <ADC1_2_IRQHandler>
	...

0800400c <__errno>:
 800400c:	4b01      	ldr	r3, [pc, #4]	; (8004014 <__errno+0x8>)
 800400e:	6818      	ldr	r0, [r3, #0]
 8004010:	4770      	bx	lr
 8004012:	bf00      	nop
 8004014:	2000000c 	.word	0x2000000c

08004018 <__libc_init_array>:
 8004018:	b570      	push	{r4, r5, r6, lr}
 800401a:	2500      	movs	r5, #0
 800401c:	4e0c      	ldr	r6, [pc, #48]	; (8004050 <__libc_init_array+0x38>)
 800401e:	4c0d      	ldr	r4, [pc, #52]	; (8004054 <__libc_init_array+0x3c>)
 8004020:	1ba4      	subs	r4, r4, r6
 8004022:	10a4      	asrs	r4, r4, #2
 8004024:	42a5      	cmp	r5, r4
 8004026:	d109      	bne.n	800403c <__libc_init_array+0x24>
 8004028:	f002 f860 	bl	80060ec <_init>
 800402c:	2500      	movs	r5, #0
 800402e:	4e0a      	ldr	r6, [pc, #40]	; (8004058 <__libc_init_array+0x40>)
 8004030:	4c0a      	ldr	r4, [pc, #40]	; (800405c <__libc_init_array+0x44>)
 8004032:	1ba4      	subs	r4, r4, r6
 8004034:	10a4      	asrs	r4, r4, #2
 8004036:	42a5      	cmp	r5, r4
 8004038:	d105      	bne.n	8004046 <__libc_init_array+0x2e>
 800403a:	bd70      	pop	{r4, r5, r6, pc}
 800403c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004040:	4798      	blx	r3
 8004042:	3501      	adds	r5, #1
 8004044:	e7ee      	b.n	8004024 <__libc_init_array+0xc>
 8004046:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800404a:	4798      	blx	r3
 800404c:	3501      	adds	r5, #1
 800404e:	e7f2      	b.n	8004036 <__libc_init_array+0x1e>
 8004050:	080063a0 	.word	0x080063a0
 8004054:	080063a0 	.word	0x080063a0
 8004058:	080063a0 	.word	0x080063a0
 800405c:	080063a4 	.word	0x080063a4

08004060 <memset>:
 8004060:	4603      	mov	r3, r0
 8004062:	4402      	add	r2, r0
 8004064:	4293      	cmp	r3, r2
 8004066:	d100      	bne.n	800406a <memset+0xa>
 8004068:	4770      	bx	lr
 800406a:	f803 1b01 	strb.w	r1, [r3], #1
 800406e:	e7f9      	b.n	8004064 <memset+0x4>

08004070 <__cvt>:
 8004070:	2b00      	cmp	r3, #0
 8004072:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004076:	461e      	mov	r6, r3
 8004078:	bfbb      	ittet	lt
 800407a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800407e:	461e      	movlt	r6, r3
 8004080:	2300      	movge	r3, #0
 8004082:	232d      	movlt	r3, #45	; 0x2d
 8004084:	b088      	sub	sp, #32
 8004086:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004088:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 800408c:	f027 0720 	bic.w	r7, r7, #32
 8004090:	2f46      	cmp	r7, #70	; 0x46
 8004092:	4614      	mov	r4, r2
 8004094:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004096:	700b      	strb	r3, [r1, #0]
 8004098:	d004      	beq.n	80040a4 <__cvt+0x34>
 800409a:	2f45      	cmp	r7, #69	; 0x45
 800409c:	d100      	bne.n	80040a0 <__cvt+0x30>
 800409e:	3501      	adds	r5, #1
 80040a0:	2302      	movs	r3, #2
 80040a2:	e000      	b.n	80040a6 <__cvt+0x36>
 80040a4:	2303      	movs	r3, #3
 80040a6:	aa07      	add	r2, sp, #28
 80040a8:	9204      	str	r2, [sp, #16]
 80040aa:	aa06      	add	r2, sp, #24
 80040ac:	e9cd a202 	strd	sl, r2, [sp, #8]
 80040b0:	e9cd 3500 	strd	r3, r5, [sp]
 80040b4:	4622      	mov	r2, r4
 80040b6:	4633      	mov	r3, r6
 80040b8:	f000 fcda 	bl	8004a70 <_dtoa_r>
 80040bc:	2f47      	cmp	r7, #71	; 0x47
 80040be:	4680      	mov	r8, r0
 80040c0:	d102      	bne.n	80040c8 <__cvt+0x58>
 80040c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80040c4:	07db      	lsls	r3, r3, #31
 80040c6:	d526      	bpl.n	8004116 <__cvt+0xa6>
 80040c8:	2f46      	cmp	r7, #70	; 0x46
 80040ca:	eb08 0905 	add.w	r9, r8, r5
 80040ce:	d111      	bne.n	80040f4 <__cvt+0x84>
 80040d0:	f898 3000 	ldrb.w	r3, [r8]
 80040d4:	2b30      	cmp	r3, #48	; 0x30
 80040d6:	d10a      	bne.n	80040ee <__cvt+0x7e>
 80040d8:	2200      	movs	r2, #0
 80040da:	2300      	movs	r3, #0
 80040dc:	4620      	mov	r0, r4
 80040de:	4631      	mov	r1, r6
 80040e0:	f7fc fc62 	bl	80009a8 <__aeabi_dcmpeq>
 80040e4:	b918      	cbnz	r0, 80040ee <__cvt+0x7e>
 80040e6:	f1c5 0501 	rsb	r5, r5, #1
 80040ea:	f8ca 5000 	str.w	r5, [sl]
 80040ee:	f8da 3000 	ldr.w	r3, [sl]
 80040f2:	4499      	add	r9, r3
 80040f4:	2200      	movs	r2, #0
 80040f6:	2300      	movs	r3, #0
 80040f8:	4620      	mov	r0, r4
 80040fa:	4631      	mov	r1, r6
 80040fc:	f7fc fc54 	bl	80009a8 <__aeabi_dcmpeq>
 8004100:	b938      	cbnz	r0, 8004112 <__cvt+0xa2>
 8004102:	2230      	movs	r2, #48	; 0x30
 8004104:	9b07      	ldr	r3, [sp, #28]
 8004106:	454b      	cmp	r3, r9
 8004108:	d205      	bcs.n	8004116 <__cvt+0xa6>
 800410a:	1c59      	adds	r1, r3, #1
 800410c:	9107      	str	r1, [sp, #28]
 800410e:	701a      	strb	r2, [r3, #0]
 8004110:	e7f8      	b.n	8004104 <__cvt+0x94>
 8004112:	f8cd 901c 	str.w	r9, [sp, #28]
 8004116:	4640      	mov	r0, r8
 8004118:	9b07      	ldr	r3, [sp, #28]
 800411a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800411c:	eba3 0308 	sub.w	r3, r3, r8
 8004120:	6013      	str	r3, [r2, #0]
 8004122:	b008      	add	sp, #32
 8004124:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004128 <__exponent>:
 8004128:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800412a:	2900      	cmp	r1, #0
 800412c:	bfb4      	ite	lt
 800412e:	232d      	movlt	r3, #45	; 0x2d
 8004130:	232b      	movge	r3, #43	; 0x2b
 8004132:	4604      	mov	r4, r0
 8004134:	bfb8      	it	lt
 8004136:	4249      	neglt	r1, r1
 8004138:	2909      	cmp	r1, #9
 800413a:	f804 2b02 	strb.w	r2, [r4], #2
 800413e:	7043      	strb	r3, [r0, #1]
 8004140:	dd21      	ble.n	8004186 <__exponent+0x5e>
 8004142:	f10d 0307 	add.w	r3, sp, #7
 8004146:	461f      	mov	r7, r3
 8004148:	260a      	movs	r6, #10
 800414a:	fb91 f5f6 	sdiv	r5, r1, r6
 800414e:	fb06 1115 	mls	r1, r6, r5, r1
 8004152:	2d09      	cmp	r5, #9
 8004154:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8004158:	f803 1c01 	strb.w	r1, [r3, #-1]
 800415c:	f103 32ff 	add.w	r2, r3, #4294967295
 8004160:	4629      	mov	r1, r5
 8004162:	dc09      	bgt.n	8004178 <__exponent+0x50>
 8004164:	3130      	adds	r1, #48	; 0x30
 8004166:	3b02      	subs	r3, #2
 8004168:	f802 1c01 	strb.w	r1, [r2, #-1]
 800416c:	42bb      	cmp	r3, r7
 800416e:	4622      	mov	r2, r4
 8004170:	d304      	bcc.n	800417c <__exponent+0x54>
 8004172:	1a10      	subs	r0, r2, r0
 8004174:	b003      	add	sp, #12
 8004176:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004178:	4613      	mov	r3, r2
 800417a:	e7e6      	b.n	800414a <__exponent+0x22>
 800417c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004180:	f804 2b01 	strb.w	r2, [r4], #1
 8004184:	e7f2      	b.n	800416c <__exponent+0x44>
 8004186:	2330      	movs	r3, #48	; 0x30
 8004188:	4419      	add	r1, r3
 800418a:	7083      	strb	r3, [r0, #2]
 800418c:	1d02      	adds	r2, r0, #4
 800418e:	70c1      	strb	r1, [r0, #3]
 8004190:	e7ef      	b.n	8004172 <__exponent+0x4a>
	...

08004194 <_printf_float>:
 8004194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004198:	b091      	sub	sp, #68	; 0x44
 800419a:	460c      	mov	r4, r1
 800419c:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800419e:	4693      	mov	fp, r2
 80041a0:	461e      	mov	r6, r3
 80041a2:	4605      	mov	r5, r0
 80041a4:	f001 fa18 	bl	80055d8 <_localeconv_r>
 80041a8:	6803      	ldr	r3, [r0, #0]
 80041aa:	4618      	mov	r0, r3
 80041ac:	9309      	str	r3, [sp, #36]	; 0x24
 80041ae:	f7fb ffcf 	bl	8000150 <strlen>
 80041b2:	2300      	movs	r3, #0
 80041b4:	930e      	str	r3, [sp, #56]	; 0x38
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	900a      	str	r0, [sp, #40]	; 0x28
 80041ba:	3307      	adds	r3, #7
 80041bc:	f023 0307 	bic.w	r3, r3, #7
 80041c0:	f103 0208 	add.w	r2, r3, #8
 80041c4:	f894 8018 	ldrb.w	r8, [r4, #24]
 80041c8:	f8d4 a000 	ldr.w	sl, [r4]
 80041cc:	603a      	str	r2, [r7, #0]
 80041ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041d2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80041d6:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 80041da:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80041de:	930b      	str	r3, [sp, #44]	; 0x2c
 80041e0:	f04f 32ff 	mov.w	r2, #4294967295
 80041e4:	4ba6      	ldr	r3, [pc, #664]	; (8004480 <_printf_float+0x2ec>)
 80041e6:	4638      	mov	r0, r7
 80041e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80041ea:	f7fc fc0f 	bl	8000a0c <__aeabi_dcmpun>
 80041ee:	bb68      	cbnz	r0, 800424c <_printf_float+0xb8>
 80041f0:	f04f 32ff 	mov.w	r2, #4294967295
 80041f4:	4ba2      	ldr	r3, [pc, #648]	; (8004480 <_printf_float+0x2ec>)
 80041f6:	4638      	mov	r0, r7
 80041f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80041fa:	f7fc fbe9 	bl	80009d0 <__aeabi_dcmple>
 80041fe:	bb28      	cbnz	r0, 800424c <_printf_float+0xb8>
 8004200:	2200      	movs	r2, #0
 8004202:	2300      	movs	r3, #0
 8004204:	4638      	mov	r0, r7
 8004206:	4649      	mov	r1, r9
 8004208:	f7fc fbd8 	bl	80009bc <__aeabi_dcmplt>
 800420c:	b110      	cbz	r0, 8004214 <_printf_float+0x80>
 800420e:	232d      	movs	r3, #45	; 0x2d
 8004210:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004214:	4f9b      	ldr	r7, [pc, #620]	; (8004484 <_printf_float+0x2f0>)
 8004216:	4b9c      	ldr	r3, [pc, #624]	; (8004488 <_printf_float+0x2f4>)
 8004218:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800421c:	bf98      	it	ls
 800421e:	461f      	movls	r7, r3
 8004220:	2303      	movs	r3, #3
 8004222:	f04f 0900 	mov.w	r9, #0
 8004226:	6123      	str	r3, [r4, #16]
 8004228:	f02a 0304 	bic.w	r3, sl, #4
 800422c:	6023      	str	r3, [r4, #0]
 800422e:	9600      	str	r6, [sp, #0]
 8004230:	465b      	mov	r3, fp
 8004232:	aa0f      	add	r2, sp, #60	; 0x3c
 8004234:	4621      	mov	r1, r4
 8004236:	4628      	mov	r0, r5
 8004238:	f000 f9e2 	bl	8004600 <_printf_common>
 800423c:	3001      	adds	r0, #1
 800423e:	f040 8090 	bne.w	8004362 <_printf_float+0x1ce>
 8004242:	f04f 30ff 	mov.w	r0, #4294967295
 8004246:	b011      	add	sp, #68	; 0x44
 8004248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800424c:	463a      	mov	r2, r7
 800424e:	464b      	mov	r3, r9
 8004250:	4638      	mov	r0, r7
 8004252:	4649      	mov	r1, r9
 8004254:	f7fc fbda 	bl	8000a0c <__aeabi_dcmpun>
 8004258:	b110      	cbz	r0, 8004260 <_printf_float+0xcc>
 800425a:	4f8c      	ldr	r7, [pc, #560]	; (800448c <_printf_float+0x2f8>)
 800425c:	4b8c      	ldr	r3, [pc, #560]	; (8004490 <_printf_float+0x2fc>)
 800425e:	e7db      	b.n	8004218 <_printf_float+0x84>
 8004260:	6863      	ldr	r3, [r4, #4]
 8004262:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8004266:	1c59      	adds	r1, r3, #1
 8004268:	a80d      	add	r0, sp, #52	; 0x34
 800426a:	a90e      	add	r1, sp, #56	; 0x38
 800426c:	d140      	bne.n	80042f0 <_printf_float+0x15c>
 800426e:	2306      	movs	r3, #6
 8004270:	6063      	str	r3, [r4, #4]
 8004272:	f04f 0c00 	mov.w	ip, #0
 8004276:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 800427a:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800427e:	6863      	ldr	r3, [r4, #4]
 8004280:	6022      	str	r2, [r4, #0]
 8004282:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8004286:	9300      	str	r3, [sp, #0]
 8004288:	463a      	mov	r2, r7
 800428a:	464b      	mov	r3, r9
 800428c:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8004290:	4628      	mov	r0, r5
 8004292:	f7ff feed 	bl	8004070 <__cvt>
 8004296:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 800429a:	2b47      	cmp	r3, #71	; 0x47
 800429c:	4607      	mov	r7, r0
 800429e:	d109      	bne.n	80042b4 <_printf_float+0x120>
 80042a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80042a2:	1cd8      	adds	r0, r3, #3
 80042a4:	db02      	blt.n	80042ac <_printf_float+0x118>
 80042a6:	6862      	ldr	r2, [r4, #4]
 80042a8:	4293      	cmp	r3, r2
 80042aa:	dd47      	ble.n	800433c <_printf_float+0x1a8>
 80042ac:	f1a8 0802 	sub.w	r8, r8, #2
 80042b0:	fa5f f888 	uxtb.w	r8, r8
 80042b4:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 80042b8:	990d      	ldr	r1, [sp, #52]	; 0x34
 80042ba:	d824      	bhi.n	8004306 <_printf_float+0x172>
 80042bc:	3901      	subs	r1, #1
 80042be:	4642      	mov	r2, r8
 80042c0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80042c4:	910d      	str	r1, [sp, #52]	; 0x34
 80042c6:	f7ff ff2f 	bl	8004128 <__exponent>
 80042ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80042cc:	4681      	mov	r9, r0
 80042ce:	1813      	adds	r3, r2, r0
 80042d0:	2a01      	cmp	r2, #1
 80042d2:	6123      	str	r3, [r4, #16]
 80042d4:	dc02      	bgt.n	80042dc <_printf_float+0x148>
 80042d6:	6822      	ldr	r2, [r4, #0]
 80042d8:	07d1      	lsls	r1, r2, #31
 80042da:	d501      	bpl.n	80042e0 <_printf_float+0x14c>
 80042dc:	3301      	adds	r3, #1
 80042de:	6123      	str	r3, [r4, #16]
 80042e0:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d0a2      	beq.n	800422e <_printf_float+0x9a>
 80042e8:	232d      	movs	r3, #45	; 0x2d
 80042ea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80042ee:	e79e      	b.n	800422e <_printf_float+0x9a>
 80042f0:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 80042f4:	f000 816e 	beq.w	80045d4 <_printf_float+0x440>
 80042f8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80042fc:	d1b9      	bne.n	8004272 <_printf_float+0xde>
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d1b7      	bne.n	8004272 <_printf_float+0xde>
 8004302:	2301      	movs	r3, #1
 8004304:	e7b4      	b.n	8004270 <_printf_float+0xdc>
 8004306:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800430a:	d119      	bne.n	8004340 <_printf_float+0x1ac>
 800430c:	2900      	cmp	r1, #0
 800430e:	6863      	ldr	r3, [r4, #4]
 8004310:	dd0c      	ble.n	800432c <_printf_float+0x198>
 8004312:	6121      	str	r1, [r4, #16]
 8004314:	b913      	cbnz	r3, 800431c <_printf_float+0x188>
 8004316:	6822      	ldr	r2, [r4, #0]
 8004318:	07d2      	lsls	r2, r2, #31
 800431a:	d502      	bpl.n	8004322 <_printf_float+0x18e>
 800431c:	3301      	adds	r3, #1
 800431e:	440b      	add	r3, r1
 8004320:	6123      	str	r3, [r4, #16]
 8004322:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004324:	f04f 0900 	mov.w	r9, #0
 8004328:	65a3      	str	r3, [r4, #88]	; 0x58
 800432a:	e7d9      	b.n	80042e0 <_printf_float+0x14c>
 800432c:	b913      	cbnz	r3, 8004334 <_printf_float+0x1a0>
 800432e:	6822      	ldr	r2, [r4, #0]
 8004330:	07d0      	lsls	r0, r2, #31
 8004332:	d501      	bpl.n	8004338 <_printf_float+0x1a4>
 8004334:	3302      	adds	r3, #2
 8004336:	e7f3      	b.n	8004320 <_printf_float+0x18c>
 8004338:	2301      	movs	r3, #1
 800433a:	e7f1      	b.n	8004320 <_printf_float+0x18c>
 800433c:	f04f 0867 	mov.w	r8, #103	; 0x67
 8004340:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8004344:	4293      	cmp	r3, r2
 8004346:	db05      	blt.n	8004354 <_printf_float+0x1c0>
 8004348:	6822      	ldr	r2, [r4, #0]
 800434a:	6123      	str	r3, [r4, #16]
 800434c:	07d1      	lsls	r1, r2, #31
 800434e:	d5e8      	bpl.n	8004322 <_printf_float+0x18e>
 8004350:	3301      	adds	r3, #1
 8004352:	e7e5      	b.n	8004320 <_printf_float+0x18c>
 8004354:	2b00      	cmp	r3, #0
 8004356:	bfcc      	ite	gt
 8004358:	2301      	movgt	r3, #1
 800435a:	f1c3 0302 	rsble	r3, r3, #2
 800435e:	4413      	add	r3, r2
 8004360:	e7de      	b.n	8004320 <_printf_float+0x18c>
 8004362:	6823      	ldr	r3, [r4, #0]
 8004364:	055a      	lsls	r2, r3, #21
 8004366:	d407      	bmi.n	8004378 <_printf_float+0x1e4>
 8004368:	6923      	ldr	r3, [r4, #16]
 800436a:	463a      	mov	r2, r7
 800436c:	4659      	mov	r1, fp
 800436e:	4628      	mov	r0, r5
 8004370:	47b0      	blx	r6
 8004372:	3001      	adds	r0, #1
 8004374:	d129      	bne.n	80043ca <_printf_float+0x236>
 8004376:	e764      	b.n	8004242 <_printf_float+0xae>
 8004378:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800437c:	f240 80d7 	bls.w	800452e <_printf_float+0x39a>
 8004380:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004384:	2200      	movs	r2, #0
 8004386:	2300      	movs	r3, #0
 8004388:	f7fc fb0e 	bl	80009a8 <__aeabi_dcmpeq>
 800438c:	b388      	cbz	r0, 80043f2 <_printf_float+0x25e>
 800438e:	2301      	movs	r3, #1
 8004390:	4a40      	ldr	r2, [pc, #256]	; (8004494 <_printf_float+0x300>)
 8004392:	4659      	mov	r1, fp
 8004394:	4628      	mov	r0, r5
 8004396:	47b0      	blx	r6
 8004398:	3001      	adds	r0, #1
 800439a:	f43f af52 	beq.w	8004242 <_printf_float+0xae>
 800439e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80043a2:	429a      	cmp	r2, r3
 80043a4:	db02      	blt.n	80043ac <_printf_float+0x218>
 80043a6:	6823      	ldr	r3, [r4, #0]
 80043a8:	07d8      	lsls	r0, r3, #31
 80043aa:	d50e      	bpl.n	80043ca <_printf_float+0x236>
 80043ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80043b0:	4659      	mov	r1, fp
 80043b2:	4628      	mov	r0, r5
 80043b4:	47b0      	blx	r6
 80043b6:	3001      	adds	r0, #1
 80043b8:	f43f af43 	beq.w	8004242 <_printf_float+0xae>
 80043bc:	2700      	movs	r7, #0
 80043be:	f104 081a 	add.w	r8, r4, #26
 80043c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80043c4:	3b01      	subs	r3, #1
 80043c6:	42bb      	cmp	r3, r7
 80043c8:	dc09      	bgt.n	80043de <_printf_float+0x24a>
 80043ca:	6823      	ldr	r3, [r4, #0]
 80043cc:	079f      	lsls	r7, r3, #30
 80043ce:	f100 80fd 	bmi.w	80045cc <_printf_float+0x438>
 80043d2:	68e0      	ldr	r0, [r4, #12]
 80043d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80043d6:	4298      	cmp	r0, r3
 80043d8:	bfb8      	it	lt
 80043da:	4618      	movlt	r0, r3
 80043dc:	e733      	b.n	8004246 <_printf_float+0xb2>
 80043de:	2301      	movs	r3, #1
 80043e0:	4642      	mov	r2, r8
 80043e2:	4659      	mov	r1, fp
 80043e4:	4628      	mov	r0, r5
 80043e6:	47b0      	blx	r6
 80043e8:	3001      	adds	r0, #1
 80043ea:	f43f af2a 	beq.w	8004242 <_printf_float+0xae>
 80043ee:	3701      	adds	r7, #1
 80043f0:	e7e7      	b.n	80043c2 <_printf_float+0x22e>
 80043f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	dc2b      	bgt.n	8004450 <_printf_float+0x2bc>
 80043f8:	2301      	movs	r3, #1
 80043fa:	4a26      	ldr	r2, [pc, #152]	; (8004494 <_printf_float+0x300>)
 80043fc:	4659      	mov	r1, fp
 80043fe:	4628      	mov	r0, r5
 8004400:	47b0      	blx	r6
 8004402:	3001      	adds	r0, #1
 8004404:	f43f af1d 	beq.w	8004242 <_printf_float+0xae>
 8004408:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800440a:	b923      	cbnz	r3, 8004416 <_printf_float+0x282>
 800440c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800440e:	b913      	cbnz	r3, 8004416 <_printf_float+0x282>
 8004410:	6823      	ldr	r3, [r4, #0]
 8004412:	07d9      	lsls	r1, r3, #31
 8004414:	d5d9      	bpl.n	80043ca <_printf_float+0x236>
 8004416:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800441a:	4659      	mov	r1, fp
 800441c:	4628      	mov	r0, r5
 800441e:	47b0      	blx	r6
 8004420:	3001      	adds	r0, #1
 8004422:	f43f af0e 	beq.w	8004242 <_printf_float+0xae>
 8004426:	f04f 0800 	mov.w	r8, #0
 800442a:	f104 091a 	add.w	r9, r4, #26
 800442e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004430:	425b      	negs	r3, r3
 8004432:	4543      	cmp	r3, r8
 8004434:	dc01      	bgt.n	800443a <_printf_float+0x2a6>
 8004436:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004438:	e797      	b.n	800436a <_printf_float+0x1d6>
 800443a:	2301      	movs	r3, #1
 800443c:	464a      	mov	r2, r9
 800443e:	4659      	mov	r1, fp
 8004440:	4628      	mov	r0, r5
 8004442:	47b0      	blx	r6
 8004444:	3001      	adds	r0, #1
 8004446:	f43f aefc 	beq.w	8004242 <_printf_float+0xae>
 800444a:	f108 0801 	add.w	r8, r8, #1
 800444e:	e7ee      	b.n	800442e <_printf_float+0x29a>
 8004450:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004452:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004454:	429a      	cmp	r2, r3
 8004456:	bfa8      	it	ge
 8004458:	461a      	movge	r2, r3
 800445a:	2a00      	cmp	r2, #0
 800445c:	4690      	mov	r8, r2
 800445e:	dd07      	ble.n	8004470 <_printf_float+0x2dc>
 8004460:	4613      	mov	r3, r2
 8004462:	4659      	mov	r1, fp
 8004464:	463a      	mov	r2, r7
 8004466:	4628      	mov	r0, r5
 8004468:	47b0      	blx	r6
 800446a:	3001      	adds	r0, #1
 800446c:	f43f aee9 	beq.w	8004242 <_printf_float+0xae>
 8004470:	f104 031a 	add.w	r3, r4, #26
 8004474:	f04f 0a00 	mov.w	sl, #0
 8004478:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 800447c:	930b      	str	r3, [sp, #44]	; 0x2c
 800447e:	e015      	b.n	80044ac <_printf_float+0x318>
 8004480:	7fefffff 	.word	0x7fefffff
 8004484:	08006144 	.word	0x08006144
 8004488:	08006140 	.word	0x08006140
 800448c:	0800614c 	.word	0x0800614c
 8004490:	08006148 	.word	0x08006148
 8004494:	08006150 	.word	0x08006150
 8004498:	2301      	movs	r3, #1
 800449a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800449c:	4659      	mov	r1, fp
 800449e:	4628      	mov	r0, r5
 80044a0:	47b0      	blx	r6
 80044a2:	3001      	adds	r0, #1
 80044a4:	f43f aecd 	beq.w	8004242 <_printf_float+0xae>
 80044a8:	f10a 0a01 	add.w	sl, sl, #1
 80044ac:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 80044b0:	eba9 0308 	sub.w	r3, r9, r8
 80044b4:	4553      	cmp	r3, sl
 80044b6:	dcef      	bgt.n	8004498 <_printf_float+0x304>
 80044b8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80044bc:	429a      	cmp	r2, r3
 80044be:	444f      	add	r7, r9
 80044c0:	db14      	blt.n	80044ec <_printf_float+0x358>
 80044c2:	6823      	ldr	r3, [r4, #0]
 80044c4:	07da      	lsls	r2, r3, #31
 80044c6:	d411      	bmi.n	80044ec <_printf_float+0x358>
 80044c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80044ca:	990d      	ldr	r1, [sp, #52]	; 0x34
 80044cc:	eba3 0209 	sub.w	r2, r3, r9
 80044d0:	eba3 0901 	sub.w	r9, r3, r1
 80044d4:	4591      	cmp	r9, r2
 80044d6:	bfa8      	it	ge
 80044d8:	4691      	movge	r9, r2
 80044da:	f1b9 0f00 	cmp.w	r9, #0
 80044de:	dc0d      	bgt.n	80044fc <_printf_float+0x368>
 80044e0:	2700      	movs	r7, #0
 80044e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80044e6:	f104 081a 	add.w	r8, r4, #26
 80044ea:	e018      	b.n	800451e <_printf_float+0x38a>
 80044ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80044f0:	4659      	mov	r1, fp
 80044f2:	4628      	mov	r0, r5
 80044f4:	47b0      	blx	r6
 80044f6:	3001      	adds	r0, #1
 80044f8:	d1e6      	bne.n	80044c8 <_printf_float+0x334>
 80044fa:	e6a2      	b.n	8004242 <_printf_float+0xae>
 80044fc:	464b      	mov	r3, r9
 80044fe:	463a      	mov	r2, r7
 8004500:	4659      	mov	r1, fp
 8004502:	4628      	mov	r0, r5
 8004504:	47b0      	blx	r6
 8004506:	3001      	adds	r0, #1
 8004508:	d1ea      	bne.n	80044e0 <_printf_float+0x34c>
 800450a:	e69a      	b.n	8004242 <_printf_float+0xae>
 800450c:	2301      	movs	r3, #1
 800450e:	4642      	mov	r2, r8
 8004510:	4659      	mov	r1, fp
 8004512:	4628      	mov	r0, r5
 8004514:	47b0      	blx	r6
 8004516:	3001      	adds	r0, #1
 8004518:	f43f ae93 	beq.w	8004242 <_printf_float+0xae>
 800451c:	3701      	adds	r7, #1
 800451e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004522:	1a9b      	subs	r3, r3, r2
 8004524:	eba3 0309 	sub.w	r3, r3, r9
 8004528:	42bb      	cmp	r3, r7
 800452a:	dcef      	bgt.n	800450c <_printf_float+0x378>
 800452c:	e74d      	b.n	80043ca <_printf_float+0x236>
 800452e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004530:	2a01      	cmp	r2, #1
 8004532:	dc01      	bgt.n	8004538 <_printf_float+0x3a4>
 8004534:	07db      	lsls	r3, r3, #31
 8004536:	d538      	bpl.n	80045aa <_printf_float+0x416>
 8004538:	2301      	movs	r3, #1
 800453a:	463a      	mov	r2, r7
 800453c:	4659      	mov	r1, fp
 800453e:	4628      	mov	r0, r5
 8004540:	47b0      	blx	r6
 8004542:	3001      	adds	r0, #1
 8004544:	f43f ae7d 	beq.w	8004242 <_printf_float+0xae>
 8004548:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800454c:	4659      	mov	r1, fp
 800454e:	4628      	mov	r0, r5
 8004550:	47b0      	blx	r6
 8004552:	3001      	adds	r0, #1
 8004554:	f107 0701 	add.w	r7, r7, #1
 8004558:	f43f ae73 	beq.w	8004242 <_printf_float+0xae>
 800455c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004560:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004562:	2200      	movs	r2, #0
 8004564:	f103 38ff 	add.w	r8, r3, #4294967295
 8004568:	2300      	movs	r3, #0
 800456a:	f7fc fa1d 	bl	80009a8 <__aeabi_dcmpeq>
 800456e:	b9c0      	cbnz	r0, 80045a2 <_printf_float+0x40e>
 8004570:	4643      	mov	r3, r8
 8004572:	463a      	mov	r2, r7
 8004574:	4659      	mov	r1, fp
 8004576:	4628      	mov	r0, r5
 8004578:	47b0      	blx	r6
 800457a:	3001      	adds	r0, #1
 800457c:	d10d      	bne.n	800459a <_printf_float+0x406>
 800457e:	e660      	b.n	8004242 <_printf_float+0xae>
 8004580:	2301      	movs	r3, #1
 8004582:	4642      	mov	r2, r8
 8004584:	4659      	mov	r1, fp
 8004586:	4628      	mov	r0, r5
 8004588:	47b0      	blx	r6
 800458a:	3001      	adds	r0, #1
 800458c:	f43f ae59 	beq.w	8004242 <_printf_float+0xae>
 8004590:	3701      	adds	r7, #1
 8004592:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004594:	3b01      	subs	r3, #1
 8004596:	42bb      	cmp	r3, r7
 8004598:	dcf2      	bgt.n	8004580 <_printf_float+0x3ec>
 800459a:	464b      	mov	r3, r9
 800459c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80045a0:	e6e4      	b.n	800436c <_printf_float+0x1d8>
 80045a2:	2700      	movs	r7, #0
 80045a4:	f104 081a 	add.w	r8, r4, #26
 80045a8:	e7f3      	b.n	8004592 <_printf_float+0x3fe>
 80045aa:	2301      	movs	r3, #1
 80045ac:	e7e1      	b.n	8004572 <_printf_float+0x3de>
 80045ae:	2301      	movs	r3, #1
 80045b0:	4642      	mov	r2, r8
 80045b2:	4659      	mov	r1, fp
 80045b4:	4628      	mov	r0, r5
 80045b6:	47b0      	blx	r6
 80045b8:	3001      	adds	r0, #1
 80045ba:	f43f ae42 	beq.w	8004242 <_printf_float+0xae>
 80045be:	3701      	adds	r7, #1
 80045c0:	68e3      	ldr	r3, [r4, #12]
 80045c2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80045c4:	1a9b      	subs	r3, r3, r2
 80045c6:	42bb      	cmp	r3, r7
 80045c8:	dcf1      	bgt.n	80045ae <_printf_float+0x41a>
 80045ca:	e702      	b.n	80043d2 <_printf_float+0x23e>
 80045cc:	2700      	movs	r7, #0
 80045ce:	f104 0819 	add.w	r8, r4, #25
 80045d2:	e7f5      	b.n	80045c0 <_printf_float+0x42c>
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	f43f ae94 	beq.w	8004302 <_printf_float+0x16e>
 80045da:	f04f 0c00 	mov.w	ip, #0
 80045de:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 80045e2:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 80045e6:	6022      	str	r2, [r4, #0]
 80045e8:	e9cd 0803 	strd	r0, r8, [sp, #12]
 80045ec:	e9cd 2101 	strd	r2, r1, [sp, #4]
 80045f0:	9300      	str	r3, [sp, #0]
 80045f2:	463a      	mov	r2, r7
 80045f4:	464b      	mov	r3, r9
 80045f6:	4628      	mov	r0, r5
 80045f8:	f7ff fd3a 	bl	8004070 <__cvt>
 80045fc:	4607      	mov	r7, r0
 80045fe:	e64f      	b.n	80042a0 <_printf_float+0x10c>

08004600 <_printf_common>:
 8004600:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004604:	4691      	mov	r9, r2
 8004606:	461f      	mov	r7, r3
 8004608:	688a      	ldr	r2, [r1, #8]
 800460a:	690b      	ldr	r3, [r1, #16]
 800460c:	4606      	mov	r6, r0
 800460e:	4293      	cmp	r3, r2
 8004610:	bfb8      	it	lt
 8004612:	4613      	movlt	r3, r2
 8004614:	f8c9 3000 	str.w	r3, [r9]
 8004618:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800461c:	460c      	mov	r4, r1
 800461e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004622:	b112      	cbz	r2, 800462a <_printf_common+0x2a>
 8004624:	3301      	adds	r3, #1
 8004626:	f8c9 3000 	str.w	r3, [r9]
 800462a:	6823      	ldr	r3, [r4, #0]
 800462c:	0699      	lsls	r1, r3, #26
 800462e:	bf42      	ittt	mi
 8004630:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004634:	3302      	addmi	r3, #2
 8004636:	f8c9 3000 	strmi.w	r3, [r9]
 800463a:	6825      	ldr	r5, [r4, #0]
 800463c:	f015 0506 	ands.w	r5, r5, #6
 8004640:	d107      	bne.n	8004652 <_printf_common+0x52>
 8004642:	f104 0a19 	add.w	sl, r4, #25
 8004646:	68e3      	ldr	r3, [r4, #12]
 8004648:	f8d9 2000 	ldr.w	r2, [r9]
 800464c:	1a9b      	subs	r3, r3, r2
 800464e:	42ab      	cmp	r3, r5
 8004650:	dc29      	bgt.n	80046a6 <_printf_common+0xa6>
 8004652:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004656:	6822      	ldr	r2, [r4, #0]
 8004658:	3300      	adds	r3, #0
 800465a:	bf18      	it	ne
 800465c:	2301      	movne	r3, #1
 800465e:	0692      	lsls	r2, r2, #26
 8004660:	d42e      	bmi.n	80046c0 <_printf_common+0xc0>
 8004662:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004666:	4639      	mov	r1, r7
 8004668:	4630      	mov	r0, r6
 800466a:	47c0      	blx	r8
 800466c:	3001      	adds	r0, #1
 800466e:	d021      	beq.n	80046b4 <_printf_common+0xb4>
 8004670:	6823      	ldr	r3, [r4, #0]
 8004672:	68e5      	ldr	r5, [r4, #12]
 8004674:	f003 0306 	and.w	r3, r3, #6
 8004678:	2b04      	cmp	r3, #4
 800467a:	bf18      	it	ne
 800467c:	2500      	movne	r5, #0
 800467e:	f8d9 2000 	ldr.w	r2, [r9]
 8004682:	f04f 0900 	mov.w	r9, #0
 8004686:	bf08      	it	eq
 8004688:	1aad      	subeq	r5, r5, r2
 800468a:	68a3      	ldr	r3, [r4, #8]
 800468c:	6922      	ldr	r2, [r4, #16]
 800468e:	bf08      	it	eq
 8004690:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004694:	4293      	cmp	r3, r2
 8004696:	bfc4      	itt	gt
 8004698:	1a9b      	subgt	r3, r3, r2
 800469a:	18ed      	addgt	r5, r5, r3
 800469c:	341a      	adds	r4, #26
 800469e:	454d      	cmp	r5, r9
 80046a0:	d11a      	bne.n	80046d8 <_printf_common+0xd8>
 80046a2:	2000      	movs	r0, #0
 80046a4:	e008      	b.n	80046b8 <_printf_common+0xb8>
 80046a6:	2301      	movs	r3, #1
 80046a8:	4652      	mov	r2, sl
 80046aa:	4639      	mov	r1, r7
 80046ac:	4630      	mov	r0, r6
 80046ae:	47c0      	blx	r8
 80046b0:	3001      	adds	r0, #1
 80046b2:	d103      	bne.n	80046bc <_printf_common+0xbc>
 80046b4:	f04f 30ff 	mov.w	r0, #4294967295
 80046b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046bc:	3501      	adds	r5, #1
 80046be:	e7c2      	b.n	8004646 <_printf_common+0x46>
 80046c0:	2030      	movs	r0, #48	; 0x30
 80046c2:	18e1      	adds	r1, r4, r3
 80046c4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80046c8:	1c5a      	adds	r2, r3, #1
 80046ca:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80046ce:	4422      	add	r2, r4
 80046d0:	3302      	adds	r3, #2
 80046d2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80046d6:	e7c4      	b.n	8004662 <_printf_common+0x62>
 80046d8:	2301      	movs	r3, #1
 80046da:	4622      	mov	r2, r4
 80046dc:	4639      	mov	r1, r7
 80046de:	4630      	mov	r0, r6
 80046e0:	47c0      	blx	r8
 80046e2:	3001      	adds	r0, #1
 80046e4:	d0e6      	beq.n	80046b4 <_printf_common+0xb4>
 80046e6:	f109 0901 	add.w	r9, r9, #1
 80046ea:	e7d8      	b.n	800469e <_printf_common+0x9e>

080046ec <_printf_i>:
 80046ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80046f0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80046f4:	460c      	mov	r4, r1
 80046f6:	7e09      	ldrb	r1, [r1, #24]
 80046f8:	b085      	sub	sp, #20
 80046fa:	296e      	cmp	r1, #110	; 0x6e
 80046fc:	4617      	mov	r7, r2
 80046fe:	4606      	mov	r6, r0
 8004700:	4698      	mov	r8, r3
 8004702:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004704:	f000 80b3 	beq.w	800486e <_printf_i+0x182>
 8004708:	d822      	bhi.n	8004750 <_printf_i+0x64>
 800470a:	2963      	cmp	r1, #99	; 0x63
 800470c:	d036      	beq.n	800477c <_printf_i+0x90>
 800470e:	d80a      	bhi.n	8004726 <_printf_i+0x3a>
 8004710:	2900      	cmp	r1, #0
 8004712:	f000 80b9 	beq.w	8004888 <_printf_i+0x19c>
 8004716:	2958      	cmp	r1, #88	; 0x58
 8004718:	f000 8083 	beq.w	8004822 <_printf_i+0x136>
 800471c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004720:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004724:	e032      	b.n	800478c <_printf_i+0xa0>
 8004726:	2964      	cmp	r1, #100	; 0x64
 8004728:	d001      	beq.n	800472e <_printf_i+0x42>
 800472a:	2969      	cmp	r1, #105	; 0x69
 800472c:	d1f6      	bne.n	800471c <_printf_i+0x30>
 800472e:	6820      	ldr	r0, [r4, #0]
 8004730:	6813      	ldr	r3, [r2, #0]
 8004732:	0605      	lsls	r5, r0, #24
 8004734:	f103 0104 	add.w	r1, r3, #4
 8004738:	d52a      	bpl.n	8004790 <_printf_i+0xa4>
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	6011      	str	r1, [r2, #0]
 800473e:	2b00      	cmp	r3, #0
 8004740:	da03      	bge.n	800474a <_printf_i+0x5e>
 8004742:	222d      	movs	r2, #45	; 0x2d
 8004744:	425b      	negs	r3, r3
 8004746:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800474a:	486f      	ldr	r0, [pc, #444]	; (8004908 <_printf_i+0x21c>)
 800474c:	220a      	movs	r2, #10
 800474e:	e039      	b.n	80047c4 <_printf_i+0xd8>
 8004750:	2973      	cmp	r1, #115	; 0x73
 8004752:	f000 809d 	beq.w	8004890 <_printf_i+0x1a4>
 8004756:	d808      	bhi.n	800476a <_printf_i+0x7e>
 8004758:	296f      	cmp	r1, #111	; 0x6f
 800475a:	d020      	beq.n	800479e <_printf_i+0xb2>
 800475c:	2970      	cmp	r1, #112	; 0x70
 800475e:	d1dd      	bne.n	800471c <_printf_i+0x30>
 8004760:	6823      	ldr	r3, [r4, #0]
 8004762:	f043 0320 	orr.w	r3, r3, #32
 8004766:	6023      	str	r3, [r4, #0]
 8004768:	e003      	b.n	8004772 <_printf_i+0x86>
 800476a:	2975      	cmp	r1, #117	; 0x75
 800476c:	d017      	beq.n	800479e <_printf_i+0xb2>
 800476e:	2978      	cmp	r1, #120	; 0x78
 8004770:	d1d4      	bne.n	800471c <_printf_i+0x30>
 8004772:	2378      	movs	r3, #120	; 0x78
 8004774:	4865      	ldr	r0, [pc, #404]	; (800490c <_printf_i+0x220>)
 8004776:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800477a:	e055      	b.n	8004828 <_printf_i+0x13c>
 800477c:	6813      	ldr	r3, [r2, #0]
 800477e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004782:	1d19      	adds	r1, r3, #4
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	6011      	str	r1, [r2, #0]
 8004788:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800478c:	2301      	movs	r3, #1
 800478e:	e08c      	b.n	80048aa <_printf_i+0x1be>
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004796:	6011      	str	r1, [r2, #0]
 8004798:	bf18      	it	ne
 800479a:	b21b      	sxthne	r3, r3
 800479c:	e7cf      	b.n	800473e <_printf_i+0x52>
 800479e:	6813      	ldr	r3, [r2, #0]
 80047a0:	6825      	ldr	r5, [r4, #0]
 80047a2:	1d18      	adds	r0, r3, #4
 80047a4:	6010      	str	r0, [r2, #0]
 80047a6:	0628      	lsls	r0, r5, #24
 80047a8:	d501      	bpl.n	80047ae <_printf_i+0xc2>
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	e002      	b.n	80047b4 <_printf_i+0xc8>
 80047ae:	0668      	lsls	r0, r5, #25
 80047b0:	d5fb      	bpl.n	80047aa <_printf_i+0xbe>
 80047b2:	881b      	ldrh	r3, [r3, #0]
 80047b4:	296f      	cmp	r1, #111	; 0x6f
 80047b6:	bf14      	ite	ne
 80047b8:	220a      	movne	r2, #10
 80047ba:	2208      	moveq	r2, #8
 80047bc:	4852      	ldr	r0, [pc, #328]	; (8004908 <_printf_i+0x21c>)
 80047be:	2100      	movs	r1, #0
 80047c0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80047c4:	6865      	ldr	r5, [r4, #4]
 80047c6:	2d00      	cmp	r5, #0
 80047c8:	60a5      	str	r5, [r4, #8]
 80047ca:	f2c0 8095 	blt.w	80048f8 <_printf_i+0x20c>
 80047ce:	6821      	ldr	r1, [r4, #0]
 80047d0:	f021 0104 	bic.w	r1, r1, #4
 80047d4:	6021      	str	r1, [r4, #0]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d13d      	bne.n	8004856 <_printf_i+0x16a>
 80047da:	2d00      	cmp	r5, #0
 80047dc:	f040 808e 	bne.w	80048fc <_printf_i+0x210>
 80047e0:	4665      	mov	r5, ip
 80047e2:	2a08      	cmp	r2, #8
 80047e4:	d10b      	bne.n	80047fe <_printf_i+0x112>
 80047e6:	6823      	ldr	r3, [r4, #0]
 80047e8:	07db      	lsls	r3, r3, #31
 80047ea:	d508      	bpl.n	80047fe <_printf_i+0x112>
 80047ec:	6923      	ldr	r3, [r4, #16]
 80047ee:	6862      	ldr	r2, [r4, #4]
 80047f0:	429a      	cmp	r2, r3
 80047f2:	bfde      	ittt	le
 80047f4:	2330      	movle	r3, #48	; 0x30
 80047f6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80047fa:	f105 35ff 	addle.w	r5, r5, #4294967295
 80047fe:	ebac 0305 	sub.w	r3, ip, r5
 8004802:	6123      	str	r3, [r4, #16]
 8004804:	f8cd 8000 	str.w	r8, [sp]
 8004808:	463b      	mov	r3, r7
 800480a:	aa03      	add	r2, sp, #12
 800480c:	4621      	mov	r1, r4
 800480e:	4630      	mov	r0, r6
 8004810:	f7ff fef6 	bl	8004600 <_printf_common>
 8004814:	3001      	adds	r0, #1
 8004816:	d14d      	bne.n	80048b4 <_printf_i+0x1c8>
 8004818:	f04f 30ff 	mov.w	r0, #4294967295
 800481c:	b005      	add	sp, #20
 800481e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004822:	4839      	ldr	r0, [pc, #228]	; (8004908 <_printf_i+0x21c>)
 8004824:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004828:	6813      	ldr	r3, [r2, #0]
 800482a:	6821      	ldr	r1, [r4, #0]
 800482c:	1d1d      	adds	r5, r3, #4
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	6015      	str	r5, [r2, #0]
 8004832:	060a      	lsls	r2, r1, #24
 8004834:	d50b      	bpl.n	800484e <_printf_i+0x162>
 8004836:	07ca      	lsls	r2, r1, #31
 8004838:	bf44      	itt	mi
 800483a:	f041 0120 	orrmi.w	r1, r1, #32
 800483e:	6021      	strmi	r1, [r4, #0]
 8004840:	b91b      	cbnz	r3, 800484a <_printf_i+0x15e>
 8004842:	6822      	ldr	r2, [r4, #0]
 8004844:	f022 0220 	bic.w	r2, r2, #32
 8004848:	6022      	str	r2, [r4, #0]
 800484a:	2210      	movs	r2, #16
 800484c:	e7b7      	b.n	80047be <_printf_i+0xd2>
 800484e:	064d      	lsls	r5, r1, #25
 8004850:	bf48      	it	mi
 8004852:	b29b      	uxthmi	r3, r3
 8004854:	e7ef      	b.n	8004836 <_printf_i+0x14a>
 8004856:	4665      	mov	r5, ip
 8004858:	fbb3 f1f2 	udiv	r1, r3, r2
 800485c:	fb02 3311 	mls	r3, r2, r1, r3
 8004860:	5cc3      	ldrb	r3, [r0, r3]
 8004862:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004866:	460b      	mov	r3, r1
 8004868:	2900      	cmp	r1, #0
 800486a:	d1f5      	bne.n	8004858 <_printf_i+0x16c>
 800486c:	e7b9      	b.n	80047e2 <_printf_i+0xf6>
 800486e:	6813      	ldr	r3, [r2, #0]
 8004870:	6825      	ldr	r5, [r4, #0]
 8004872:	1d18      	adds	r0, r3, #4
 8004874:	6961      	ldr	r1, [r4, #20]
 8004876:	6010      	str	r0, [r2, #0]
 8004878:	0628      	lsls	r0, r5, #24
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	d501      	bpl.n	8004882 <_printf_i+0x196>
 800487e:	6019      	str	r1, [r3, #0]
 8004880:	e002      	b.n	8004888 <_printf_i+0x19c>
 8004882:	066a      	lsls	r2, r5, #25
 8004884:	d5fb      	bpl.n	800487e <_printf_i+0x192>
 8004886:	8019      	strh	r1, [r3, #0]
 8004888:	2300      	movs	r3, #0
 800488a:	4665      	mov	r5, ip
 800488c:	6123      	str	r3, [r4, #16]
 800488e:	e7b9      	b.n	8004804 <_printf_i+0x118>
 8004890:	6813      	ldr	r3, [r2, #0]
 8004892:	1d19      	adds	r1, r3, #4
 8004894:	6011      	str	r1, [r2, #0]
 8004896:	681d      	ldr	r5, [r3, #0]
 8004898:	6862      	ldr	r2, [r4, #4]
 800489a:	2100      	movs	r1, #0
 800489c:	4628      	mov	r0, r5
 800489e:	f000 feb1 	bl	8005604 <memchr>
 80048a2:	b108      	cbz	r0, 80048a8 <_printf_i+0x1bc>
 80048a4:	1b40      	subs	r0, r0, r5
 80048a6:	6060      	str	r0, [r4, #4]
 80048a8:	6863      	ldr	r3, [r4, #4]
 80048aa:	6123      	str	r3, [r4, #16]
 80048ac:	2300      	movs	r3, #0
 80048ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80048b2:	e7a7      	b.n	8004804 <_printf_i+0x118>
 80048b4:	6923      	ldr	r3, [r4, #16]
 80048b6:	462a      	mov	r2, r5
 80048b8:	4639      	mov	r1, r7
 80048ba:	4630      	mov	r0, r6
 80048bc:	47c0      	blx	r8
 80048be:	3001      	adds	r0, #1
 80048c0:	d0aa      	beq.n	8004818 <_printf_i+0x12c>
 80048c2:	6823      	ldr	r3, [r4, #0]
 80048c4:	079b      	lsls	r3, r3, #30
 80048c6:	d413      	bmi.n	80048f0 <_printf_i+0x204>
 80048c8:	68e0      	ldr	r0, [r4, #12]
 80048ca:	9b03      	ldr	r3, [sp, #12]
 80048cc:	4298      	cmp	r0, r3
 80048ce:	bfb8      	it	lt
 80048d0:	4618      	movlt	r0, r3
 80048d2:	e7a3      	b.n	800481c <_printf_i+0x130>
 80048d4:	2301      	movs	r3, #1
 80048d6:	464a      	mov	r2, r9
 80048d8:	4639      	mov	r1, r7
 80048da:	4630      	mov	r0, r6
 80048dc:	47c0      	blx	r8
 80048de:	3001      	adds	r0, #1
 80048e0:	d09a      	beq.n	8004818 <_printf_i+0x12c>
 80048e2:	3501      	adds	r5, #1
 80048e4:	68e3      	ldr	r3, [r4, #12]
 80048e6:	9a03      	ldr	r2, [sp, #12]
 80048e8:	1a9b      	subs	r3, r3, r2
 80048ea:	42ab      	cmp	r3, r5
 80048ec:	dcf2      	bgt.n	80048d4 <_printf_i+0x1e8>
 80048ee:	e7eb      	b.n	80048c8 <_printf_i+0x1dc>
 80048f0:	2500      	movs	r5, #0
 80048f2:	f104 0919 	add.w	r9, r4, #25
 80048f6:	e7f5      	b.n	80048e4 <_printf_i+0x1f8>
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d1ac      	bne.n	8004856 <_printf_i+0x16a>
 80048fc:	7803      	ldrb	r3, [r0, #0]
 80048fe:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004902:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004906:	e76c      	b.n	80047e2 <_printf_i+0xf6>
 8004908:	08006152 	.word	0x08006152
 800490c:	08006163 	.word	0x08006163

08004910 <siprintf>:
 8004910:	b40e      	push	{r1, r2, r3}
 8004912:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004916:	b500      	push	{lr}
 8004918:	b09c      	sub	sp, #112	; 0x70
 800491a:	ab1d      	add	r3, sp, #116	; 0x74
 800491c:	9002      	str	r0, [sp, #8]
 800491e:	9006      	str	r0, [sp, #24]
 8004920:	9107      	str	r1, [sp, #28]
 8004922:	9104      	str	r1, [sp, #16]
 8004924:	4808      	ldr	r0, [pc, #32]	; (8004948 <siprintf+0x38>)
 8004926:	4909      	ldr	r1, [pc, #36]	; (800494c <siprintf+0x3c>)
 8004928:	f853 2b04 	ldr.w	r2, [r3], #4
 800492c:	9105      	str	r1, [sp, #20]
 800492e:	6800      	ldr	r0, [r0, #0]
 8004930:	a902      	add	r1, sp, #8
 8004932:	9301      	str	r3, [sp, #4]
 8004934:	f001 fa6a 	bl	8005e0c <_svfiprintf_r>
 8004938:	2200      	movs	r2, #0
 800493a:	9b02      	ldr	r3, [sp, #8]
 800493c:	701a      	strb	r2, [r3, #0]
 800493e:	b01c      	add	sp, #112	; 0x70
 8004940:	f85d eb04 	ldr.w	lr, [sp], #4
 8004944:	b003      	add	sp, #12
 8004946:	4770      	bx	lr
 8004948:	2000000c 	.word	0x2000000c
 800494c:	ffff0208 	.word	0xffff0208

08004950 <quorem>:
 8004950:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004954:	6903      	ldr	r3, [r0, #16]
 8004956:	690c      	ldr	r4, [r1, #16]
 8004958:	4680      	mov	r8, r0
 800495a:	42a3      	cmp	r3, r4
 800495c:	f2c0 8084 	blt.w	8004a68 <quorem+0x118>
 8004960:	3c01      	subs	r4, #1
 8004962:	f101 0714 	add.w	r7, r1, #20
 8004966:	f100 0614 	add.w	r6, r0, #20
 800496a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800496e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8004972:	3501      	adds	r5, #1
 8004974:	fbb0 f5f5 	udiv	r5, r0, r5
 8004978:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800497c:	eb06 030c 	add.w	r3, r6, ip
 8004980:	eb07 090c 	add.w	r9, r7, ip
 8004984:	9301      	str	r3, [sp, #4]
 8004986:	b39d      	cbz	r5, 80049f0 <quorem+0xa0>
 8004988:	f04f 0a00 	mov.w	sl, #0
 800498c:	4638      	mov	r0, r7
 800498e:	46b6      	mov	lr, r6
 8004990:	46d3      	mov	fp, sl
 8004992:	f850 2b04 	ldr.w	r2, [r0], #4
 8004996:	b293      	uxth	r3, r2
 8004998:	fb05 a303 	mla	r3, r5, r3, sl
 800499c:	0c12      	lsrs	r2, r2, #16
 800499e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80049a2:	fb05 a202 	mla	r2, r5, r2, sl
 80049a6:	b29b      	uxth	r3, r3
 80049a8:	ebab 0303 	sub.w	r3, fp, r3
 80049ac:	f8de b000 	ldr.w	fp, [lr]
 80049b0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80049b4:	fa1f fb8b 	uxth.w	fp, fp
 80049b8:	445b      	add	r3, fp
 80049ba:	fa1f fb82 	uxth.w	fp, r2
 80049be:	f8de 2000 	ldr.w	r2, [lr]
 80049c2:	4581      	cmp	r9, r0
 80049c4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80049c8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80049cc:	b29b      	uxth	r3, r3
 80049ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80049d2:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80049d6:	f84e 3b04 	str.w	r3, [lr], #4
 80049da:	d2da      	bcs.n	8004992 <quorem+0x42>
 80049dc:	f856 300c 	ldr.w	r3, [r6, ip]
 80049e0:	b933      	cbnz	r3, 80049f0 <quorem+0xa0>
 80049e2:	9b01      	ldr	r3, [sp, #4]
 80049e4:	3b04      	subs	r3, #4
 80049e6:	429e      	cmp	r6, r3
 80049e8:	461a      	mov	r2, r3
 80049ea:	d331      	bcc.n	8004a50 <quorem+0x100>
 80049ec:	f8c8 4010 	str.w	r4, [r8, #16]
 80049f0:	4640      	mov	r0, r8
 80049f2:	f001 f835 	bl	8005a60 <__mcmp>
 80049f6:	2800      	cmp	r0, #0
 80049f8:	db26      	blt.n	8004a48 <quorem+0xf8>
 80049fa:	4630      	mov	r0, r6
 80049fc:	f04f 0c00 	mov.w	ip, #0
 8004a00:	3501      	adds	r5, #1
 8004a02:	f857 1b04 	ldr.w	r1, [r7], #4
 8004a06:	f8d0 e000 	ldr.w	lr, [r0]
 8004a0a:	b28b      	uxth	r3, r1
 8004a0c:	ebac 0303 	sub.w	r3, ip, r3
 8004a10:	fa1f f28e 	uxth.w	r2, lr
 8004a14:	4413      	add	r3, r2
 8004a16:	0c0a      	lsrs	r2, r1, #16
 8004a18:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004a1c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004a20:	b29b      	uxth	r3, r3
 8004a22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004a26:	45b9      	cmp	r9, r7
 8004a28:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004a2c:	f840 3b04 	str.w	r3, [r0], #4
 8004a30:	d2e7      	bcs.n	8004a02 <quorem+0xb2>
 8004a32:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8004a36:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8004a3a:	b92a      	cbnz	r2, 8004a48 <quorem+0xf8>
 8004a3c:	3b04      	subs	r3, #4
 8004a3e:	429e      	cmp	r6, r3
 8004a40:	461a      	mov	r2, r3
 8004a42:	d30b      	bcc.n	8004a5c <quorem+0x10c>
 8004a44:	f8c8 4010 	str.w	r4, [r8, #16]
 8004a48:	4628      	mov	r0, r5
 8004a4a:	b003      	add	sp, #12
 8004a4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a50:	6812      	ldr	r2, [r2, #0]
 8004a52:	3b04      	subs	r3, #4
 8004a54:	2a00      	cmp	r2, #0
 8004a56:	d1c9      	bne.n	80049ec <quorem+0x9c>
 8004a58:	3c01      	subs	r4, #1
 8004a5a:	e7c4      	b.n	80049e6 <quorem+0x96>
 8004a5c:	6812      	ldr	r2, [r2, #0]
 8004a5e:	3b04      	subs	r3, #4
 8004a60:	2a00      	cmp	r2, #0
 8004a62:	d1ef      	bne.n	8004a44 <quorem+0xf4>
 8004a64:	3c01      	subs	r4, #1
 8004a66:	e7ea      	b.n	8004a3e <quorem+0xee>
 8004a68:	2000      	movs	r0, #0
 8004a6a:	e7ee      	b.n	8004a4a <quorem+0xfa>
 8004a6c:	0000      	movs	r0, r0
	...

08004a70 <_dtoa_r>:
 8004a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a74:	4616      	mov	r6, r2
 8004a76:	461f      	mov	r7, r3
 8004a78:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004a7a:	b095      	sub	sp, #84	; 0x54
 8004a7c:	4604      	mov	r4, r0
 8004a7e:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8004a82:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8004a86:	b93d      	cbnz	r5, 8004a98 <_dtoa_r+0x28>
 8004a88:	2010      	movs	r0, #16
 8004a8a:	f000 fdb3 	bl	80055f4 <malloc>
 8004a8e:	6260      	str	r0, [r4, #36]	; 0x24
 8004a90:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004a94:	6005      	str	r5, [r0, #0]
 8004a96:	60c5      	str	r5, [r0, #12]
 8004a98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004a9a:	6819      	ldr	r1, [r3, #0]
 8004a9c:	b151      	cbz	r1, 8004ab4 <_dtoa_r+0x44>
 8004a9e:	685a      	ldr	r2, [r3, #4]
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	4093      	lsls	r3, r2
 8004aa4:	604a      	str	r2, [r1, #4]
 8004aa6:	608b      	str	r3, [r1, #8]
 8004aa8:	4620      	mov	r0, r4
 8004aaa:	f000 fdf8 	bl	800569e <_Bfree>
 8004aae:	2200      	movs	r2, #0
 8004ab0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004ab2:	601a      	str	r2, [r3, #0]
 8004ab4:	1e3b      	subs	r3, r7, #0
 8004ab6:	bfaf      	iteee	ge
 8004ab8:	2300      	movge	r3, #0
 8004aba:	2201      	movlt	r2, #1
 8004abc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004ac0:	9303      	strlt	r3, [sp, #12]
 8004ac2:	bfac      	ite	ge
 8004ac4:	f8c8 3000 	strge.w	r3, [r8]
 8004ac8:	f8c8 2000 	strlt.w	r2, [r8]
 8004acc:	4bae      	ldr	r3, [pc, #696]	; (8004d88 <_dtoa_r+0x318>)
 8004ace:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004ad2:	ea33 0308 	bics.w	r3, r3, r8
 8004ad6:	d11b      	bne.n	8004b10 <_dtoa_r+0xa0>
 8004ad8:	f242 730f 	movw	r3, #9999	; 0x270f
 8004adc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004ade:	6013      	str	r3, [r2, #0]
 8004ae0:	9b02      	ldr	r3, [sp, #8]
 8004ae2:	b923      	cbnz	r3, 8004aee <_dtoa_r+0x7e>
 8004ae4:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8004ae8:	2800      	cmp	r0, #0
 8004aea:	f000 8545 	beq.w	8005578 <_dtoa_r+0xb08>
 8004aee:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004af0:	b953      	cbnz	r3, 8004b08 <_dtoa_r+0x98>
 8004af2:	4ba6      	ldr	r3, [pc, #664]	; (8004d8c <_dtoa_r+0x31c>)
 8004af4:	e021      	b.n	8004b3a <_dtoa_r+0xca>
 8004af6:	4ba6      	ldr	r3, [pc, #664]	; (8004d90 <_dtoa_r+0x320>)
 8004af8:	9306      	str	r3, [sp, #24]
 8004afa:	3308      	adds	r3, #8
 8004afc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004afe:	6013      	str	r3, [r2, #0]
 8004b00:	9806      	ldr	r0, [sp, #24]
 8004b02:	b015      	add	sp, #84	; 0x54
 8004b04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b08:	4ba0      	ldr	r3, [pc, #640]	; (8004d8c <_dtoa_r+0x31c>)
 8004b0a:	9306      	str	r3, [sp, #24]
 8004b0c:	3303      	adds	r3, #3
 8004b0e:	e7f5      	b.n	8004afc <_dtoa_r+0x8c>
 8004b10:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004b14:	2200      	movs	r2, #0
 8004b16:	2300      	movs	r3, #0
 8004b18:	4630      	mov	r0, r6
 8004b1a:	4639      	mov	r1, r7
 8004b1c:	f7fb ff44 	bl	80009a8 <__aeabi_dcmpeq>
 8004b20:	4682      	mov	sl, r0
 8004b22:	b160      	cbz	r0, 8004b3e <_dtoa_r+0xce>
 8004b24:	2301      	movs	r3, #1
 8004b26:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004b28:	6013      	str	r3, [r2, #0]
 8004b2a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	f000 8520 	beq.w	8005572 <_dtoa_r+0xb02>
 8004b32:	4b98      	ldr	r3, [pc, #608]	; (8004d94 <_dtoa_r+0x324>)
 8004b34:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004b36:	6013      	str	r3, [r2, #0]
 8004b38:	3b01      	subs	r3, #1
 8004b3a:	9306      	str	r3, [sp, #24]
 8004b3c:	e7e0      	b.n	8004b00 <_dtoa_r+0x90>
 8004b3e:	ab12      	add	r3, sp, #72	; 0x48
 8004b40:	9301      	str	r3, [sp, #4]
 8004b42:	ab13      	add	r3, sp, #76	; 0x4c
 8004b44:	9300      	str	r3, [sp, #0]
 8004b46:	4632      	mov	r2, r6
 8004b48:	463b      	mov	r3, r7
 8004b4a:	4620      	mov	r0, r4
 8004b4c:	f001 f800 	bl	8005b50 <__d2b>
 8004b50:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8004b54:	4683      	mov	fp, r0
 8004b56:	2d00      	cmp	r5, #0
 8004b58:	d07d      	beq.n	8004c56 <_dtoa_r+0x1e6>
 8004b5a:	46b0      	mov	r8, r6
 8004b5c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004b60:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8004b64:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8004b68:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004b6c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8004b70:	2200      	movs	r2, #0
 8004b72:	4b89      	ldr	r3, [pc, #548]	; (8004d98 <_dtoa_r+0x328>)
 8004b74:	4640      	mov	r0, r8
 8004b76:	4649      	mov	r1, r9
 8004b78:	f7fb faf6 	bl	8000168 <__aeabi_dsub>
 8004b7c:	a37c      	add	r3, pc, #496	; (adr r3, 8004d70 <_dtoa_r+0x300>)
 8004b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b82:	f7fb fca9 	bl	80004d8 <__aeabi_dmul>
 8004b86:	a37c      	add	r3, pc, #496	; (adr r3, 8004d78 <_dtoa_r+0x308>)
 8004b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b8c:	f7fb faee 	bl	800016c <__adddf3>
 8004b90:	4606      	mov	r6, r0
 8004b92:	4628      	mov	r0, r5
 8004b94:	460f      	mov	r7, r1
 8004b96:	f7fb fc35 	bl	8000404 <__aeabi_i2d>
 8004b9a:	a379      	add	r3, pc, #484	; (adr r3, 8004d80 <_dtoa_r+0x310>)
 8004b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ba0:	f7fb fc9a 	bl	80004d8 <__aeabi_dmul>
 8004ba4:	4602      	mov	r2, r0
 8004ba6:	460b      	mov	r3, r1
 8004ba8:	4630      	mov	r0, r6
 8004baa:	4639      	mov	r1, r7
 8004bac:	f7fb fade 	bl	800016c <__adddf3>
 8004bb0:	4606      	mov	r6, r0
 8004bb2:	460f      	mov	r7, r1
 8004bb4:	f7fb ff40 	bl	8000a38 <__aeabi_d2iz>
 8004bb8:	2200      	movs	r2, #0
 8004bba:	4682      	mov	sl, r0
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	4630      	mov	r0, r6
 8004bc0:	4639      	mov	r1, r7
 8004bc2:	f7fb fefb 	bl	80009bc <__aeabi_dcmplt>
 8004bc6:	b148      	cbz	r0, 8004bdc <_dtoa_r+0x16c>
 8004bc8:	4650      	mov	r0, sl
 8004bca:	f7fb fc1b 	bl	8000404 <__aeabi_i2d>
 8004bce:	4632      	mov	r2, r6
 8004bd0:	463b      	mov	r3, r7
 8004bd2:	f7fb fee9 	bl	80009a8 <__aeabi_dcmpeq>
 8004bd6:	b908      	cbnz	r0, 8004bdc <_dtoa_r+0x16c>
 8004bd8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004bdc:	f1ba 0f16 	cmp.w	sl, #22
 8004be0:	d85a      	bhi.n	8004c98 <_dtoa_r+0x228>
 8004be2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004be6:	496d      	ldr	r1, [pc, #436]	; (8004d9c <_dtoa_r+0x32c>)
 8004be8:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8004bec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004bf0:	f7fb ff02 	bl	80009f8 <__aeabi_dcmpgt>
 8004bf4:	2800      	cmp	r0, #0
 8004bf6:	d051      	beq.n	8004c9c <_dtoa_r+0x22c>
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004bfe:	930d      	str	r3, [sp, #52]	; 0x34
 8004c00:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004c02:	1b5d      	subs	r5, r3, r5
 8004c04:	1e6b      	subs	r3, r5, #1
 8004c06:	9307      	str	r3, [sp, #28]
 8004c08:	bf43      	ittte	mi
 8004c0a:	2300      	movmi	r3, #0
 8004c0c:	f1c5 0901 	rsbmi	r9, r5, #1
 8004c10:	9307      	strmi	r3, [sp, #28]
 8004c12:	f04f 0900 	movpl.w	r9, #0
 8004c16:	f1ba 0f00 	cmp.w	sl, #0
 8004c1a:	db41      	blt.n	8004ca0 <_dtoa_r+0x230>
 8004c1c:	9b07      	ldr	r3, [sp, #28]
 8004c1e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8004c22:	4453      	add	r3, sl
 8004c24:	9307      	str	r3, [sp, #28]
 8004c26:	2300      	movs	r3, #0
 8004c28:	9308      	str	r3, [sp, #32]
 8004c2a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004c2c:	2b09      	cmp	r3, #9
 8004c2e:	f200 808f 	bhi.w	8004d50 <_dtoa_r+0x2e0>
 8004c32:	2b05      	cmp	r3, #5
 8004c34:	bfc4      	itt	gt
 8004c36:	3b04      	subgt	r3, #4
 8004c38:	931e      	strgt	r3, [sp, #120]	; 0x78
 8004c3a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004c3c:	bfc8      	it	gt
 8004c3e:	2500      	movgt	r5, #0
 8004c40:	f1a3 0302 	sub.w	r3, r3, #2
 8004c44:	bfd8      	it	le
 8004c46:	2501      	movle	r5, #1
 8004c48:	2b03      	cmp	r3, #3
 8004c4a:	f200 808d 	bhi.w	8004d68 <_dtoa_r+0x2f8>
 8004c4e:	e8df f003 	tbb	[pc, r3]
 8004c52:	7d7b      	.short	0x7d7b
 8004c54:	6f2f      	.short	0x6f2f
 8004c56:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8004c5a:	441d      	add	r5, r3
 8004c5c:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8004c60:	2820      	cmp	r0, #32
 8004c62:	dd13      	ble.n	8004c8c <_dtoa_r+0x21c>
 8004c64:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8004c68:	9b02      	ldr	r3, [sp, #8]
 8004c6a:	fa08 f800 	lsl.w	r8, r8, r0
 8004c6e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8004c72:	fa23 f000 	lsr.w	r0, r3, r0
 8004c76:	ea48 0000 	orr.w	r0, r8, r0
 8004c7a:	f7fb fbb3 	bl	80003e4 <__aeabi_ui2d>
 8004c7e:	2301      	movs	r3, #1
 8004c80:	4680      	mov	r8, r0
 8004c82:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8004c86:	3d01      	subs	r5, #1
 8004c88:	9310      	str	r3, [sp, #64]	; 0x40
 8004c8a:	e771      	b.n	8004b70 <_dtoa_r+0x100>
 8004c8c:	9b02      	ldr	r3, [sp, #8]
 8004c8e:	f1c0 0020 	rsb	r0, r0, #32
 8004c92:	fa03 f000 	lsl.w	r0, r3, r0
 8004c96:	e7f0      	b.n	8004c7a <_dtoa_r+0x20a>
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e7b0      	b.n	8004bfe <_dtoa_r+0x18e>
 8004c9c:	900d      	str	r0, [sp, #52]	; 0x34
 8004c9e:	e7af      	b.n	8004c00 <_dtoa_r+0x190>
 8004ca0:	f1ca 0300 	rsb	r3, sl, #0
 8004ca4:	9308      	str	r3, [sp, #32]
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	eba9 090a 	sub.w	r9, r9, sl
 8004cac:	930c      	str	r3, [sp, #48]	; 0x30
 8004cae:	e7bc      	b.n	8004c2a <_dtoa_r+0x1ba>
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	9309      	str	r3, [sp, #36]	; 0x24
 8004cb4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	dd74      	ble.n	8004da4 <_dtoa_r+0x334>
 8004cba:	4698      	mov	r8, r3
 8004cbc:	9304      	str	r3, [sp, #16]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004cc2:	6072      	str	r2, [r6, #4]
 8004cc4:	2204      	movs	r2, #4
 8004cc6:	f102 0014 	add.w	r0, r2, #20
 8004cca:	4298      	cmp	r0, r3
 8004ccc:	6871      	ldr	r1, [r6, #4]
 8004cce:	d96e      	bls.n	8004dae <_dtoa_r+0x33e>
 8004cd0:	4620      	mov	r0, r4
 8004cd2:	f000 fcb0 	bl	8005636 <_Balloc>
 8004cd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004cd8:	6030      	str	r0, [r6, #0]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f1b8 0f0e 	cmp.w	r8, #14
 8004ce0:	9306      	str	r3, [sp, #24]
 8004ce2:	f200 80ed 	bhi.w	8004ec0 <_dtoa_r+0x450>
 8004ce6:	2d00      	cmp	r5, #0
 8004ce8:	f000 80ea 	beq.w	8004ec0 <_dtoa_r+0x450>
 8004cec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004cf0:	f1ba 0f00 	cmp.w	sl, #0
 8004cf4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8004cf8:	dd77      	ble.n	8004dea <_dtoa_r+0x37a>
 8004cfa:	4a28      	ldr	r2, [pc, #160]	; (8004d9c <_dtoa_r+0x32c>)
 8004cfc:	f00a 030f 	and.w	r3, sl, #15
 8004d00:	ea4f 162a 	mov.w	r6, sl, asr #4
 8004d04:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004d08:	06f0      	lsls	r0, r6, #27
 8004d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d0e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004d12:	d568      	bpl.n	8004de6 <_dtoa_r+0x376>
 8004d14:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004d18:	4b21      	ldr	r3, [pc, #132]	; (8004da0 <_dtoa_r+0x330>)
 8004d1a:	2503      	movs	r5, #3
 8004d1c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004d20:	f7fb fd04 	bl	800072c <__aeabi_ddiv>
 8004d24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004d28:	f006 060f 	and.w	r6, r6, #15
 8004d2c:	4f1c      	ldr	r7, [pc, #112]	; (8004da0 <_dtoa_r+0x330>)
 8004d2e:	e04f      	b.n	8004dd0 <_dtoa_r+0x360>
 8004d30:	2301      	movs	r3, #1
 8004d32:	9309      	str	r3, [sp, #36]	; 0x24
 8004d34:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004d36:	4453      	add	r3, sl
 8004d38:	f103 0801 	add.w	r8, r3, #1
 8004d3c:	9304      	str	r3, [sp, #16]
 8004d3e:	4643      	mov	r3, r8
 8004d40:	2b01      	cmp	r3, #1
 8004d42:	bfb8      	it	lt
 8004d44:	2301      	movlt	r3, #1
 8004d46:	e7ba      	b.n	8004cbe <_dtoa_r+0x24e>
 8004d48:	2300      	movs	r3, #0
 8004d4a:	e7b2      	b.n	8004cb2 <_dtoa_r+0x242>
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	e7f0      	b.n	8004d32 <_dtoa_r+0x2c2>
 8004d50:	2501      	movs	r5, #1
 8004d52:	2300      	movs	r3, #0
 8004d54:	9509      	str	r5, [sp, #36]	; 0x24
 8004d56:	931e      	str	r3, [sp, #120]	; 0x78
 8004d58:	f04f 33ff 	mov.w	r3, #4294967295
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	9304      	str	r3, [sp, #16]
 8004d60:	4698      	mov	r8, r3
 8004d62:	2312      	movs	r3, #18
 8004d64:	921f      	str	r2, [sp, #124]	; 0x7c
 8004d66:	e7aa      	b.n	8004cbe <_dtoa_r+0x24e>
 8004d68:	2301      	movs	r3, #1
 8004d6a:	9309      	str	r3, [sp, #36]	; 0x24
 8004d6c:	e7f4      	b.n	8004d58 <_dtoa_r+0x2e8>
 8004d6e:	bf00      	nop
 8004d70:	636f4361 	.word	0x636f4361
 8004d74:	3fd287a7 	.word	0x3fd287a7
 8004d78:	8b60c8b3 	.word	0x8b60c8b3
 8004d7c:	3fc68a28 	.word	0x3fc68a28
 8004d80:	509f79fb 	.word	0x509f79fb
 8004d84:	3fd34413 	.word	0x3fd34413
 8004d88:	7ff00000 	.word	0x7ff00000
 8004d8c:	0800617d 	.word	0x0800617d
 8004d90:	08006174 	.word	0x08006174
 8004d94:	08006151 	.word	0x08006151
 8004d98:	3ff80000 	.word	0x3ff80000
 8004d9c:	080061b0 	.word	0x080061b0
 8004da0:	08006188 	.word	0x08006188
 8004da4:	2301      	movs	r3, #1
 8004da6:	9304      	str	r3, [sp, #16]
 8004da8:	4698      	mov	r8, r3
 8004daa:	461a      	mov	r2, r3
 8004dac:	e7da      	b.n	8004d64 <_dtoa_r+0x2f4>
 8004dae:	3101      	adds	r1, #1
 8004db0:	6071      	str	r1, [r6, #4]
 8004db2:	0052      	lsls	r2, r2, #1
 8004db4:	e787      	b.n	8004cc6 <_dtoa_r+0x256>
 8004db6:	07f1      	lsls	r1, r6, #31
 8004db8:	d508      	bpl.n	8004dcc <_dtoa_r+0x35c>
 8004dba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004dbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004dc2:	f7fb fb89 	bl	80004d8 <__aeabi_dmul>
 8004dc6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004dca:	3501      	adds	r5, #1
 8004dcc:	1076      	asrs	r6, r6, #1
 8004dce:	3708      	adds	r7, #8
 8004dd0:	2e00      	cmp	r6, #0
 8004dd2:	d1f0      	bne.n	8004db6 <_dtoa_r+0x346>
 8004dd4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004dd8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004ddc:	f7fb fca6 	bl	800072c <__aeabi_ddiv>
 8004de0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004de4:	e01b      	b.n	8004e1e <_dtoa_r+0x3ae>
 8004de6:	2502      	movs	r5, #2
 8004de8:	e7a0      	b.n	8004d2c <_dtoa_r+0x2bc>
 8004dea:	f000 80a4 	beq.w	8004f36 <_dtoa_r+0x4c6>
 8004dee:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004df2:	f1ca 0600 	rsb	r6, sl, #0
 8004df6:	4ba0      	ldr	r3, [pc, #640]	; (8005078 <_dtoa_r+0x608>)
 8004df8:	f006 020f 	and.w	r2, r6, #15
 8004dfc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e04:	f7fb fb68 	bl	80004d8 <__aeabi_dmul>
 8004e08:	2502      	movs	r5, #2
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004e10:	4f9a      	ldr	r7, [pc, #616]	; (800507c <_dtoa_r+0x60c>)
 8004e12:	1136      	asrs	r6, r6, #4
 8004e14:	2e00      	cmp	r6, #0
 8004e16:	f040 8083 	bne.w	8004f20 <_dtoa_r+0x4b0>
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d1e0      	bne.n	8004de0 <_dtoa_r+0x370>
 8004e1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	f000 808a 	beq.w	8004f3a <_dtoa_r+0x4ca>
 8004e26:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004e2a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004e2e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004e32:	2200      	movs	r2, #0
 8004e34:	4b92      	ldr	r3, [pc, #584]	; (8005080 <_dtoa_r+0x610>)
 8004e36:	f7fb fdc1 	bl	80009bc <__aeabi_dcmplt>
 8004e3a:	2800      	cmp	r0, #0
 8004e3c:	d07d      	beq.n	8004f3a <_dtoa_r+0x4ca>
 8004e3e:	f1b8 0f00 	cmp.w	r8, #0
 8004e42:	d07a      	beq.n	8004f3a <_dtoa_r+0x4ca>
 8004e44:	9b04      	ldr	r3, [sp, #16]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	dd36      	ble.n	8004eb8 <_dtoa_r+0x448>
 8004e4a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004e4e:	2200      	movs	r2, #0
 8004e50:	4b8c      	ldr	r3, [pc, #560]	; (8005084 <_dtoa_r+0x614>)
 8004e52:	f7fb fb41 	bl	80004d8 <__aeabi_dmul>
 8004e56:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004e5a:	9e04      	ldr	r6, [sp, #16]
 8004e5c:	f10a 37ff 	add.w	r7, sl, #4294967295
 8004e60:	3501      	adds	r5, #1
 8004e62:	4628      	mov	r0, r5
 8004e64:	f7fb face 	bl	8000404 <__aeabi_i2d>
 8004e68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004e6c:	f7fb fb34 	bl	80004d8 <__aeabi_dmul>
 8004e70:	2200      	movs	r2, #0
 8004e72:	4b85      	ldr	r3, [pc, #532]	; (8005088 <_dtoa_r+0x618>)
 8004e74:	f7fb f97a 	bl	800016c <__adddf3>
 8004e78:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8004e7c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004e80:	950b      	str	r5, [sp, #44]	; 0x2c
 8004e82:	2e00      	cmp	r6, #0
 8004e84:	d15c      	bne.n	8004f40 <_dtoa_r+0x4d0>
 8004e86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	4b7f      	ldr	r3, [pc, #508]	; (800508c <_dtoa_r+0x61c>)
 8004e8e:	f7fb f96b 	bl	8000168 <__aeabi_dsub>
 8004e92:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004e94:	462b      	mov	r3, r5
 8004e96:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004e9a:	f7fb fdad 	bl	80009f8 <__aeabi_dcmpgt>
 8004e9e:	2800      	cmp	r0, #0
 8004ea0:	f040 8281 	bne.w	80053a6 <_dtoa_r+0x936>
 8004ea4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004ea8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004eaa:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8004eae:	f7fb fd85 	bl	80009bc <__aeabi_dcmplt>
 8004eb2:	2800      	cmp	r0, #0
 8004eb4:	f040 8275 	bne.w	80053a2 <_dtoa_r+0x932>
 8004eb8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8004ebc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004ec0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	f2c0 814b 	blt.w	800515e <_dtoa_r+0x6ee>
 8004ec8:	f1ba 0f0e 	cmp.w	sl, #14
 8004ecc:	f300 8147 	bgt.w	800515e <_dtoa_r+0x6ee>
 8004ed0:	4b69      	ldr	r3, [pc, #420]	; (8005078 <_dtoa_r+0x608>)
 8004ed2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eda:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004ede:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	f280 80d7 	bge.w	8005094 <_dtoa_r+0x624>
 8004ee6:	f1b8 0f00 	cmp.w	r8, #0
 8004eea:	f300 80d3 	bgt.w	8005094 <_dtoa_r+0x624>
 8004eee:	f040 8257 	bne.w	80053a0 <_dtoa_r+0x930>
 8004ef2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	4b64      	ldr	r3, [pc, #400]	; (800508c <_dtoa_r+0x61c>)
 8004efa:	f7fb faed 	bl	80004d8 <__aeabi_dmul>
 8004efe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004f02:	f7fb fd6f 	bl	80009e4 <__aeabi_dcmpge>
 8004f06:	4646      	mov	r6, r8
 8004f08:	4647      	mov	r7, r8
 8004f0a:	2800      	cmp	r0, #0
 8004f0c:	f040 822d 	bne.w	800536a <_dtoa_r+0x8fa>
 8004f10:	9b06      	ldr	r3, [sp, #24]
 8004f12:	9a06      	ldr	r2, [sp, #24]
 8004f14:	1c5d      	adds	r5, r3, #1
 8004f16:	2331      	movs	r3, #49	; 0x31
 8004f18:	f10a 0a01 	add.w	sl, sl, #1
 8004f1c:	7013      	strb	r3, [r2, #0]
 8004f1e:	e228      	b.n	8005372 <_dtoa_r+0x902>
 8004f20:	07f2      	lsls	r2, r6, #31
 8004f22:	d505      	bpl.n	8004f30 <_dtoa_r+0x4c0>
 8004f24:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f28:	f7fb fad6 	bl	80004d8 <__aeabi_dmul>
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	3501      	adds	r5, #1
 8004f30:	1076      	asrs	r6, r6, #1
 8004f32:	3708      	adds	r7, #8
 8004f34:	e76e      	b.n	8004e14 <_dtoa_r+0x3a4>
 8004f36:	2502      	movs	r5, #2
 8004f38:	e771      	b.n	8004e1e <_dtoa_r+0x3ae>
 8004f3a:	4657      	mov	r7, sl
 8004f3c:	4646      	mov	r6, r8
 8004f3e:	e790      	b.n	8004e62 <_dtoa_r+0x3f2>
 8004f40:	4b4d      	ldr	r3, [pc, #308]	; (8005078 <_dtoa_r+0x608>)
 8004f42:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004f46:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8004f4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d048      	beq.n	8004fe2 <_dtoa_r+0x572>
 8004f50:	4602      	mov	r2, r0
 8004f52:	460b      	mov	r3, r1
 8004f54:	2000      	movs	r0, #0
 8004f56:	494e      	ldr	r1, [pc, #312]	; (8005090 <_dtoa_r+0x620>)
 8004f58:	f7fb fbe8 	bl	800072c <__aeabi_ddiv>
 8004f5c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004f60:	f7fb f902 	bl	8000168 <__aeabi_dsub>
 8004f64:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004f68:	9d06      	ldr	r5, [sp, #24]
 8004f6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004f6e:	f7fb fd63 	bl	8000a38 <__aeabi_d2iz>
 8004f72:	9011      	str	r0, [sp, #68]	; 0x44
 8004f74:	f7fb fa46 	bl	8000404 <__aeabi_i2d>
 8004f78:	4602      	mov	r2, r0
 8004f7a:	460b      	mov	r3, r1
 8004f7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004f80:	f7fb f8f2 	bl	8000168 <__aeabi_dsub>
 8004f84:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004f86:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004f8a:	3330      	adds	r3, #48	; 0x30
 8004f8c:	f805 3b01 	strb.w	r3, [r5], #1
 8004f90:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004f94:	f7fb fd12 	bl	80009bc <__aeabi_dcmplt>
 8004f98:	2800      	cmp	r0, #0
 8004f9a:	d163      	bne.n	8005064 <_dtoa_r+0x5f4>
 8004f9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004fa0:	2000      	movs	r0, #0
 8004fa2:	4937      	ldr	r1, [pc, #220]	; (8005080 <_dtoa_r+0x610>)
 8004fa4:	f7fb f8e0 	bl	8000168 <__aeabi_dsub>
 8004fa8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004fac:	f7fb fd06 	bl	80009bc <__aeabi_dcmplt>
 8004fb0:	2800      	cmp	r0, #0
 8004fb2:	f040 80b5 	bne.w	8005120 <_dtoa_r+0x6b0>
 8004fb6:	9b06      	ldr	r3, [sp, #24]
 8004fb8:	1aeb      	subs	r3, r5, r3
 8004fba:	429e      	cmp	r6, r3
 8004fbc:	f77f af7c 	ble.w	8004eb8 <_dtoa_r+0x448>
 8004fc0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	4b2f      	ldr	r3, [pc, #188]	; (8005084 <_dtoa_r+0x614>)
 8004fc8:	f7fb fa86 	bl	80004d8 <__aeabi_dmul>
 8004fcc:	2200      	movs	r2, #0
 8004fce:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004fd2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004fd6:	4b2b      	ldr	r3, [pc, #172]	; (8005084 <_dtoa_r+0x614>)
 8004fd8:	f7fb fa7e 	bl	80004d8 <__aeabi_dmul>
 8004fdc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004fe0:	e7c3      	b.n	8004f6a <_dtoa_r+0x4fa>
 8004fe2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004fe6:	f7fb fa77 	bl	80004d8 <__aeabi_dmul>
 8004fea:	9b06      	ldr	r3, [sp, #24]
 8004fec:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004ff0:	199d      	adds	r5, r3, r6
 8004ff2:	461e      	mov	r6, r3
 8004ff4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004ff8:	f7fb fd1e 	bl	8000a38 <__aeabi_d2iz>
 8004ffc:	9011      	str	r0, [sp, #68]	; 0x44
 8004ffe:	f7fb fa01 	bl	8000404 <__aeabi_i2d>
 8005002:	4602      	mov	r2, r0
 8005004:	460b      	mov	r3, r1
 8005006:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800500a:	f7fb f8ad 	bl	8000168 <__aeabi_dsub>
 800500e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005010:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005014:	3330      	adds	r3, #48	; 0x30
 8005016:	f806 3b01 	strb.w	r3, [r6], #1
 800501a:	42ae      	cmp	r6, r5
 800501c:	f04f 0200 	mov.w	r2, #0
 8005020:	d124      	bne.n	800506c <_dtoa_r+0x5fc>
 8005022:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005026:	4b1a      	ldr	r3, [pc, #104]	; (8005090 <_dtoa_r+0x620>)
 8005028:	f7fb f8a0 	bl	800016c <__adddf3>
 800502c:	4602      	mov	r2, r0
 800502e:	460b      	mov	r3, r1
 8005030:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005034:	f7fb fce0 	bl	80009f8 <__aeabi_dcmpgt>
 8005038:	2800      	cmp	r0, #0
 800503a:	d171      	bne.n	8005120 <_dtoa_r+0x6b0>
 800503c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005040:	2000      	movs	r0, #0
 8005042:	4913      	ldr	r1, [pc, #76]	; (8005090 <_dtoa_r+0x620>)
 8005044:	f7fb f890 	bl	8000168 <__aeabi_dsub>
 8005048:	4602      	mov	r2, r0
 800504a:	460b      	mov	r3, r1
 800504c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005050:	f7fb fcb4 	bl	80009bc <__aeabi_dcmplt>
 8005054:	2800      	cmp	r0, #0
 8005056:	f43f af2f 	beq.w	8004eb8 <_dtoa_r+0x448>
 800505a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800505e:	1e6a      	subs	r2, r5, #1
 8005060:	2b30      	cmp	r3, #48	; 0x30
 8005062:	d001      	beq.n	8005068 <_dtoa_r+0x5f8>
 8005064:	46ba      	mov	sl, r7
 8005066:	e04a      	b.n	80050fe <_dtoa_r+0x68e>
 8005068:	4615      	mov	r5, r2
 800506a:	e7f6      	b.n	800505a <_dtoa_r+0x5ea>
 800506c:	4b05      	ldr	r3, [pc, #20]	; (8005084 <_dtoa_r+0x614>)
 800506e:	f7fb fa33 	bl	80004d8 <__aeabi_dmul>
 8005072:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005076:	e7bd      	b.n	8004ff4 <_dtoa_r+0x584>
 8005078:	080061b0 	.word	0x080061b0
 800507c:	08006188 	.word	0x08006188
 8005080:	3ff00000 	.word	0x3ff00000
 8005084:	40240000 	.word	0x40240000
 8005088:	401c0000 	.word	0x401c0000
 800508c:	40140000 	.word	0x40140000
 8005090:	3fe00000 	.word	0x3fe00000
 8005094:	9d06      	ldr	r5, [sp, #24]
 8005096:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800509a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800509e:	4630      	mov	r0, r6
 80050a0:	4639      	mov	r1, r7
 80050a2:	f7fb fb43 	bl	800072c <__aeabi_ddiv>
 80050a6:	f7fb fcc7 	bl	8000a38 <__aeabi_d2iz>
 80050aa:	4681      	mov	r9, r0
 80050ac:	f7fb f9aa 	bl	8000404 <__aeabi_i2d>
 80050b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80050b4:	f7fb fa10 	bl	80004d8 <__aeabi_dmul>
 80050b8:	4602      	mov	r2, r0
 80050ba:	460b      	mov	r3, r1
 80050bc:	4630      	mov	r0, r6
 80050be:	4639      	mov	r1, r7
 80050c0:	f7fb f852 	bl	8000168 <__aeabi_dsub>
 80050c4:	f109 0630 	add.w	r6, r9, #48	; 0x30
 80050c8:	f805 6b01 	strb.w	r6, [r5], #1
 80050cc:	9e06      	ldr	r6, [sp, #24]
 80050ce:	4602      	mov	r2, r0
 80050d0:	1bae      	subs	r6, r5, r6
 80050d2:	45b0      	cmp	r8, r6
 80050d4:	460b      	mov	r3, r1
 80050d6:	d135      	bne.n	8005144 <_dtoa_r+0x6d4>
 80050d8:	f7fb f848 	bl	800016c <__adddf3>
 80050dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80050e0:	4606      	mov	r6, r0
 80050e2:	460f      	mov	r7, r1
 80050e4:	f7fb fc88 	bl	80009f8 <__aeabi_dcmpgt>
 80050e8:	b9c8      	cbnz	r0, 800511e <_dtoa_r+0x6ae>
 80050ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80050ee:	4630      	mov	r0, r6
 80050f0:	4639      	mov	r1, r7
 80050f2:	f7fb fc59 	bl	80009a8 <__aeabi_dcmpeq>
 80050f6:	b110      	cbz	r0, 80050fe <_dtoa_r+0x68e>
 80050f8:	f019 0f01 	tst.w	r9, #1
 80050fc:	d10f      	bne.n	800511e <_dtoa_r+0x6ae>
 80050fe:	4659      	mov	r1, fp
 8005100:	4620      	mov	r0, r4
 8005102:	f000 facc 	bl	800569e <_Bfree>
 8005106:	2300      	movs	r3, #0
 8005108:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800510a:	702b      	strb	r3, [r5, #0]
 800510c:	f10a 0301 	add.w	r3, sl, #1
 8005110:	6013      	str	r3, [r2, #0]
 8005112:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005114:	2b00      	cmp	r3, #0
 8005116:	f43f acf3 	beq.w	8004b00 <_dtoa_r+0x90>
 800511a:	601d      	str	r5, [r3, #0]
 800511c:	e4f0      	b.n	8004b00 <_dtoa_r+0x90>
 800511e:	4657      	mov	r7, sl
 8005120:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005124:	1e6b      	subs	r3, r5, #1
 8005126:	2a39      	cmp	r2, #57	; 0x39
 8005128:	d106      	bne.n	8005138 <_dtoa_r+0x6c8>
 800512a:	9a06      	ldr	r2, [sp, #24]
 800512c:	429a      	cmp	r2, r3
 800512e:	d107      	bne.n	8005140 <_dtoa_r+0x6d0>
 8005130:	2330      	movs	r3, #48	; 0x30
 8005132:	7013      	strb	r3, [r2, #0]
 8005134:	4613      	mov	r3, r2
 8005136:	3701      	adds	r7, #1
 8005138:	781a      	ldrb	r2, [r3, #0]
 800513a:	3201      	adds	r2, #1
 800513c:	701a      	strb	r2, [r3, #0]
 800513e:	e791      	b.n	8005064 <_dtoa_r+0x5f4>
 8005140:	461d      	mov	r5, r3
 8005142:	e7ed      	b.n	8005120 <_dtoa_r+0x6b0>
 8005144:	2200      	movs	r2, #0
 8005146:	4b99      	ldr	r3, [pc, #612]	; (80053ac <_dtoa_r+0x93c>)
 8005148:	f7fb f9c6 	bl	80004d8 <__aeabi_dmul>
 800514c:	2200      	movs	r2, #0
 800514e:	2300      	movs	r3, #0
 8005150:	4606      	mov	r6, r0
 8005152:	460f      	mov	r7, r1
 8005154:	f7fb fc28 	bl	80009a8 <__aeabi_dcmpeq>
 8005158:	2800      	cmp	r0, #0
 800515a:	d09e      	beq.n	800509a <_dtoa_r+0x62a>
 800515c:	e7cf      	b.n	80050fe <_dtoa_r+0x68e>
 800515e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005160:	2a00      	cmp	r2, #0
 8005162:	f000 8088 	beq.w	8005276 <_dtoa_r+0x806>
 8005166:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005168:	2a01      	cmp	r2, #1
 800516a:	dc6d      	bgt.n	8005248 <_dtoa_r+0x7d8>
 800516c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800516e:	2a00      	cmp	r2, #0
 8005170:	d066      	beq.n	8005240 <_dtoa_r+0x7d0>
 8005172:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005176:	464d      	mov	r5, r9
 8005178:	9e08      	ldr	r6, [sp, #32]
 800517a:	9a07      	ldr	r2, [sp, #28]
 800517c:	2101      	movs	r1, #1
 800517e:	441a      	add	r2, r3
 8005180:	4620      	mov	r0, r4
 8005182:	4499      	add	r9, r3
 8005184:	9207      	str	r2, [sp, #28]
 8005186:	f000 fb2a 	bl	80057de <__i2b>
 800518a:	4607      	mov	r7, r0
 800518c:	2d00      	cmp	r5, #0
 800518e:	dd0b      	ble.n	80051a8 <_dtoa_r+0x738>
 8005190:	9b07      	ldr	r3, [sp, #28]
 8005192:	2b00      	cmp	r3, #0
 8005194:	dd08      	ble.n	80051a8 <_dtoa_r+0x738>
 8005196:	42ab      	cmp	r3, r5
 8005198:	bfa8      	it	ge
 800519a:	462b      	movge	r3, r5
 800519c:	9a07      	ldr	r2, [sp, #28]
 800519e:	eba9 0903 	sub.w	r9, r9, r3
 80051a2:	1aed      	subs	r5, r5, r3
 80051a4:	1ad3      	subs	r3, r2, r3
 80051a6:	9307      	str	r3, [sp, #28]
 80051a8:	9b08      	ldr	r3, [sp, #32]
 80051aa:	b1eb      	cbz	r3, 80051e8 <_dtoa_r+0x778>
 80051ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d065      	beq.n	800527e <_dtoa_r+0x80e>
 80051b2:	b18e      	cbz	r6, 80051d8 <_dtoa_r+0x768>
 80051b4:	4639      	mov	r1, r7
 80051b6:	4632      	mov	r2, r6
 80051b8:	4620      	mov	r0, r4
 80051ba:	f000 fbaf 	bl	800591c <__pow5mult>
 80051be:	465a      	mov	r2, fp
 80051c0:	4601      	mov	r1, r0
 80051c2:	4607      	mov	r7, r0
 80051c4:	4620      	mov	r0, r4
 80051c6:	f000 fb13 	bl	80057f0 <__multiply>
 80051ca:	4659      	mov	r1, fp
 80051cc:	900a      	str	r0, [sp, #40]	; 0x28
 80051ce:	4620      	mov	r0, r4
 80051d0:	f000 fa65 	bl	800569e <_Bfree>
 80051d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051d6:	469b      	mov	fp, r3
 80051d8:	9b08      	ldr	r3, [sp, #32]
 80051da:	1b9a      	subs	r2, r3, r6
 80051dc:	d004      	beq.n	80051e8 <_dtoa_r+0x778>
 80051de:	4659      	mov	r1, fp
 80051e0:	4620      	mov	r0, r4
 80051e2:	f000 fb9b 	bl	800591c <__pow5mult>
 80051e6:	4683      	mov	fp, r0
 80051e8:	2101      	movs	r1, #1
 80051ea:	4620      	mov	r0, r4
 80051ec:	f000 faf7 	bl	80057de <__i2b>
 80051f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80051f2:	4606      	mov	r6, r0
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	f000 81c6 	beq.w	8005586 <_dtoa_r+0xb16>
 80051fa:	461a      	mov	r2, r3
 80051fc:	4601      	mov	r1, r0
 80051fe:	4620      	mov	r0, r4
 8005200:	f000 fb8c 	bl	800591c <__pow5mult>
 8005204:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005206:	4606      	mov	r6, r0
 8005208:	2b01      	cmp	r3, #1
 800520a:	dc3e      	bgt.n	800528a <_dtoa_r+0x81a>
 800520c:	9b02      	ldr	r3, [sp, #8]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d137      	bne.n	8005282 <_dtoa_r+0x812>
 8005212:	9b03      	ldr	r3, [sp, #12]
 8005214:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005218:	2b00      	cmp	r3, #0
 800521a:	d134      	bne.n	8005286 <_dtoa_r+0x816>
 800521c:	9b03      	ldr	r3, [sp, #12]
 800521e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005222:	0d1b      	lsrs	r3, r3, #20
 8005224:	051b      	lsls	r3, r3, #20
 8005226:	b12b      	cbz	r3, 8005234 <_dtoa_r+0x7c4>
 8005228:	9b07      	ldr	r3, [sp, #28]
 800522a:	f109 0901 	add.w	r9, r9, #1
 800522e:	3301      	adds	r3, #1
 8005230:	9307      	str	r3, [sp, #28]
 8005232:	2301      	movs	r3, #1
 8005234:	9308      	str	r3, [sp, #32]
 8005236:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005238:	2b00      	cmp	r3, #0
 800523a:	d128      	bne.n	800528e <_dtoa_r+0x81e>
 800523c:	2001      	movs	r0, #1
 800523e:	e02e      	b.n	800529e <_dtoa_r+0x82e>
 8005240:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005242:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005246:	e796      	b.n	8005176 <_dtoa_r+0x706>
 8005248:	9b08      	ldr	r3, [sp, #32]
 800524a:	f108 36ff 	add.w	r6, r8, #4294967295
 800524e:	42b3      	cmp	r3, r6
 8005250:	bfb7      	itett	lt
 8005252:	9b08      	ldrlt	r3, [sp, #32]
 8005254:	1b9e      	subge	r6, r3, r6
 8005256:	1af2      	sublt	r2, r6, r3
 8005258:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800525a:	bfbf      	itttt	lt
 800525c:	9608      	strlt	r6, [sp, #32]
 800525e:	189b      	addlt	r3, r3, r2
 8005260:	930c      	strlt	r3, [sp, #48]	; 0x30
 8005262:	2600      	movlt	r6, #0
 8005264:	f1b8 0f00 	cmp.w	r8, #0
 8005268:	bfb9      	ittee	lt
 800526a:	eba9 0508 	sublt.w	r5, r9, r8
 800526e:	2300      	movlt	r3, #0
 8005270:	464d      	movge	r5, r9
 8005272:	4643      	movge	r3, r8
 8005274:	e781      	b.n	800517a <_dtoa_r+0x70a>
 8005276:	9e08      	ldr	r6, [sp, #32]
 8005278:	464d      	mov	r5, r9
 800527a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800527c:	e786      	b.n	800518c <_dtoa_r+0x71c>
 800527e:	9a08      	ldr	r2, [sp, #32]
 8005280:	e7ad      	b.n	80051de <_dtoa_r+0x76e>
 8005282:	2300      	movs	r3, #0
 8005284:	e7d6      	b.n	8005234 <_dtoa_r+0x7c4>
 8005286:	9b02      	ldr	r3, [sp, #8]
 8005288:	e7d4      	b.n	8005234 <_dtoa_r+0x7c4>
 800528a:	2300      	movs	r3, #0
 800528c:	9308      	str	r3, [sp, #32]
 800528e:	6933      	ldr	r3, [r6, #16]
 8005290:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005294:	6918      	ldr	r0, [r3, #16]
 8005296:	f000 fa54 	bl	8005742 <__hi0bits>
 800529a:	f1c0 0020 	rsb	r0, r0, #32
 800529e:	9b07      	ldr	r3, [sp, #28]
 80052a0:	4418      	add	r0, r3
 80052a2:	f010 001f 	ands.w	r0, r0, #31
 80052a6:	d047      	beq.n	8005338 <_dtoa_r+0x8c8>
 80052a8:	f1c0 0320 	rsb	r3, r0, #32
 80052ac:	2b04      	cmp	r3, #4
 80052ae:	dd3b      	ble.n	8005328 <_dtoa_r+0x8b8>
 80052b0:	9b07      	ldr	r3, [sp, #28]
 80052b2:	f1c0 001c 	rsb	r0, r0, #28
 80052b6:	4481      	add	r9, r0
 80052b8:	4405      	add	r5, r0
 80052ba:	4403      	add	r3, r0
 80052bc:	9307      	str	r3, [sp, #28]
 80052be:	f1b9 0f00 	cmp.w	r9, #0
 80052c2:	dd05      	ble.n	80052d0 <_dtoa_r+0x860>
 80052c4:	4659      	mov	r1, fp
 80052c6:	464a      	mov	r2, r9
 80052c8:	4620      	mov	r0, r4
 80052ca:	f000 fb75 	bl	80059b8 <__lshift>
 80052ce:	4683      	mov	fp, r0
 80052d0:	9b07      	ldr	r3, [sp, #28]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	dd05      	ble.n	80052e2 <_dtoa_r+0x872>
 80052d6:	4631      	mov	r1, r6
 80052d8:	461a      	mov	r2, r3
 80052da:	4620      	mov	r0, r4
 80052dc:	f000 fb6c 	bl	80059b8 <__lshift>
 80052e0:	4606      	mov	r6, r0
 80052e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80052e4:	b353      	cbz	r3, 800533c <_dtoa_r+0x8cc>
 80052e6:	4631      	mov	r1, r6
 80052e8:	4658      	mov	r0, fp
 80052ea:	f000 fbb9 	bl	8005a60 <__mcmp>
 80052ee:	2800      	cmp	r0, #0
 80052f0:	da24      	bge.n	800533c <_dtoa_r+0x8cc>
 80052f2:	2300      	movs	r3, #0
 80052f4:	4659      	mov	r1, fp
 80052f6:	220a      	movs	r2, #10
 80052f8:	4620      	mov	r0, r4
 80052fa:	f000 f9e7 	bl	80056cc <__multadd>
 80052fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005300:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005304:	4683      	mov	fp, r0
 8005306:	2b00      	cmp	r3, #0
 8005308:	f000 8144 	beq.w	8005594 <_dtoa_r+0xb24>
 800530c:	2300      	movs	r3, #0
 800530e:	4639      	mov	r1, r7
 8005310:	220a      	movs	r2, #10
 8005312:	4620      	mov	r0, r4
 8005314:	f000 f9da 	bl	80056cc <__multadd>
 8005318:	9b04      	ldr	r3, [sp, #16]
 800531a:	4607      	mov	r7, r0
 800531c:	2b00      	cmp	r3, #0
 800531e:	dc4d      	bgt.n	80053bc <_dtoa_r+0x94c>
 8005320:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005322:	2b02      	cmp	r3, #2
 8005324:	dd4a      	ble.n	80053bc <_dtoa_r+0x94c>
 8005326:	e011      	b.n	800534c <_dtoa_r+0x8dc>
 8005328:	d0c9      	beq.n	80052be <_dtoa_r+0x84e>
 800532a:	9a07      	ldr	r2, [sp, #28]
 800532c:	331c      	adds	r3, #28
 800532e:	441a      	add	r2, r3
 8005330:	4499      	add	r9, r3
 8005332:	441d      	add	r5, r3
 8005334:	4613      	mov	r3, r2
 8005336:	e7c1      	b.n	80052bc <_dtoa_r+0x84c>
 8005338:	4603      	mov	r3, r0
 800533a:	e7f6      	b.n	800532a <_dtoa_r+0x8ba>
 800533c:	f1b8 0f00 	cmp.w	r8, #0
 8005340:	dc36      	bgt.n	80053b0 <_dtoa_r+0x940>
 8005342:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005344:	2b02      	cmp	r3, #2
 8005346:	dd33      	ble.n	80053b0 <_dtoa_r+0x940>
 8005348:	f8cd 8010 	str.w	r8, [sp, #16]
 800534c:	9b04      	ldr	r3, [sp, #16]
 800534e:	b963      	cbnz	r3, 800536a <_dtoa_r+0x8fa>
 8005350:	4631      	mov	r1, r6
 8005352:	2205      	movs	r2, #5
 8005354:	4620      	mov	r0, r4
 8005356:	f000 f9b9 	bl	80056cc <__multadd>
 800535a:	4601      	mov	r1, r0
 800535c:	4606      	mov	r6, r0
 800535e:	4658      	mov	r0, fp
 8005360:	f000 fb7e 	bl	8005a60 <__mcmp>
 8005364:	2800      	cmp	r0, #0
 8005366:	f73f add3 	bgt.w	8004f10 <_dtoa_r+0x4a0>
 800536a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800536c:	9d06      	ldr	r5, [sp, #24]
 800536e:	ea6f 0a03 	mvn.w	sl, r3
 8005372:	f04f 0900 	mov.w	r9, #0
 8005376:	4631      	mov	r1, r6
 8005378:	4620      	mov	r0, r4
 800537a:	f000 f990 	bl	800569e <_Bfree>
 800537e:	2f00      	cmp	r7, #0
 8005380:	f43f aebd 	beq.w	80050fe <_dtoa_r+0x68e>
 8005384:	f1b9 0f00 	cmp.w	r9, #0
 8005388:	d005      	beq.n	8005396 <_dtoa_r+0x926>
 800538a:	45b9      	cmp	r9, r7
 800538c:	d003      	beq.n	8005396 <_dtoa_r+0x926>
 800538e:	4649      	mov	r1, r9
 8005390:	4620      	mov	r0, r4
 8005392:	f000 f984 	bl	800569e <_Bfree>
 8005396:	4639      	mov	r1, r7
 8005398:	4620      	mov	r0, r4
 800539a:	f000 f980 	bl	800569e <_Bfree>
 800539e:	e6ae      	b.n	80050fe <_dtoa_r+0x68e>
 80053a0:	2600      	movs	r6, #0
 80053a2:	4637      	mov	r7, r6
 80053a4:	e7e1      	b.n	800536a <_dtoa_r+0x8fa>
 80053a6:	46ba      	mov	sl, r7
 80053a8:	4637      	mov	r7, r6
 80053aa:	e5b1      	b.n	8004f10 <_dtoa_r+0x4a0>
 80053ac:	40240000 	.word	0x40240000
 80053b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053b2:	f8cd 8010 	str.w	r8, [sp, #16]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	f000 80f3 	beq.w	80055a2 <_dtoa_r+0xb32>
 80053bc:	2d00      	cmp	r5, #0
 80053be:	dd05      	ble.n	80053cc <_dtoa_r+0x95c>
 80053c0:	4639      	mov	r1, r7
 80053c2:	462a      	mov	r2, r5
 80053c4:	4620      	mov	r0, r4
 80053c6:	f000 faf7 	bl	80059b8 <__lshift>
 80053ca:	4607      	mov	r7, r0
 80053cc:	9b08      	ldr	r3, [sp, #32]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d04c      	beq.n	800546c <_dtoa_r+0x9fc>
 80053d2:	6879      	ldr	r1, [r7, #4]
 80053d4:	4620      	mov	r0, r4
 80053d6:	f000 f92e 	bl	8005636 <_Balloc>
 80053da:	4605      	mov	r5, r0
 80053dc:	693a      	ldr	r2, [r7, #16]
 80053de:	f107 010c 	add.w	r1, r7, #12
 80053e2:	3202      	adds	r2, #2
 80053e4:	0092      	lsls	r2, r2, #2
 80053e6:	300c      	adds	r0, #12
 80053e8:	f000 f91a 	bl	8005620 <memcpy>
 80053ec:	2201      	movs	r2, #1
 80053ee:	4629      	mov	r1, r5
 80053f0:	4620      	mov	r0, r4
 80053f2:	f000 fae1 	bl	80059b8 <__lshift>
 80053f6:	46b9      	mov	r9, r7
 80053f8:	4607      	mov	r7, r0
 80053fa:	9b06      	ldr	r3, [sp, #24]
 80053fc:	9307      	str	r3, [sp, #28]
 80053fe:	9b02      	ldr	r3, [sp, #8]
 8005400:	f003 0301 	and.w	r3, r3, #1
 8005404:	9308      	str	r3, [sp, #32]
 8005406:	4631      	mov	r1, r6
 8005408:	4658      	mov	r0, fp
 800540a:	f7ff faa1 	bl	8004950 <quorem>
 800540e:	4649      	mov	r1, r9
 8005410:	4605      	mov	r5, r0
 8005412:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005416:	4658      	mov	r0, fp
 8005418:	f000 fb22 	bl	8005a60 <__mcmp>
 800541c:	463a      	mov	r2, r7
 800541e:	9002      	str	r0, [sp, #8]
 8005420:	4631      	mov	r1, r6
 8005422:	4620      	mov	r0, r4
 8005424:	f000 fb36 	bl	8005a94 <__mdiff>
 8005428:	68c3      	ldr	r3, [r0, #12]
 800542a:	4602      	mov	r2, r0
 800542c:	bb03      	cbnz	r3, 8005470 <_dtoa_r+0xa00>
 800542e:	4601      	mov	r1, r0
 8005430:	9009      	str	r0, [sp, #36]	; 0x24
 8005432:	4658      	mov	r0, fp
 8005434:	f000 fb14 	bl	8005a60 <__mcmp>
 8005438:	4603      	mov	r3, r0
 800543a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800543c:	4611      	mov	r1, r2
 800543e:	4620      	mov	r0, r4
 8005440:	9309      	str	r3, [sp, #36]	; 0x24
 8005442:	f000 f92c 	bl	800569e <_Bfree>
 8005446:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005448:	b9a3      	cbnz	r3, 8005474 <_dtoa_r+0xa04>
 800544a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800544c:	b992      	cbnz	r2, 8005474 <_dtoa_r+0xa04>
 800544e:	9a08      	ldr	r2, [sp, #32]
 8005450:	b982      	cbnz	r2, 8005474 <_dtoa_r+0xa04>
 8005452:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005456:	d029      	beq.n	80054ac <_dtoa_r+0xa3c>
 8005458:	9b02      	ldr	r3, [sp, #8]
 800545a:	2b00      	cmp	r3, #0
 800545c:	dd01      	ble.n	8005462 <_dtoa_r+0x9f2>
 800545e:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8005462:	9b07      	ldr	r3, [sp, #28]
 8005464:	1c5d      	adds	r5, r3, #1
 8005466:	f883 8000 	strb.w	r8, [r3]
 800546a:	e784      	b.n	8005376 <_dtoa_r+0x906>
 800546c:	4638      	mov	r0, r7
 800546e:	e7c2      	b.n	80053f6 <_dtoa_r+0x986>
 8005470:	2301      	movs	r3, #1
 8005472:	e7e3      	b.n	800543c <_dtoa_r+0x9cc>
 8005474:	9a02      	ldr	r2, [sp, #8]
 8005476:	2a00      	cmp	r2, #0
 8005478:	db04      	blt.n	8005484 <_dtoa_r+0xa14>
 800547a:	d123      	bne.n	80054c4 <_dtoa_r+0xa54>
 800547c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800547e:	bb0a      	cbnz	r2, 80054c4 <_dtoa_r+0xa54>
 8005480:	9a08      	ldr	r2, [sp, #32]
 8005482:	b9fa      	cbnz	r2, 80054c4 <_dtoa_r+0xa54>
 8005484:	2b00      	cmp	r3, #0
 8005486:	ddec      	ble.n	8005462 <_dtoa_r+0x9f2>
 8005488:	4659      	mov	r1, fp
 800548a:	2201      	movs	r2, #1
 800548c:	4620      	mov	r0, r4
 800548e:	f000 fa93 	bl	80059b8 <__lshift>
 8005492:	4631      	mov	r1, r6
 8005494:	4683      	mov	fp, r0
 8005496:	f000 fae3 	bl	8005a60 <__mcmp>
 800549a:	2800      	cmp	r0, #0
 800549c:	dc03      	bgt.n	80054a6 <_dtoa_r+0xa36>
 800549e:	d1e0      	bne.n	8005462 <_dtoa_r+0x9f2>
 80054a0:	f018 0f01 	tst.w	r8, #1
 80054a4:	d0dd      	beq.n	8005462 <_dtoa_r+0x9f2>
 80054a6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80054aa:	d1d8      	bne.n	800545e <_dtoa_r+0x9ee>
 80054ac:	9b07      	ldr	r3, [sp, #28]
 80054ae:	9a07      	ldr	r2, [sp, #28]
 80054b0:	1c5d      	adds	r5, r3, #1
 80054b2:	2339      	movs	r3, #57	; 0x39
 80054b4:	7013      	strb	r3, [r2, #0]
 80054b6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80054ba:	1e6a      	subs	r2, r5, #1
 80054bc:	2b39      	cmp	r3, #57	; 0x39
 80054be:	d04d      	beq.n	800555c <_dtoa_r+0xaec>
 80054c0:	3301      	adds	r3, #1
 80054c2:	e052      	b.n	800556a <_dtoa_r+0xafa>
 80054c4:	9a07      	ldr	r2, [sp, #28]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	f102 0501 	add.w	r5, r2, #1
 80054cc:	dd06      	ble.n	80054dc <_dtoa_r+0xa6c>
 80054ce:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80054d2:	d0eb      	beq.n	80054ac <_dtoa_r+0xa3c>
 80054d4:	f108 0801 	add.w	r8, r8, #1
 80054d8:	9b07      	ldr	r3, [sp, #28]
 80054da:	e7c4      	b.n	8005466 <_dtoa_r+0x9f6>
 80054dc:	9b06      	ldr	r3, [sp, #24]
 80054de:	9a04      	ldr	r2, [sp, #16]
 80054e0:	1aeb      	subs	r3, r5, r3
 80054e2:	4293      	cmp	r3, r2
 80054e4:	f805 8c01 	strb.w	r8, [r5, #-1]
 80054e8:	d021      	beq.n	800552e <_dtoa_r+0xabe>
 80054ea:	4659      	mov	r1, fp
 80054ec:	2300      	movs	r3, #0
 80054ee:	220a      	movs	r2, #10
 80054f0:	4620      	mov	r0, r4
 80054f2:	f000 f8eb 	bl	80056cc <__multadd>
 80054f6:	45b9      	cmp	r9, r7
 80054f8:	4683      	mov	fp, r0
 80054fa:	f04f 0300 	mov.w	r3, #0
 80054fe:	f04f 020a 	mov.w	r2, #10
 8005502:	4649      	mov	r1, r9
 8005504:	4620      	mov	r0, r4
 8005506:	d105      	bne.n	8005514 <_dtoa_r+0xaa4>
 8005508:	f000 f8e0 	bl	80056cc <__multadd>
 800550c:	4681      	mov	r9, r0
 800550e:	4607      	mov	r7, r0
 8005510:	9507      	str	r5, [sp, #28]
 8005512:	e778      	b.n	8005406 <_dtoa_r+0x996>
 8005514:	f000 f8da 	bl	80056cc <__multadd>
 8005518:	4639      	mov	r1, r7
 800551a:	4681      	mov	r9, r0
 800551c:	2300      	movs	r3, #0
 800551e:	220a      	movs	r2, #10
 8005520:	4620      	mov	r0, r4
 8005522:	f000 f8d3 	bl	80056cc <__multadd>
 8005526:	4607      	mov	r7, r0
 8005528:	e7f2      	b.n	8005510 <_dtoa_r+0xaa0>
 800552a:	f04f 0900 	mov.w	r9, #0
 800552e:	4659      	mov	r1, fp
 8005530:	2201      	movs	r2, #1
 8005532:	4620      	mov	r0, r4
 8005534:	f000 fa40 	bl	80059b8 <__lshift>
 8005538:	4631      	mov	r1, r6
 800553a:	4683      	mov	fp, r0
 800553c:	f000 fa90 	bl	8005a60 <__mcmp>
 8005540:	2800      	cmp	r0, #0
 8005542:	dcb8      	bgt.n	80054b6 <_dtoa_r+0xa46>
 8005544:	d102      	bne.n	800554c <_dtoa_r+0xadc>
 8005546:	f018 0f01 	tst.w	r8, #1
 800554a:	d1b4      	bne.n	80054b6 <_dtoa_r+0xa46>
 800554c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005550:	1e6a      	subs	r2, r5, #1
 8005552:	2b30      	cmp	r3, #48	; 0x30
 8005554:	f47f af0f 	bne.w	8005376 <_dtoa_r+0x906>
 8005558:	4615      	mov	r5, r2
 800555a:	e7f7      	b.n	800554c <_dtoa_r+0xadc>
 800555c:	9b06      	ldr	r3, [sp, #24]
 800555e:	4293      	cmp	r3, r2
 8005560:	d105      	bne.n	800556e <_dtoa_r+0xafe>
 8005562:	2331      	movs	r3, #49	; 0x31
 8005564:	9a06      	ldr	r2, [sp, #24]
 8005566:	f10a 0a01 	add.w	sl, sl, #1
 800556a:	7013      	strb	r3, [r2, #0]
 800556c:	e703      	b.n	8005376 <_dtoa_r+0x906>
 800556e:	4615      	mov	r5, r2
 8005570:	e7a1      	b.n	80054b6 <_dtoa_r+0xa46>
 8005572:	4b17      	ldr	r3, [pc, #92]	; (80055d0 <_dtoa_r+0xb60>)
 8005574:	f7ff bae1 	b.w	8004b3a <_dtoa_r+0xca>
 8005578:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800557a:	2b00      	cmp	r3, #0
 800557c:	f47f aabb 	bne.w	8004af6 <_dtoa_r+0x86>
 8005580:	4b14      	ldr	r3, [pc, #80]	; (80055d4 <_dtoa_r+0xb64>)
 8005582:	f7ff bada 	b.w	8004b3a <_dtoa_r+0xca>
 8005586:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005588:	2b01      	cmp	r3, #1
 800558a:	f77f ae3f 	ble.w	800520c <_dtoa_r+0x79c>
 800558e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005590:	9308      	str	r3, [sp, #32]
 8005592:	e653      	b.n	800523c <_dtoa_r+0x7cc>
 8005594:	9b04      	ldr	r3, [sp, #16]
 8005596:	2b00      	cmp	r3, #0
 8005598:	dc03      	bgt.n	80055a2 <_dtoa_r+0xb32>
 800559a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800559c:	2b02      	cmp	r3, #2
 800559e:	f73f aed5 	bgt.w	800534c <_dtoa_r+0x8dc>
 80055a2:	9d06      	ldr	r5, [sp, #24]
 80055a4:	4631      	mov	r1, r6
 80055a6:	4658      	mov	r0, fp
 80055a8:	f7ff f9d2 	bl	8004950 <quorem>
 80055ac:	9b06      	ldr	r3, [sp, #24]
 80055ae:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80055b2:	f805 8b01 	strb.w	r8, [r5], #1
 80055b6:	9a04      	ldr	r2, [sp, #16]
 80055b8:	1aeb      	subs	r3, r5, r3
 80055ba:	429a      	cmp	r2, r3
 80055bc:	ddb5      	ble.n	800552a <_dtoa_r+0xaba>
 80055be:	4659      	mov	r1, fp
 80055c0:	2300      	movs	r3, #0
 80055c2:	220a      	movs	r2, #10
 80055c4:	4620      	mov	r0, r4
 80055c6:	f000 f881 	bl	80056cc <__multadd>
 80055ca:	4683      	mov	fp, r0
 80055cc:	e7ea      	b.n	80055a4 <_dtoa_r+0xb34>
 80055ce:	bf00      	nop
 80055d0:	08006150 	.word	0x08006150
 80055d4:	08006174 	.word	0x08006174

080055d8 <_localeconv_r>:
 80055d8:	4b04      	ldr	r3, [pc, #16]	; (80055ec <_localeconv_r+0x14>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	6a18      	ldr	r0, [r3, #32]
 80055de:	4b04      	ldr	r3, [pc, #16]	; (80055f0 <_localeconv_r+0x18>)
 80055e0:	2800      	cmp	r0, #0
 80055e2:	bf08      	it	eq
 80055e4:	4618      	moveq	r0, r3
 80055e6:	30f0      	adds	r0, #240	; 0xf0
 80055e8:	4770      	bx	lr
 80055ea:	bf00      	nop
 80055ec:	2000000c 	.word	0x2000000c
 80055f0:	20000070 	.word	0x20000070

080055f4 <malloc>:
 80055f4:	4b02      	ldr	r3, [pc, #8]	; (8005600 <malloc+0xc>)
 80055f6:	4601      	mov	r1, r0
 80055f8:	6818      	ldr	r0, [r3, #0]
 80055fa:	f000 bb53 	b.w	8005ca4 <_malloc_r>
 80055fe:	bf00      	nop
 8005600:	2000000c 	.word	0x2000000c

08005604 <memchr>:
 8005604:	b510      	push	{r4, lr}
 8005606:	b2c9      	uxtb	r1, r1
 8005608:	4402      	add	r2, r0
 800560a:	4290      	cmp	r0, r2
 800560c:	4603      	mov	r3, r0
 800560e:	d101      	bne.n	8005614 <memchr+0x10>
 8005610:	2300      	movs	r3, #0
 8005612:	e003      	b.n	800561c <memchr+0x18>
 8005614:	781c      	ldrb	r4, [r3, #0]
 8005616:	3001      	adds	r0, #1
 8005618:	428c      	cmp	r4, r1
 800561a:	d1f6      	bne.n	800560a <memchr+0x6>
 800561c:	4618      	mov	r0, r3
 800561e:	bd10      	pop	{r4, pc}

08005620 <memcpy>:
 8005620:	b510      	push	{r4, lr}
 8005622:	1e43      	subs	r3, r0, #1
 8005624:	440a      	add	r2, r1
 8005626:	4291      	cmp	r1, r2
 8005628:	d100      	bne.n	800562c <memcpy+0xc>
 800562a:	bd10      	pop	{r4, pc}
 800562c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005630:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005634:	e7f7      	b.n	8005626 <memcpy+0x6>

08005636 <_Balloc>:
 8005636:	b570      	push	{r4, r5, r6, lr}
 8005638:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800563a:	4604      	mov	r4, r0
 800563c:	460e      	mov	r6, r1
 800563e:	b93d      	cbnz	r5, 8005650 <_Balloc+0x1a>
 8005640:	2010      	movs	r0, #16
 8005642:	f7ff ffd7 	bl	80055f4 <malloc>
 8005646:	6260      	str	r0, [r4, #36]	; 0x24
 8005648:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800564c:	6005      	str	r5, [r0, #0]
 800564e:	60c5      	str	r5, [r0, #12]
 8005650:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005652:	68eb      	ldr	r3, [r5, #12]
 8005654:	b183      	cbz	r3, 8005678 <_Balloc+0x42>
 8005656:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005658:	68db      	ldr	r3, [r3, #12]
 800565a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800565e:	b9b8      	cbnz	r0, 8005690 <_Balloc+0x5a>
 8005660:	2101      	movs	r1, #1
 8005662:	fa01 f506 	lsl.w	r5, r1, r6
 8005666:	1d6a      	adds	r2, r5, #5
 8005668:	0092      	lsls	r2, r2, #2
 800566a:	4620      	mov	r0, r4
 800566c:	f000 fabf 	bl	8005bee <_calloc_r>
 8005670:	b160      	cbz	r0, 800568c <_Balloc+0x56>
 8005672:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8005676:	e00e      	b.n	8005696 <_Balloc+0x60>
 8005678:	2221      	movs	r2, #33	; 0x21
 800567a:	2104      	movs	r1, #4
 800567c:	4620      	mov	r0, r4
 800567e:	f000 fab6 	bl	8005bee <_calloc_r>
 8005682:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005684:	60e8      	str	r0, [r5, #12]
 8005686:	68db      	ldr	r3, [r3, #12]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d1e4      	bne.n	8005656 <_Balloc+0x20>
 800568c:	2000      	movs	r0, #0
 800568e:	bd70      	pop	{r4, r5, r6, pc}
 8005690:	6802      	ldr	r2, [r0, #0]
 8005692:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8005696:	2300      	movs	r3, #0
 8005698:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800569c:	e7f7      	b.n	800568e <_Balloc+0x58>

0800569e <_Bfree>:
 800569e:	b570      	push	{r4, r5, r6, lr}
 80056a0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80056a2:	4606      	mov	r6, r0
 80056a4:	460d      	mov	r5, r1
 80056a6:	b93c      	cbnz	r4, 80056b8 <_Bfree+0x1a>
 80056a8:	2010      	movs	r0, #16
 80056aa:	f7ff ffa3 	bl	80055f4 <malloc>
 80056ae:	6270      	str	r0, [r6, #36]	; 0x24
 80056b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80056b4:	6004      	str	r4, [r0, #0]
 80056b6:	60c4      	str	r4, [r0, #12]
 80056b8:	b13d      	cbz	r5, 80056ca <_Bfree+0x2c>
 80056ba:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80056bc:	686a      	ldr	r2, [r5, #4]
 80056be:	68db      	ldr	r3, [r3, #12]
 80056c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80056c4:	6029      	str	r1, [r5, #0]
 80056c6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80056ca:	bd70      	pop	{r4, r5, r6, pc}

080056cc <__multadd>:
 80056cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056d0:	461f      	mov	r7, r3
 80056d2:	4606      	mov	r6, r0
 80056d4:	460c      	mov	r4, r1
 80056d6:	2300      	movs	r3, #0
 80056d8:	690d      	ldr	r5, [r1, #16]
 80056da:	f101 0c14 	add.w	ip, r1, #20
 80056de:	f8dc 0000 	ldr.w	r0, [ip]
 80056e2:	3301      	adds	r3, #1
 80056e4:	b281      	uxth	r1, r0
 80056e6:	fb02 7101 	mla	r1, r2, r1, r7
 80056ea:	0c00      	lsrs	r0, r0, #16
 80056ec:	0c0f      	lsrs	r7, r1, #16
 80056ee:	fb02 7000 	mla	r0, r2, r0, r7
 80056f2:	b289      	uxth	r1, r1
 80056f4:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80056f8:	429d      	cmp	r5, r3
 80056fa:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80056fe:	f84c 1b04 	str.w	r1, [ip], #4
 8005702:	dcec      	bgt.n	80056de <__multadd+0x12>
 8005704:	b1d7      	cbz	r7, 800573c <__multadd+0x70>
 8005706:	68a3      	ldr	r3, [r4, #8]
 8005708:	42ab      	cmp	r3, r5
 800570a:	dc12      	bgt.n	8005732 <__multadd+0x66>
 800570c:	6861      	ldr	r1, [r4, #4]
 800570e:	4630      	mov	r0, r6
 8005710:	3101      	adds	r1, #1
 8005712:	f7ff ff90 	bl	8005636 <_Balloc>
 8005716:	4680      	mov	r8, r0
 8005718:	6922      	ldr	r2, [r4, #16]
 800571a:	f104 010c 	add.w	r1, r4, #12
 800571e:	3202      	adds	r2, #2
 8005720:	0092      	lsls	r2, r2, #2
 8005722:	300c      	adds	r0, #12
 8005724:	f7ff ff7c 	bl	8005620 <memcpy>
 8005728:	4621      	mov	r1, r4
 800572a:	4630      	mov	r0, r6
 800572c:	f7ff ffb7 	bl	800569e <_Bfree>
 8005730:	4644      	mov	r4, r8
 8005732:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005736:	3501      	adds	r5, #1
 8005738:	615f      	str	r7, [r3, #20]
 800573a:	6125      	str	r5, [r4, #16]
 800573c:	4620      	mov	r0, r4
 800573e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005742 <__hi0bits>:
 8005742:	0c02      	lsrs	r2, r0, #16
 8005744:	0412      	lsls	r2, r2, #16
 8005746:	4603      	mov	r3, r0
 8005748:	b9b2      	cbnz	r2, 8005778 <__hi0bits+0x36>
 800574a:	0403      	lsls	r3, r0, #16
 800574c:	2010      	movs	r0, #16
 800574e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005752:	bf04      	itt	eq
 8005754:	021b      	lsleq	r3, r3, #8
 8005756:	3008      	addeq	r0, #8
 8005758:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800575c:	bf04      	itt	eq
 800575e:	011b      	lsleq	r3, r3, #4
 8005760:	3004      	addeq	r0, #4
 8005762:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005766:	bf04      	itt	eq
 8005768:	009b      	lsleq	r3, r3, #2
 800576a:	3002      	addeq	r0, #2
 800576c:	2b00      	cmp	r3, #0
 800576e:	db06      	blt.n	800577e <__hi0bits+0x3c>
 8005770:	005b      	lsls	r3, r3, #1
 8005772:	d503      	bpl.n	800577c <__hi0bits+0x3a>
 8005774:	3001      	adds	r0, #1
 8005776:	4770      	bx	lr
 8005778:	2000      	movs	r0, #0
 800577a:	e7e8      	b.n	800574e <__hi0bits+0xc>
 800577c:	2020      	movs	r0, #32
 800577e:	4770      	bx	lr

08005780 <__lo0bits>:
 8005780:	6803      	ldr	r3, [r0, #0]
 8005782:	4601      	mov	r1, r0
 8005784:	f013 0207 	ands.w	r2, r3, #7
 8005788:	d00b      	beq.n	80057a2 <__lo0bits+0x22>
 800578a:	07da      	lsls	r2, r3, #31
 800578c:	d423      	bmi.n	80057d6 <__lo0bits+0x56>
 800578e:	0798      	lsls	r0, r3, #30
 8005790:	bf49      	itett	mi
 8005792:	085b      	lsrmi	r3, r3, #1
 8005794:	089b      	lsrpl	r3, r3, #2
 8005796:	2001      	movmi	r0, #1
 8005798:	600b      	strmi	r3, [r1, #0]
 800579a:	bf5c      	itt	pl
 800579c:	600b      	strpl	r3, [r1, #0]
 800579e:	2002      	movpl	r0, #2
 80057a0:	4770      	bx	lr
 80057a2:	b298      	uxth	r0, r3
 80057a4:	b9a8      	cbnz	r0, 80057d2 <__lo0bits+0x52>
 80057a6:	2010      	movs	r0, #16
 80057a8:	0c1b      	lsrs	r3, r3, #16
 80057aa:	f013 0fff 	tst.w	r3, #255	; 0xff
 80057ae:	bf04      	itt	eq
 80057b0:	0a1b      	lsreq	r3, r3, #8
 80057b2:	3008      	addeq	r0, #8
 80057b4:	071a      	lsls	r2, r3, #28
 80057b6:	bf04      	itt	eq
 80057b8:	091b      	lsreq	r3, r3, #4
 80057ba:	3004      	addeq	r0, #4
 80057bc:	079a      	lsls	r2, r3, #30
 80057be:	bf04      	itt	eq
 80057c0:	089b      	lsreq	r3, r3, #2
 80057c2:	3002      	addeq	r0, #2
 80057c4:	07da      	lsls	r2, r3, #31
 80057c6:	d402      	bmi.n	80057ce <__lo0bits+0x4e>
 80057c8:	085b      	lsrs	r3, r3, #1
 80057ca:	d006      	beq.n	80057da <__lo0bits+0x5a>
 80057cc:	3001      	adds	r0, #1
 80057ce:	600b      	str	r3, [r1, #0]
 80057d0:	4770      	bx	lr
 80057d2:	4610      	mov	r0, r2
 80057d4:	e7e9      	b.n	80057aa <__lo0bits+0x2a>
 80057d6:	2000      	movs	r0, #0
 80057d8:	4770      	bx	lr
 80057da:	2020      	movs	r0, #32
 80057dc:	4770      	bx	lr

080057de <__i2b>:
 80057de:	b510      	push	{r4, lr}
 80057e0:	460c      	mov	r4, r1
 80057e2:	2101      	movs	r1, #1
 80057e4:	f7ff ff27 	bl	8005636 <_Balloc>
 80057e8:	2201      	movs	r2, #1
 80057ea:	6144      	str	r4, [r0, #20]
 80057ec:	6102      	str	r2, [r0, #16]
 80057ee:	bd10      	pop	{r4, pc}

080057f0 <__multiply>:
 80057f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057f4:	4614      	mov	r4, r2
 80057f6:	690a      	ldr	r2, [r1, #16]
 80057f8:	6923      	ldr	r3, [r4, #16]
 80057fa:	4688      	mov	r8, r1
 80057fc:	429a      	cmp	r2, r3
 80057fe:	bfbe      	ittt	lt
 8005800:	460b      	movlt	r3, r1
 8005802:	46a0      	movlt	r8, r4
 8005804:	461c      	movlt	r4, r3
 8005806:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800580a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800580e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005812:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005816:	eb07 0609 	add.w	r6, r7, r9
 800581a:	42b3      	cmp	r3, r6
 800581c:	bfb8      	it	lt
 800581e:	3101      	addlt	r1, #1
 8005820:	f7ff ff09 	bl	8005636 <_Balloc>
 8005824:	f100 0514 	add.w	r5, r0, #20
 8005828:	462b      	mov	r3, r5
 800582a:	2200      	movs	r2, #0
 800582c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8005830:	4573      	cmp	r3, lr
 8005832:	d316      	bcc.n	8005862 <__multiply+0x72>
 8005834:	f104 0214 	add.w	r2, r4, #20
 8005838:	f108 0114 	add.w	r1, r8, #20
 800583c:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8005840:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8005844:	9300      	str	r3, [sp, #0]
 8005846:	9b00      	ldr	r3, [sp, #0]
 8005848:	9201      	str	r2, [sp, #4]
 800584a:	4293      	cmp	r3, r2
 800584c:	d80c      	bhi.n	8005868 <__multiply+0x78>
 800584e:	2e00      	cmp	r6, #0
 8005850:	dd03      	ble.n	800585a <__multiply+0x6a>
 8005852:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005856:	2b00      	cmp	r3, #0
 8005858:	d05d      	beq.n	8005916 <__multiply+0x126>
 800585a:	6106      	str	r6, [r0, #16]
 800585c:	b003      	add	sp, #12
 800585e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005862:	f843 2b04 	str.w	r2, [r3], #4
 8005866:	e7e3      	b.n	8005830 <__multiply+0x40>
 8005868:	f8b2 b000 	ldrh.w	fp, [r2]
 800586c:	f1bb 0f00 	cmp.w	fp, #0
 8005870:	d023      	beq.n	80058ba <__multiply+0xca>
 8005872:	4689      	mov	r9, r1
 8005874:	46ac      	mov	ip, r5
 8005876:	f04f 0800 	mov.w	r8, #0
 800587a:	f859 4b04 	ldr.w	r4, [r9], #4
 800587e:	f8dc a000 	ldr.w	sl, [ip]
 8005882:	b2a3      	uxth	r3, r4
 8005884:	fa1f fa8a 	uxth.w	sl, sl
 8005888:	fb0b a303 	mla	r3, fp, r3, sl
 800588c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8005890:	f8dc 4000 	ldr.w	r4, [ip]
 8005894:	4443      	add	r3, r8
 8005896:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800589a:	fb0b 840a 	mla	r4, fp, sl, r8
 800589e:	46e2      	mov	sl, ip
 80058a0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80058a4:	b29b      	uxth	r3, r3
 80058a6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80058aa:	454f      	cmp	r7, r9
 80058ac:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80058b0:	f84a 3b04 	str.w	r3, [sl], #4
 80058b4:	d82b      	bhi.n	800590e <__multiply+0x11e>
 80058b6:	f8cc 8004 	str.w	r8, [ip, #4]
 80058ba:	9b01      	ldr	r3, [sp, #4]
 80058bc:	3204      	adds	r2, #4
 80058be:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80058c2:	f1ba 0f00 	cmp.w	sl, #0
 80058c6:	d020      	beq.n	800590a <__multiply+0x11a>
 80058c8:	4689      	mov	r9, r1
 80058ca:	46a8      	mov	r8, r5
 80058cc:	f04f 0b00 	mov.w	fp, #0
 80058d0:	682b      	ldr	r3, [r5, #0]
 80058d2:	f8b9 c000 	ldrh.w	ip, [r9]
 80058d6:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80058da:	b29b      	uxth	r3, r3
 80058dc:	fb0a 440c 	mla	r4, sl, ip, r4
 80058e0:	46c4      	mov	ip, r8
 80058e2:	445c      	add	r4, fp
 80058e4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80058e8:	f84c 3b04 	str.w	r3, [ip], #4
 80058ec:	f859 3b04 	ldr.w	r3, [r9], #4
 80058f0:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80058f4:	0c1b      	lsrs	r3, r3, #16
 80058f6:	fb0a b303 	mla	r3, sl, r3, fp
 80058fa:	454f      	cmp	r7, r9
 80058fc:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8005900:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8005904:	d805      	bhi.n	8005912 <__multiply+0x122>
 8005906:	f8c8 3004 	str.w	r3, [r8, #4]
 800590a:	3504      	adds	r5, #4
 800590c:	e79b      	b.n	8005846 <__multiply+0x56>
 800590e:	46d4      	mov	ip, sl
 8005910:	e7b3      	b.n	800587a <__multiply+0x8a>
 8005912:	46e0      	mov	r8, ip
 8005914:	e7dd      	b.n	80058d2 <__multiply+0xe2>
 8005916:	3e01      	subs	r6, #1
 8005918:	e799      	b.n	800584e <__multiply+0x5e>
	...

0800591c <__pow5mult>:
 800591c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005920:	4615      	mov	r5, r2
 8005922:	f012 0203 	ands.w	r2, r2, #3
 8005926:	4606      	mov	r6, r0
 8005928:	460f      	mov	r7, r1
 800592a:	d007      	beq.n	800593c <__pow5mult+0x20>
 800592c:	4c21      	ldr	r4, [pc, #132]	; (80059b4 <__pow5mult+0x98>)
 800592e:	3a01      	subs	r2, #1
 8005930:	2300      	movs	r3, #0
 8005932:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005936:	f7ff fec9 	bl	80056cc <__multadd>
 800593a:	4607      	mov	r7, r0
 800593c:	10ad      	asrs	r5, r5, #2
 800593e:	d035      	beq.n	80059ac <__pow5mult+0x90>
 8005940:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005942:	b93c      	cbnz	r4, 8005954 <__pow5mult+0x38>
 8005944:	2010      	movs	r0, #16
 8005946:	f7ff fe55 	bl	80055f4 <malloc>
 800594a:	6270      	str	r0, [r6, #36]	; 0x24
 800594c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005950:	6004      	str	r4, [r0, #0]
 8005952:	60c4      	str	r4, [r0, #12]
 8005954:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005958:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800595c:	b94c      	cbnz	r4, 8005972 <__pow5mult+0x56>
 800595e:	f240 2171 	movw	r1, #625	; 0x271
 8005962:	4630      	mov	r0, r6
 8005964:	f7ff ff3b 	bl	80057de <__i2b>
 8005968:	2300      	movs	r3, #0
 800596a:	4604      	mov	r4, r0
 800596c:	f8c8 0008 	str.w	r0, [r8, #8]
 8005970:	6003      	str	r3, [r0, #0]
 8005972:	f04f 0800 	mov.w	r8, #0
 8005976:	07eb      	lsls	r3, r5, #31
 8005978:	d50a      	bpl.n	8005990 <__pow5mult+0x74>
 800597a:	4639      	mov	r1, r7
 800597c:	4622      	mov	r2, r4
 800597e:	4630      	mov	r0, r6
 8005980:	f7ff ff36 	bl	80057f0 <__multiply>
 8005984:	4681      	mov	r9, r0
 8005986:	4639      	mov	r1, r7
 8005988:	4630      	mov	r0, r6
 800598a:	f7ff fe88 	bl	800569e <_Bfree>
 800598e:	464f      	mov	r7, r9
 8005990:	106d      	asrs	r5, r5, #1
 8005992:	d00b      	beq.n	80059ac <__pow5mult+0x90>
 8005994:	6820      	ldr	r0, [r4, #0]
 8005996:	b938      	cbnz	r0, 80059a8 <__pow5mult+0x8c>
 8005998:	4622      	mov	r2, r4
 800599a:	4621      	mov	r1, r4
 800599c:	4630      	mov	r0, r6
 800599e:	f7ff ff27 	bl	80057f0 <__multiply>
 80059a2:	6020      	str	r0, [r4, #0]
 80059a4:	f8c0 8000 	str.w	r8, [r0]
 80059a8:	4604      	mov	r4, r0
 80059aa:	e7e4      	b.n	8005976 <__pow5mult+0x5a>
 80059ac:	4638      	mov	r0, r7
 80059ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80059b2:	bf00      	nop
 80059b4:	08006278 	.word	0x08006278

080059b8 <__lshift>:
 80059b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059bc:	460c      	mov	r4, r1
 80059be:	4607      	mov	r7, r0
 80059c0:	4616      	mov	r6, r2
 80059c2:	6923      	ldr	r3, [r4, #16]
 80059c4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80059c8:	eb0a 0903 	add.w	r9, sl, r3
 80059cc:	6849      	ldr	r1, [r1, #4]
 80059ce:	68a3      	ldr	r3, [r4, #8]
 80059d0:	f109 0501 	add.w	r5, r9, #1
 80059d4:	42ab      	cmp	r3, r5
 80059d6:	db32      	blt.n	8005a3e <__lshift+0x86>
 80059d8:	4638      	mov	r0, r7
 80059da:	f7ff fe2c 	bl	8005636 <_Balloc>
 80059de:	2300      	movs	r3, #0
 80059e0:	4680      	mov	r8, r0
 80059e2:	461a      	mov	r2, r3
 80059e4:	f100 0114 	add.w	r1, r0, #20
 80059e8:	4553      	cmp	r3, sl
 80059ea:	db2b      	blt.n	8005a44 <__lshift+0x8c>
 80059ec:	6920      	ldr	r0, [r4, #16]
 80059ee:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80059f2:	f104 0314 	add.w	r3, r4, #20
 80059f6:	f016 021f 	ands.w	r2, r6, #31
 80059fa:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80059fe:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005a02:	d025      	beq.n	8005a50 <__lshift+0x98>
 8005a04:	2000      	movs	r0, #0
 8005a06:	f1c2 0e20 	rsb	lr, r2, #32
 8005a0a:	468a      	mov	sl, r1
 8005a0c:	681e      	ldr	r6, [r3, #0]
 8005a0e:	4096      	lsls	r6, r2
 8005a10:	4330      	orrs	r0, r6
 8005a12:	f84a 0b04 	str.w	r0, [sl], #4
 8005a16:	f853 0b04 	ldr.w	r0, [r3], #4
 8005a1a:	459c      	cmp	ip, r3
 8005a1c:	fa20 f00e 	lsr.w	r0, r0, lr
 8005a20:	d814      	bhi.n	8005a4c <__lshift+0x94>
 8005a22:	6048      	str	r0, [r1, #4]
 8005a24:	b108      	cbz	r0, 8005a2a <__lshift+0x72>
 8005a26:	f109 0502 	add.w	r5, r9, #2
 8005a2a:	3d01      	subs	r5, #1
 8005a2c:	4638      	mov	r0, r7
 8005a2e:	f8c8 5010 	str.w	r5, [r8, #16]
 8005a32:	4621      	mov	r1, r4
 8005a34:	f7ff fe33 	bl	800569e <_Bfree>
 8005a38:	4640      	mov	r0, r8
 8005a3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a3e:	3101      	adds	r1, #1
 8005a40:	005b      	lsls	r3, r3, #1
 8005a42:	e7c7      	b.n	80059d4 <__lshift+0x1c>
 8005a44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8005a48:	3301      	adds	r3, #1
 8005a4a:	e7cd      	b.n	80059e8 <__lshift+0x30>
 8005a4c:	4651      	mov	r1, sl
 8005a4e:	e7dc      	b.n	8005a0a <__lshift+0x52>
 8005a50:	3904      	subs	r1, #4
 8005a52:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a56:	459c      	cmp	ip, r3
 8005a58:	f841 2f04 	str.w	r2, [r1, #4]!
 8005a5c:	d8f9      	bhi.n	8005a52 <__lshift+0x9a>
 8005a5e:	e7e4      	b.n	8005a2a <__lshift+0x72>

08005a60 <__mcmp>:
 8005a60:	6903      	ldr	r3, [r0, #16]
 8005a62:	690a      	ldr	r2, [r1, #16]
 8005a64:	b530      	push	{r4, r5, lr}
 8005a66:	1a9b      	subs	r3, r3, r2
 8005a68:	d10c      	bne.n	8005a84 <__mcmp+0x24>
 8005a6a:	0092      	lsls	r2, r2, #2
 8005a6c:	3014      	adds	r0, #20
 8005a6e:	3114      	adds	r1, #20
 8005a70:	1884      	adds	r4, r0, r2
 8005a72:	4411      	add	r1, r2
 8005a74:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005a78:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005a7c:	4295      	cmp	r5, r2
 8005a7e:	d003      	beq.n	8005a88 <__mcmp+0x28>
 8005a80:	d305      	bcc.n	8005a8e <__mcmp+0x2e>
 8005a82:	2301      	movs	r3, #1
 8005a84:	4618      	mov	r0, r3
 8005a86:	bd30      	pop	{r4, r5, pc}
 8005a88:	42a0      	cmp	r0, r4
 8005a8a:	d3f3      	bcc.n	8005a74 <__mcmp+0x14>
 8005a8c:	e7fa      	b.n	8005a84 <__mcmp+0x24>
 8005a8e:	f04f 33ff 	mov.w	r3, #4294967295
 8005a92:	e7f7      	b.n	8005a84 <__mcmp+0x24>

08005a94 <__mdiff>:
 8005a94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a98:	460d      	mov	r5, r1
 8005a9a:	4607      	mov	r7, r0
 8005a9c:	4611      	mov	r1, r2
 8005a9e:	4628      	mov	r0, r5
 8005aa0:	4614      	mov	r4, r2
 8005aa2:	f7ff ffdd 	bl	8005a60 <__mcmp>
 8005aa6:	1e06      	subs	r6, r0, #0
 8005aa8:	d108      	bne.n	8005abc <__mdiff+0x28>
 8005aaa:	4631      	mov	r1, r6
 8005aac:	4638      	mov	r0, r7
 8005aae:	f7ff fdc2 	bl	8005636 <_Balloc>
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005ab8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005abc:	bfa4      	itt	ge
 8005abe:	4623      	movge	r3, r4
 8005ac0:	462c      	movge	r4, r5
 8005ac2:	4638      	mov	r0, r7
 8005ac4:	6861      	ldr	r1, [r4, #4]
 8005ac6:	bfa6      	itte	ge
 8005ac8:	461d      	movge	r5, r3
 8005aca:	2600      	movge	r6, #0
 8005acc:	2601      	movlt	r6, #1
 8005ace:	f7ff fdb2 	bl	8005636 <_Balloc>
 8005ad2:	f04f 0e00 	mov.w	lr, #0
 8005ad6:	60c6      	str	r6, [r0, #12]
 8005ad8:	692b      	ldr	r3, [r5, #16]
 8005ada:	6926      	ldr	r6, [r4, #16]
 8005adc:	f104 0214 	add.w	r2, r4, #20
 8005ae0:	f105 0914 	add.w	r9, r5, #20
 8005ae4:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8005ae8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8005aec:	f100 0114 	add.w	r1, r0, #20
 8005af0:	f852 ab04 	ldr.w	sl, [r2], #4
 8005af4:	f859 5b04 	ldr.w	r5, [r9], #4
 8005af8:	fa1f f38a 	uxth.w	r3, sl
 8005afc:	4473      	add	r3, lr
 8005afe:	b2ac      	uxth	r4, r5
 8005b00:	1b1b      	subs	r3, r3, r4
 8005b02:	0c2c      	lsrs	r4, r5, #16
 8005b04:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8005b08:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8005b0c:	b29b      	uxth	r3, r3
 8005b0e:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8005b12:	45c8      	cmp	r8, r9
 8005b14:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8005b18:	4694      	mov	ip, r2
 8005b1a:	f841 4b04 	str.w	r4, [r1], #4
 8005b1e:	d8e7      	bhi.n	8005af0 <__mdiff+0x5c>
 8005b20:	45bc      	cmp	ip, r7
 8005b22:	d304      	bcc.n	8005b2e <__mdiff+0x9a>
 8005b24:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8005b28:	b183      	cbz	r3, 8005b4c <__mdiff+0xb8>
 8005b2a:	6106      	str	r6, [r0, #16]
 8005b2c:	e7c4      	b.n	8005ab8 <__mdiff+0x24>
 8005b2e:	f85c 4b04 	ldr.w	r4, [ip], #4
 8005b32:	b2a2      	uxth	r2, r4
 8005b34:	4472      	add	r2, lr
 8005b36:	1413      	asrs	r3, r2, #16
 8005b38:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8005b3c:	b292      	uxth	r2, r2
 8005b3e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005b42:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8005b46:	f841 2b04 	str.w	r2, [r1], #4
 8005b4a:	e7e9      	b.n	8005b20 <__mdiff+0x8c>
 8005b4c:	3e01      	subs	r6, #1
 8005b4e:	e7e9      	b.n	8005b24 <__mdiff+0x90>

08005b50 <__d2b>:
 8005b50:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8005b54:	461c      	mov	r4, r3
 8005b56:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 8005b5a:	2101      	movs	r1, #1
 8005b5c:	4690      	mov	r8, r2
 8005b5e:	f7ff fd6a 	bl	8005636 <_Balloc>
 8005b62:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8005b66:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8005b6a:	4607      	mov	r7, r0
 8005b6c:	bb34      	cbnz	r4, 8005bbc <__d2b+0x6c>
 8005b6e:	9201      	str	r2, [sp, #4]
 8005b70:	f1b8 0200 	subs.w	r2, r8, #0
 8005b74:	d027      	beq.n	8005bc6 <__d2b+0x76>
 8005b76:	a802      	add	r0, sp, #8
 8005b78:	f840 2d08 	str.w	r2, [r0, #-8]!
 8005b7c:	f7ff fe00 	bl	8005780 <__lo0bits>
 8005b80:	9900      	ldr	r1, [sp, #0]
 8005b82:	b1f0      	cbz	r0, 8005bc2 <__d2b+0x72>
 8005b84:	9a01      	ldr	r2, [sp, #4]
 8005b86:	f1c0 0320 	rsb	r3, r0, #32
 8005b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b8e:	430b      	orrs	r3, r1
 8005b90:	40c2      	lsrs	r2, r0
 8005b92:	617b      	str	r3, [r7, #20]
 8005b94:	9201      	str	r2, [sp, #4]
 8005b96:	9b01      	ldr	r3, [sp, #4]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	bf14      	ite	ne
 8005b9c:	2102      	movne	r1, #2
 8005b9e:	2101      	moveq	r1, #1
 8005ba0:	61bb      	str	r3, [r7, #24]
 8005ba2:	6139      	str	r1, [r7, #16]
 8005ba4:	b1c4      	cbz	r4, 8005bd8 <__d2b+0x88>
 8005ba6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8005baa:	4404      	add	r4, r0
 8005bac:	6034      	str	r4, [r6, #0]
 8005bae:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005bb2:	6028      	str	r0, [r5, #0]
 8005bb4:	4638      	mov	r0, r7
 8005bb6:	b002      	add	sp, #8
 8005bb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bbc:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005bc0:	e7d5      	b.n	8005b6e <__d2b+0x1e>
 8005bc2:	6179      	str	r1, [r7, #20]
 8005bc4:	e7e7      	b.n	8005b96 <__d2b+0x46>
 8005bc6:	a801      	add	r0, sp, #4
 8005bc8:	f7ff fdda 	bl	8005780 <__lo0bits>
 8005bcc:	2101      	movs	r1, #1
 8005bce:	9b01      	ldr	r3, [sp, #4]
 8005bd0:	6139      	str	r1, [r7, #16]
 8005bd2:	617b      	str	r3, [r7, #20]
 8005bd4:	3020      	adds	r0, #32
 8005bd6:	e7e5      	b.n	8005ba4 <__d2b+0x54>
 8005bd8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005bdc:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005be0:	6030      	str	r0, [r6, #0]
 8005be2:	6918      	ldr	r0, [r3, #16]
 8005be4:	f7ff fdad 	bl	8005742 <__hi0bits>
 8005be8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005bec:	e7e1      	b.n	8005bb2 <__d2b+0x62>

08005bee <_calloc_r>:
 8005bee:	b538      	push	{r3, r4, r5, lr}
 8005bf0:	fb02 f401 	mul.w	r4, r2, r1
 8005bf4:	4621      	mov	r1, r4
 8005bf6:	f000 f855 	bl	8005ca4 <_malloc_r>
 8005bfa:	4605      	mov	r5, r0
 8005bfc:	b118      	cbz	r0, 8005c06 <_calloc_r+0x18>
 8005bfe:	4622      	mov	r2, r4
 8005c00:	2100      	movs	r1, #0
 8005c02:	f7fe fa2d 	bl	8004060 <memset>
 8005c06:	4628      	mov	r0, r5
 8005c08:	bd38      	pop	{r3, r4, r5, pc}
	...

08005c0c <_free_r>:
 8005c0c:	b538      	push	{r3, r4, r5, lr}
 8005c0e:	4605      	mov	r5, r0
 8005c10:	2900      	cmp	r1, #0
 8005c12:	d043      	beq.n	8005c9c <_free_r+0x90>
 8005c14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c18:	1f0c      	subs	r4, r1, #4
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	bfb8      	it	lt
 8005c1e:	18e4      	addlt	r4, r4, r3
 8005c20:	f000 fa27 	bl	8006072 <__malloc_lock>
 8005c24:	4a1e      	ldr	r2, [pc, #120]	; (8005ca0 <_free_r+0x94>)
 8005c26:	6813      	ldr	r3, [r2, #0]
 8005c28:	4610      	mov	r0, r2
 8005c2a:	b933      	cbnz	r3, 8005c3a <_free_r+0x2e>
 8005c2c:	6063      	str	r3, [r4, #4]
 8005c2e:	6014      	str	r4, [r2, #0]
 8005c30:	4628      	mov	r0, r5
 8005c32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005c36:	f000 ba1d 	b.w	8006074 <__malloc_unlock>
 8005c3a:	42a3      	cmp	r3, r4
 8005c3c:	d90b      	bls.n	8005c56 <_free_r+0x4a>
 8005c3e:	6821      	ldr	r1, [r4, #0]
 8005c40:	1862      	adds	r2, r4, r1
 8005c42:	4293      	cmp	r3, r2
 8005c44:	bf01      	itttt	eq
 8005c46:	681a      	ldreq	r2, [r3, #0]
 8005c48:	685b      	ldreq	r3, [r3, #4]
 8005c4a:	1852      	addeq	r2, r2, r1
 8005c4c:	6022      	streq	r2, [r4, #0]
 8005c4e:	6063      	str	r3, [r4, #4]
 8005c50:	6004      	str	r4, [r0, #0]
 8005c52:	e7ed      	b.n	8005c30 <_free_r+0x24>
 8005c54:	4613      	mov	r3, r2
 8005c56:	685a      	ldr	r2, [r3, #4]
 8005c58:	b10a      	cbz	r2, 8005c5e <_free_r+0x52>
 8005c5a:	42a2      	cmp	r2, r4
 8005c5c:	d9fa      	bls.n	8005c54 <_free_r+0x48>
 8005c5e:	6819      	ldr	r1, [r3, #0]
 8005c60:	1858      	adds	r0, r3, r1
 8005c62:	42a0      	cmp	r0, r4
 8005c64:	d10b      	bne.n	8005c7e <_free_r+0x72>
 8005c66:	6820      	ldr	r0, [r4, #0]
 8005c68:	4401      	add	r1, r0
 8005c6a:	1858      	adds	r0, r3, r1
 8005c6c:	4282      	cmp	r2, r0
 8005c6e:	6019      	str	r1, [r3, #0]
 8005c70:	d1de      	bne.n	8005c30 <_free_r+0x24>
 8005c72:	6810      	ldr	r0, [r2, #0]
 8005c74:	6852      	ldr	r2, [r2, #4]
 8005c76:	4401      	add	r1, r0
 8005c78:	6019      	str	r1, [r3, #0]
 8005c7a:	605a      	str	r2, [r3, #4]
 8005c7c:	e7d8      	b.n	8005c30 <_free_r+0x24>
 8005c7e:	d902      	bls.n	8005c86 <_free_r+0x7a>
 8005c80:	230c      	movs	r3, #12
 8005c82:	602b      	str	r3, [r5, #0]
 8005c84:	e7d4      	b.n	8005c30 <_free_r+0x24>
 8005c86:	6820      	ldr	r0, [r4, #0]
 8005c88:	1821      	adds	r1, r4, r0
 8005c8a:	428a      	cmp	r2, r1
 8005c8c:	bf01      	itttt	eq
 8005c8e:	6811      	ldreq	r1, [r2, #0]
 8005c90:	6852      	ldreq	r2, [r2, #4]
 8005c92:	1809      	addeq	r1, r1, r0
 8005c94:	6021      	streq	r1, [r4, #0]
 8005c96:	6062      	str	r2, [r4, #4]
 8005c98:	605c      	str	r4, [r3, #4]
 8005c9a:	e7c9      	b.n	8005c30 <_free_r+0x24>
 8005c9c:	bd38      	pop	{r3, r4, r5, pc}
 8005c9e:	bf00      	nop
 8005ca0:	20000200 	.word	0x20000200

08005ca4 <_malloc_r>:
 8005ca4:	b570      	push	{r4, r5, r6, lr}
 8005ca6:	1ccd      	adds	r5, r1, #3
 8005ca8:	f025 0503 	bic.w	r5, r5, #3
 8005cac:	3508      	adds	r5, #8
 8005cae:	2d0c      	cmp	r5, #12
 8005cb0:	bf38      	it	cc
 8005cb2:	250c      	movcc	r5, #12
 8005cb4:	2d00      	cmp	r5, #0
 8005cb6:	4606      	mov	r6, r0
 8005cb8:	db01      	blt.n	8005cbe <_malloc_r+0x1a>
 8005cba:	42a9      	cmp	r1, r5
 8005cbc:	d903      	bls.n	8005cc6 <_malloc_r+0x22>
 8005cbe:	230c      	movs	r3, #12
 8005cc0:	6033      	str	r3, [r6, #0]
 8005cc2:	2000      	movs	r0, #0
 8005cc4:	bd70      	pop	{r4, r5, r6, pc}
 8005cc6:	f000 f9d4 	bl	8006072 <__malloc_lock>
 8005cca:	4a21      	ldr	r2, [pc, #132]	; (8005d50 <_malloc_r+0xac>)
 8005ccc:	6814      	ldr	r4, [r2, #0]
 8005cce:	4621      	mov	r1, r4
 8005cd0:	b991      	cbnz	r1, 8005cf8 <_malloc_r+0x54>
 8005cd2:	4c20      	ldr	r4, [pc, #128]	; (8005d54 <_malloc_r+0xb0>)
 8005cd4:	6823      	ldr	r3, [r4, #0]
 8005cd6:	b91b      	cbnz	r3, 8005ce0 <_malloc_r+0x3c>
 8005cd8:	4630      	mov	r0, r6
 8005cda:	f000 f98f 	bl	8005ffc <_sbrk_r>
 8005cde:	6020      	str	r0, [r4, #0]
 8005ce0:	4629      	mov	r1, r5
 8005ce2:	4630      	mov	r0, r6
 8005ce4:	f000 f98a 	bl	8005ffc <_sbrk_r>
 8005ce8:	1c43      	adds	r3, r0, #1
 8005cea:	d124      	bne.n	8005d36 <_malloc_r+0x92>
 8005cec:	230c      	movs	r3, #12
 8005cee:	4630      	mov	r0, r6
 8005cf0:	6033      	str	r3, [r6, #0]
 8005cf2:	f000 f9bf 	bl	8006074 <__malloc_unlock>
 8005cf6:	e7e4      	b.n	8005cc2 <_malloc_r+0x1e>
 8005cf8:	680b      	ldr	r3, [r1, #0]
 8005cfa:	1b5b      	subs	r3, r3, r5
 8005cfc:	d418      	bmi.n	8005d30 <_malloc_r+0x8c>
 8005cfe:	2b0b      	cmp	r3, #11
 8005d00:	d90f      	bls.n	8005d22 <_malloc_r+0x7e>
 8005d02:	600b      	str	r3, [r1, #0]
 8005d04:	18cc      	adds	r4, r1, r3
 8005d06:	50cd      	str	r5, [r1, r3]
 8005d08:	4630      	mov	r0, r6
 8005d0a:	f000 f9b3 	bl	8006074 <__malloc_unlock>
 8005d0e:	f104 000b 	add.w	r0, r4, #11
 8005d12:	1d23      	adds	r3, r4, #4
 8005d14:	f020 0007 	bic.w	r0, r0, #7
 8005d18:	1ac3      	subs	r3, r0, r3
 8005d1a:	d0d3      	beq.n	8005cc4 <_malloc_r+0x20>
 8005d1c:	425a      	negs	r2, r3
 8005d1e:	50e2      	str	r2, [r4, r3]
 8005d20:	e7d0      	b.n	8005cc4 <_malloc_r+0x20>
 8005d22:	684b      	ldr	r3, [r1, #4]
 8005d24:	428c      	cmp	r4, r1
 8005d26:	bf16      	itet	ne
 8005d28:	6063      	strne	r3, [r4, #4]
 8005d2a:	6013      	streq	r3, [r2, #0]
 8005d2c:	460c      	movne	r4, r1
 8005d2e:	e7eb      	b.n	8005d08 <_malloc_r+0x64>
 8005d30:	460c      	mov	r4, r1
 8005d32:	6849      	ldr	r1, [r1, #4]
 8005d34:	e7cc      	b.n	8005cd0 <_malloc_r+0x2c>
 8005d36:	1cc4      	adds	r4, r0, #3
 8005d38:	f024 0403 	bic.w	r4, r4, #3
 8005d3c:	42a0      	cmp	r0, r4
 8005d3e:	d005      	beq.n	8005d4c <_malloc_r+0xa8>
 8005d40:	1a21      	subs	r1, r4, r0
 8005d42:	4630      	mov	r0, r6
 8005d44:	f000 f95a 	bl	8005ffc <_sbrk_r>
 8005d48:	3001      	adds	r0, #1
 8005d4a:	d0cf      	beq.n	8005cec <_malloc_r+0x48>
 8005d4c:	6025      	str	r5, [r4, #0]
 8005d4e:	e7db      	b.n	8005d08 <_malloc_r+0x64>
 8005d50:	20000200 	.word	0x20000200
 8005d54:	20000204 	.word	0x20000204

08005d58 <__ssputs_r>:
 8005d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d5c:	688e      	ldr	r6, [r1, #8]
 8005d5e:	4682      	mov	sl, r0
 8005d60:	429e      	cmp	r6, r3
 8005d62:	460c      	mov	r4, r1
 8005d64:	4690      	mov	r8, r2
 8005d66:	4699      	mov	r9, r3
 8005d68:	d837      	bhi.n	8005dda <__ssputs_r+0x82>
 8005d6a:	898a      	ldrh	r2, [r1, #12]
 8005d6c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005d70:	d031      	beq.n	8005dd6 <__ssputs_r+0x7e>
 8005d72:	2302      	movs	r3, #2
 8005d74:	6825      	ldr	r5, [r4, #0]
 8005d76:	6909      	ldr	r1, [r1, #16]
 8005d78:	1a6f      	subs	r7, r5, r1
 8005d7a:	6965      	ldr	r5, [r4, #20]
 8005d7c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005d80:	fb95 f5f3 	sdiv	r5, r5, r3
 8005d84:	f109 0301 	add.w	r3, r9, #1
 8005d88:	443b      	add	r3, r7
 8005d8a:	429d      	cmp	r5, r3
 8005d8c:	bf38      	it	cc
 8005d8e:	461d      	movcc	r5, r3
 8005d90:	0553      	lsls	r3, r2, #21
 8005d92:	d530      	bpl.n	8005df6 <__ssputs_r+0x9e>
 8005d94:	4629      	mov	r1, r5
 8005d96:	f7ff ff85 	bl	8005ca4 <_malloc_r>
 8005d9a:	4606      	mov	r6, r0
 8005d9c:	b950      	cbnz	r0, 8005db4 <__ssputs_r+0x5c>
 8005d9e:	230c      	movs	r3, #12
 8005da0:	f04f 30ff 	mov.w	r0, #4294967295
 8005da4:	f8ca 3000 	str.w	r3, [sl]
 8005da8:	89a3      	ldrh	r3, [r4, #12]
 8005daa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005dae:	81a3      	strh	r3, [r4, #12]
 8005db0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005db4:	463a      	mov	r2, r7
 8005db6:	6921      	ldr	r1, [r4, #16]
 8005db8:	f7ff fc32 	bl	8005620 <memcpy>
 8005dbc:	89a3      	ldrh	r3, [r4, #12]
 8005dbe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005dc2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005dc6:	81a3      	strh	r3, [r4, #12]
 8005dc8:	6126      	str	r6, [r4, #16]
 8005dca:	443e      	add	r6, r7
 8005dcc:	6026      	str	r6, [r4, #0]
 8005dce:	464e      	mov	r6, r9
 8005dd0:	6165      	str	r5, [r4, #20]
 8005dd2:	1bed      	subs	r5, r5, r7
 8005dd4:	60a5      	str	r5, [r4, #8]
 8005dd6:	454e      	cmp	r6, r9
 8005dd8:	d900      	bls.n	8005ddc <__ssputs_r+0x84>
 8005dda:	464e      	mov	r6, r9
 8005ddc:	4632      	mov	r2, r6
 8005dde:	4641      	mov	r1, r8
 8005de0:	6820      	ldr	r0, [r4, #0]
 8005de2:	f000 f92d 	bl	8006040 <memmove>
 8005de6:	68a3      	ldr	r3, [r4, #8]
 8005de8:	2000      	movs	r0, #0
 8005dea:	1b9b      	subs	r3, r3, r6
 8005dec:	60a3      	str	r3, [r4, #8]
 8005dee:	6823      	ldr	r3, [r4, #0]
 8005df0:	441e      	add	r6, r3
 8005df2:	6026      	str	r6, [r4, #0]
 8005df4:	e7dc      	b.n	8005db0 <__ssputs_r+0x58>
 8005df6:	462a      	mov	r2, r5
 8005df8:	f000 f93d 	bl	8006076 <_realloc_r>
 8005dfc:	4606      	mov	r6, r0
 8005dfe:	2800      	cmp	r0, #0
 8005e00:	d1e2      	bne.n	8005dc8 <__ssputs_r+0x70>
 8005e02:	6921      	ldr	r1, [r4, #16]
 8005e04:	4650      	mov	r0, sl
 8005e06:	f7ff ff01 	bl	8005c0c <_free_r>
 8005e0a:	e7c8      	b.n	8005d9e <__ssputs_r+0x46>

08005e0c <_svfiprintf_r>:
 8005e0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e10:	461d      	mov	r5, r3
 8005e12:	898b      	ldrh	r3, [r1, #12]
 8005e14:	b09d      	sub	sp, #116	; 0x74
 8005e16:	061f      	lsls	r7, r3, #24
 8005e18:	4680      	mov	r8, r0
 8005e1a:	460c      	mov	r4, r1
 8005e1c:	4616      	mov	r6, r2
 8005e1e:	d50f      	bpl.n	8005e40 <_svfiprintf_r+0x34>
 8005e20:	690b      	ldr	r3, [r1, #16]
 8005e22:	b96b      	cbnz	r3, 8005e40 <_svfiprintf_r+0x34>
 8005e24:	2140      	movs	r1, #64	; 0x40
 8005e26:	f7ff ff3d 	bl	8005ca4 <_malloc_r>
 8005e2a:	6020      	str	r0, [r4, #0]
 8005e2c:	6120      	str	r0, [r4, #16]
 8005e2e:	b928      	cbnz	r0, 8005e3c <_svfiprintf_r+0x30>
 8005e30:	230c      	movs	r3, #12
 8005e32:	f8c8 3000 	str.w	r3, [r8]
 8005e36:	f04f 30ff 	mov.w	r0, #4294967295
 8005e3a:	e0c8      	b.n	8005fce <_svfiprintf_r+0x1c2>
 8005e3c:	2340      	movs	r3, #64	; 0x40
 8005e3e:	6163      	str	r3, [r4, #20]
 8005e40:	2300      	movs	r3, #0
 8005e42:	9309      	str	r3, [sp, #36]	; 0x24
 8005e44:	2320      	movs	r3, #32
 8005e46:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005e4a:	2330      	movs	r3, #48	; 0x30
 8005e4c:	f04f 0b01 	mov.w	fp, #1
 8005e50:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005e54:	9503      	str	r5, [sp, #12]
 8005e56:	4637      	mov	r7, r6
 8005e58:	463d      	mov	r5, r7
 8005e5a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005e5e:	b10b      	cbz	r3, 8005e64 <_svfiprintf_r+0x58>
 8005e60:	2b25      	cmp	r3, #37	; 0x25
 8005e62:	d13e      	bne.n	8005ee2 <_svfiprintf_r+0xd6>
 8005e64:	ebb7 0a06 	subs.w	sl, r7, r6
 8005e68:	d00b      	beq.n	8005e82 <_svfiprintf_r+0x76>
 8005e6a:	4653      	mov	r3, sl
 8005e6c:	4632      	mov	r2, r6
 8005e6e:	4621      	mov	r1, r4
 8005e70:	4640      	mov	r0, r8
 8005e72:	f7ff ff71 	bl	8005d58 <__ssputs_r>
 8005e76:	3001      	adds	r0, #1
 8005e78:	f000 80a4 	beq.w	8005fc4 <_svfiprintf_r+0x1b8>
 8005e7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e7e:	4453      	add	r3, sl
 8005e80:	9309      	str	r3, [sp, #36]	; 0x24
 8005e82:	783b      	ldrb	r3, [r7, #0]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	f000 809d 	beq.w	8005fc4 <_svfiprintf_r+0x1b8>
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	f04f 32ff 	mov.w	r2, #4294967295
 8005e90:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005e94:	9304      	str	r3, [sp, #16]
 8005e96:	9307      	str	r3, [sp, #28]
 8005e98:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005e9c:	931a      	str	r3, [sp, #104]	; 0x68
 8005e9e:	462f      	mov	r7, r5
 8005ea0:	2205      	movs	r2, #5
 8005ea2:	f817 1b01 	ldrb.w	r1, [r7], #1
 8005ea6:	4850      	ldr	r0, [pc, #320]	; (8005fe8 <_svfiprintf_r+0x1dc>)
 8005ea8:	f7ff fbac 	bl	8005604 <memchr>
 8005eac:	9b04      	ldr	r3, [sp, #16]
 8005eae:	b9d0      	cbnz	r0, 8005ee6 <_svfiprintf_r+0xda>
 8005eb0:	06d9      	lsls	r1, r3, #27
 8005eb2:	bf44      	itt	mi
 8005eb4:	2220      	movmi	r2, #32
 8005eb6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005eba:	071a      	lsls	r2, r3, #28
 8005ebc:	bf44      	itt	mi
 8005ebe:	222b      	movmi	r2, #43	; 0x2b
 8005ec0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005ec4:	782a      	ldrb	r2, [r5, #0]
 8005ec6:	2a2a      	cmp	r2, #42	; 0x2a
 8005ec8:	d015      	beq.n	8005ef6 <_svfiprintf_r+0xea>
 8005eca:	462f      	mov	r7, r5
 8005ecc:	2000      	movs	r0, #0
 8005ece:	250a      	movs	r5, #10
 8005ed0:	9a07      	ldr	r2, [sp, #28]
 8005ed2:	4639      	mov	r1, r7
 8005ed4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005ed8:	3b30      	subs	r3, #48	; 0x30
 8005eda:	2b09      	cmp	r3, #9
 8005edc:	d94d      	bls.n	8005f7a <_svfiprintf_r+0x16e>
 8005ede:	b1b8      	cbz	r0, 8005f10 <_svfiprintf_r+0x104>
 8005ee0:	e00f      	b.n	8005f02 <_svfiprintf_r+0xf6>
 8005ee2:	462f      	mov	r7, r5
 8005ee4:	e7b8      	b.n	8005e58 <_svfiprintf_r+0x4c>
 8005ee6:	4a40      	ldr	r2, [pc, #256]	; (8005fe8 <_svfiprintf_r+0x1dc>)
 8005ee8:	463d      	mov	r5, r7
 8005eea:	1a80      	subs	r0, r0, r2
 8005eec:	fa0b f000 	lsl.w	r0, fp, r0
 8005ef0:	4318      	orrs	r0, r3
 8005ef2:	9004      	str	r0, [sp, #16]
 8005ef4:	e7d3      	b.n	8005e9e <_svfiprintf_r+0x92>
 8005ef6:	9a03      	ldr	r2, [sp, #12]
 8005ef8:	1d11      	adds	r1, r2, #4
 8005efa:	6812      	ldr	r2, [r2, #0]
 8005efc:	9103      	str	r1, [sp, #12]
 8005efe:	2a00      	cmp	r2, #0
 8005f00:	db01      	blt.n	8005f06 <_svfiprintf_r+0xfa>
 8005f02:	9207      	str	r2, [sp, #28]
 8005f04:	e004      	b.n	8005f10 <_svfiprintf_r+0x104>
 8005f06:	4252      	negs	r2, r2
 8005f08:	f043 0302 	orr.w	r3, r3, #2
 8005f0c:	9207      	str	r2, [sp, #28]
 8005f0e:	9304      	str	r3, [sp, #16]
 8005f10:	783b      	ldrb	r3, [r7, #0]
 8005f12:	2b2e      	cmp	r3, #46	; 0x2e
 8005f14:	d10c      	bne.n	8005f30 <_svfiprintf_r+0x124>
 8005f16:	787b      	ldrb	r3, [r7, #1]
 8005f18:	2b2a      	cmp	r3, #42	; 0x2a
 8005f1a:	d133      	bne.n	8005f84 <_svfiprintf_r+0x178>
 8005f1c:	9b03      	ldr	r3, [sp, #12]
 8005f1e:	3702      	adds	r7, #2
 8005f20:	1d1a      	adds	r2, r3, #4
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	9203      	str	r2, [sp, #12]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	bfb8      	it	lt
 8005f2a:	f04f 33ff 	movlt.w	r3, #4294967295
 8005f2e:	9305      	str	r3, [sp, #20]
 8005f30:	4d2e      	ldr	r5, [pc, #184]	; (8005fec <_svfiprintf_r+0x1e0>)
 8005f32:	2203      	movs	r2, #3
 8005f34:	7839      	ldrb	r1, [r7, #0]
 8005f36:	4628      	mov	r0, r5
 8005f38:	f7ff fb64 	bl	8005604 <memchr>
 8005f3c:	b138      	cbz	r0, 8005f4e <_svfiprintf_r+0x142>
 8005f3e:	2340      	movs	r3, #64	; 0x40
 8005f40:	1b40      	subs	r0, r0, r5
 8005f42:	fa03 f000 	lsl.w	r0, r3, r0
 8005f46:	9b04      	ldr	r3, [sp, #16]
 8005f48:	3701      	adds	r7, #1
 8005f4a:	4303      	orrs	r3, r0
 8005f4c:	9304      	str	r3, [sp, #16]
 8005f4e:	7839      	ldrb	r1, [r7, #0]
 8005f50:	2206      	movs	r2, #6
 8005f52:	4827      	ldr	r0, [pc, #156]	; (8005ff0 <_svfiprintf_r+0x1e4>)
 8005f54:	1c7e      	adds	r6, r7, #1
 8005f56:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005f5a:	f7ff fb53 	bl	8005604 <memchr>
 8005f5e:	2800      	cmp	r0, #0
 8005f60:	d038      	beq.n	8005fd4 <_svfiprintf_r+0x1c8>
 8005f62:	4b24      	ldr	r3, [pc, #144]	; (8005ff4 <_svfiprintf_r+0x1e8>)
 8005f64:	bb13      	cbnz	r3, 8005fac <_svfiprintf_r+0x1a0>
 8005f66:	9b03      	ldr	r3, [sp, #12]
 8005f68:	3307      	adds	r3, #7
 8005f6a:	f023 0307 	bic.w	r3, r3, #7
 8005f6e:	3308      	adds	r3, #8
 8005f70:	9303      	str	r3, [sp, #12]
 8005f72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f74:	444b      	add	r3, r9
 8005f76:	9309      	str	r3, [sp, #36]	; 0x24
 8005f78:	e76d      	b.n	8005e56 <_svfiprintf_r+0x4a>
 8005f7a:	fb05 3202 	mla	r2, r5, r2, r3
 8005f7e:	2001      	movs	r0, #1
 8005f80:	460f      	mov	r7, r1
 8005f82:	e7a6      	b.n	8005ed2 <_svfiprintf_r+0xc6>
 8005f84:	2300      	movs	r3, #0
 8005f86:	250a      	movs	r5, #10
 8005f88:	4619      	mov	r1, r3
 8005f8a:	3701      	adds	r7, #1
 8005f8c:	9305      	str	r3, [sp, #20]
 8005f8e:	4638      	mov	r0, r7
 8005f90:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005f94:	3a30      	subs	r2, #48	; 0x30
 8005f96:	2a09      	cmp	r2, #9
 8005f98:	d903      	bls.n	8005fa2 <_svfiprintf_r+0x196>
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d0c8      	beq.n	8005f30 <_svfiprintf_r+0x124>
 8005f9e:	9105      	str	r1, [sp, #20]
 8005fa0:	e7c6      	b.n	8005f30 <_svfiprintf_r+0x124>
 8005fa2:	fb05 2101 	mla	r1, r5, r1, r2
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	4607      	mov	r7, r0
 8005faa:	e7f0      	b.n	8005f8e <_svfiprintf_r+0x182>
 8005fac:	ab03      	add	r3, sp, #12
 8005fae:	9300      	str	r3, [sp, #0]
 8005fb0:	4622      	mov	r2, r4
 8005fb2:	4b11      	ldr	r3, [pc, #68]	; (8005ff8 <_svfiprintf_r+0x1ec>)
 8005fb4:	a904      	add	r1, sp, #16
 8005fb6:	4640      	mov	r0, r8
 8005fb8:	f7fe f8ec 	bl	8004194 <_printf_float>
 8005fbc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005fc0:	4681      	mov	r9, r0
 8005fc2:	d1d6      	bne.n	8005f72 <_svfiprintf_r+0x166>
 8005fc4:	89a3      	ldrh	r3, [r4, #12]
 8005fc6:	065b      	lsls	r3, r3, #25
 8005fc8:	f53f af35 	bmi.w	8005e36 <_svfiprintf_r+0x2a>
 8005fcc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005fce:	b01d      	add	sp, #116	; 0x74
 8005fd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fd4:	ab03      	add	r3, sp, #12
 8005fd6:	9300      	str	r3, [sp, #0]
 8005fd8:	4622      	mov	r2, r4
 8005fda:	4b07      	ldr	r3, [pc, #28]	; (8005ff8 <_svfiprintf_r+0x1ec>)
 8005fdc:	a904      	add	r1, sp, #16
 8005fde:	4640      	mov	r0, r8
 8005fe0:	f7fe fb84 	bl	80046ec <_printf_i>
 8005fe4:	e7ea      	b.n	8005fbc <_svfiprintf_r+0x1b0>
 8005fe6:	bf00      	nop
 8005fe8:	08006284 	.word	0x08006284
 8005fec:	0800628a 	.word	0x0800628a
 8005ff0:	0800628e 	.word	0x0800628e
 8005ff4:	08004195 	.word	0x08004195
 8005ff8:	08005d59 	.word	0x08005d59

08005ffc <_sbrk_r>:
 8005ffc:	b538      	push	{r3, r4, r5, lr}
 8005ffe:	2300      	movs	r3, #0
 8006000:	4c05      	ldr	r4, [pc, #20]	; (8006018 <_sbrk_r+0x1c>)
 8006002:	4605      	mov	r5, r0
 8006004:	4608      	mov	r0, r1
 8006006:	6023      	str	r3, [r4, #0]
 8006008:	f7fd ff7a 	bl	8003f00 <_sbrk>
 800600c:	1c43      	adds	r3, r0, #1
 800600e:	d102      	bne.n	8006016 <_sbrk_r+0x1a>
 8006010:	6823      	ldr	r3, [r4, #0]
 8006012:	b103      	cbz	r3, 8006016 <_sbrk_r+0x1a>
 8006014:	602b      	str	r3, [r5, #0]
 8006016:	bd38      	pop	{r3, r4, r5, pc}
 8006018:	20000378 	.word	0x20000378

0800601c <__ascii_mbtowc>:
 800601c:	b082      	sub	sp, #8
 800601e:	b901      	cbnz	r1, 8006022 <__ascii_mbtowc+0x6>
 8006020:	a901      	add	r1, sp, #4
 8006022:	b142      	cbz	r2, 8006036 <__ascii_mbtowc+0x1a>
 8006024:	b14b      	cbz	r3, 800603a <__ascii_mbtowc+0x1e>
 8006026:	7813      	ldrb	r3, [r2, #0]
 8006028:	600b      	str	r3, [r1, #0]
 800602a:	7812      	ldrb	r2, [r2, #0]
 800602c:	1c10      	adds	r0, r2, #0
 800602e:	bf18      	it	ne
 8006030:	2001      	movne	r0, #1
 8006032:	b002      	add	sp, #8
 8006034:	4770      	bx	lr
 8006036:	4610      	mov	r0, r2
 8006038:	e7fb      	b.n	8006032 <__ascii_mbtowc+0x16>
 800603a:	f06f 0001 	mvn.w	r0, #1
 800603e:	e7f8      	b.n	8006032 <__ascii_mbtowc+0x16>

08006040 <memmove>:
 8006040:	4288      	cmp	r0, r1
 8006042:	b510      	push	{r4, lr}
 8006044:	eb01 0302 	add.w	r3, r1, r2
 8006048:	d807      	bhi.n	800605a <memmove+0x1a>
 800604a:	1e42      	subs	r2, r0, #1
 800604c:	4299      	cmp	r1, r3
 800604e:	d00a      	beq.n	8006066 <memmove+0x26>
 8006050:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006054:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006058:	e7f8      	b.n	800604c <memmove+0xc>
 800605a:	4283      	cmp	r3, r0
 800605c:	d9f5      	bls.n	800604a <memmove+0xa>
 800605e:	1881      	adds	r1, r0, r2
 8006060:	1ad2      	subs	r2, r2, r3
 8006062:	42d3      	cmn	r3, r2
 8006064:	d100      	bne.n	8006068 <memmove+0x28>
 8006066:	bd10      	pop	{r4, pc}
 8006068:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800606c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006070:	e7f7      	b.n	8006062 <memmove+0x22>

08006072 <__malloc_lock>:
 8006072:	4770      	bx	lr

08006074 <__malloc_unlock>:
 8006074:	4770      	bx	lr

08006076 <_realloc_r>:
 8006076:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006078:	4607      	mov	r7, r0
 800607a:	4614      	mov	r4, r2
 800607c:	460e      	mov	r6, r1
 800607e:	b921      	cbnz	r1, 800608a <_realloc_r+0x14>
 8006080:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006084:	4611      	mov	r1, r2
 8006086:	f7ff be0d 	b.w	8005ca4 <_malloc_r>
 800608a:	b922      	cbnz	r2, 8006096 <_realloc_r+0x20>
 800608c:	f7ff fdbe 	bl	8005c0c <_free_r>
 8006090:	4625      	mov	r5, r4
 8006092:	4628      	mov	r0, r5
 8006094:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006096:	f000 f821 	bl	80060dc <_malloc_usable_size_r>
 800609a:	42a0      	cmp	r0, r4
 800609c:	d20f      	bcs.n	80060be <_realloc_r+0x48>
 800609e:	4621      	mov	r1, r4
 80060a0:	4638      	mov	r0, r7
 80060a2:	f7ff fdff 	bl	8005ca4 <_malloc_r>
 80060a6:	4605      	mov	r5, r0
 80060a8:	2800      	cmp	r0, #0
 80060aa:	d0f2      	beq.n	8006092 <_realloc_r+0x1c>
 80060ac:	4631      	mov	r1, r6
 80060ae:	4622      	mov	r2, r4
 80060b0:	f7ff fab6 	bl	8005620 <memcpy>
 80060b4:	4631      	mov	r1, r6
 80060b6:	4638      	mov	r0, r7
 80060b8:	f7ff fda8 	bl	8005c0c <_free_r>
 80060bc:	e7e9      	b.n	8006092 <_realloc_r+0x1c>
 80060be:	4635      	mov	r5, r6
 80060c0:	e7e7      	b.n	8006092 <_realloc_r+0x1c>

080060c2 <__ascii_wctomb>:
 80060c2:	b149      	cbz	r1, 80060d8 <__ascii_wctomb+0x16>
 80060c4:	2aff      	cmp	r2, #255	; 0xff
 80060c6:	bf8b      	itete	hi
 80060c8:	238a      	movhi	r3, #138	; 0x8a
 80060ca:	700a      	strbls	r2, [r1, #0]
 80060cc:	6003      	strhi	r3, [r0, #0]
 80060ce:	2001      	movls	r0, #1
 80060d0:	bf88      	it	hi
 80060d2:	f04f 30ff 	movhi.w	r0, #4294967295
 80060d6:	4770      	bx	lr
 80060d8:	4608      	mov	r0, r1
 80060da:	4770      	bx	lr

080060dc <_malloc_usable_size_r>:
 80060dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060e0:	1f18      	subs	r0, r3, #4
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	bfbc      	itt	lt
 80060e6:	580b      	ldrlt	r3, [r1, r0]
 80060e8:	18c0      	addlt	r0, r0, r3
 80060ea:	4770      	bx	lr

080060ec <_init>:
 80060ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060ee:	bf00      	nop
 80060f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060f2:	bc08      	pop	{r3}
 80060f4:	469e      	mov	lr, r3
 80060f6:	4770      	bx	lr

080060f8 <_fini>:
 80060f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060fa:	bf00      	nop
 80060fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060fe:	bc08      	pop	{r3}
 8006100:	469e      	mov	lr, r3
 8006102:	4770      	bx	lr
