Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
<<<<<<< HEAD
Running: D:/Program/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Accelerator_tb_behav xil_defaultlib.Accelerator_tb xil_defaultlib.glbl -log elaborate.log 
=======
Running: D:/Program/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ENV_tb_behav xil_defaultlib.ENV_tb xil_defaultlib.glbl -log elaborate.log 
>>>>>>> parent of ae750207 (shfcuidtf7)
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
<<<<<<< HEAD
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
=======
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RD
Compiling module xil_defaultlib.SD_default
Compiling module xil_defaultlib.ENV
Compiling module xil_defaultlib.ENV_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ENV_tb_behav
>>>>>>> parent of ae750207 (shfcuidtf7)
