
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003663                       # Number of seconds simulated
sim_ticks                                  3663235746                       # Number of ticks simulated
final_tick                               530655674358                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  69430                       # Simulator instruction rate (inst/s)
host_op_rate                                    87805                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 126013                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889596                       # Number of bytes of host memory used
host_seconds                                 29070.25                       # Real time elapsed on the host
sim_insts                                  2018336320                       # Number of instructions simulated
sim_ops                                    2552510933                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       333440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       110848                       # Number of bytes read from this memory
system.physmem.bytes_read::total               455424                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11136                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       134912                       # Number of bytes written to this memory
system.physmem.bytes_written::total            134912                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2605                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          866                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3558                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1054                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1054                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1467555                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     91023353                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1572380                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     30259587                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               124322875                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1467555                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1572380                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3039935                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          36828643                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               36828643                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          36828643                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1467555                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     91023353                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1572380                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     30259587                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              161151518                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8784739                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3147561                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2553661                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214252                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1293481                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1236461                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          334900                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9227                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3291435                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17332182                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3147561                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1571361                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3658007                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1128166                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        627645                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1621511                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       100778                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8486110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.518706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.322938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4828103     56.89%     56.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          228071      2.69%     59.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          259396      3.06%     62.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          474180      5.59%     68.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          216761      2.55%     70.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          328547      3.87%     74.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          179534      2.12%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          154515      1.82%     78.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1817003     21.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8486110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.358299                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.972988                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3472657                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       579649                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3491450                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35466                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        906887                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535464                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2121                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20643063                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4983                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        906887                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3663225                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         146434                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       172603                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3331973                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       264983                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19827807                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4140                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        142478                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77225                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1122                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27760297                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92357647                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92357647                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060676                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10699610                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4196                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2540                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           679189                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1851202                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       945024                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13290                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       346464                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18623367                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4203                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14983617                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29437                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6297836                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18871863                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          830                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8486110                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.765664                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.918536                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2995588     35.30%     35.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1777779     20.95%     56.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1243021     14.65%     70.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       849650     10.01%     80.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       700128      8.25%     89.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       383869      4.52%     93.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       375710      4.43%     98.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        86191      1.02%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74174      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8486110                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108594     76.75%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             2      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15741     11.13%     87.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17148     12.12%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12496116     83.40%     83.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212230      1.42%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1492598      9.96%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       781023      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14983617                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.705642                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             141485                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009443                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38624266                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24925567                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14550732                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15125102                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29697                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       725858                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          215                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          172                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       239807                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        906887                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          56861                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9054                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18627575                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65476                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1851202                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       945024                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2521                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6581                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          172                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126268                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       123559                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249827                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14701245                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393060                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       282372                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2145045                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2082012                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            751985                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.673498                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14562247                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14550732                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9528159                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26737712                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.656365                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356357                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281689                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6345938                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3373                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       216964                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7579223                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.620442                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.158346                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3021140     39.86%     39.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049810     27.05%     66.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       840432     11.09%     77.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       419118      5.53%     83.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       429962      5.67%     89.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       169560      2.24%     91.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       186159      2.46%     93.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95277      1.26%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       367765      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7579223                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281689                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830560                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125343                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765815                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064712                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249904                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       367765                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25838916                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38162979                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4993                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 298629                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.878474                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.878474                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.138338                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.138338                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66087484                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20117222                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19086174                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3368                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 8784739                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3296962                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2686957                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       217778                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1341390                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1278708                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          351347                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9602                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3390517                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              18008321                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3296962                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1630055                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3771451                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1176252                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        514390                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           47                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1663802                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        94152                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8631782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.584665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.373931                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4860331     56.31%     56.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          262672      3.04%     59.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          273925      3.17%     62.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          432397      5.01%     67.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          203928      2.36%     69.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          289500      3.35%     73.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          194447      2.25%     75.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          143996      1.67%     77.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1970586     22.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8631782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.375306                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.049955                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3571097                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       467636                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3608346                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        30267                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        954430                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       558867                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          969                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21514249                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3767                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        954430                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3751088                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         105142                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       129339                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3456505                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       235272                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20739095                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           40                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        135944                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        69867                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     29038007                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     96686985                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     96686985                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17709783                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11328191                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3562                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1818                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           619832                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1931145                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       996720                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10584                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       299272                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19438778                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3580                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15435925                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28132                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6703564                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20686095                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8631782                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.788266                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.933057                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2994624     34.69%     34.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1878461     21.76%     56.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1210287     14.02%     70.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       818307      9.48%     79.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       761321      8.82%     88.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       421713      4.89%     93.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       381864      4.42%     98.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        84704      0.98%     99.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        80501      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8631782                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         116579     77.68%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17120     11.41%     89.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16372     10.91%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12881288     83.45%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       205331      1.33%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1741      0.01%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1528397      9.90%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       819168      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15435925                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.757130                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             150071                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009722                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39681833                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     26146034                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14994759                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15585996                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        21818                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       772120                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          116                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       263124                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        954430                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          61639                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12917                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19442364                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        47662                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1931145                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       996720                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1810                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10708                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          116                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       130023                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       124008                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       254031                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15155903                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1427866                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       280020                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2215745                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2154628                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            787879                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.725254                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15006124                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14994759                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9844645                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27987034                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.706910                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351757                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10319871                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12706041                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6736334                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3554                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       219828                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7677352                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.655003                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.175809                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2935811     38.24%     38.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2176527     28.35%     66.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       865613     11.27%     77.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       433469      5.65%     83.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       398359      5.19%     88.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       180778      2.35%     91.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       196519      2.56%     93.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       100767      1.31%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       389509      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7677352                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10319871                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12706041                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1892613                       # Number of memory references committed
system.switch_cpus1.commit.loads              1159022                       # Number of loads committed
system.switch_cpus1.commit.membars               1770                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1834637                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11446250                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       261956                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       389509                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26730036                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39840244                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3714                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 152957                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10319871                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12706041                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10319871                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.851245                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.851245                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.174750                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.174750                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68046032                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20791919                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19808052                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3540                       # number of misc regfile writes
system.l20.replacements                          2648                       # number of replacements
system.l20.tagsinuse                      4094.476134                       # Cycle average of tags in use
system.l20.total_refs                          343136                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6744                       # Sample count of references to valid blocks.
system.l20.avg_refs                         50.880190                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           44.227840                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    35.929163                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   977.501894                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3036.817237                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.010798                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.008772                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.238648                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.741410                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999628                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4889                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4893                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1625                       # number of Writeback hits
system.l20.Writeback_hits::total                 1625                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           61                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   61                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4950                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4954                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4950                       # number of overall hits
system.l20.overall_hits::total                   4954                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2605                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2647                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2605                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2647                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2605                       # number of overall misses
system.l20.overall_misses::total                 2647                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      5980145                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    236977751                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      242957896                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      5980145                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    236977751                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       242957896                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      5980145                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    236977751                       # number of overall miss cycles
system.l20.overall_miss_latency::total      242957896                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7494                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7540                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1625                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1625                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           61                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               61                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7555                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7601                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7555                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7601                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.347611                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.351061                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.344805                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.348244                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.344805                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.348244                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 142384.404762                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 90970.345873                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 91786.133736                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 142384.404762                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 90970.345873                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 91786.133736                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 142384.404762                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 90970.345873                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 91786.133736                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 551                       # number of writebacks
system.l20.writebacks::total                      551                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2605                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2647                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2605                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2647                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2605                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2647                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5666709                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    217617106                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    223283815                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5666709                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    217617106                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    223283815                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5666709                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    217617106                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    223283815                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.347611                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.351061                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.344805                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.348244                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.344805                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.348244                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 134921.642857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 83538.236468                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 84353.537968                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 134921.642857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 83538.236468                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 84353.537968                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 134921.642857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 83538.236468                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 84353.537968                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           913                       # number of replacements
system.l21.tagsinuse                      4094.094291                       # Cycle average of tags in use
system.l21.total_refs                          293308                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5005                       # Sample count of references to valid blocks.
system.l21.avg_refs                         58.602997                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           90.614490                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    41.102095                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   406.714515                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3555.663190                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.022123                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.010035                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.099296                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.868082                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999535                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3614                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3617                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1078                       # number of Writeback hits
system.l21.Writeback_hits::total                 1078                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           56                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   56                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3670                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3673                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3670                       # number of overall hits
system.l21.overall_hits::total                   3673                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          866                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  911                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          866                       # number of demand (read+write) misses
system.l21.demand_misses::total                   911                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          866                       # number of overall misses
system.l21.overall_misses::total                  911                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      6519940                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     78192304                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       84712244                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      6519940                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     78192304                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        84712244                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      6519940                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     78192304                       # number of overall miss cycles
system.l21.overall_miss_latency::total       84712244                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           48                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4480                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4528                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1078                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1078                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           56                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               56                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           48                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4536                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4584                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           48                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4536                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4584                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.193304                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.201193                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.190917                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.198735                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.190917                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.198735                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 144887.555556                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 90291.344111                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 92988.193194                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 144887.555556                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 90291.344111                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 92988.193194                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 144887.555556                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 90291.344111                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 92988.193194                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 503                       # number of writebacks
system.l21.writebacks::total                      503                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          866                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             911                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          866                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              911                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          866                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             911                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      6173504                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     71452329                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     77625833                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      6173504                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     71452329                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     77625833                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      6173504                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     71452329                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     77625833                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.193304                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.201193                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.190917                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.198735                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.190917                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.198735                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 137188.977778                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 82508.463048                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 85209.476400                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 137188.977778                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 82508.463048                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 85209.476400                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 137188.977778                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 82508.463048                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 85209.476400                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               514.645561                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001630167                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1933648.971042                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.645561                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068342                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.824753                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1621440                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1621440                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1621440                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1621440                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1621440                       # number of overall hits
system.cpu0.icache.overall_hits::total        1621440                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           71                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           71                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            71                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           71                       # number of overall misses
system.cpu0.icache.overall_misses::total           71                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     10355618                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     10355618                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     10355618                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     10355618                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     10355618                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     10355618                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1621511                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1621511                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1621511                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1621511                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1621511                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1621511                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 145853.774648                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 145853.774648                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 145853.774648                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 145853.774648                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 145853.774648                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 145853.774648                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           25                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           25                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6221530                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6221530                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6221530                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6221530                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6221530                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6221530                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 135250.652174                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 135250.652174                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 135250.652174                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 135250.652174                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 135250.652174                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 135250.652174                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7555                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164580608                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7811                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21070.363334                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.547550                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.452450                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888858                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111142                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1085782                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1085782                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701547                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701547                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2448                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2448                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1684                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1684                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1787329                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1787329                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1787329                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1787329                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14742                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14742                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          232                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          232                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14974                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14974                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14974                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14974                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    702440567                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    702440567                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9106139                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9106139                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    711546706                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    711546706                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    711546706                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    711546706                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1100524                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1100524                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2448                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2448                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1684                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1684                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1802303                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1802303                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1802303                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1802303                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013395                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013395                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000331                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000331                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008308                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008308                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008308                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008308                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 47648.932777                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 47648.932777                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 39250.599138                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39250.599138                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 47518.813009                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 47518.813009                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 47518.813009                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 47518.813009                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1625                       # number of writebacks
system.cpu0.dcache.writebacks::total             1625                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7248                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7248                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          171                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          171                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7419                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7419                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7419                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7419                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7494                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7494                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           61                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           61                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7555                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7555                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7555                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7555                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    281968742                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    281968742                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1575311                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1575311                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    283544053                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    283544053                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    283544053                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    283544053                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006809                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006809                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004192                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004192                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004192                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004192                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 37625.933013                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 37625.933013                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 25824.770492                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25824.770492                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 37530.648974                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 37530.648974                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 37530.648974                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 37530.648974                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               505.467055                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999688996                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   510                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1960174.501961                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    43.467055                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.069659                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.810043                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1663738                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1663738                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1663738                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1663738                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1663738                       # number of overall hits
system.cpu1.icache.overall_hits::total        1663738                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           64                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           64                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           64                       # number of overall misses
system.cpu1.icache.overall_misses::total           64                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      9497501                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      9497501                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      9497501                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      9497501                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      9497501                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      9497501                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1663802                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1663802                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1663802                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1663802                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1663802                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1663802                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 148398.453125                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 148398.453125                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 148398.453125                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 148398.453125                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 148398.453125                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 148398.453125                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           48                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           48                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6866346                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6866346                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6866346                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6866346                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6866346                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6866346                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 143048.875000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 143048.875000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 143048.875000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 143048.875000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 143048.875000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 143048.875000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4536                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153096864                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4792                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              31948.427379                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.157956                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.842044                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.875617                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.124383                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1118077                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1118077                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       729844                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        729844                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1772                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1772                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1770                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1770                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1847921                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1847921                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1847921                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1847921                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11195                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11195                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          180                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          180                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11375                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11375                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11375                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11375                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    478937195                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    478937195                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5894648                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5894648                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    484831843                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    484831843                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    484831843                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    484831843                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1129272                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1129272                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       730024                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       730024                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1772                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1772                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1770                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1770                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1859296                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1859296                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1859296                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1859296                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009913                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009913                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000247                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000247                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006118                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006118                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006118                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006118                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 42781.348370                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 42781.348370                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32748.044444                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32748.044444                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 42622.579604                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 42622.579604                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 42622.579604                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 42622.579604                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1078                       # number of writebacks
system.cpu1.dcache.writebacks::total             1078                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6715                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6715                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          124                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          124                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6839                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6839                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6839                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6839                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4480                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4480                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4536                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4536                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4536                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4536                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    107825007                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    107825007                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1285433                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1285433                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    109110440                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    109110440                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    109110440                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    109110440                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003967                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003967                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002440                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002440                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002440                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002440                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24068.081920                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24068.081920                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22954.160714                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22954.160714                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24054.329806                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24054.329806                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24054.329806                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24054.329806                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
