Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4.2 (lin64) Build 1494164 Fri Feb 26 04:18:54 MST 2016
| Date         : Mon Oct 31 17:05:30 2016
| Host         : tagesHPZ240 running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_control_sets -verbose -file BD_wrapper_control_sets_placed.rpt
| Design       : BD_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   263 |
| Minimum Number of register sites lost to control set restrictions |  1024 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             655 |          292 |
| No           | No                    | Yes                    |             214 |           86 |
| No           | Yes                   | No                     |             933 |          404 |
| Yes          | No                    | No                     |             872 |          266 |
| Yes          | No                    | Yes                    |             872 |          245 |
| Yes          | Yes                   | No                     |            3846 |         1185 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|          Clock Signal          |                                                                                                Enable Signal                                                                                                |                                                        Set/Reset Signal                                                       | Slice Load Count | Bel Load Count |
+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  BD_i/mdm_1/U0/Ext_JTAG_UPDATE | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_n_0           |                1 |              1 |
|  BD_i/mdm_1/U0/Ext_JTAG_UPDATE | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg_n_0           |                1 |              1 |
|  BD_i/mdm_1/U0/Ext_JTAG_UPDATE | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_n_0           |                1 |              1 |
|  BD_i/mdm_1/U0/Ext_JTAG_UPDATE | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0           |                1 |              1 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                           |                1 |              1 |
| ~BD_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                             | BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0                                                                                   |                1 |              1 |
|  BD_i/mdm_1/U0/Ext_JTAG_UPDATE | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0           |                1 |              1 |
|  BD_i/mdm_1/U0/Ext_JTAG_UPDATE | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i_reg_n_0            |                1 |              1 |
|  BD_i/mdm_1/U0/Ext_JTAG_UPDATE | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0           |                1 |              1 |
|  BD_i/mdm_1/U0/Ext_JTAG_UPDATE | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_n_0           |                1 |              1 |
|  BD_i/mdm_1/U0/Ext_JTAG_UPDATE | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i_reg_n_0            |                1 |              1 |
|  BD_i/mdm_1/U0/Ext_JTAG_UPDATE | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg_n_0           |                1 |              1 |
|  BD_i/mdm_1/U0/Ext_JTAG_UPDATE | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i_reg_n_0            |                1 |              1 |
|  BD_i/mdm_1/U0/Ext_JTAG_UPDATE | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0           |                1 |              1 |
|  BD_i/mdm_1/U0/Ext_JTAG_UPDATE | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg_n_0           |                1 |              1 |
|  BD_i/mdm_1/U0/Ext_JTAG_UPDATE | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i_reg_n_0            |                1 |              1 |
| ~BD_i/mdm_1/U0/Ext_JTAG_DRCK   | BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                                                 | BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                    |                1 |              1 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                           |                1 |              1 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                           |                1 |              1 |
|  BD_i/mdm_1/U0/Ext_JTAG_UPDATE | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_n_0           |                1 |              1 |
|  BD_i/mdm_1/U0/Ext_JTAG_UPDATE | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg_n_0           |                1 |              1 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                           |                1 |              1 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/src_buffer                                                                                                                         | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                1 |              2 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/send_counter[1]_i_1_n_0                                                                                                            | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                2 |              2 |
|  BD_i/mdm_1/U0/Ext_JTAG_UPDATE | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                    | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                   |                1 |              2 |
|  BD_i/mdm_1/U0/Ext_JTAG_UPDATE | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                    | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                   |                1 |              2 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/src_buffer                                                                                                                         | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                1 |              2 |
|  BD_i/mdm_1/U0/Ext_JTAG_UPDATE | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                    | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                   |                1 |              2 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_3_n_0                                                                                                                | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                1 |              2 |
|  BD_i/mdm_1/U0/Ext_JTAG_UPDATE | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                    | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                   |                1 |              2 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/send_counter[1]_i_1_n_0                                                                                                            | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                1 |              2 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_3_n_0                                                                                                                | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                1 |              2 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/src_buffer                                                                                                                         | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                2 |              3 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/src_buffer                                                                                                                         | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                1 |              3 |
|  BD_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                             |                                                                                                                               |                2 |              3 |
|  BD_i/mdm_1/U0/Ext_JTAG_UPDATE | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    |                                                                                                                               |                3 |              4 |
|  BD_i/mdm_1/U0/Ext_JTAG_UPDATE | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    |                                                                                                                               |                4 |              4 |
|  BD_i/mdm_1/U0/Ext_JTAG_UPDATE | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    |                                                                                                                               |                3 |              4 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                       |                                                                                                                               |                4 |              4 |
|  BD_i/mdm_1/U0/Ext_JTAG_UPDATE | BD_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                           | BD_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                         |                1 |              4 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/pio_0_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                   |                1 |              4 |
| ~BD_i/mdm_1/U0/Ext_JTAG_UPDATE | BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_18_out                                                                                                                                                           |                                                                                                                               |                1 |              4 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/pio_0_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                   |                1 |              4 |
|  BD_i/mdm_1/U0/Ext_JTAG_DRCK   | BD_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                      | BD_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                         |                1 |              4 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0 |                1 |              4 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                      |                2 |              4 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                      |                2 |              4 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0 |                1 |              4 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                      |                2 |              4 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0 |                1 |              4 |
| ~BD_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                             | BD_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                         |                1 |              4 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                      |                2 |              4 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0 |                1 |              4 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/pio_1_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                   |                1 |              4 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/pio_1_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                   |                1 |              4 |
|  BD_i/mdm_1/U0/Ext_JTAG_UPDATE | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                    |                                                                                                                               |                3 |              4 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/pio_dpr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                   |                1 |              4 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                       | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |                3 |              5 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                       | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |                2 |              5 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                       | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |                2 |              5 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/delay[4]_i_1_n_0                                                                                                                   |                                                                                                                               |                2 |              5 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/delay[4]_i_1_n_0                                                                                                                   |                                                                                                                               |                2 |              5 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/delay[4]_i_1_n_0                                                                                                                   |                                                                                                                               |                2 |              5 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/delay[4]_i_1_n_0                                                                                                                   |                                                                                                                               |                2 |              5 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                       | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |                2 |              5 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/sys_rst/U0/EXT_LPF/lpf_int                                                                                               |                2 |              5 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/sys_rst/U0/peripheral_reset[0]                                                                                           |                4 |              6 |
|  BD_i/mdm_1/U0/Ext_JTAG_DRCK   | BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[15]_i_1_n_0                                                                                                                                      |                                                                                                                               |                1 |              6 |
|  BD_i/mdm_1/U0/Ext_JTAG_DRCK   | BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]__0_i_1_n_0                                                                                                                                                |                                                                                                                               |                2 |              6 |
|  BD_i/mdm_1/U0/Ext_JTAG_DRCK   | BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1[15]_i_1_n_0                                                                                                                                               |                                                                                                                               |                1 |              6 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/sys_rst/U0/SEQ/seq_cnt_en                                                                                                                                                                              | BD_i/sys_rst/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_selected0                                                                                                                  |                                                                                                                               |                2 |              7 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_selected[1]_i_1_n_0                                                                                                        |                                                                                                                               |                2 |              7 |
|  BD_i/mdm_1/U0/Ext_JTAG_DRCK   | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/Performace_Debug_Control.ex_dbg_hit_reg[0] |                                                                                                                               |                7 |              8 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/FSM_onehot_xmit_state[4]_i_1_n_0                                                                                                   | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                2 |              8 |
|  BD_i/mdm_1/U0/Ext_JTAG_DRCK   | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/Performace_Debug_Control.ex_dbg_hit_reg[0] |                                                                                                                               |                7 |              8 |
|  BD_i/mdm_1/U0/Ext_JTAG_DRCK   | BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                       |                                                                                                                               |                3 |              8 |
|  BD_i/mdm_1/U0/Ext_JTAG_DRCK   | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/Performace_Debug_Control.ex_dbg_hit_reg[0] |                                                                                                                               |                7 |              8 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/FSM_onehot_xmit_state[4]_i_1_n_0                                                                                                   | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                3 |              8 |
|  BD_i/mdm_1/U0/Ext_JTAG_DRCK   | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/Performace_Debug_Control.ex_dbg_hit_reg[0] |                                                                                                                               |                7 |              8 |
| ~BD_i/mdm_1/U0/Ext_JTAG_UPDATE | BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                                 |                                                                                                                               |                2 |              8 |
|  BD_i/mdm_1/U0/Ext_JTAG_UPDATE | BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1[0]_i_1_n_0                                                                                                                                               |                                                                                                                               |                1 |              8 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/pres_switch_matrix[6]_60                                                                                                                                 | BD_i/sys_rst/U0/peripheral_reset[0]                                                                                           |                2 |              9 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/pres_switch_matrix[6]_28                                                                                                                                 | BD_i/sys_rst/U0/peripheral_reset[0]                                                                                           |                3 |              9 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_nr[3]_i_1_n_0                                                                                                              |                                                                                                                               |                3 |              9 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/pres_switch_matrix[6]_43                                                                                                                                 | BD_i/sys_rst/U0/peripheral_reset[0]                                                                                           |                2 |              9 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].UD/pres_switch_matrix[6]_11                                                                                                                                 | BD_i/sys_rst/U0/peripheral_reset[0]                                                                                           |                2 |              9 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/channel_nr[3]_i_1_n_0                                                                                                              |                                                                                                                               |                4 |              9 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[7]_12                                                                                                               | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                4 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[8]_4                                                                                                                | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[9]_11                                                                                                               | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                5 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[6]_3                                                                                                                | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                3 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/dest_col_0                                                                                                                         |                                                                                                                               |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[5]_13                                                                                                               | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                6 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[2]_13                                                                                                               | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[4]_2                                                                                                                | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                3 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[3]_12                                                                                                               | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[3]_14                                                                                                               | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[4]_11                                                                                                               | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[2]_1                                                                                                                | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[1]_15                                                                                                               | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                3 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[5]_10                                                                                                               | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                3 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[6]_9                                                                                                                | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                3 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[2]_2                                                                                                                | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                2 |             10 |
|  BD_i/mdm_1/U0/Ext_JTAG_DRCK   | BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[9]_i_1_n_0                                                                                                                                       |                                                                                                                               |                4 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[0]_0                                                                                                                | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[1]_1                                                                                                                | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[2]_2                                                                                                                | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[3]_3                                                                                                                | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[4]_4                                                                                                                | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                4 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[5]_5                                                                                                                | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[6]_6                                                                                                                | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[7][1]_i_1_n_0                                                                                                       | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                3 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/dest_col                                                                                                                           |                                                                                                                               |                3 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[0]_0                                                                                                                | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[1]_1                                                                                                                | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[15][1]_i_1_n_0                                                                                                      | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[3]_3                                                                                                                | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                3 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[4]_4                                                                                                                | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                4 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[5]_5                                                                                                                | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                3 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[6]_6                                                                                                                | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[7][1]_i_1_n_0                                                                                                       | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                5 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/dest_col                                                                                                                           |                                                                                                                               |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[0]_0                                                                                                                | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                3 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[10]_5                                                                                                               | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                3 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[11]_10                                                                                                              | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                5 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[12]_6                                                                                                               | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[13]_9                                                                                                               | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                4 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[14]_7                                                                                                               | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                3 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[0]_15                                                                                                               | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                3 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[14]_1                                                                                                               | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                3 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[15][1]_i_1_n_0                                                                                                      | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                3 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[13]_2                                                                                                               | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                3 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[12]_3                                                                                                               | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[11]_4                                                                                                               | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[10]_5                                                                                                               | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                3 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[1]_14                                                                                                               | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                4 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/dest_col_1                                                                                                                         |                                                                                                                               |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[9]_6                                                                                                                | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                6 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[7]_8                                                                                                                | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                5 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/msg_length_reg[8]_7                                                                                                                | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                2 |             10 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/cpu_0_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                            |                6 |             11 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                            |                5 |             11 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/cpu_0_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                            |                5 |             11 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                         | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                3 |             12 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                         | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                3 |             12 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                         | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                3 |             13 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/cpu_1_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                            |                6 |             13 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                         | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                3 |             13 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                               | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |                5 |             16 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/sys_rst/U0/bus_struct_reset[0]                                                                                           |                7 |             16 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                               | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |                4 |             16 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                               | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |                5 |             16 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                               | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |                6 |             16 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/next_switch_matrix[6]_27                                                                                                                                 | BD_i/sys_rst/U0/peripheral_reset[0]                                                                                           |                6 |             17 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].UD/next_switch_matrix[6]_10                                                                                                                                 | BD_i/sys_rst/U0/peripheral_reset[0]                                                                                           |                6 |             17 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/next_switch_matrix[6]_59                                                                                                                                 | BD_i/sys_rst/U0/peripheral_reset[0]                                                                                           |               10 |             17 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/next_switch_matrix[6]_42                                                                                                                                 | BD_i/sys_rst/U0/peripheral_reset[0]                                                                                           |                8 |             18 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                   | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |                9 |             19 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                   | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |                7 |             19 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                   | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |               11 |             19 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                   | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |                9 |             19 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/pio_dpr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                         |                8 |             20 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/pio_1_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                         |                7 |             20 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/pio_1_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                         |                7 |             20 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/pio_0_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                         |                8 |             20 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/pio_0_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                         |                7 |             20 |
|  BD_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                                             | BD_i/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                                       |                7 |             23 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                     | BD_i/cpu_0_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                            |                5 |             24 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                     | BD_i/cpu_0_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                            |                6 |             24 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                     | BD_i/cpu_1_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                            |                5 |             24 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                     | BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                            |                5 |             24 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |                8 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                 | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |               10 |             32 |
|  BD_i/mdm_1/U0/Ext_JTAG_DRCK   | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK__0                                                                                              |                                                                                                                               |               13 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Reset_DFF/Use_DLMB.wb_dlmb_valid_read_data_reg[31][0]                                       |               10 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                    | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                 |                7 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                      | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |                7 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                            | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |                9 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |               10 |             32 |
|  BD_i/mdm_1/U0/Ext_JTAG_DRCK   | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK__0                                                                                              |                                                                                                                               |               10 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                 | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |                8 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                   |                                                                                                                               |                6 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |                9 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                   | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Reset_DFF/SR[0]                                                                             |               12 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                      | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |                8 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                    | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                 |                9 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                          | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                      |               11 |             32 |
|  BD_i/mdm_1/U0/Ext_JTAG_DRCK   | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK__0                                                                                              |                                                                                                                               |               12 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                   | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Reset_DFF/SR[0]                                                                             |               10 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                   |                                                                                                                               |                5 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                            | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |               10 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                   | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Reset_DFF/SR[0]                                                                             |                9 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                   |                                                                                                                               |                7 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |               14 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                          | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                      |               11 |             32 |
|  BD_i/mdm_1/U0/Ext_JTAG_DRCK   | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK__0                                                                                              |                                                                                                                               |                9 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Reset_DFF/Use_DLMB.wb_dlmb_valid_read_data_reg[31][0]                                       |               11 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                            | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |               10 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                    | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                 |               12 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                      | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |                7 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                   | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Reset_DFF/SR[0]                                                                             |               10 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                   |                                                                                                                               |                5 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                 | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |               11 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                          | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                      |               10 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Reset_DFF/Use_DLMB.wb_dlmb_valid_read_data_reg[31][0]                                       |               14 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                 | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |               10 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Reset_DFF/Use_DLMB.wb_dlmb_valid_read_data_reg[31][0]                                       |               14 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                    | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                 |                6 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                          | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                      |                9 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                            | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |               11 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                      | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |                5 |             32 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                           |                                                                                                                               |               10 |             33 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                            |                                                                                                                               |               11 |             33 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |               12 |             33 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |               12 |             33 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                            |                                                                                                                               |               11 |             33 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                            |                                                                                                                               |               10 |             33 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                           |                                                                                                                               |               10 |             33 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                           |                                                                                                                               |               12 |             33 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_1_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                            |                                                                                                                               |               12 |             33 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                           |                                                                                                                               |               11 |             33 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg                                                                                                                           | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                7 |             36 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg                                                                                                                           | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                6 |             36 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data_reg                                                                                                                           | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                5 |             37 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address[4]_i_1_n_0                                                                                                            | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |                7 |             37 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data1                                                                                                                              | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |               11 |             41 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/data1_0                                                                                                                            | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |               11 |             41 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock0                                                                                                                      | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |               11 |             41 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/global_clock0                                                                                                                      | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |               11 |             41 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_2_n_0                                                                                                                | BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |               17 |             46 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_2_n_0                                                                                                                | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |               19 |             46 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_2_n_0                                                                                                                | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |               17 |             46 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/outport[55]_i_2_n_0                                                                                                                | BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |               19 |             46 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |               24 |             58 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/AR[0]                                                |               25 |             58 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Using_FPGA.Native_0                                                             |                                                                                                                               |               11 |             75 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Using_FPGA.Native_0                                                             |                                                                                                                               |               11 |             75 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Using_FPGA.Native_0                                                             |                                                                                                                               |               10 |             75 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Using_FPGA.Native_0                                                             |                                                                                                                               |               11 |             75 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                    | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |               23 |             80 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                    | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |               29 |             80 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                    | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |               30 |             80 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                    | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |               31 |             80 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/status_reg_reg[25][30]                                                                                                                          |                                                                                                                               |               16 |            128 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/status_reg_reg[25][30]                                                                                                                          |                                                                                                                               |               16 |            128 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/status_reg_reg[25][30]                                                                                                                          |                                                                                                                               |               16 |            128 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/status_reg_reg[25][30]                                                                                                                          |                                                                                                                               |               16 |            128 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |               63 |            145 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |               70 |            145 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |               67 |            145 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |               66 |            145 |
|  BD_i/mdm_1/U0/Ext_JTAG_DRCK   | BD_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                                                 |                                                                                                                               |               52 |            184 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                    | BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |               86 |            221 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                    | BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |               81 |            221 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                    | BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |               80 |            221 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                    | BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                           |               85 |            221 |
|  BD_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                                             |                                                                                                                               |               98 |            272 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[1].UZ[0].UD/recv[6].dir/E[0]                                                                                                                                         | BD_i/sys_rst/U0/peripheral_reset[0]                                                                                           |               73 |            290 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[0].UZ[0].UD/recv[6].dir/E[0]                                                                                                                                         | BD_i/sys_rst/U0/peripheral_reset[0]                                                                                           |               69 |            290 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[0].UY[1].UZ[0].UD/recv[6].dir/E[0]                                                                                                                                         | BD_i/sys_rst/U0/peripheral_reset[0]                                                                                           |               64 |            290 |
|  BD_i/clk_wiz/inst/clk_out1    | BD_i/kth_2DNoC_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].UD/recv[6].dir/E[0]                                                                                                                                         | BD_i/sys_rst/U0/peripheral_reset[0]                                                                                           |               57 |            290 |
|  BD_i/clk_wiz/inst/clk_out1    |                                                                                                                                                                                                             |                                                                                                                               |              207 |            444 |
+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


