// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "10/04/2018 17:10:37"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ns/ 1 ps

module lab6_toplevel (
	S,
	Clk,
	Reset,
	Run,
	\Continue ,
	LED,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	CE,
	UB,
	LB,
	OE,
	WE,
	ADDR,
	Data);
input 	logic [15:0] S ;
input 	logic Clk ;
input 	logic Reset ;
input 	logic Run ;
input 	logic \Continue  ;
output 	logic [11:0] LED ;
output 	logic [6:0] HEX0 ;
output 	logic [6:0] HEX1 ;
output 	logic [6:0] HEX2 ;
output 	logic [6:0] HEX3 ;
output 	logic [6:0] HEX4 ;
output 	logic [6:0] HEX5 ;
output 	logic [6:0] HEX6 ;
output 	logic [6:0] HEX7 ;
output 	logic CE ;
output 	logic UB ;
output 	logic LB ;
output 	logic OE ;
output 	logic WE ;
output 	logic [19:0] ADDR ;
inout 	reg [15:0] Data ;

// Design Ports Information
// LED[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CE	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UB	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LB	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OE	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WE	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[0]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[2]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[3]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[4]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[5]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[6]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[7]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[8]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[9]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[10]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[11]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[12]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[13]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[14]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[15]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Continue	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("lab6_toplevel_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \Data[0]~output_o ;
wire \Data[1]~output_o ;
wire \Data[2]~output_o ;
wire \Data[3]~output_o ;
wire \Data[4]~output_o ;
wire \Data[5]~output_o ;
wire \Data[6]~output_o ;
wire \Data[7]~output_o ;
wire \Data[8]~output_o ;
wire \Data[9]~output_o ;
wire \Data[10]~output_o ;
wire \Data[11]~output_o ;
wire \Data[12]~output_o ;
wire \Data[13]~output_o ;
wire \Data[14]~output_o ;
wire \Data[15]~output_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \LED[8]~output_o ;
wire \LED[9]~output_o ;
wire \LED[10]~output_o ;
wire \LED[11]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \CE~output_o ;
wire \UB~output_o ;
wire \LB~output_o ;
wire \OE~output_o ;
wire \WE~output_o ;
wire \ADDR[0]~output_o ;
wire \ADDR[1]~output_o ;
wire \ADDR[2]~output_o ;
wire \ADDR[3]~output_o ;
wire \ADDR[4]~output_o ;
wire \ADDR[5]~output_o ;
wire \ADDR[6]~output_o ;
wire \ADDR[7]~output_o ;
wire \ADDR[8]~output_o ;
wire \ADDR[9]~output_o ;
wire \ADDR[10]~output_o ;
wire \ADDR[11]~output_o ;
wire \ADDR[12]~output_o ;
wire \ADDR[13]~output_o ;
wire \ADDR[14]~output_o ;
wire \ADDR[15]~output_o ;
wire \ADDR[16]~output_o ;
wire \ADDR[17]~output_o ;
wire \ADDR[18]~output_o ;
wire \ADDR[19]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Data[0]~input_o ;
wire \my_slc|tr0|Data_read_buffer[0]~feeder_combout ;
wire \S[0]~input_o ;
wire \my_slc|d0|PCregister|Q[0]~16_combout ;
wire \Reset~input_o ;
wire \SwitchSync0|q~q ;
wire \Run~input_o ;
wire \SwitchSync1|q~q ;
wire \my_slc|state_controller|State~20_combout ;
wire \my_slc|state_controller|State.Halted~q ;
wire \Continue~input_o ;
wire \SwitchSync2|q~feeder_combout ;
wire \SwitchSync2|q~q ;
wire \my_slc|state_controller|State~21_combout ;
wire \my_slc|state_controller|State.PauseIR1~q ;
wire \my_slc|state_controller|State~19_combout ;
wire \my_slc|state_controller|State.PauseIR2~q ;
wire \my_slc|state_controller|State~17_combout ;
wire \my_slc|state_controller|State~18_combout ;
wire \my_slc|state_controller|State.S_18~q ;
wire \my_slc|state_controller|State~14_combout ;
wire \my_slc|state_controller|State.S_33_1~q ;
wire \my_slc|state_controller|State~15_combout ;
wire \my_slc|state_controller|State.S_33_2~q ;
wire \my_slc|state_controller|State~16_combout ;
wire \my_slc|state_controller|State.S_35~q ;
wire \my_slc|d0|IRregister|Q[1]~1_combout ;
wire \my_slc|d0|PCregister|Q[0]~17 ;
wire \my_slc|d0|PCregister|Q[1]~18_combout ;
wire \my_slc|d0|PCregister|Q[1]~19 ;
wire \my_slc|d0|PCregister|Q[2]~20_combout ;
wire \my_slc|d0|PCregister|Q[2]~21 ;
wire \my_slc|d0|PCregister|Q[3]~22_combout ;
wire \my_slc|d0|PCregister|Q[3]~23 ;
wire \my_slc|d0|PCregister|Q[4]~24_combout ;
wire \my_slc|d0|PCregister|Q[4]~25 ;
wire \my_slc|d0|PCregister|Q[5]~26_combout ;
wire \my_slc|d0|PCregister|Q[5]~27 ;
wire \my_slc|d0|PCregister|Q[6]~28_combout ;
wire \my_slc|d0|PCregister|Q[6]~29 ;
wire \my_slc|d0|PCregister|Q[7]~30_combout ;
wire \my_slc|d0|MARregister|Q~8_combout ;
wire \my_slc|d0|MARregister|Q[0]~1_combout ;
wire \my_slc|d0|MARregister|Q~5_combout ;
wire \my_slc|d0|MARregister|Q~6_combout ;
wire \my_slc|d0|MARregister|Q~7_combout ;
wire \my_slc|memory_subsystem|Equal0~1_combout ;
wire \my_slc|d0|MARregister|Q~2_combout ;
wire \my_slc|d0|MARregister|Q~4_combout ;
wire \my_slc|d0|MARregister|Q~0_combout ;
wire \my_slc|d0|MARregister|Q~3_combout ;
wire \my_slc|memory_subsystem|Equal0~0_combout ;
wire \my_slc|d0|PCregister|Q[7]~31 ;
wire \my_slc|d0|PCregister|Q[8]~32_combout ;
wire \my_slc|d0|PCregister|Q[8]~33 ;
wire \my_slc|d0|PCregister|Q[9]~34_combout ;
wire \my_slc|d0|PCregister|Q[9]~35 ;
wire \my_slc|d0|PCregister|Q[10]~36_combout ;
wire \my_slc|d0|MARregister|Q~11_combout ;
wire \my_slc|d0|PCregister|Q[10]~37 ;
wire \my_slc|d0|PCregister|Q[11]~38_combout ;
wire \my_slc|d0|MARregister|Q~12_combout ;
wire \my_slc|d0|MARregister|Q~10_combout ;
wire \my_slc|d0|MARregister|Q~9_combout ;
wire \my_slc|memory_subsystem|Equal0~2_combout ;
wire \my_slc|d0|PCregister|Q[11]~39 ;
wire \my_slc|d0|PCregister|Q[12]~40_combout ;
wire \my_slc|d0|PCregister|Q[12]~41 ;
wire \my_slc|d0|PCregister|Q[13]~42_combout ;
wire \my_slc|d0|MARregister|Q~14_combout ;
wire \my_slc|d0|PCregister|Q[13]~43 ;
wire \my_slc|d0|PCregister|Q[14]~44_combout ;
wire \my_slc|d0|PCregister|Q[14]~45 ;
wire \my_slc|d0|PCregister|Q[15]~46_combout ;
wire \my_slc|d0|MARregister|Q~16_combout ;
wire \my_slc|d0|MARregister|Q~15_combout ;
wire \my_slc|d0|MARregister|Q~13_combout ;
wire \my_slc|memory_subsystem|Equal0~3_combout ;
wire \my_slc|memory_subsystem|Equal0~4_combout ;
wire \my_slc|d0|MDRregister|Q~0_combout ;
wire \my_slc|d0|MDRregister|Q[3]~1_combout ;
wire \my_slc|tr0|Data_write_buffer[0]~feeder_combout ;
wire \S[1]~input_o ;
wire \Data[1]~input_o ;
wire \my_slc|tr0|Data_read_buffer[1]~feeder_combout ;
wire \my_slc|d0|MDRregister|Q~2_combout ;
wire \my_slc|tr0|Data_write_buffer[1]~feeder_combout ;
wire \S[2]~input_o ;
wire \Data[2]~input_o ;
wire \my_slc|d0|MDRregister|Q~3_combout ;
wire \my_slc|tr0|Data_write_buffer[2]~feeder_combout ;
wire \S[3]~input_o ;
wire \Data[3]~input_o ;
wire \my_slc|tr0|Data_read_buffer[3]~feeder_combout ;
wire \my_slc|d0|MDRregister|Q~4_combout ;
wire \my_slc|tr0|Data_write_buffer[3]~feeder_combout ;
wire \Data[4]~input_o ;
wire \my_slc|tr0|Data_read_buffer[4]~feeder_combout ;
wire \S[4]~input_o ;
wire \my_slc|d0|MDRregister|Q~5_combout ;
wire \my_slc|tr0|Data_write_buffer[4]~feeder_combout ;
wire \S[5]~input_o ;
wire \Data[5]~input_o ;
wire \my_slc|tr0|Data_read_buffer[5]~feeder_combout ;
wire \my_slc|d0|MDRregister|Q~6_combout ;
wire \my_slc|tr0|Data_write_buffer[5]~feeder_combout ;
wire \S[6]~input_o ;
wire \Data[6]~input_o ;
wire \my_slc|tr0|Data_read_buffer[6]~feeder_combout ;
wire \my_slc|d0|MDRregister|Q~7_combout ;
wire \my_slc|tr0|Data_write_buffer[6]~feeder_combout ;
wire \Data[7]~input_o ;
wire \my_slc|tr0|Data_read_buffer[7]~feeder_combout ;
wire \S[7]~input_o ;
wire \my_slc|d0|MDRregister|Q~8_combout ;
wire \my_slc|tr0|Data_write_buffer[7]~feeder_combout ;
wire \S[8]~input_o ;
wire \Data[8]~input_o ;
wire \my_slc|d0|MDRregister|Q~9_combout ;
wire \my_slc|tr0|Data_write_buffer[8]~feeder_combout ;
wire \S[9]~input_o ;
wire \Data[9]~input_o ;
wire \my_slc|tr0|Data_read_buffer[9]~feeder_combout ;
wire \my_slc|d0|MDRregister|Q~10_combout ;
wire \my_slc|tr0|Data_write_buffer[9]~feeder_combout ;
wire \Data[10]~input_o ;
wire \my_slc|tr0|Data_read_buffer[10]~feeder_combout ;
wire \S[10]~input_o ;
wire \my_slc|d0|MDRregister|Q~11_combout ;
wire \my_slc|tr0|Data_write_buffer[10]~feeder_combout ;
wire \S[11]~input_o ;
wire \Data[11]~input_o ;
wire \my_slc|tr0|Data_read_buffer[11]~feeder_combout ;
wire \my_slc|d0|MDRregister|Q~12_combout ;
wire \my_slc|tr0|Data_write_buffer[11]~feeder_combout ;
wire \S[12]~input_o ;
wire \Data[12]~input_o ;
wire \my_slc|d0|MDRregister|Q~13_combout ;
wire \my_slc|tr0|Data_write_buffer[12]~feeder_combout ;
wire \Data[13]~input_o ;
wire \my_slc|tr0|Data_read_buffer[13]~feeder_combout ;
wire \S[13]~input_o ;
wire \my_slc|d0|MDRregister|Q~14_combout ;
wire \my_slc|tr0|Data_write_buffer[13]~feeder_combout ;
wire \S[14]~input_o ;
wire \Data[14]~input_o ;
wire \my_slc|tr0|Data_read_buffer[14]~feeder_combout ;
wire \my_slc|d0|MDRregister|Q~15_combout ;
wire \my_slc|tr0|Data_write_buffer[14]~feeder_combout ;
wire \Data[15]~input_o ;
wire \my_slc|tr0|Data_read_buffer[15]~feeder_combout ;
wire \S[15]~input_o ;
wire \my_slc|d0|MDRregister|Q~16_combout ;
wire \my_slc|tr0|Data_write_buffer[15]~feeder_combout ;
wire \my_slc|d0|IRregister|Q~4_combout ;
wire \my_slc|d0|IRregister|Q~3_combout ;
wire \my_slc|d0|IRregister|Q~2_combout ;
wire \my_slc|d0|IRregister|Q~0_combout ;
wire \my_slc|hex_driver0|WideOr6~0_combout ;
wire \my_slc|hex_driver0|WideOr5~0_combout ;
wire \my_slc|hex_driver0|WideOr4~0_combout ;
wire \my_slc|hex_driver0|WideOr3~0_combout ;
wire \my_slc|hex_driver0|WideOr2~0_combout ;
wire \my_slc|hex_driver0|WideOr1~0_combout ;
wire \my_slc|hex_driver0|WideOr0~0_combout ;
wire \my_slc|d0|IRregister|Q~6_combout ;
wire \my_slc|d0|IRregister|Q~7_combout ;
wire \my_slc|d0|IRregister|Q~8_combout ;
wire \my_slc|d0|IRregister|Q~5_combout ;
wire \my_slc|hex_driver1|WideOr6~0_combout ;
wire \my_slc|hex_driver1|WideOr5~0_combout ;
wire \my_slc|hex_driver1|WideOr4~0_combout ;
wire \my_slc|hex_driver1|WideOr3~0_combout ;
wire \my_slc|hex_driver1|WideOr2~0_combout ;
wire \my_slc|hex_driver1|WideOr1~0_combout ;
wire \my_slc|hex_driver1|WideOr0~0_combout ;
wire \my_slc|d0|IRregister|Q~10_combout ;
wire \my_slc|d0|IRregister|Q~11_combout ;
wire \my_slc|d0|IRregister|Q~12_combout ;
wire \my_slc|d0|IRregister|Q~9_combout ;
wire \my_slc|hex_driver2|WideOr6~0_combout ;
wire \my_slc|hex_driver2|WideOr5~0_combout ;
wire \my_slc|hex_driver2|WideOr4~0_combout ;
wire \my_slc|hex_driver2|WideOr3~0_combout ;
wire \my_slc|hex_driver2|WideOr2~0_combout ;
wire \my_slc|hex_driver2|WideOr1~0_combout ;
wire \my_slc|hex_driver2|WideOr0~0_combout ;
wire \my_slc|d0|IRregister|Q~14_combout ;
wire \my_slc|d0|IRregister|Q~16_combout ;
wire \my_slc|d0|IRregister|Q~13_combout ;
wire \my_slc|d0|IRregister|Q~15_combout ;
wire \my_slc|hex_driver3|WideOr6~0_combout ;
wire \my_slc|hex_driver3|WideOr5~0_combout ;
wire \my_slc|hex_driver3|WideOr4~0_combout ;
wire \my_slc|hex_driver3|WideOr3~0_combout ;
wire \my_slc|hex_driver3|WideOr2~0_combout ;
wire \my_slc|hex_driver3|WideOr1~0_combout ;
wire \my_slc|hex_driver3|WideOr0~0_combout ;
wire \my_slc|hex_driver4|WideOr6~0_combout ;
wire \my_slc|hex_driver4|WideOr5~0_combout ;
wire \my_slc|hex_driver4|WideOr4~0_combout ;
wire \my_slc|hex_driver4|WideOr3~0_combout ;
wire \my_slc|hex_driver4|WideOr2~0_combout ;
wire \my_slc|hex_driver4|WideOr1~0_combout ;
wire \my_slc|hex_driver4|WideOr0~0_combout ;
wire \my_slc|hex_driver5|WideOr6~0_combout ;
wire \my_slc|hex_driver5|WideOr5~0_combout ;
wire \my_slc|hex_driver5|WideOr4~0_combout ;
wire \my_slc|hex_driver5|WideOr3~0_combout ;
wire \my_slc|hex_driver5|WideOr2~0_combout ;
wire \my_slc|hex_driver5|WideOr1~0_combout ;
wire \my_slc|hex_driver5|WideOr0~0_combout ;
wire \my_slc|hex_driver6|WideOr6~0_combout ;
wire \my_slc|hex_driver6|WideOr5~0_combout ;
wire \my_slc|hex_driver6|WideOr4~0_combout ;
wire \my_slc|hex_driver6|WideOr3~0_combout ;
wire \my_slc|hex_driver6|WideOr2~0_combout ;
wire \my_slc|hex_driver6|WideOr1~0_combout ;
wire \my_slc|hex_driver6|WideOr0~0_combout ;
wire \my_slc|hex_driver7|WideOr6~0_combout ;
wire \my_slc|hex_driver7|WideOr5~0_combout ;
wire \my_slc|hex_driver7|WideOr4~0_combout ;
wire \my_slc|hex_driver7|WideOr3~0_combout ;
wire \my_slc|hex_driver7|WideOr2~0_combout ;
wire \my_slc|hex_driver7|WideOr1~0_combout ;
wire \my_slc|hex_driver7|WideOr0~0_combout ;
wire \my_slc|state_controller|Mem_OE~0_combout ;
wire [15:0] \my_slc|d0|PCregister|Q ;
wire [15:0] \my_slc|d0|MDRregister|Q ;
wire [15:0] \my_slc|d0|IRregister|Q ;
wire [15:0] \my_slc|d0|MARregister|Q ;
wire [15:0] \my_slc|tr0|Data_read_buffer ;
wire [15:0] \my_slc|tr0|Data_write_buffer ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \Data[0]~output (
	.i(\my_slc|tr0|Data_write_buffer [0]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[0]~output .bus_hold = "false";
defparam \Data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \Data[1]~output (
	.i(\my_slc|tr0|Data_write_buffer [1]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[1]~output .bus_hold = "false";
defparam \Data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \Data[2]~output (
	.i(\my_slc|tr0|Data_write_buffer [2]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[2]~output .bus_hold = "false";
defparam \Data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \Data[3]~output (
	.i(\my_slc|tr0|Data_write_buffer [3]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[3]~output .bus_hold = "false";
defparam \Data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \Data[4]~output (
	.i(\my_slc|tr0|Data_write_buffer [4]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[4]~output .bus_hold = "false";
defparam \Data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \Data[5]~output (
	.i(\my_slc|tr0|Data_write_buffer [5]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[5]~output .bus_hold = "false";
defparam \Data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \Data[6]~output (
	.i(\my_slc|tr0|Data_write_buffer [6]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[6]~output .bus_hold = "false";
defparam \Data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \Data[7]~output (
	.i(\my_slc|tr0|Data_write_buffer [7]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[7]~output .bus_hold = "false";
defparam \Data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \Data[8]~output (
	.i(\my_slc|tr0|Data_write_buffer [8]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[8]~output .bus_hold = "false";
defparam \Data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \Data[9]~output (
	.i(\my_slc|tr0|Data_write_buffer [9]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[9]~output .bus_hold = "false";
defparam \Data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \Data[10]~output (
	.i(\my_slc|tr0|Data_write_buffer [10]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[10]~output .bus_hold = "false";
defparam \Data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \Data[11]~output (
	.i(\my_slc|tr0|Data_write_buffer [11]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[11]~output .bus_hold = "false";
defparam \Data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \Data[12]~output (
	.i(\my_slc|tr0|Data_write_buffer [12]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[12]~output .bus_hold = "false";
defparam \Data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \Data[13]~output (
	.i(\my_slc|tr0|Data_write_buffer [13]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[13]~output .bus_hold = "false";
defparam \Data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \Data[14]~output (
	.i(\my_slc|tr0|Data_write_buffer [14]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[14]~output .bus_hold = "false";
defparam \Data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \Data[15]~output (
	.i(\my_slc|tr0|Data_write_buffer [15]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[15]~output .bus_hold = "false";
defparam \Data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LED[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LED[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LED[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LED[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LED[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LED[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LED[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LED[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LED[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LED[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LED[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[10]~output .bus_hold = "false";
defparam \LED[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LED[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[11]~output .bus_hold = "false";
defparam \LED[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\my_slc|hex_driver0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\my_slc|hex_driver0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\my_slc|hex_driver0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\my_slc|hex_driver0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\my_slc|hex_driver0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\my_slc|hex_driver0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\my_slc|hex_driver0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\my_slc|hex_driver1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\my_slc|hex_driver1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\my_slc|hex_driver1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\my_slc|hex_driver1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\my_slc|hex_driver1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\my_slc|hex_driver1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\my_slc|hex_driver1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\my_slc|hex_driver2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\my_slc|hex_driver2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\my_slc|hex_driver2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\my_slc|hex_driver2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\my_slc|hex_driver2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\my_slc|hex_driver2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\my_slc|hex_driver2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\my_slc|hex_driver3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\my_slc|hex_driver3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\my_slc|hex_driver3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\my_slc|hex_driver3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\my_slc|hex_driver3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\my_slc|hex_driver3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(!\my_slc|hex_driver3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\my_slc|hex_driver4|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\my_slc|hex_driver4|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\my_slc|hex_driver4|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\my_slc|hex_driver4|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\my_slc|hex_driver4|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\my_slc|hex_driver4|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(!\my_slc|hex_driver4|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(\my_slc|hex_driver5|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(\my_slc|hex_driver5|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(\my_slc|hex_driver5|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\my_slc|hex_driver5|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(\my_slc|hex_driver5|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(\my_slc|hex_driver5|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(!\my_slc|hex_driver5|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(\my_slc|hex_driver6|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(\my_slc|hex_driver6|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(\my_slc|hex_driver6|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\my_slc|hex_driver6|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(\my_slc|hex_driver6|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(\my_slc|hex_driver6|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(!\my_slc|hex_driver6|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(\my_slc|hex_driver7|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(\my_slc|hex_driver7|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(\my_slc|hex_driver7|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(\my_slc|hex_driver7|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(\my_slc|hex_driver7|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(\my_slc|hex_driver7|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(!\my_slc|hex_driver7|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \CE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CE~output_o ),
	.obar());
// synopsys translate_off
defparam \CE~output .bus_hold = "false";
defparam \CE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \UB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UB~output_o ),
	.obar());
// synopsys translate_off
defparam \UB~output .bus_hold = "false";
defparam \UB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \LB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LB~output_o ),
	.obar());
// synopsys translate_off
defparam \LB~output .bus_hold = "false";
defparam \LB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \OE~output (
	.i(!\my_slc|state_controller|Mem_OE~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OE~output_o ),
	.obar());
// synopsys translate_off
defparam \OE~output .bus_hold = "false";
defparam \OE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \WE~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WE~output_o ),
	.obar());
// synopsys translate_off
defparam \WE~output .bus_hold = "false";
defparam \WE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \ADDR[0]~output (
	.i(\my_slc|d0|MARregister|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[0]~output .bus_hold = "false";
defparam \ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \ADDR[1]~output (
	.i(\my_slc|d0|MARregister|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[1]~output .bus_hold = "false";
defparam \ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \ADDR[2]~output (
	.i(\my_slc|d0|MARregister|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[2]~output .bus_hold = "false";
defparam \ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \ADDR[3]~output (
	.i(\my_slc|d0|MARregister|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[3]~output .bus_hold = "false";
defparam \ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \ADDR[4]~output (
	.i(\my_slc|d0|MARregister|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[4]~output .bus_hold = "false";
defparam \ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \ADDR[5]~output (
	.i(\my_slc|d0|MARregister|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[5]~output .bus_hold = "false";
defparam \ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \ADDR[6]~output (
	.i(\my_slc|d0|MARregister|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[6]~output .bus_hold = "false";
defparam \ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \ADDR[7]~output (
	.i(\my_slc|d0|MARregister|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[7]~output .bus_hold = "false";
defparam \ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \ADDR[8]~output (
	.i(\my_slc|d0|MARregister|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[8]~output .bus_hold = "false";
defparam \ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \ADDR[9]~output (
	.i(\my_slc|d0|MARregister|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[9]~output .bus_hold = "false";
defparam \ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \ADDR[10]~output (
	.i(\my_slc|d0|MARregister|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[10]~output .bus_hold = "false";
defparam \ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \ADDR[11]~output (
	.i(\my_slc|d0|MARregister|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[11]~output .bus_hold = "false";
defparam \ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \ADDR[12]~output (
	.i(\my_slc|d0|MARregister|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[12]~output .bus_hold = "false";
defparam \ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \ADDR[13]~output (
	.i(\my_slc|d0|MARregister|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[13]~output .bus_hold = "false";
defparam \ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \ADDR[14]~output (
	.i(\my_slc|d0|MARregister|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[14]~output .bus_hold = "false";
defparam \ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \ADDR[15]~output (
	.i(\my_slc|d0|MARregister|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[15]~output .bus_hold = "false";
defparam \ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[16]~output .bus_hold = "false";
defparam \ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[17]~output .bus_hold = "false";
defparam \ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \ADDR[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[18]~output .bus_hold = "false";
defparam \ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[19]~output .bus_hold = "false";
defparam \ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \Data[0]~input (
	.i(Data[0]),
	.ibar(gnd),
	.o(\Data[0]~input_o ));
// synopsys translate_off
defparam \Data[0]~input .bus_hold = "false";
defparam \Data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N10
cycloneive_lcell_comb \my_slc|tr0|Data_read_buffer[0]~feeder (
// Equation(s):
// \my_slc|tr0|Data_read_buffer[0]~feeder_combout  = \Data[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[0]~input_o ),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_read_buffer[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[0]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_read_buffer[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N11
dffeas \my_slc|tr0|Data_read_buffer[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_read_buffer[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[0] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \S[0]~input (
	.i(S[0]),
	.ibar(gnd),
	.o(\S[0]~input_o ));
// synopsys translate_off
defparam \S[0]~input .bus_hold = "false";
defparam \S[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N0
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[0]~16 (
// Equation(s):
// \my_slc|d0|PCregister|Q[0]~16_combout  = \my_slc|d0|PCregister|Q [0] $ (VCC)
// \my_slc|d0|PCregister|Q[0]~17  = CARRY(\my_slc|d0|PCregister|Q [0])

	.dataa(gnd),
	.datab(\my_slc|d0|PCregister|Q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_slc|d0|PCregister|Q[0]~16_combout ),
	.cout(\my_slc|d0|PCregister|Q[0]~17 ));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[0]~16 .lut_mask = 16'h33CC;
defparam \my_slc|d0|PCregister|Q[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y10_N13
dffeas \SwitchSync0|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Reset~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SwitchSync0|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SwitchSync0|q .is_wysiwyg = "true";
defparam \SwitchSync0|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y10_N9
dffeas \SwitchSync1|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Run~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SwitchSync1|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SwitchSync1|q .is_wysiwyg = "true";
defparam \SwitchSync1|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N10
cycloneive_lcell_comb \my_slc|state_controller|State~20 (
// Equation(s):
// \my_slc|state_controller|State~20_combout  = (\SwitchSync0|q~q  & ((\my_slc|state_controller|State.Halted~q ) # (!\SwitchSync1|q~q )))

	.dataa(\SwitchSync0|q~q ),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.Halted~q ),
	.datad(\SwitchSync1|q~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~20 .lut_mask = 16'hA0AA;
defparam \my_slc|state_controller|State~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y10_N11
dffeas \my_slc|state_controller|State.Halted (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.Halted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.Halted .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.Halted .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \Continue~input (
	.i(\Continue ),
	.ibar(gnd),
	.o(\Continue~input_o ));
// synopsys translate_off
defparam \Continue~input .bus_hold = "false";
defparam \Continue~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N16
cycloneive_lcell_comb \SwitchSync2|q~feeder (
// Equation(s):
// \SwitchSync2|q~feeder_combout  = \Continue~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Continue~input_o ),
	.cin(gnd),
	.combout(\SwitchSync2|q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SwitchSync2|q~feeder .lut_mask = 16'hFF00;
defparam \SwitchSync2|q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y10_N17
dffeas \SwitchSync2|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\SwitchSync2|q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SwitchSync2|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SwitchSync2|q .is_wysiwyg = "true";
defparam \SwitchSync2|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N28
cycloneive_lcell_comb \my_slc|state_controller|State~21 (
// Equation(s):
// \my_slc|state_controller|State~21_combout  = (\SwitchSync0|q~q  & ((\my_slc|state_controller|State.S_35~q ) # ((\SwitchSync2|q~q  & \my_slc|state_controller|State.PauseIR1~q ))))

	.dataa(\my_slc|state_controller|State.S_35~q ),
	.datab(\SwitchSync2|q~q ),
	.datac(\my_slc|state_controller|State.PauseIR1~q ),
	.datad(\SwitchSync0|q~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~21 .lut_mask = 16'hEA00;
defparam \my_slc|state_controller|State~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y10_N29
dffeas \my_slc|state_controller|State.PauseIR1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.PauseIR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.PauseIR1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.PauseIR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N18
cycloneive_lcell_comb \my_slc|state_controller|State~19 (
// Equation(s):
// \my_slc|state_controller|State~19_combout  = (!\SwitchSync2|q~q  & (\SwitchSync0|q~q  & ((\my_slc|state_controller|State.PauseIR1~q ) # (\my_slc|state_controller|State.PauseIR2~q ))))

	.dataa(\my_slc|state_controller|State.PauseIR1~q ),
	.datab(\SwitchSync2|q~q ),
	.datac(\my_slc|state_controller|State.PauseIR2~q ),
	.datad(\SwitchSync0|q~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~19 .lut_mask = 16'h3200;
defparam \my_slc|state_controller|State~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y10_N19
dffeas \my_slc|state_controller|State.PauseIR2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.PauseIR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.PauseIR2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.PauseIR2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N8
cycloneive_lcell_comb \my_slc|state_controller|State~17 (
// Equation(s):
// \my_slc|state_controller|State~17_combout  = (\my_slc|state_controller|State.Halted~q  & (\SwitchSync2|q~q  & ((\my_slc|state_controller|State.PauseIR2~q )))) # (!\my_slc|state_controller|State.Halted~q  & (((\SwitchSync2|q~q  & 
// \my_slc|state_controller|State.PauseIR2~q )) # (!\SwitchSync1|q~q )))

	.dataa(\my_slc|state_controller|State.Halted~q ),
	.datab(\SwitchSync2|q~q ),
	.datac(\SwitchSync1|q~q ),
	.datad(\my_slc|state_controller|State.PauseIR2~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~17 .lut_mask = 16'hCD05;
defparam \my_slc|state_controller|State~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N14
cycloneive_lcell_comb \my_slc|state_controller|State~18 (
// Equation(s):
// \my_slc|state_controller|State~18_combout  = (\SwitchSync0|q~q  & \my_slc|state_controller|State~17_combout )

	.dataa(\SwitchSync0|q~q ),
	.datab(gnd),
	.datac(\my_slc|state_controller|State~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~18 .lut_mask = 16'hA0A0;
defparam \my_slc|state_controller|State~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y10_N15
dffeas \my_slc|state_controller|State.S_18 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_18 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N20
cycloneive_lcell_comb \my_slc|state_controller|State~14 (
// Equation(s):
// \my_slc|state_controller|State~14_combout  = (\my_slc|state_controller|State.S_18~q  & \SwitchSync0|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\SwitchSync0|q~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~14 .lut_mask = 16'hF000;
defparam \my_slc|state_controller|State~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y10_N21
dffeas \my_slc|state_controller|State.S_33_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_33_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_33_1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_33_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N22
cycloneive_lcell_comb \my_slc|state_controller|State~15 (
// Equation(s):
// \my_slc|state_controller|State~15_combout  = (\SwitchSync0|q~q  & \my_slc|state_controller|State.S_33_1~q )

	.dataa(\SwitchSync0|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_33_1~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~15 .lut_mask = 16'hAA00;
defparam \my_slc|state_controller|State~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y10_N23
dffeas \my_slc|state_controller|State.S_33_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_33_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_33_2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_33_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N26
cycloneive_lcell_comb \my_slc|state_controller|State~16 (
// Equation(s):
// \my_slc|state_controller|State~16_combout  = (\my_slc|state_controller|State.S_33_2~q  & \SwitchSync0|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_33_2~q ),
	.datad(\SwitchSync0|q~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~16 .lut_mask = 16'hF000;
defparam \my_slc|state_controller|State~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y10_N27
dffeas \my_slc|state_controller|State.S_35 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_35~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_35 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N0
cycloneive_lcell_comb \my_slc|d0|IRregister|Q[1]~1 (
// Equation(s):
// \my_slc|d0|IRregister|Q[1]~1_combout  = (\my_slc|state_controller|State.S_35~q ) # (!\SwitchSync0|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_35~q ),
	.datad(\SwitchSync0|q~q ),
	.cin(gnd),
	.combout(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[1]~1 .lut_mask = 16'hF0FF;
defparam \my_slc|d0|IRregister|Q[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y6_N1
dffeas \my_slc|d0|PCregister|Q[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_35~q ),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[0] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N2
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[1]~18 (
// Equation(s):
// \my_slc|d0|PCregister|Q[1]~18_combout  = (\my_slc|d0|PCregister|Q [1] & (!\my_slc|d0|PCregister|Q[0]~17 )) # (!\my_slc|d0|PCregister|Q [1] & ((\my_slc|d0|PCregister|Q[0]~17 ) # (GND)))
// \my_slc|d0|PCregister|Q[1]~19  = CARRY((!\my_slc|d0|PCregister|Q[0]~17 ) # (!\my_slc|d0|PCregister|Q [1]))

	.dataa(gnd),
	.datab(\my_slc|d0|PCregister|Q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PCregister|Q[0]~17 ),
	.combout(\my_slc|d0|PCregister|Q[1]~18_combout ),
	.cout(\my_slc|d0|PCregister|Q[1]~19 ));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[1]~18 .lut_mask = 16'h3C3F;
defparam \my_slc|d0|PCregister|Q[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y6_N3
dffeas \my_slc|d0|PCregister|Q[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_35~q ),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[1] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N4
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[2]~20 (
// Equation(s):
// \my_slc|d0|PCregister|Q[2]~20_combout  = (\my_slc|d0|PCregister|Q [2] & (\my_slc|d0|PCregister|Q[1]~19  $ (GND))) # (!\my_slc|d0|PCregister|Q [2] & (!\my_slc|d0|PCregister|Q[1]~19  & VCC))
// \my_slc|d0|PCregister|Q[2]~21  = CARRY((\my_slc|d0|PCregister|Q [2] & !\my_slc|d0|PCregister|Q[1]~19 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PCregister|Q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PCregister|Q[1]~19 ),
	.combout(\my_slc|d0|PCregister|Q[2]~20_combout ),
	.cout(\my_slc|d0|PCregister|Q[2]~21 ));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[2]~20 .lut_mask = 16'hC30C;
defparam \my_slc|d0|PCregister|Q[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y6_N5
dffeas \my_slc|d0|PCregister|Q[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_35~q ),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[2] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N6
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[3]~22 (
// Equation(s):
// \my_slc|d0|PCregister|Q[3]~22_combout  = (\my_slc|d0|PCregister|Q [3] & (!\my_slc|d0|PCregister|Q[2]~21 )) # (!\my_slc|d0|PCregister|Q [3] & ((\my_slc|d0|PCregister|Q[2]~21 ) # (GND)))
// \my_slc|d0|PCregister|Q[3]~23  = CARRY((!\my_slc|d0|PCregister|Q[2]~21 ) # (!\my_slc|d0|PCregister|Q [3]))

	.dataa(\my_slc|d0|PCregister|Q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PCregister|Q[2]~21 ),
	.combout(\my_slc|d0|PCregister|Q[3]~22_combout ),
	.cout(\my_slc|d0|PCregister|Q[3]~23 ));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[3]~22 .lut_mask = 16'h5A5F;
defparam \my_slc|d0|PCregister|Q[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y6_N7
dffeas \my_slc|d0|PCregister|Q[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_35~q ),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[3] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N8
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[4]~24 (
// Equation(s):
// \my_slc|d0|PCregister|Q[4]~24_combout  = (\my_slc|d0|PCregister|Q [4] & (\my_slc|d0|PCregister|Q[3]~23  $ (GND))) # (!\my_slc|d0|PCregister|Q [4] & (!\my_slc|d0|PCregister|Q[3]~23  & VCC))
// \my_slc|d0|PCregister|Q[4]~25  = CARRY((\my_slc|d0|PCregister|Q [4] & !\my_slc|d0|PCregister|Q[3]~23 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PCregister|Q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PCregister|Q[3]~23 ),
	.combout(\my_slc|d0|PCregister|Q[4]~24_combout ),
	.cout(\my_slc|d0|PCregister|Q[4]~25 ));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[4]~24 .lut_mask = 16'hC30C;
defparam \my_slc|d0|PCregister|Q[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y6_N9
dffeas \my_slc|d0|PCregister|Q[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_35~q ),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[4] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N10
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[5]~26 (
// Equation(s):
// \my_slc|d0|PCregister|Q[5]~26_combout  = (\my_slc|d0|PCregister|Q [5] & (!\my_slc|d0|PCregister|Q[4]~25 )) # (!\my_slc|d0|PCregister|Q [5] & ((\my_slc|d0|PCregister|Q[4]~25 ) # (GND)))
// \my_slc|d0|PCregister|Q[5]~27  = CARRY((!\my_slc|d0|PCregister|Q[4]~25 ) # (!\my_slc|d0|PCregister|Q [5]))

	.dataa(\my_slc|d0|PCregister|Q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PCregister|Q[4]~25 ),
	.combout(\my_slc|d0|PCregister|Q[5]~26_combout ),
	.cout(\my_slc|d0|PCregister|Q[5]~27 ));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[5]~26 .lut_mask = 16'h5A5F;
defparam \my_slc|d0|PCregister|Q[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y6_N11
dffeas \my_slc|d0|PCregister|Q[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_35~q ),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[5] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N12
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[6]~28 (
// Equation(s):
// \my_slc|d0|PCregister|Q[6]~28_combout  = (\my_slc|d0|PCregister|Q [6] & (\my_slc|d0|PCregister|Q[5]~27  $ (GND))) # (!\my_slc|d0|PCregister|Q [6] & (!\my_slc|d0|PCregister|Q[5]~27  & VCC))
// \my_slc|d0|PCregister|Q[6]~29  = CARRY((\my_slc|d0|PCregister|Q [6] & !\my_slc|d0|PCregister|Q[5]~27 ))

	.dataa(\my_slc|d0|PCregister|Q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PCregister|Q[5]~27 ),
	.combout(\my_slc|d0|PCregister|Q[6]~28_combout ),
	.cout(\my_slc|d0|PCregister|Q[6]~29 ));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[6]~28 .lut_mask = 16'hA50A;
defparam \my_slc|d0|PCregister|Q[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y6_N13
dffeas \my_slc|d0|PCregister|Q[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_35~q ),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[6] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N14
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[7]~30 (
// Equation(s):
// \my_slc|d0|PCregister|Q[7]~30_combout  = (\my_slc|d0|PCregister|Q [7] & (!\my_slc|d0|PCregister|Q[6]~29 )) # (!\my_slc|d0|PCregister|Q [7] & ((\my_slc|d0|PCregister|Q[6]~29 ) # (GND)))
// \my_slc|d0|PCregister|Q[7]~31  = CARRY((!\my_slc|d0|PCregister|Q[6]~29 ) # (!\my_slc|d0|PCregister|Q [7]))

	.dataa(gnd),
	.datab(\my_slc|d0|PCregister|Q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PCregister|Q[6]~29 ),
	.combout(\my_slc|d0|PCregister|Q[7]~30_combout ),
	.cout(\my_slc|d0|PCregister|Q[7]~31 ));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[7]~30 .lut_mask = 16'h3C3F;
defparam \my_slc|d0|PCregister|Q[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y6_N15
dffeas \my_slc|d0|PCregister|Q[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_35~q ),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[7] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N30
cycloneive_lcell_comb \my_slc|d0|MARregister|Q~8 (
// Equation(s):
// \my_slc|d0|MARregister|Q~8_combout  = (\my_slc|d0|PCregister|Q [7] & \my_slc|state_controller|State.S_18~q )

	.dataa(gnd),
	.datab(\my_slc|d0|PCregister|Q [7]),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|MARregister|Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q~8 .lut_mask = 16'hC0C0;
defparam \my_slc|d0|MARregister|Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N24
cycloneive_lcell_comb \my_slc|d0|MARregister|Q[0]~1 (
// Equation(s):
// \my_slc|d0|MARregister|Q[0]~1_combout  = (\my_slc|state_controller|State.S_18~q ) # (!\SwitchSync0|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\SwitchSync0|q~q ),
	.cin(gnd),
	.combout(\my_slc|d0|MARregister|Q[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[0]~1 .lut_mask = 16'hF0FF;
defparam \my_slc|d0|MARregister|Q[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y6_N27
dffeas \my_slc|d0|MARregister|Q[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MARregister|Q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|MARregister|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[7] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N0
cycloneive_lcell_comb \my_slc|d0|MARregister|Q~5 (
// Equation(s):
// \my_slc|d0|MARregister|Q~5_combout  = (\my_slc|d0|PCregister|Q [4] & \my_slc|state_controller|State.S_18~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|PCregister|Q [4]),
	.datad(\my_slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\my_slc|d0|MARregister|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q~5 .lut_mask = 16'hF000;
defparam \my_slc|d0|MARregister|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y6_N1
dffeas \my_slc|d0|MARregister|Q[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MARregister|Q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MARregister|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[4] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N10
cycloneive_lcell_comb \my_slc|d0|MARregister|Q~6 (
// Equation(s):
// \my_slc|d0|MARregister|Q~6_combout  = (\my_slc|state_controller|State.S_18~q  & \my_slc|d0|PCregister|Q [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|d0|PCregister|Q [5]),
	.cin(gnd),
	.combout(\my_slc|d0|MARregister|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q~6 .lut_mask = 16'hF000;
defparam \my_slc|d0|MARregister|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y6_N31
dffeas \my_slc|d0|MARregister|Q[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MARregister|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|MARregister|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[5] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N20
cycloneive_lcell_comb \my_slc|d0|MARregister|Q~7 (
// Equation(s):
// \my_slc|d0|MARregister|Q~7_combout  = (\my_slc|d0|PCregister|Q [6] & \my_slc|state_controller|State.S_18~q )

	.dataa(gnd),
	.datab(\my_slc|d0|PCregister|Q [6]),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|MARregister|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q~7 .lut_mask = 16'hC0C0;
defparam \my_slc|d0|MARregister|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y6_N29
dffeas \my_slc|d0|MARregister|Q[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MARregister|Q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|MARregister|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[6] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N12
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~1 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~1_combout  = (\my_slc|d0|MARregister|Q [7] & (\my_slc|d0|MARregister|Q [4] & (\my_slc|d0|MARregister|Q [5] & \my_slc|d0|MARregister|Q [6])))

	.dataa(\my_slc|d0|MARregister|Q [7]),
	.datab(\my_slc|d0|MARregister|Q [4]),
	.datac(\my_slc|d0|MARregister|Q [5]),
	.datad(\my_slc|d0|MARregister|Q [6]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~1 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N6
cycloneive_lcell_comb \my_slc|d0|MARregister|Q~2 (
// Equation(s):
// \my_slc|d0|MARregister|Q~2_combout  = (\my_slc|d0|PCregister|Q [1] & \my_slc|state_controller|State.S_18~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|PCregister|Q [1]),
	.datad(\my_slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\my_slc|d0|MARregister|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q~2 .lut_mask = 16'hF000;
defparam \my_slc|d0|MARregister|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y6_N7
dffeas \my_slc|d0|MARregister|Q[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MARregister|Q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MARregister|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[1] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N14
cycloneive_lcell_comb \my_slc|d0|MARregister|Q~4 (
// Equation(s):
// \my_slc|d0|MARregister|Q~4_combout  = (\my_slc|d0|PCregister|Q [3] & \my_slc|state_controller|State.S_18~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|PCregister|Q [3]),
	.datad(\my_slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\my_slc|d0|MARregister|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q~4 .lut_mask = 16'hF000;
defparam \my_slc|d0|MARregister|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y6_N15
dffeas \my_slc|d0|MARregister|Q[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MARregister|Q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MARregister|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[3] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N30
cycloneive_lcell_comb \my_slc|d0|MARregister|Q~0 (
// Equation(s):
// \my_slc|d0|MARregister|Q~0_combout  = (\my_slc|d0|PCregister|Q [0] & \my_slc|state_controller|State.S_18~q )

	.dataa(gnd),
	.datab(\my_slc|d0|PCregister|Q [0]),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\my_slc|d0|MARregister|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q~0 .lut_mask = 16'hCC00;
defparam \my_slc|d0|MARregister|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y6_N5
dffeas \my_slc|d0|MARregister|Q[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MARregister|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|MARregister|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[0] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N16
cycloneive_lcell_comb \my_slc|d0|MARregister|Q~3 (
// Equation(s):
// \my_slc|d0|MARregister|Q~3_combout  = (\my_slc|d0|PCregister|Q [2] & \my_slc|state_controller|State.S_18~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|PCregister|Q [2]),
	.datad(\my_slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\my_slc|d0|MARregister|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q~3 .lut_mask = 16'hF000;
defparam \my_slc|d0|MARregister|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y6_N17
dffeas \my_slc|d0|MARregister|Q[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MARregister|Q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MARregister|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[2] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N4
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~0 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~0_combout  = (\my_slc|d0|MARregister|Q [1] & (\my_slc|d0|MARregister|Q [3] & (\my_slc|d0|MARregister|Q [0] & \my_slc|d0|MARregister|Q [2])))

	.dataa(\my_slc|d0|MARregister|Q [1]),
	.datab(\my_slc|d0|MARregister|Q [3]),
	.datac(\my_slc|d0|MARregister|Q [0]),
	.datad(\my_slc|d0|MARregister|Q [2]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~0 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N16
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[8]~32 (
// Equation(s):
// \my_slc|d0|PCregister|Q[8]~32_combout  = (\my_slc|d0|PCregister|Q [8] & (\my_slc|d0|PCregister|Q[7]~31  $ (GND))) # (!\my_slc|d0|PCregister|Q [8] & (!\my_slc|d0|PCregister|Q[7]~31  & VCC))
// \my_slc|d0|PCregister|Q[8]~33  = CARRY((\my_slc|d0|PCregister|Q [8] & !\my_slc|d0|PCregister|Q[7]~31 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PCregister|Q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PCregister|Q[7]~31 ),
	.combout(\my_slc|d0|PCregister|Q[8]~32_combout ),
	.cout(\my_slc|d0|PCregister|Q[8]~33 ));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[8]~32 .lut_mask = 16'hC30C;
defparam \my_slc|d0|PCregister|Q[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y6_N17
dffeas \my_slc|d0|PCregister|Q[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_35~q ),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[8] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N18
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[9]~34 (
// Equation(s):
// \my_slc|d0|PCregister|Q[9]~34_combout  = (\my_slc|d0|PCregister|Q [9] & (!\my_slc|d0|PCregister|Q[8]~33 )) # (!\my_slc|d0|PCregister|Q [9] & ((\my_slc|d0|PCregister|Q[8]~33 ) # (GND)))
// \my_slc|d0|PCregister|Q[9]~35  = CARRY((!\my_slc|d0|PCregister|Q[8]~33 ) # (!\my_slc|d0|PCregister|Q [9]))

	.dataa(gnd),
	.datab(\my_slc|d0|PCregister|Q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PCregister|Q[8]~33 ),
	.combout(\my_slc|d0|PCregister|Q[9]~34_combout ),
	.cout(\my_slc|d0|PCregister|Q[9]~35 ));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[9]~34 .lut_mask = 16'h3C3F;
defparam \my_slc|d0|PCregister|Q[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y6_N19
dffeas \my_slc|d0|PCregister|Q[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_35~q ),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[9] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N20
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[10]~36 (
// Equation(s):
// \my_slc|d0|PCregister|Q[10]~36_combout  = (\my_slc|d0|PCregister|Q [10] & (\my_slc|d0|PCregister|Q[9]~35  $ (GND))) # (!\my_slc|d0|PCregister|Q [10] & (!\my_slc|d0|PCregister|Q[9]~35  & VCC))
// \my_slc|d0|PCregister|Q[10]~37  = CARRY((\my_slc|d0|PCregister|Q [10] & !\my_slc|d0|PCregister|Q[9]~35 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PCregister|Q [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PCregister|Q[9]~35 ),
	.combout(\my_slc|d0|PCregister|Q[10]~36_combout ),
	.cout(\my_slc|d0|PCregister|Q[10]~37 ));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[10]~36 .lut_mask = 16'hC30C;
defparam \my_slc|d0|PCregister|Q[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y6_N21
dffeas \my_slc|d0|PCregister|Q[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_35~q ),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[10] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N22
cycloneive_lcell_comb \my_slc|d0|MARregister|Q~11 (
// Equation(s):
// \my_slc|d0|MARregister|Q~11_combout  = (\my_slc|d0|PCregister|Q [10] & \my_slc|state_controller|State.S_18~q )

	.dataa(gnd),
	.datab(\my_slc|d0|PCregister|Q [10]),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\my_slc|d0|MARregister|Q~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q~11 .lut_mask = 16'hCC00;
defparam \my_slc|d0|MARregister|Q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y6_N23
dffeas \my_slc|d0|MARregister|Q[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MARregister|Q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MARregister|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[10] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N22
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[11]~38 (
// Equation(s):
// \my_slc|d0|PCregister|Q[11]~38_combout  = (\my_slc|d0|PCregister|Q [11] & (!\my_slc|d0|PCregister|Q[10]~37 )) # (!\my_slc|d0|PCregister|Q [11] & ((\my_slc|d0|PCregister|Q[10]~37 ) # (GND)))
// \my_slc|d0|PCregister|Q[11]~39  = CARRY((!\my_slc|d0|PCregister|Q[10]~37 ) # (!\my_slc|d0|PCregister|Q [11]))

	.dataa(\my_slc|d0|PCregister|Q [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PCregister|Q[10]~37 ),
	.combout(\my_slc|d0|PCregister|Q[11]~38_combout ),
	.cout(\my_slc|d0|PCregister|Q[11]~39 ));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[11]~38 .lut_mask = 16'h5A5F;
defparam \my_slc|d0|PCregister|Q[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y6_N23
dffeas \my_slc|d0|PCregister|Q[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_35~q ),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[11] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N24
cycloneive_lcell_comb \my_slc|d0|MARregister|Q~12 (
// Equation(s):
// \my_slc|d0|MARregister|Q~12_combout  = (\my_slc|d0|PCregister|Q [11] & \my_slc|state_controller|State.S_18~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|PCregister|Q [11]),
	.datad(\my_slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\my_slc|d0|MARregister|Q~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q~12 .lut_mask = 16'hF000;
defparam \my_slc|d0|MARregister|Q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y6_N25
dffeas \my_slc|d0|MARregister|Q[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MARregister|Q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MARregister|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[11] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N26
cycloneive_lcell_comb \my_slc|d0|MARregister|Q~10 (
// Equation(s):
// \my_slc|d0|MARregister|Q~10_combout  = (\my_slc|d0|PCregister|Q [9] & \my_slc|state_controller|State.S_18~q )

	.dataa(\my_slc|d0|PCregister|Q [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\my_slc|d0|MARregister|Q~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q~10 .lut_mask = 16'hAA00;
defparam \my_slc|d0|MARregister|Q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y6_N9
dffeas \my_slc|d0|MARregister|Q[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MARregister|Q~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|MARregister|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[9] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N22
cycloneive_lcell_comb \my_slc|d0|MARregister|Q~9 (
// Equation(s):
// \my_slc|d0|MARregister|Q~9_combout  = (\my_slc|state_controller|State.S_18~q  & \my_slc|d0|PCregister|Q [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|d0|PCregister|Q [8]),
	.cin(gnd),
	.combout(\my_slc|d0|MARregister|Q~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q~9 .lut_mask = 16'hF000;
defparam \my_slc|d0|MARregister|Q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y6_N23
dffeas \my_slc|d0|MARregister|Q[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MARregister|Q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MARregister|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[8] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N8
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~2 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~2_combout  = (\my_slc|d0|MARregister|Q [10] & (\my_slc|d0|MARregister|Q [11] & (\my_slc|d0|MARregister|Q [9] & \my_slc|d0|MARregister|Q [8])))

	.dataa(\my_slc|d0|MARregister|Q [10]),
	.datab(\my_slc|d0|MARregister|Q [11]),
	.datac(\my_slc|d0|MARregister|Q [9]),
	.datad(\my_slc|d0|MARregister|Q [8]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~2 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N24
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[12]~40 (
// Equation(s):
// \my_slc|d0|PCregister|Q[12]~40_combout  = (\my_slc|d0|PCregister|Q [12] & (\my_slc|d0|PCregister|Q[11]~39  $ (GND))) # (!\my_slc|d0|PCregister|Q [12] & (!\my_slc|d0|PCregister|Q[11]~39  & VCC))
// \my_slc|d0|PCregister|Q[12]~41  = CARRY((\my_slc|d0|PCregister|Q [12] & !\my_slc|d0|PCregister|Q[11]~39 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PCregister|Q [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PCregister|Q[11]~39 ),
	.combout(\my_slc|d0|PCregister|Q[12]~40_combout ),
	.cout(\my_slc|d0|PCregister|Q[12]~41 ));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[12]~40 .lut_mask = 16'hC30C;
defparam \my_slc|d0|PCregister|Q[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y6_N25
dffeas \my_slc|d0|PCregister|Q[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_35~q ),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[12] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N26
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[13]~42 (
// Equation(s):
// \my_slc|d0|PCregister|Q[13]~42_combout  = (\my_slc|d0|PCregister|Q [13] & (!\my_slc|d0|PCregister|Q[12]~41 )) # (!\my_slc|d0|PCregister|Q [13] & ((\my_slc|d0|PCregister|Q[12]~41 ) # (GND)))
// \my_slc|d0|PCregister|Q[13]~43  = CARRY((!\my_slc|d0|PCregister|Q[12]~41 ) # (!\my_slc|d0|PCregister|Q [13]))

	.dataa(\my_slc|d0|PCregister|Q [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PCregister|Q[12]~41 ),
	.combout(\my_slc|d0|PCregister|Q[13]~42_combout ),
	.cout(\my_slc|d0|PCregister|Q[13]~43 ));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[13]~42 .lut_mask = 16'h5A5F;
defparam \my_slc|d0|PCregister|Q[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y6_N27
dffeas \my_slc|d0|PCregister|Q[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_35~q ),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[13] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N10
cycloneive_lcell_comb \my_slc|d0|MARregister|Q~14 (
// Equation(s):
// \my_slc|d0|MARregister|Q~14_combout  = (\my_slc|state_controller|State.S_18~q  & \my_slc|d0|PCregister|Q [13])

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_18~q ),
	.datac(gnd),
	.datad(\my_slc|d0|PCregister|Q [13]),
	.cin(gnd),
	.combout(\my_slc|d0|MARregister|Q~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q~14 .lut_mask = 16'hCC00;
defparam \my_slc|d0|MARregister|Q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y6_N11
dffeas \my_slc|d0|MARregister|Q[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MARregister|Q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MARregister|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[13] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N28
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[14]~44 (
// Equation(s):
// \my_slc|d0|PCregister|Q[14]~44_combout  = (\my_slc|d0|PCregister|Q [14] & (\my_slc|d0|PCregister|Q[13]~43  $ (GND))) # (!\my_slc|d0|PCregister|Q [14] & (!\my_slc|d0|PCregister|Q[13]~43  & VCC))
// \my_slc|d0|PCregister|Q[14]~45  = CARRY((\my_slc|d0|PCregister|Q [14] & !\my_slc|d0|PCregister|Q[13]~43 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PCregister|Q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PCregister|Q[13]~43 ),
	.combout(\my_slc|d0|PCregister|Q[14]~44_combout ),
	.cout(\my_slc|d0|PCregister|Q[14]~45 ));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[14]~44 .lut_mask = 16'hC30C;
defparam \my_slc|d0|PCregister|Q[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y6_N29
dffeas \my_slc|d0|PCregister|Q[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_35~q ),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[14] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N30
cycloneive_lcell_comb \my_slc|d0|PCregister|Q[15]~46 (
// Equation(s):
// \my_slc|d0|PCregister|Q[15]~46_combout  = \my_slc|d0|PCregister|Q [15] $ (\my_slc|d0|PCregister|Q[14]~45 )

	.dataa(\my_slc|d0|PCregister|Q [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\my_slc|d0|PCregister|Q[14]~45 ),
	.combout(\my_slc|d0|PCregister|Q[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[15]~46 .lut_mask = 16'h5A5A;
defparam \my_slc|d0|PCregister|Q[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y6_N31
dffeas \my_slc|d0|PCregister|Q[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PCregister|Q[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_35~q ),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PCregister|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PCregister|Q[15] .is_wysiwyg = "true";
defparam \my_slc|d0|PCregister|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N18
cycloneive_lcell_comb \my_slc|d0|MARregister|Q~16 (
// Equation(s):
// \my_slc|d0|MARregister|Q~16_combout  = (\my_slc|state_controller|State.S_18~q  & \my_slc|d0|PCregister|Q [15])

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_18~q ),
	.datac(gnd),
	.datad(\my_slc|d0|PCregister|Q [15]),
	.cin(gnd),
	.combout(\my_slc|d0|MARregister|Q~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q~16 .lut_mask = 16'hCC00;
defparam \my_slc|d0|MARregister|Q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y6_N19
dffeas \my_slc|d0|MARregister|Q[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MARregister|Q~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MARregister|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[15] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N28
cycloneive_lcell_comb \my_slc|d0|MARregister|Q~15 (
// Equation(s):
// \my_slc|d0|MARregister|Q~15_combout  = (\my_slc|d0|PCregister|Q [14] & \my_slc|state_controller|State.S_18~q )

	.dataa(gnd),
	.datab(\my_slc|d0|PCregister|Q [14]),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\my_slc|d0|MARregister|Q~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q~15 .lut_mask = 16'hCC00;
defparam \my_slc|d0|MARregister|Q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y6_N21
dffeas \my_slc|d0|MARregister|Q[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MARregister|Q~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|MARregister|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[14] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N4
cycloneive_lcell_comb \my_slc|d0|MARregister|Q~13 (
// Equation(s):
// \my_slc|d0|MARregister|Q~13_combout  = (\my_slc|state_controller|State.S_18~q  & \my_slc|d0|PCregister|Q [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|d0|PCregister|Q [12]),
	.cin(gnd),
	.combout(\my_slc|d0|MARregister|Q~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q~13 .lut_mask = 16'hF000;
defparam \my_slc|d0|MARregister|Q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y6_N5
dffeas \my_slc|d0|MARregister|Q[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MARregister|Q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MARregister|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MARregister|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MARregister|Q[12] .is_wysiwyg = "true";
defparam \my_slc|d0|MARregister|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N20
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~3 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~3_combout  = (\my_slc|d0|MARregister|Q [13] & (\my_slc|d0|MARregister|Q [15] & (\my_slc|d0|MARregister|Q [14] & \my_slc|d0|MARregister|Q [12])))

	.dataa(\my_slc|d0|MARregister|Q [13]),
	.datab(\my_slc|d0|MARregister|Q [15]),
	.datac(\my_slc|d0|MARregister|Q [14]),
	.datad(\my_slc|d0|MARregister|Q [12]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~3 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y6_N2
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~4 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~4_combout  = (\my_slc|memory_subsystem|Equal0~1_combout  & (\my_slc|memory_subsystem|Equal0~0_combout  & (\my_slc|memory_subsystem|Equal0~2_combout  & \my_slc|memory_subsystem|Equal0~3_combout )))

	.dataa(\my_slc|memory_subsystem|Equal0~1_combout ),
	.datab(\my_slc|memory_subsystem|Equal0~0_combout ),
	.datac(\my_slc|memory_subsystem|Equal0~2_combout ),
	.datad(\my_slc|memory_subsystem|Equal0~3_combout ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~4 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N20
cycloneive_lcell_comb \my_slc|d0|MDRregister|Q~0 (
// Equation(s):
// \my_slc|d0|MDRregister|Q~0_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[0]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [0]))

	.dataa(\my_slc|tr0|Data_read_buffer [0]),
	.datab(\S[0]~input_o ),
	.datac(gnd),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDRregister|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q~0 .lut_mask = 16'hCCAA;
defparam \my_slc|d0|MDRregister|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N30
cycloneive_lcell_comb \my_slc|d0|MDRregister|Q[3]~1 (
// Equation(s):
// \my_slc|d0|MDRregister|Q[3]~1_combout  = (\my_slc|state_controller|State.S_33_2~q ) # (!\SwitchSync0|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_33_2~q ),
	.datad(\SwitchSync0|q~q ),
	.cin(gnd),
	.combout(\my_slc|d0|MDRregister|Q[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[3]~1 .lut_mask = 16'hF0FF;
defparam \my_slc|d0|MDRregister|Q[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N21
dffeas \my_slc|d0|MDRregister|Q[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDRregister|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_33_2~q ),
	.sload(gnd),
	.ena(\my_slc|d0|MDRregister|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[0] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N12
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[0]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[0]~feeder_combout  = \my_slc|d0|MDRregister|Q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDRregister|Q [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[0]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|tr0|Data_write_buffer[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y8_N13
dffeas \my_slc|tr0|Data_write_buffer[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[0] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \S[1]~input (
	.i(S[1]),
	.ibar(gnd),
	.o(\S[1]~input_o ));
// synopsys translate_off
defparam \S[1]~input .bus_hold = "false";
defparam \S[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \Data[1]~input (
	.i(Data[1]),
	.ibar(gnd),
	.o(\Data[1]~input_o ));
// synopsys translate_off
defparam \Data[1]~input .bus_hold = "false";
defparam \Data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N20
cycloneive_lcell_comb \my_slc|tr0|Data_read_buffer[1]~feeder (
// Equation(s):
// \my_slc|tr0|Data_read_buffer[1]~feeder_combout  = \Data[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[1]~input_o ),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_read_buffer[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[1]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_read_buffer[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y8_N21
dffeas \my_slc|tr0|Data_read_buffer[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_read_buffer[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[1] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N26
cycloneive_lcell_comb \my_slc|d0|MDRregister|Q~2 (
// Equation(s):
// \my_slc|d0|MDRregister|Q~2_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & (\S[1]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [1])))

	.dataa(gnd),
	.datab(\S[1]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [1]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDRregister|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q~2 .lut_mask = 16'hCCF0;
defparam \my_slc|d0|MDRregister|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N27
dffeas \my_slc|d0|MDRregister|Q[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDRregister|Q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_33_2~q ),
	.sload(gnd),
	.ena(\my_slc|d0|MDRregister|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[1] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N18
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[1]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[1]~feeder_combout  = \my_slc|d0|MDRregister|Q [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [1]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[1]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y8_N19
dffeas \my_slc|tr0|Data_write_buffer[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[1] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \S[2]~input (
	.i(S[2]),
	.ibar(gnd),
	.o(\S[2]~input_o ));
// synopsys translate_off
defparam \S[2]~input .bus_hold = "false";
defparam \S[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \Data[2]~input (
	.i(Data[2]),
	.ibar(gnd),
	.o(\Data[2]~input_o ));
// synopsys translate_off
defparam \Data[2]~input .bus_hold = "false";
defparam \Data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y8_N7
dffeas \my_slc|tr0|Data_read_buffer[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[2] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N28
cycloneive_lcell_comb \my_slc|d0|MDRregister|Q~3 (
// Equation(s):
// \my_slc|d0|MDRregister|Q~3_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & (\S[2]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [2])))

	.dataa(gnd),
	.datab(\S[2]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [2]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDRregister|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q~3 .lut_mask = 16'hCCF0;
defparam \my_slc|d0|MDRregister|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N29
dffeas \my_slc|d0|MDRregister|Q[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDRregister|Q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_33_2~q ),
	.sload(gnd),
	.ena(\my_slc|d0|MDRregister|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[2] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N4
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[2]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[2]~feeder_combout  = \my_slc|d0|MDRregister|Q [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [2]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[2]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y8_N5
dffeas \my_slc|tr0|Data_write_buffer[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[2] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \S[3]~input (
	.i(S[3]),
	.ibar(gnd),
	.o(\S[3]~input_o ));
// synopsys translate_off
defparam \S[3]~input .bus_hold = "false";
defparam \S[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \Data[3]~input (
	.i(Data[3]),
	.ibar(gnd),
	.o(\Data[3]~input_o ));
// synopsys translate_off
defparam \Data[3]~input .bus_hold = "false";
defparam \Data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N24
cycloneive_lcell_comb \my_slc|tr0|Data_read_buffer[3]~feeder (
// Equation(s):
// \my_slc|tr0|Data_read_buffer[3]~feeder_combout  = \Data[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[3]~input_o ),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_read_buffer[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[3]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_read_buffer[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y8_N25
dffeas \my_slc|tr0|Data_read_buffer[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_read_buffer[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[3] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N18
cycloneive_lcell_comb \my_slc|d0|MDRregister|Q~4 (
// Equation(s):
// \my_slc|d0|MDRregister|Q~4_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & (\S[3]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [3])))

	.dataa(\S[3]~input_o ),
	.datab(gnd),
	.datac(\my_slc|tr0|Data_read_buffer [3]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDRregister|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q~4 .lut_mask = 16'hAAF0;
defparam \my_slc|d0|MDRregister|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N19
dffeas \my_slc|d0|MDRregister|Q[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDRregister|Q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_33_2~q ),
	.sload(gnd),
	.ena(\my_slc|d0|MDRregister|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[3] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N22
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[3]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[3]~feeder_combout  = \my_slc|d0|MDRregister|Q [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [3]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[3]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y8_N23
dffeas \my_slc|tr0|Data_write_buffer[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[3] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \Data[4]~input (
	.i(Data[4]),
	.ibar(gnd),
	.o(\Data[4]~input_o ));
// synopsys translate_off
defparam \Data[4]~input .bus_hold = "false";
defparam \Data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N14
cycloneive_lcell_comb \my_slc|tr0|Data_read_buffer[4]~feeder (
// Equation(s):
// \my_slc|tr0|Data_read_buffer[4]~feeder_combout  = \Data[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[4]~input_o ),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_read_buffer[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[4]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_read_buffer[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y8_N15
dffeas \my_slc|tr0|Data_read_buffer[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_read_buffer[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[4] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \S[4]~input (
	.i(S[4]),
	.ibar(gnd),
	.o(\S[4]~input_o ));
// synopsys translate_off
defparam \S[4]~input .bus_hold = "false";
defparam \S[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N24
cycloneive_lcell_comb \my_slc|d0|MDRregister|Q~5 (
// Equation(s):
// \my_slc|d0|MDRregister|Q~5_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[4]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [4]))

	.dataa(\my_slc|tr0|Data_read_buffer [4]),
	.datab(\S[4]~input_o ),
	.datac(gnd),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDRregister|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q~5 .lut_mask = 16'hCCAA;
defparam \my_slc|d0|MDRregister|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N25
dffeas \my_slc|d0|MDRregister|Q[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDRregister|Q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_33_2~q ),
	.sload(gnd),
	.ena(\my_slc|d0|MDRregister|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[4] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N12
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[4]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[4]~feeder_combout  = \my_slc|d0|MDRregister|Q [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [4]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[4]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N13
dffeas \my_slc|tr0|Data_write_buffer[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[4] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \S[5]~input (
	.i(S[5]),
	.ibar(gnd),
	.o(\S[5]~input_o ));
// synopsys translate_off
defparam \S[5]~input .bus_hold = "false";
defparam \S[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \Data[5]~input (
	.i(Data[5]),
	.ibar(gnd),
	.o(\Data[5]~input_o ));
// synopsys translate_off
defparam \Data[5]~input .bus_hold = "false";
defparam \Data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N10
cycloneive_lcell_comb \my_slc|tr0|Data_read_buffer[5]~feeder (
// Equation(s):
// \my_slc|tr0|Data_read_buffer[5]~feeder_combout  = \Data[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[5]~input_o ),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_read_buffer[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[5]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_read_buffer[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y8_N11
dffeas \my_slc|tr0|Data_read_buffer[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_read_buffer[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[5] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N14
cycloneive_lcell_comb \my_slc|d0|MDRregister|Q~6 (
// Equation(s):
// \my_slc|d0|MDRregister|Q~6_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & (\S[5]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [5])))

	.dataa(\S[5]~input_o ),
	.datab(gnd),
	.datac(\my_slc|tr0|Data_read_buffer [5]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDRregister|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q~6 .lut_mask = 16'hAAF0;
defparam \my_slc|d0|MDRregister|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N15
dffeas \my_slc|d0|MDRregister|Q[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDRregister|Q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_33_2~q ),
	.sload(gnd),
	.ena(\my_slc|d0|MDRregister|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[5] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N2
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[5]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[5]~feeder_combout  = \my_slc|d0|MDRregister|Q [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDRregister|Q [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[5]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|tr0|Data_write_buffer[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N3
dffeas \my_slc|tr0|Data_write_buffer[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[5] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \S[6]~input (
	.i(S[6]),
	.ibar(gnd),
	.o(\S[6]~input_o ));
// synopsys translate_off
defparam \S[6]~input .bus_hold = "false";
defparam \S[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \Data[6]~input (
	.i(Data[6]),
	.ibar(gnd),
	.o(\Data[6]~input_o ));
// synopsys translate_off
defparam \Data[6]~input .bus_hold = "false";
defparam \Data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N8
cycloneive_lcell_comb \my_slc|tr0|Data_read_buffer[6]~feeder (
// Equation(s):
// \my_slc|tr0|Data_read_buffer[6]~feeder_combout  = \Data[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[6]~input_o ),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_read_buffer[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[6]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_read_buffer[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N9
dffeas \my_slc|tr0|Data_read_buffer[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_read_buffer[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[6] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N16
cycloneive_lcell_comb \my_slc|d0|MDRregister|Q~7 (
// Equation(s):
// \my_slc|d0|MDRregister|Q~7_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & (\S[6]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [6])))

	.dataa(gnd),
	.datab(\S[6]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [6]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDRregister|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q~7 .lut_mask = 16'hCCF0;
defparam \my_slc|d0|MDRregister|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N17
dffeas \my_slc|d0|MDRregister|Q[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDRregister|Q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_33_2~q ),
	.sload(gnd),
	.ena(\my_slc|d0|MDRregister|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[6] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N0
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[6]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[6]~feeder_combout  = \my_slc|d0|MDRregister|Q [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [6]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[6]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N1
dffeas \my_slc|tr0|Data_write_buffer[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[6] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \Data[7]~input (
	.i(Data[7]),
	.ibar(gnd),
	.o(\Data[7]~input_o ));
// synopsys translate_off
defparam \Data[7]~input .bus_hold = "false";
defparam \Data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y8_N16
cycloneive_lcell_comb \my_slc|tr0|Data_read_buffer[7]~feeder (
// Equation(s):
// \my_slc|tr0|Data_read_buffer[7]~feeder_combout  = \Data[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[7]~input_o ),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_read_buffer[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[7]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_read_buffer[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y8_N17
dffeas \my_slc|tr0|Data_read_buffer[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_read_buffer[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[7] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \S[7]~input (
	.i(S[7]),
	.ibar(gnd),
	.o(\S[7]~input_o ));
// synopsys translate_off
defparam \S[7]~input .bus_hold = "false";
defparam \S[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N6
cycloneive_lcell_comb \my_slc|d0|MDRregister|Q~8 (
// Equation(s):
// \my_slc|d0|MDRregister|Q~8_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[7]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [7]))

	.dataa(\my_slc|tr0|Data_read_buffer [7]),
	.datab(\S[7]~input_o ),
	.datac(gnd),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDRregister|Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q~8 .lut_mask = 16'hCCAA;
defparam \my_slc|d0|MDRregister|Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N7
dffeas \my_slc|d0|MDRregister|Q[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDRregister|Q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_33_2~q ),
	.sload(gnd),
	.ena(\my_slc|d0|MDRregister|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[7] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N30
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[7]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[7]~feeder_combout  = \my_slc|d0|MDRregister|Q [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [7]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[7]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N31
dffeas \my_slc|tr0|Data_write_buffer[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[7] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \S[8]~input (
	.i(S[8]),
	.ibar(gnd),
	.o(\S[8]~input_o ));
// synopsys translate_off
defparam \S[8]~input .bus_hold = "false";
defparam \S[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \Data[8]~input (
	.i(Data[8]),
	.ibar(gnd),
	.o(\Data[8]~input_o ));
// synopsys translate_off
defparam \Data[8]~input .bus_hold = "false";
defparam \Data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y7_N25
dffeas \my_slc|tr0|Data_read_buffer[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[8] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N4
cycloneive_lcell_comb \my_slc|d0|MDRregister|Q~9 (
// Equation(s):
// \my_slc|d0|MDRregister|Q~9_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & (\S[8]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [8])))

	.dataa(gnd),
	.datab(\S[8]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [8]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDRregister|Q~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q~9 .lut_mask = 16'hCCF0;
defparam \my_slc|d0|MDRregister|Q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y7_N5
dffeas \my_slc|d0|MDRregister|Q[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDRregister|Q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_33_2~q ),
	.sload(gnd),
	.ena(\my_slc|d0|MDRregister|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[8] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N4
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[8]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[8]~feeder_combout  = \my_slc|d0|MDRregister|Q [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [8]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[8]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y10_N5
dffeas \my_slc|tr0|Data_write_buffer[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[8] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \S[9]~input (
	.i(S[9]),
	.ibar(gnd),
	.o(\S[9]~input_o ));
// synopsys translate_off
defparam \S[9]~input .bus_hold = "false";
defparam \S[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \Data[9]~input (
	.i(Data[9]),
	.ibar(gnd),
	.o(\Data[9]~input_o ));
// synopsys translate_off
defparam \Data[9]~input .bus_hold = "false";
defparam \Data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N2
cycloneive_lcell_comb \my_slc|tr0|Data_read_buffer[9]~feeder (
// Equation(s):
// \my_slc|tr0|Data_read_buffer[9]~feeder_combout  = \Data[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[9]~input_o ),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_read_buffer[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[9]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_read_buffer[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y7_N3
dffeas \my_slc|tr0|Data_read_buffer[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_read_buffer[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[9] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N2
cycloneive_lcell_comb \my_slc|d0|MDRregister|Q~10 (
// Equation(s):
// \my_slc|d0|MDRregister|Q~10_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & (\S[9]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [9])))

	.dataa(\S[9]~input_o ),
	.datab(gnd),
	.datac(\my_slc|tr0|Data_read_buffer [9]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDRregister|Q~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q~10 .lut_mask = 16'hAAF0;
defparam \my_slc|d0|MDRregister|Q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y7_N3
dffeas \my_slc|d0|MDRregister|Q[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDRregister|Q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_33_2~q ),
	.sload(gnd),
	.ena(\my_slc|d0|MDRregister|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[9] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N18
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[9]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[9]~feeder_combout  = \my_slc|d0|MDRregister|Q [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [9]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[9]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y10_N19
dffeas \my_slc|tr0|Data_write_buffer[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[9] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \Data[10]~input (
	.i(Data[10]),
	.ibar(gnd),
	.o(\Data[10]~input_o ));
// synopsys translate_off
defparam \Data[10]~input .bus_hold = "false";
defparam \Data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N6
cycloneive_lcell_comb \my_slc|tr0|Data_read_buffer[10]~feeder (
// Equation(s):
// \my_slc|tr0|Data_read_buffer[10]~feeder_combout  = \Data[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[10]~input_o ),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_read_buffer[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[10]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_read_buffer[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y10_N7
dffeas \my_slc|tr0|Data_read_buffer[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_read_buffer[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[10] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \S[10]~input (
	.i(S[10]),
	.ibar(gnd),
	.o(\S[10]~input_o ));
// synopsys translate_off
defparam \S[10]~input .bus_hold = "false";
defparam \S[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N24
cycloneive_lcell_comb \my_slc|d0|MDRregister|Q~11 (
// Equation(s):
// \my_slc|d0|MDRregister|Q~11_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[10]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [10]))

	.dataa(\my_slc|tr0|Data_read_buffer [10]),
	.datab(gnd),
	.datac(\S[10]~input_o ),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDRregister|Q~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q~11 .lut_mask = 16'hF0AA;
defparam \my_slc|d0|MDRregister|Q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y7_N25
dffeas \my_slc|d0|MDRregister|Q[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDRregister|Q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_33_2~q ),
	.sload(gnd),
	.ena(\my_slc|d0|MDRregister|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[10] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N24
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[10]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[10]~feeder_combout  = \my_slc|d0|MDRregister|Q [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [10]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[10]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y10_N25
dffeas \my_slc|tr0|Data_write_buffer[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[10] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \S[11]~input (
	.i(S[11]),
	.ibar(gnd),
	.o(\S[11]~input_o ));
// synopsys translate_off
defparam \S[11]~input .bus_hold = "false";
defparam \S[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \Data[11]~input (
	.i(Data[11]),
	.ibar(gnd),
	.o(\Data[11]~input_o ));
// synopsys translate_off
defparam \Data[11]~input .bus_hold = "false";
defparam \Data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N22
cycloneive_lcell_comb \my_slc|tr0|Data_read_buffer[11]~feeder (
// Equation(s):
// \my_slc|tr0|Data_read_buffer[11]~feeder_combout  = \Data[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Data[11]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_read_buffer[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[11]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|tr0|Data_read_buffer[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N23
dffeas \my_slc|tr0|Data_read_buffer[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_read_buffer[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[11] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N4
cycloneive_lcell_comb \my_slc|d0|MDRregister|Q~12 (
// Equation(s):
// \my_slc|d0|MDRregister|Q~12_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & (\S[11]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [11])))

	.dataa(\S[11]~input_o ),
	.datab(gnd),
	.datac(\my_slc|tr0|Data_read_buffer [11]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDRregister|Q~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q~12 .lut_mask = 16'hAAF0;
defparam \my_slc|d0|MDRregister|Q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N5
dffeas \my_slc|d0|MDRregister|Q[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDRregister|Q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_33_2~q ),
	.sload(gnd),
	.ena(\my_slc|d0|MDRregister|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[11] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N2
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[11]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[11]~feeder_combout  = \my_slc|d0|MDRregister|Q [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [11]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[11]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y10_N3
dffeas \my_slc|tr0|Data_write_buffer[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[11] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \S[12]~input (
	.i(S[12]),
	.ibar(gnd),
	.o(\S[12]~input_o ));
// synopsys translate_off
defparam \S[12]~input .bus_hold = "false";
defparam \S[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \Data[12]~input (
	.i(Data[12]),
	.ibar(gnd),
	.o(\Data[12]~input_o ));
// synopsys translate_off
defparam \Data[12]~input .bus_hold = "false";
defparam \Data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y7_N13
dffeas \my_slc|tr0|Data_read_buffer[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[12] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N22
cycloneive_lcell_comb \my_slc|d0|MDRregister|Q~13 (
// Equation(s):
// \my_slc|d0|MDRregister|Q~13_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & (\S[12]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [12])))

	.dataa(\S[12]~input_o ),
	.datab(gnd),
	.datac(\my_slc|tr0|Data_read_buffer [12]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDRregister|Q~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q~13 .lut_mask = 16'hAAF0;
defparam \my_slc|d0|MDRregister|Q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y7_N23
dffeas \my_slc|d0|MDRregister|Q[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDRregister|Q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_33_2~q ),
	.sload(gnd),
	.ena(\my_slc|d0|MDRregister|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[12] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N26
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[12]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[12]~feeder_combout  = \my_slc|d0|MDRregister|Q [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDRregister|Q [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[12]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|tr0|Data_write_buffer[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y7_N27
dffeas \my_slc|tr0|Data_write_buffer[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[12] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \Data[13]~input (
	.i(Data[13]),
	.ibar(gnd),
	.o(\Data[13]~input_o ));
// synopsys translate_off
defparam \Data[13]~input .bus_hold = "false";
defparam \Data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N30
cycloneive_lcell_comb \my_slc|tr0|Data_read_buffer[13]~feeder (
// Equation(s):
// \my_slc|tr0|Data_read_buffer[13]~feeder_combout  = \Data[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[13]~input_o ),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_read_buffer[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[13]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_read_buffer[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y7_N31
dffeas \my_slc|tr0|Data_read_buffer[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_read_buffer[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[13] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \S[13]~input (
	.i(S[13]),
	.ibar(gnd),
	.o(\S[13]~input_o ));
// synopsys translate_off
defparam \S[13]~input .bus_hold = "false";
defparam \S[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N8
cycloneive_lcell_comb \my_slc|d0|MDRregister|Q~14 (
// Equation(s):
// \my_slc|d0|MDRregister|Q~14_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[13]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [13]))

	.dataa(gnd),
	.datab(\my_slc|tr0|Data_read_buffer [13]),
	.datac(\S[13]~input_o ),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDRregister|Q~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q~14 .lut_mask = 16'hF0CC;
defparam \my_slc|d0|MDRregister|Q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y7_N9
dffeas \my_slc|d0|MDRregister|Q[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDRregister|Q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_33_2~q ),
	.sload(gnd),
	.ena(\my_slc|d0|MDRregister|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[13] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N20
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[13]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[13]~feeder_combout  = \my_slc|d0|MDRregister|Q [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDRregister|Q [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[13]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|tr0|Data_write_buffer[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y7_N21
dffeas \my_slc|tr0|Data_write_buffer[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[13] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \S[14]~input (
	.i(S[14]),
	.ibar(gnd),
	.o(\S[14]~input_o ));
// synopsys translate_off
defparam \S[14]~input .bus_hold = "false";
defparam \S[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \Data[14]~input (
	.i(Data[14]),
	.ibar(gnd),
	.o(\Data[14]~input_o ));
// synopsys translate_off
defparam \Data[14]~input .bus_hold = "false";
defparam \Data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N8
cycloneive_lcell_comb \my_slc|tr0|Data_read_buffer[14]~feeder (
// Equation(s):
// \my_slc|tr0|Data_read_buffer[14]~feeder_combout  = \Data[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[14]~input_o ),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_read_buffer[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[14]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_read_buffer[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y7_N9
dffeas \my_slc|tr0|Data_read_buffer[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_read_buffer[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[14] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N10
cycloneive_lcell_comb \my_slc|d0|MDRregister|Q~15 (
// Equation(s):
// \my_slc|d0|MDRregister|Q~15_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & (\S[14]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [14])))

	.dataa(gnd),
	.datab(\S[14]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [14]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDRregister|Q~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q~15 .lut_mask = 16'hCCF0;
defparam \my_slc|d0|MDRregister|Q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y7_N11
dffeas \my_slc|d0|MDRregister|Q[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDRregister|Q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_33_2~q ),
	.sload(gnd),
	.ena(\my_slc|d0|MDRregister|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[14] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N6
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[14]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[14]~feeder_combout  = \my_slc|d0|MDRregister|Q [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [14]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[14]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y7_N7
dffeas \my_slc|tr0|Data_write_buffer[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[14] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \Data[15]~input (
	.i(Data[15]),
	.ibar(gnd),
	.o(\Data[15]~input_o ));
// synopsys translate_off
defparam \Data[15]~input .bus_hold = "false";
defparam \Data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y7_N10
cycloneive_lcell_comb \my_slc|tr0|Data_read_buffer[15]~feeder (
// Equation(s):
// \my_slc|tr0|Data_read_buffer[15]~feeder_combout  = \Data[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[15]~input_o ),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_read_buffer[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[15]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_read_buffer[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y7_N11
dffeas \my_slc|tr0|Data_read_buffer[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_read_buffer[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[15] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \S[15]~input (
	.i(S[15]),
	.ibar(gnd),
	.o(\S[15]~input_o ));
// synopsys translate_off
defparam \S[15]~input .bus_hold = "false";
defparam \S[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N12
cycloneive_lcell_comb \my_slc|d0|MDRregister|Q~16 (
// Equation(s):
// \my_slc|d0|MDRregister|Q~16_combout  = (\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[15]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [15]))

	.dataa(gnd),
	.datab(\my_slc|tr0|Data_read_buffer [15]),
	.datac(\S[15]~input_o ),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDRregister|Q~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q~16 .lut_mask = 16'hF0CC;
defparam \my_slc|d0|MDRregister|Q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y7_N13
dffeas \my_slc|d0|MDRregister|Q[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDRregister|Q~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\my_slc|state_controller|State.S_33_2~q ),
	.sload(gnd),
	.ena(\my_slc|d0|MDRregister|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDRregister|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDRregister|Q[15] .is_wysiwyg = "true";
defparam \my_slc|d0|MDRregister|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N28
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[15]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[15]~feeder_combout  = \my_slc|d0|MDRregister|Q [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [15]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[15]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y7_N29
dffeas \my_slc|tr0|Data_write_buffer[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[15] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N30
cycloneive_lcell_comb \my_slc|d0|IRregister|Q~4 (
// Equation(s):
// \my_slc|d0|IRregister|Q~4_combout  = (\my_slc|state_controller|State.S_35~q  & \my_slc|d0|MDRregister|Q [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_35~q ),
	.datad(\my_slc|d0|MDRregister|Q [3]),
	.cin(gnd),
	.combout(\my_slc|d0|IRregister|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q~4 .lut_mask = 16'hF000;
defparam \my_slc|d0|IRregister|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y8_N31
dffeas \my_slc|d0|IRregister|Q[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IRregister|Q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[3] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N16
cycloneive_lcell_comb \my_slc|d0|IRregister|Q~3 (
// Equation(s):
// \my_slc|d0|IRregister|Q~3_combout  = (\my_slc|state_controller|State.S_35~q  & \my_slc|d0|MDRregister|Q [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_35~q ),
	.datad(\my_slc|d0|MDRregister|Q [2]),
	.cin(gnd),
	.combout(\my_slc|d0|IRregister|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q~3 .lut_mask = 16'hF000;
defparam \my_slc|d0|IRregister|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y8_N17
dffeas \my_slc|d0|IRregister|Q[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IRregister|Q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[2] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N26
cycloneive_lcell_comb \my_slc|d0|IRregister|Q~2 (
// Equation(s):
// \my_slc|d0|IRregister|Q~2_combout  = (\my_slc|state_controller|State.S_35~q  & \my_slc|d0|MDRregister|Q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_35~q ),
	.datad(\my_slc|d0|MDRregister|Q [1]),
	.cin(gnd),
	.combout(\my_slc|d0|IRregister|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q~2 .lut_mask = 16'hF000;
defparam \my_slc|d0|IRregister|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y8_N27
dffeas \my_slc|d0|IRregister|Q[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IRregister|Q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[1] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N20
cycloneive_lcell_comb \my_slc|d0|IRregister|Q~0 (
// Equation(s):
// \my_slc|d0|IRregister|Q~0_combout  = (\my_slc|d0|MDRregister|Q [0] & \my_slc|state_controller|State.S_35~q )

	.dataa(\my_slc|d0|MDRregister|Q [0]),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_35~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|IRregister|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q~0 .lut_mask = 16'hA0A0;
defparam \my_slc|d0|IRregister|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y8_N21
dffeas \my_slc|d0|IRregister|Q[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IRregister|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[0] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N8
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr6~0_combout  = (\my_slc|d0|IRregister|Q [3] & (\my_slc|d0|IRregister|Q [0] & (\my_slc|d0|IRregister|Q [2] $ (\my_slc|d0|IRregister|Q [1])))) # (!\my_slc|d0|IRregister|Q [3] & (!\my_slc|d0|IRregister|Q [1] & 
// (\my_slc|d0|IRregister|Q [2] $ (\my_slc|d0|IRregister|Q [0]))))

	.dataa(\my_slc|d0|IRregister|Q [3]),
	.datab(\my_slc|d0|IRregister|Q [2]),
	.datac(\my_slc|d0|IRregister|Q [1]),
	.datad(\my_slc|d0|IRregister|Q [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr6~0 .lut_mask = 16'h2904;
defparam \my_slc|hex_driver0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N2
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr5~0_combout  = (\my_slc|d0|IRregister|Q [3] & ((\my_slc|d0|IRregister|Q [0] & ((\my_slc|d0|IRregister|Q [1]))) # (!\my_slc|d0|IRregister|Q [0] & (\my_slc|d0|IRregister|Q [2])))) # (!\my_slc|d0|IRregister|Q [3] & 
// (\my_slc|d0|IRregister|Q [2] & (\my_slc|d0|IRregister|Q [1] $ (\my_slc|d0|IRregister|Q [0]))))

	.dataa(\my_slc|d0|IRregister|Q [3]),
	.datab(\my_slc|d0|IRregister|Q [2]),
	.datac(\my_slc|d0|IRregister|Q [1]),
	.datad(\my_slc|d0|IRregister|Q [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \my_slc|hex_driver0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N24
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr4~0_combout  = (\my_slc|d0|IRregister|Q [3] & (\my_slc|d0|IRregister|Q [2] & ((\my_slc|d0|IRregister|Q [1]) # (!\my_slc|d0|IRregister|Q [0])))) # (!\my_slc|d0|IRregister|Q [3] & (!\my_slc|d0|IRregister|Q [2] & 
// (\my_slc|d0|IRregister|Q [1] & !\my_slc|d0|IRregister|Q [0])))

	.dataa(\my_slc|d0|IRregister|Q [3]),
	.datab(\my_slc|d0|IRregister|Q [2]),
	.datac(\my_slc|d0|IRregister|Q [1]),
	.datad(\my_slc|d0|IRregister|Q [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr4~0 .lut_mask = 16'h8098;
defparam \my_slc|hex_driver0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N6
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr3~0_combout  = (\my_slc|d0|IRregister|Q [1] & ((\my_slc|d0|IRregister|Q [2] & ((\my_slc|d0|IRregister|Q [0]))) # (!\my_slc|d0|IRregister|Q [2] & (\my_slc|d0|IRregister|Q [3] & !\my_slc|d0|IRregister|Q [0])))) # 
// (!\my_slc|d0|IRregister|Q [1] & (!\my_slc|d0|IRregister|Q [3] & (\my_slc|d0|IRregister|Q [2] $ (\my_slc|d0|IRregister|Q [0]))))

	.dataa(\my_slc|d0|IRregister|Q [3]),
	.datab(\my_slc|d0|IRregister|Q [2]),
	.datac(\my_slc|d0|IRregister|Q [1]),
	.datad(\my_slc|d0|IRregister|Q [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr3~0 .lut_mask = 16'hC124;
defparam \my_slc|hex_driver0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N28
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr2~0_combout  = (\my_slc|d0|IRregister|Q [1] & (!\my_slc|d0|IRregister|Q [3] & ((\my_slc|d0|IRregister|Q [0])))) # (!\my_slc|d0|IRregister|Q [1] & ((\my_slc|d0|IRregister|Q [2] & (!\my_slc|d0|IRregister|Q [3])) # 
// (!\my_slc|d0|IRregister|Q [2] & ((\my_slc|d0|IRregister|Q [0])))))

	.dataa(\my_slc|d0|IRregister|Q [3]),
	.datab(\my_slc|d0|IRregister|Q [2]),
	.datac(\my_slc|d0|IRregister|Q [1]),
	.datad(\my_slc|d0|IRregister|Q [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr2~0 .lut_mask = 16'h5704;
defparam \my_slc|hex_driver0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N10
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr1~0_combout  = (\my_slc|d0|IRregister|Q [2] & (\my_slc|d0|IRregister|Q [0] & (\my_slc|d0|IRregister|Q [3] $ (\my_slc|d0|IRregister|Q [1])))) # (!\my_slc|d0|IRregister|Q [2] & (!\my_slc|d0|IRregister|Q [3] & 
// ((\my_slc|d0|IRregister|Q [1]) # (\my_slc|d0|IRregister|Q [0]))))

	.dataa(\my_slc|d0|IRregister|Q [3]),
	.datab(\my_slc|d0|IRregister|Q [2]),
	.datac(\my_slc|d0|IRregister|Q [1]),
	.datad(\my_slc|d0|IRregister|Q [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr1~0 .lut_mask = 16'h5910;
defparam \my_slc|hex_driver0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N0
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr0~0_combout  = (\my_slc|d0|IRregister|Q [0] & ((\my_slc|d0|IRregister|Q [3]) # (\my_slc|d0|IRregister|Q [2] $ (\my_slc|d0|IRregister|Q [1])))) # (!\my_slc|d0|IRregister|Q [0] & ((\my_slc|d0|IRregister|Q [1]) # 
// (\my_slc|d0|IRregister|Q [3] $ (\my_slc|d0|IRregister|Q [2]))))

	.dataa(\my_slc|d0|IRregister|Q [3]),
	.datab(\my_slc|d0|IRregister|Q [2]),
	.datac(\my_slc|d0|IRregister|Q [1]),
	.datad(\my_slc|d0|IRregister|Q [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr0~0 .lut_mask = 16'hBEF6;
defparam \my_slc|hex_driver0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N10
cycloneive_lcell_comb \my_slc|d0|IRregister|Q~6 (
// Equation(s):
// \my_slc|d0|IRregister|Q~6_combout  = (\my_slc|state_controller|State.S_35~q  & \my_slc|d0|MDRregister|Q [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_35~q ),
	.datad(\my_slc|d0|MDRregister|Q [5]),
	.cin(gnd),
	.combout(\my_slc|d0|IRregister|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q~6 .lut_mask = 16'hF000;
defparam \my_slc|d0|IRregister|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y8_N11
dffeas \my_slc|d0|IRregister|Q[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IRregister|Q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[5] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N24
cycloneive_lcell_comb \my_slc|d0|IRregister|Q~7 (
// Equation(s):
// \my_slc|d0|IRregister|Q~7_combout  = (\my_slc|state_controller|State.S_35~q  & \my_slc|d0|MDRregister|Q [6])

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_35~q ),
	.datac(\my_slc|d0|MDRregister|Q [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|IRregister|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q~7 .lut_mask = 16'hC0C0;
defparam \my_slc|d0|IRregister|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y8_N25
dffeas \my_slc|d0|IRregister|Q[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IRregister|Q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[6] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N22
cycloneive_lcell_comb \my_slc|d0|IRregister|Q~8 (
// Equation(s):
// \my_slc|d0|IRregister|Q~8_combout  = (\my_slc|d0|MDRregister|Q [7] & \my_slc|state_controller|State.S_35~q )

	.dataa(gnd),
	.datab(\my_slc|d0|MDRregister|Q [7]),
	.datac(\my_slc|state_controller|State.S_35~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|IRregister|Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q~8 .lut_mask = 16'hC0C0;
defparam \my_slc|d0|IRregister|Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y8_N23
dffeas \my_slc|d0|IRregister|Q[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IRregister|Q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[7] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N16
cycloneive_lcell_comb \my_slc|d0|IRregister|Q~5 (
// Equation(s):
// \my_slc|d0|IRregister|Q~5_combout  = (\my_slc|state_controller|State.S_35~q  & \my_slc|d0|MDRregister|Q [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_35~q ),
	.datad(\my_slc|d0|MDRregister|Q [4]),
	.cin(gnd),
	.combout(\my_slc|d0|IRregister|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q~5 .lut_mask = 16'hF000;
defparam \my_slc|d0|IRregister|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y8_N17
dffeas \my_slc|d0|IRregister|Q[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IRregister|Q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[4] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N4
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr6~0_combout  = (\my_slc|d0|IRregister|Q [6] & (!\my_slc|d0|IRregister|Q [5] & (\my_slc|d0|IRregister|Q [7] $ (!\my_slc|d0|IRregister|Q [4])))) # (!\my_slc|d0|IRregister|Q [6] & (\my_slc|d0|IRregister|Q [4] & 
// (\my_slc|d0|IRregister|Q [5] $ (!\my_slc|d0|IRregister|Q [7]))))

	.dataa(\my_slc|d0|IRregister|Q [5]),
	.datab(\my_slc|d0|IRregister|Q [6]),
	.datac(\my_slc|d0|IRregister|Q [7]),
	.datad(\my_slc|d0|IRregister|Q [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr6~0 .lut_mask = 16'h6104;
defparam \my_slc|hex_driver1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N2
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr5~0_combout  = (\my_slc|d0|IRregister|Q [5] & ((\my_slc|d0|IRregister|Q [4] & ((\my_slc|d0|IRregister|Q [7]))) # (!\my_slc|d0|IRregister|Q [4] & (\my_slc|d0|IRregister|Q [6])))) # (!\my_slc|d0|IRregister|Q [5] & 
// (\my_slc|d0|IRregister|Q [6] & (\my_slc|d0|IRregister|Q [7] $ (\my_slc|d0|IRregister|Q [4]))))

	.dataa(\my_slc|d0|IRregister|Q [5]),
	.datab(\my_slc|d0|IRregister|Q [6]),
	.datac(\my_slc|d0|IRregister|Q [7]),
	.datad(\my_slc|d0|IRregister|Q [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \my_slc|hex_driver1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N0
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr4~0_combout  = (\my_slc|d0|IRregister|Q [6] & (\my_slc|d0|IRregister|Q [7] & ((\my_slc|d0|IRregister|Q [5]) # (!\my_slc|d0|IRregister|Q [4])))) # (!\my_slc|d0|IRregister|Q [6] & (\my_slc|d0|IRregister|Q [5] & 
// (!\my_slc|d0|IRregister|Q [7] & !\my_slc|d0|IRregister|Q [4])))

	.dataa(\my_slc|d0|IRregister|Q [5]),
	.datab(\my_slc|d0|IRregister|Q [6]),
	.datac(\my_slc|d0|IRregister|Q [7]),
	.datad(\my_slc|d0|IRregister|Q [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr4~0 .lut_mask = 16'h80C2;
defparam \my_slc|hex_driver1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N18
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr3~0_combout  = (\my_slc|d0|IRregister|Q [5] & ((\my_slc|d0|IRregister|Q [6] & ((\my_slc|d0|IRregister|Q [4]))) # (!\my_slc|d0|IRregister|Q [6] & (\my_slc|d0|IRregister|Q [7] & !\my_slc|d0|IRregister|Q [4])))) # 
// (!\my_slc|d0|IRregister|Q [5] & (!\my_slc|d0|IRregister|Q [7] & (\my_slc|d0|IRregister|Q [6] $ (\my_slc|d0|IRregister|Q [4]))))

	.dataa(\my_slc|d0|IRregister|Q [5]),
	.datab(\my_slc|d0|IRregister|Q [6]),
	.datac(\my_slc|d0|IRregister|Q [7]),
	.datad(\my_slc|d0|IRregister|Q [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr3~0 .lut_mask = 16'h8924;
defparam \my_slc|hex_driver1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N12
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr2~0_combout  = (\my_slc|d0|IRregister|Q [5] & (((!\my_slc|d0|IRregister|Q [7] & \my_slc|d0|IRregister|Q [4])))) # (!\my_slc|d0|IRregister|Q [5] & ((\my_slc|d0|IRregister|Q [6] & (!\my_slc|d0|IRregister|Q [7])) # 
// (!\my_slc|d0|IRregister|Q [6] & ((\my_slc|d0|IRregister|Q [4])))))

	.dataa(\my_slc|d0|IRregister|Q [5]),
	.datab(\my_slc|d0|IRregister|Q [6]),
	.datac(\my_slc|d0|IRregister|Q [7]),
	.datad(\my_slc|d0|IRregister|Q [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr2~0 .lut_mask = 16'h1F04;
defparam \my_slc|hex_driver1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N14
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr1~0_combout  = (\my_slc|d0|IRregister|Q [5] & (!\my_slc|d0|IRregister|Q [7] & ((\my_slc|d0|IRregister|Q [4]) # (!\my_slc|d0|IRregister|Q [6])))) # (!\my_slc|d0|IRregister|Q [5] & (\my_slc|d0|IRregister|Q [4] & 
// (\my_slc|d0|IRregister|Q [6] $ (!\my_slc|d0|IRregister|Q [7]))))

	.dataa(\my_slc|d0|IRregister|Q [5]),
	.datab(\my_slc|d0|IRregister|Q [6]),
	.datac(\my_slc|d0|IRregister|Q [7]),
	.datad(\my_slc|d0|IRregister|Q [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr1~0 .lut_mask = 16'h4B02;
defparam \my_slc|hex_driver1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N28
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr0~0_combout  = (\my_slc|d0|IRregister|Q [4] & ((\my_slc|d0|IRregister|Q [7]) # (\my_slc|d0|IRregister|Q [5] $ (\my_slc|d0|IRregister|Q [6])))) # (!\my_slc|d0|IRregister|Q [4] & ((\my_slc|d0|IRregister|Q [5]) # 
// (\my_slc|d0|IRregister|Q [6] $ (\my_slc|d0|IRregister|Q [7]))))

	.dataa(\my_slc|d0|IRregister|Q [5]),
	.datab(\my_slc|d0|IRregister|Q [6]),
	.datac(\my_slc|d0|IRregister|Q [7]),
	.datad(\my_slc|d0|IRregister|Q [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \my_slc|hex_driver1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N10
cycloneive_lcell_comb \my_slc|d0|IRregister|Q~10 (
// Equation(s):
// \my_slc|d0|IRregister|Q~10_combout  = (\my_slc|state_controller|State.S_35~q  & \my_slc|d0|MDRregister|Q [9])

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_35~q ),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [9]),
	.cin(gnd),
	.combout(\my_slc|d0|IRregister|Q~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q~10 .lut_mask = 16'hCC00;
defparam \my_slc|d0|IRregister|Q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y10_N11
dffeas \my_slc|d0|IRregister|Q[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IRregister|Q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[9] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N16
cycloneive_lcell_comb \my_slc|d0|IRregister|Q~11 (
// Equation(s):
// \my_slc|d0|IRregister|Q~11_combout  = (\my_slc|state_controller|State.S_35~q  & \my_slc|d0|MDRregister|Q [10])

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_35~q ),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [10]),
	.cin(gnd),
	.combout(\my_slc|d0|IRregister|Q~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q~11 .lut_mask = 16'hCC00;
defparam \my_slc|d0|IRregister|Q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y10_N17
dffeas \my_slc|d0|IRregister|Q[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IRregister|Q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[10] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N26
cycloneive_lcell_comb \my_slc|d0|IRregister|Q~12 (
// Equation(s):
// \my_slc|d0|IRregister|Q~12_combout  = (\my_slc|state_controller|State.S_35~q  & \my_slc|d0|MDRregister|Q [11])

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_35~q ),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [11]),
	.cin(gnd),
	.combout(\my_slc|d0|IRregister|Q~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q~12 .lut_mask = 16'hCC00;
defparam \my_slc|d0|IRregister|Q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y10_N27
dffeas \my_slc|d0|IRregister|Q[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IRregister|Q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[11] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N28
cycloneive_lcell_comb \my_slc|d0|IRregister|Q~9 (
// Equation(s):
// \my_slc|d0|IRregister|Q~9_combout  = (\my_slc|state_controller|State.S_35~q  & \my_slc|d0|MDRregister|Q [8])

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_35~q ),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [8]),
	.cin(gnd),
	.combout(\my_slc|d0|IRregister|Q~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q~9 .lut_mask = 16'hCC00;
defparam \my_slc|d0|IRregister|Q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y10_N29
dffeas \my_slc|d0|IRregister|Q[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IRregister|Q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[8] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N12
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr6~0_combout  = (\my_slc|d0|IRregister|Q [10] & (!\my_slc|d0|IRregister|Q [9] & (\my_slc|d0|IRregister|Q [11] $ (!\my_slc|d0|IRregister|Q [8])))) # (!\my_slc|d0|IRregister|Q [10] & (\my_slc|d0|IRregister|Q [8] & 
// (\my_slc|d0|IRregister|Q [9] $ (!\my_slc|d0|IRregister|Q [11]))))

	.dataa(\my_slc|d0|IRregister|Q [9]),
	.datab(\my_slc|d0|IRregister|Q [10]),
	.datac(\my_slc|d0|IRregister|Q [11]),
	.datad(\my_slc|d0|IRregister|Q [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr6~0 .lut_mask = 16'h6104;
defparam \my_slc|hex_driver2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N14
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr5~0_combout  = (\my_slc|d0|IRregister|Q [9] & ((\my_slc|d0|IRregister|Q [8] & ((\my_slc|d0|IRregister|Q [11]))) # (!\my_slc|d0|IRregister|Q [8] & (\my_slc|d0|IRregister|Q [10])))) # (!\my_slc|d0|IRregister|Q [9] & 
// (\my_slc|d0|IRregister|Q [10] & (\my_slc|d0|IRregister|Q [11] $ (\my_slc|d0|IRregister|Q [8]))))

	.dataa(\my_slc|d0|IRregister|Q [9]),
	.datab(\my_slc|d0|IRregister|Q [10]),
	.datac(\my_slc|d0|IRregister|Q [11]),
	.datad(\my_slc|d0|IRregister|Q [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \my_slc|hex_driver2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N0
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr4~0_combout  = (\my_slc|d0|IRregister|Q [10] & (\my_slc|d0|IRregister|Q [11] & ((\my_slc|d0|IRregister|Q [9]) # (!\my_slc|d0|IRregister|Q [8])))) # (!\my_slc|d0|IRregister|Q [10] & (\my_slc|d0|IRregister|Q [9] & 
// (!\my_slc|d0|IRregister|Q [11] & !\my_slc|d0|IRregister|Q [8])))

	.dataa(\my_slc|d0|IRregister|Q [9]),
	.datab(\my_slc|d0|IRregister|Q [10]),
	.datac(\my_slc|d0|IRregister|Q [11]),
	.datad(\my_slc|d0|IRregister|Q [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr4~0 .lut_mask = 16'h80C2;
defparam \my_slc|hex_driver2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N30
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr3~0_combout  = (\my_slc|d0|IRregister|Q [9] & ((\my_slc|d0|IRregister|Q [10] & ((\my_slc|d0|IRregister|Q [8]))) # (!\my_slc|d0|IRregister|Q [10] & (\my_slc|d0|IRregister|Q [11] & !\my_slc|d0|IRregister|Q [8])))) # 
// (!\my_slc|d0|IRregister|Q [9] & (!\my_slc|d0|IRregister|Q [11] & (\my_slc|d0|IRregister|Q [10] $ (\my_slc|d0|IRregister|Q [8]))))

	.dataa(\my_slc|d0|IRregister|Q [9]),
	.datab(\my_slc|d0|IRregister|Q [10]),
	.datac(\my_slc|d0|IRregister|Q [11]),
	.datad(\my_slc|d0|IRregister|Q [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr3~0 .lut_mask = 16'h8924;
defparam \my_slc|hex_driver2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N20
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr2~0_combout  = (\my_slc|d0|IRregister|Q [9] & (((!\my_slc|d0|IRregister|Q [11] & \my_slc|d0|IRregister|Q [8])))) # (!\my_slc|d0|IRregister|Q [9] & ((\my_slc|d0|IRregister|Q [10] & (!\my_slc|d0|IRregister|Q [11])) # 
// (!\my_slc|d0|IRregister|Q [10] & ((\my_slc|d0|IRregister|Q [8])))))

	.dataa(\my_slc|d0|IRregister|Q [9]),
	.datab(\my_slc|d0|IRregister|Q [10]),
	.datac(\my_slc|d0|IRregister|Q [11]),
	.datad(\my_slc|d0|IRregister|Q [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr2~0 .lut_mask = 16'h1F04;
defparam \my_slc|hex_driver2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N22
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr1~0_combout  = (\my_slc|d0|IRregister|Q [9] & (!\my_slc|d0|IRregister|Q [11] & ((\my_slc|d0|IRregister|Q [8]) # (!\my_slc|d0|IRregister|Q [10])))) # (!\my_slc|d0|IRregister|Q [9] & (\my_slc|d0|IRregister|Q [8] & 
// (\my_slc|d0|IRregister|Q [10] $ (!\my_slc|d0|IRregister|Q [11]))))

	.dataa(\my_slc|d0|IRregister|Q [9]),
	.datab(\my_slc|d0|IRregister|Q [10]),
	.datac(\my_slc|d0|IRregister|Q [11]),
	.datad(\my_slc|d0|IRregister|Q [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr1~0 .lut_mask = 16'h4B02;
defparam \my_slc|hex_driver2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N8
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr0~0_combout  = (\my_slc|d0|IRregister|Q [8] & ((\my_slc|d0|IRregister|Q [11]) # (\my_slc|d0|IRregister|Q [9] $ (\my_slc|d0|IRregister|Q [10])))) # (!\my_slc|d0|IRregister|Q [8] & ((\my_slc|d0|IRregister|Q [9]) # 
// (\my_slc|d0|IRregister|Q [10] $ (\my_slc|d0|IRregister|Q [11]))))

	.dataa(\my_slc|d0|IRregister|Q [9]),
	.datab(\my_slc|d0|IRregister|Q [10]),
	.datac(\my_slc|d0|IRregister|Q [11]),
	.datad(\my_slc|d0|IRregister|Q [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \my_slc|hex_driver2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N22
cycloneive_lcell_comb \my_slc|d0|IRregister|Q~14 (
// Equation(s):
// \my_slc|d0|IRregister|Q~14_combout  = (\my_slc|state_controller|State.S_35~q  & \my_slc|d0|MDRregister|Q [13])

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_35~q ),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [13]),
	.cin(gnd),
	.combout(\my_slc|d0|IRregister|Q~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q~14 .lut_mask = 16'hCC00;
defparam \my_slc|d0|IRregister|Q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y7_N23
dffeas \my_slc|d0|IRregister|Q[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IRregister|Q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[13] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N10
cycloneive_lcell_comb \my_slc|d0|IRregister|Q~16 (
// Equation(s):
// \my_slc|d0|IRregister|Q~16_combout  = (\my_slc|state_controller|State.S_35~q  & \my_slc|d0|MDRregister|Q [15])

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_35~q ),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [15]),
	.cin(gnd),
	.combout(\my_slc|d0|IRregister|Q~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q~16 .lut_mask = 16'hCC00;
defparam \my_slc|d0|IRregister|Q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y7_N11
dffeas \my_slc|d0|IRregister|Q[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IRregister|Q~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[15] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N16
cycloneive_lcell_comb \my_slc|d0|IRregister|Q~13 (
// Equation(s):
// \my_slc|d0|IRregister|Q~13_combout  = (\my_slc|state_controller|State.S_35~q  & \my_slc|d0|MDRregister|Q [12])

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_35~q ),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [12]),
	.cin(gnd),
	.combout(\my_slc|d0|IRregister|Q~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q~13 .lut_mask = 16'hCC00;
defparam \my_slc|d0|IRregister|Q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y7_N17
dffeas \my_slc|d0|IRregister|Q[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IRregister|Q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[12] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N4
cycloneive_lcell_comb \my_slc|d0|IRregister|Q~15 (
// Equation(s):
// \my_slc|d0|IRregister|Q~15_combout  = (\my_slc|state_controller|State.S_35~q  & \my_slc|d0|MDRregister|Q [14])

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_35~q ),
	.datac(gnd),
	.datad(\my_slc|d0|MDRregister|Q [14]),
	.cin(gnd),
	.combout(\my_slc|d0|IRregister|Q~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q~15 .lut_mask = 16'hCC00;
defparam \my_slc|d0|IRregister|Q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y7_N5
dffeas \my_slc|d0|IRregister|Q[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IRregister|Q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IRregister|Q[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IRregister|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IRregister|Q[14] .is_wysiwyg = "true";
defparam \my_slc|d0|IRregister|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y4_N0
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr6~0_combout  = (\my_slc|d0|IRregister|Q [15] & (\my_slc|d0|IRregister|Q [12] & (\my_slc|d0|IRregister|Q [13] $ (\my_slc|d0|IRregister|Q [14])))) # (!\my_slc|d0|IRregister|Q [15] & (!\my_slc|d0|IRregister|Q [13] & 
// (\my_slc|d0|IRregister|Q [12] $ (\my_slc|d0|IRregister|Q [14]))))

	.dataa(\my_slc|d0|IRregister|Q [13]),
	.datab(\my_slc|d0|IRregister|Q [15]),
	.datac(\my_slc|d0|IRregister|Q [12]),
	.datad(\my_slc|d0|IRregister|Q [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr6~0 .lut_mask = 16'h4190;
defparam \my_slc|hex_driver3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y4_N10
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr5~0_combout  = (\my_slc|d0|IRregister|Q [13] & ((\my_slc|d0|IRregister|Q [12] & (\my_slc|d0|IRregister|Q [15])) # (!\my_slc|d0|IRregister|Q [12] & ((\my_slc|d0|IRregister|Q [14]))))) # (!\my_slc|d0|IRregister|Q [13] & 
// (\my_slc|d0|IRregister|Q [14] & (\my_slc|d0|IRregister|Q [15] $ (\my_slc|d0|IRregister|Q [12]))))

	.dataa(\my_slc|d0|IRregister|Q [13]),
	.datab(\my_slc|d0|IRregister|Q [15]),
	.datac(\my_slc|d0|IRregister|Q [12]),
	.datad(\my_slc|d0|IRregister|Q [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr5~0 .lut_mask = 16'h9E80;
defparam \my_slc|hex_driver3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y4_N16
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr4~0_combout  = (\my_slc|d0|IRregister|Q [15] & (\my_slc|d0|IRregister|Q [14] & ((\my_slc|d0|IRregister|Q [13]) # (!\my_slc|d0|IRregister|Q [12])))) # (!\my_slc|d0|IRregister|Q [15] & (\my_slc|d0|IRregister|Q [13] & 
// (!\my_slc|d0|IRregister|Q [12] & !\my_slc|d0|IRregister|Q [14])))

	.dataa(\my_slc|d0|IRregister|Q [13]),
	.datab(\my_slc|d0|IRregister|Q [15]),
	.datac(\my_slc|d0|IRregister|Q [12]),
	.datad(\my_slc|d0|IRregister|Q [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr4~0 .lut_mask = 16'h8C02;
defparam \my_slc|hex_driver3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y4_N2
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr3~0_combout  = (\my_slc|d0|IRregister|Q [13] & ((\my_slc|d0|IRregister|Q [12] & ((\my_slc|d0|IRregister|Q [14]))) # (!\my_slc|d0|IRregister|Q [12] & (\my_slc|d0|IRregister|Q [15] & !\my_slc|d0|IRregister|Q [14])))) # 
// (!\my_slc|d0|IRregister|Q [13] & (!\my_slc|d0|IRregister|Q [15] & (\my_slc|d0|IRregister|Q [12] $ (\my_slc|d0|IRregister|Q [14]))))

	.dataa(\my_slc|d0|IRregister|Q [13]),
	.datab(\my_slc|d0|IRregister|Q [15]),
	.datac(\my_slc|d0|IRregister|Q [12]),
	.datad(\my_slc|d0|IRregister|Q [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr3~0 .lut_mask = 16'hA118;
defparam \my_slc|hex_driver3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y4_N4
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr2~0_combout  = (\my_slc|d0|IRregister|Q [13] & (!\my_slc|d0|IRregister|Q [15] & (\my_slc|d0|IRregister|Q [12]))) # (!\my_slc|d0|IRregister|Q [13] & ((\my_slc|d0|IRregister|Q [14] & (!\my_slc|d0|IRregister|Q [15])) # 
// (!\my_slc|d0|IRregister|Q [14] & ((\my_slc|d0|IRregister|Q [12])))))

	.dataa(\my_slc|d0|IRregister|Q [13]),
	.datab(\my_slc|d0|IRregister|Q [15]),
	.datac(\my_slc|d0|IRregister|Q [12]),
	.datad(\my_slc|d0|IRregister|Q [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr2~0 .lut_mask = 16'h3170;
defparam \my_slc|hex_driver3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y4_N22
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr1~0_combout  = (\my_slc|d0|IRregister|Q [13] & (!\my_slc|d0|IRregister|Q [15] & ((\my_slc|d0|IRregister|Q [12]) # (!\my_slc|d0|IRregister|Q [14])))) # (!\my_slc|d0|IRregister|Q [13] & (\my_slc|d0|IRregister|Q [12] & 
// (\my_slc|d0|IRregister|Q [15] $ (!\my_slc|d0|IRregister|Q [14]))))

	.dataa(\my_slc|d0|IRregister|Q [13]),
	.datab(\my_slc|d0|IRregister|Q [15]),
	.datac(\my_slc|d0|IRregister|Q [12]),
	.datad(\my_slc|d0|IRregister|Q [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr1~0 .lut_mask = 16'h6032;
defparam \my_slc|hex_driver3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y4_N12
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr0~0_combout  = (\my_slc|d0|IRregister|Q [12] & ((\my_slc|d0|IRregister|Q [15]) # (\my_slc|d0|IRregister|Q [13] $ (\my_slc|d0|IRregister|Q [14])))) # (!\my_slc|d0|IRregister|Q [12] & ((\my_slc|d0|IRregister|Q [13]) # 
// (\my_slc|d0|IRregister|Q [15] $ (\my_slc|d0|IRregister|Q [14]))))

	.dataa(\my_slc|d0|IRregister|Q [13]),
	.datab(\my_slc|d0|IRregister|Q [15]),
	.datac(\my_slc|d0|IRregister|Q [12]),
	.datad(\my_slc|d0|IRregister|Q [14]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr0~0 .lut_mask = 16'hDBEE;
defparam \my_slc|hex_driver3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N24
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr6~0_combout  = (\my_slc|d0|PCregister|Q [2] & (!\my_slc|d0|PCregister|Q [1] & (\my_slc|d0|PCregister|Q [0] $ (!\my_slc|d0|PCregister|Q [3])))) # (!\my_slc|d0|PCregister|Q [2] & (\my_slc|d0|PCregister|Q [0] & 
// (\my_slc|d0|PCregister|Q [1] $ (!\my_slc|d0|PCregister|Q [3]))))

	.dataa(\my_slc|d0|PCregister|Q [1]),
	.datab(\my_slc|d0|PCregister|Q [2]),
	.datac(\my_slc|d0|PCregister|Q [0]),
	.datad(\my_slc|d0|PCregister|Q [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr6~0 .lut_mask = 16'h6014;
defparam \my_slc|hex_driver4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N18
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr5~0_combout  = (\my_slc|d0|PCregister|Q [1] & ((\my_slc|d0|PCregister|Q [0] & ((\my_slc|d0|PCregister|Q [3]))) # (!\my_slc|d0|PCregister|Q [0] & (\my_slc|d0|PCregister|Q [2])))) # (!\my_slc|d0|PCregister|Q [1] & 
// (\my_slc|d0|PCregister|Q [2] & (\my_slc|d0|PCregister|Q [0] $ (\my_slc|d0|PCregister|Q [3]))))

	.dataa(\my_slc|d0|PCregister|Q [1]),
	.datab(\my_slc|d0|PCregister|Q [2]),
	.datac(\my_slc|d0|PCregister|Q [0]),
	.datad(\my_slc|d0|PCregister|Q [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr5~0 .lut_mask = 16'hAC48;
defparam \my_slc|hex_driver4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N20
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr4~0_combout  = (\my_slc|d0|PCregister|Q [2] & (\my_slc|d0|PCregister|Q [3] & ((\my_slc|d0|PCregister|Q [1]) # (!\my_slc|d0|PCregister|Q [0])))) # (!\my_slc|d0|PCregister|Q [2] & (\my_slc|d0|PCregister|Q [1] & 
// (!\my_slc|d0|PCregister|Q [0] & !\my_slc|d0|PCregister|Q [3])))

	.dataa(\my_slc|d0|PCregister|Q [1]),
	.datab(\my_slc|d0|PCregister|Q [2]),
	.datac(\my_slc|d0|PCregister|Q [0]),
	.datad(\my_slc|d0|PCregister|Q [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr4~0 .lut_mask = 16'h8C02;
defparam \my_slc|hex_driver4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N22
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr3~0_combout  = (\my_slc|d0|PCregister|Q [1] & ((\my_slc|d0|PCregister|Q [2] & (\my_slc|d0|PCregister|Q [0])) # (!\my_slc|d0|PCregister|Q [2] & (!\my_slc|d0|PCregister|Q [0] & \my_slc|d0|PCregister|Q [3])))) # 
// (!\my_slc|d0|PCregister|Q [1] & (!\my_slc|d0|PCregister|Q [3] & (\my_slc|d0|PCregister|Q [2] $ (\my_slc|d0|PCregister|Q [0]))))

	.dataa(\my_slc|d0|PCregister|Q [1]),
	.datab(\my_slc|d0|PCregister|Q [2]),
	.datac(\my_slc|d0|PCregister|Q [0]),
	.datad(\my_slc|d0|PCregister|Q [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr3~0 .lut_mask = 16'h8294;
defparam \my_slc|hex_driver4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N12
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr2~0_combout  = (\my_slc|d0|PCregister|Q [1] & (((\my_slc|d0|PCregister|Q [0] & !\my_slc|d0|PCregister|Q [3])))) # (!\my_slc|d0|PCregister|Q [1] & ((\my_slc|d0|PCregister|Q [2] & ((!\my_slc|d0|PCregister|Q [3]))) # 
// (!\my_slc|d0|PCregister|Q [2] & (\my_slc|d0|PCregister|Q [0]))))

	.dataa(\my_slc|d0|PCregister|Q [1]),
	.datab(\my_slc|d0|PCregister|Q [2]),
	.datac(\my_slc|d0|PCregister|Q [0]),
	.datad(\my_slc|d0|PCregister|Q [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr2~0 .lut_mask = 16'h10F4;
defparam \my_slc|hex_driver4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N30
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr1~0_combout  = (\my_slc|d0|PCregister|Q [1] & (!\my_slc|d0|PCregister|Q [3] & ((\my_slc|d0|PCregister|Q [0]) # (!\my_slc|d0|PCregister|Q [2])))) # (!\my_slc|d0|PCregister|Q [1] & (\my_slc|d0|PCregister|Q [0] & 
// (\my_slc|d0|PCregister|Q [2] $ (!\my_slc|d0|PCregister|Q [3]))))

	.dataa(\my_slc|d0|PCregister|Q [1]),
	.datab(\my_slc|d0|PCregister|Q [2]),
	.datac(\my_slc|d0|PCregister|Q [0]),
	.datad(\my_slc|d0|PCregister|Q [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr1~0 .lut_mask = 16'h40B2;
defparam \my_slc|hex_driver4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N28
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr0~0_combout  = (\my_slc|d0|PCregister|Q [0] & ((\my_slc|d0|PCregister|Q [3]) # (\my_slc|d0|PCregister|Q [1] $ (\my_slc|d0|PCregister|Q [2])))) # (!\my_slc|d0|PCregister|Q [0] & ((\my_slc|d0|PCregister|Q [1]) # 
// (\my_slc|d0|PCregister|Q [2] $ (\my_slc|d0|PCregister|Q [3]))))

	.dataa(\my_slc|d0|PCregister|Q [1]),
	.datab(\my_slc|d0|PCregister|Q [2]),
	.datac(\my_slc|d0|PCregister|Q [0]),
	.datad(\my_slc|d0|PCregister|Q [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr0~0 .lut_mask = 16'hFB6E;
defparam \my_slc|hex_driver4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N16
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr6~0_combout  = (\my_slc|d0|PCregister|Q [6] & (!\my_slc|d0|PCregister|Q [5] & (\my_slc|d0|PCregister|Q [4] $ (!\my_slc|d0|PCregister|Q [7])))) # (!\my_slc|d0|PCregister|Q [6] & (\my_slc|d0|PCregister|Q [4] & 
// (\my_slc|d0|PCregister|Q [7] $ (!\my_slc|d0|PCregister|Q [5]))))

	.dataa(\my_slc|d0|PCregister|Q [4]),
	.datab(\my_slc|d0|PCregister|Q [6]),
	.datac(\my_slc|d0|PCregister|Q [7]),
	.datad(\my_slc|d0|PCregister|Q [5]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr6~0 .lut_mask = 16'h2086;
defparam \my_slc|hex_driver5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N26
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr5~0_combout  = (\my_slc|d0|PCregister|Q [7] & ((\my_slc|d0|PCregister|Q [4] & ((\my_slc|d0|PCregister|Q [5]))) # (!\my_slc|d0|PCregister|Q [4] & (\my_slc|d0|PCregister|Q [6])))) # (!\my_slc|d0|PCregister|Q [7] & 
// (\my_slc|d0|PCregister|Q [6] & (\my_slc|d0|PCregister|Q [4] $ (\my_slc|d0|PCregister|Q [5]))))

	.dataa(\my_slc|d0|PCregister|Q [4]),
	.datab(\my_slc|d0|PCregister|Q [6]),
	.datac(\my_slc|d0|PCregister|Q [7]),
	.datad(\my_slc|d0|PCregister|Q [5]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr5~0 .lut_mask = 16'hE448;
defparam \my_slc|hex_driver5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N0
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr4~0_combout  = (\my_slc|d0|PCregister|Q [6] & (\my_slc|d0|PCregister|Q [7] & ((\my_slc|d0|PCregister|Q [5]) # (!\my_slc|d0|PCregister|Q [4])))) # (!\my_slc|d0|PCregister|Q [6] & (!\my_slc|d0|PCregister|Q [4] & 
// (!\my_slc|d0|PCregister|Q [7] & \my_slc|d0|PCregister|Q [5])))

	.dataa(\my_slc|d0|PCregister|Q [4]),
	.datab(\my_slc|d0|PCregister|Q [6]),
	.datac(\my_slc|d0|PCregister|Q [7]),
	.datad(\my_slc|d0|PCregister|Q [5]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr4~0 .lut_mask = 16'hC140;
defparam \my_slc|hex_driver5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N14
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr3~0_combout  = (\my_slc|d0|PCregister|Q [5] & ((\my_slc|d0|PCregister|Q [4] & (\my_slc|d0|PCregister|Q [6])) # (!\my_slc|d0|PCregister|Q [4] & (!\my_slc|d0|PCregister|Q [6] & \my_slc|d0|PCregister|Q [7])))) # 
// (!\my_slc|d0|PCregister|Q [5] & (!\my_slc|d0|PCregister|Q [7] & (\my_slc|d0|PCregister|Q [4] $ (\my_slc|d0|PCregister|Q [6]))))

	.dataa(\my_slc|d0|PCregister|Q [4]),
	.datab(\my_slc|d0|PCregister|Q [6]),
	.datac(\my_slc|d0|PCregister|Q [7]),
	.datad(\my_slc|d0|PCregister|Q [5]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr3~0 .lut_mask = 16'h9806;
defparam \my_slc|hex_driver5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N28
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr2~0_combout  = (\my_slc|d0|PCregister|Q [5] & (\my_slc|d0|PCregister|Q [4] & ((!\my_slc|d0|PCregister|Q [7])))) # (!\my_slc|d0|PCregister|Q [5] & ((\my_slc|d0|PCregister|Q [6] & ((!\my_slc|d0|PCregister|Q [7]))) # 
// (!\my_slc|d0|PCregister|Q [6] & (\my_slc|d0|PCregister|Q [4]))))

	.dataa(\my_slc|d0|PCregister|Q [4]),
	.datab(\my_slc|d0|PCregister|Q [6]),
	.datac(\my_slc|d0|PCregister|Q [7]),
	.datad(\my_slc|d0|PCregister|Q [5]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr2~0 .lut_mask = 16'h0A2E;
defparam \my_slc|hex_driver5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N6
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr1~0_combout  = (\my_slc|d0|PCregister|Q [4] & (\my_slc|d0|PCregister|Q [7] $ (((\my_slc|d0|PCregister|Q [5]) # (!\my_slc|d0|PCregister|Q [6]))))) # (!\my_slc|d0|PCregister|Q [4] & (!\my_slc|d0|PCregister|Q [6] & 
// (!\my_slc|d0|PCregister|Q [7] & \my_slc|d0|PCregister|Q [5])))

	.dataa(\my_slc|d0|PCregister|Q [4]),
	.datab(\my_slc|d0|PCregister|Q [6]),
	.datac(\my_slc|d0|PCregister|Q [7]),
	.datad(\my_slc|d0|PCregister|Q [5]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr1~0 .lut_mask = 16'h0B82;
defparam \my_slc|hex_driver5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N24
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr0~0_combout  = (\my_slc|d0|PCregister|Q [4] & ((\my_slc|d0|PCregister|Q [7]) # (\my_slc|d0|PCregister|Q [6] $ (\my_slc|d0|PCregister|Q [5])))) # (!\my_slc|d0|PCregister|Q [4] & ((\my_slc|d0|PCregister|Q [5]) # 
// (\my_slc|d0|PCregister|Q [6] $ (\my_slc|d0|PCregister|Q [7]))))

	.dataa(\my_slc|d0|PCregister|Q [4]),
	.datab(\my_slc|d0|PCregister|Q [6]),
	.datac(\my_slc|d0|PCregister|Q [7]),
	.datad(\my_slc|d0|PCregister|Q [5]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr0~0 .lut_mask = 16'hF7BC;
defparam \my_slc|hex_driver5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N4
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr6~0_combout  = (\my_slc|d0|PCregister|Q [10] & (!\my_slc|d0|PCregister|Q [9] & (\my_slc|d0|PCregister|Q [8] $ (!\my_slc|d0|PCregister|Q [11])))) # (!\my_slc|d0|PCregister|Q [10] & (\my_slc|d0|PCregister|Q [8] & 
// (\my_slc|d0|PCregister|Q [11] $ (!\my_slc|d0|PCregister|Q [9]))))

	.dataa(\my_slc|d0|PCregister|Q [10]),
	.datab(\my_slc|d0|PCregister|Q [8]),
	.datac(\my_slc|d0|PCregister|Q [11]),
	.datad(\my_slc|d0|PCregister|Q [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr6~0 .lut_mask = 16'h4086;
defparam \my_slc|hex_driver6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N6
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr5~0_combout  = (\my_slc|d0|PCregister|Q [11] & ((\my_slc|d0|PCregister|Q [8] & ((\my_slc|d0|PCregister|Q [9]))) # (!\my_slc|d0|PCregister|Q [8] & (\my_slc|d0|PCregister|Q [10])))) # (!\my_slc|d0|PCregister|Q [11] & 
// (\my_slc|d0|PCregister|Q [10] & (\my_slc|d0|PCregister|Q [8] $ (\my_slc|d0|PCregister|Q [9]))))

	.dataa(\my_slc|d0|PCregister|Q [10]),
	.datab(\my_slc|d0|PCregister|Q [8]),
	.datac(\my_slc|d0|PCregister|Q [11]),
	.datad(\my_slc|d0|PCregister|Q [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr5~0 .lut_mask = 16'hE228;
defparam \my_slc|hex_driver6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N24
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr4~0_combout  = (\my_slc|d0|PCregister|Q [10] & (\my_slc|d0|PCregister|Q [11] & ((\my_slc|d0|PCregister|Q [9]) # (!\my_slc|d0|PCregister|Q [8])))) # (!\my_slc|d0|PCregister|Q [10] & (!\my_slc|d0|PCregister|Q [8] & 
// (!\my_slc|d0|PCregister|Q [11] & \my_slc|d0|PCregister|Q [9])))

	.dataa(\my_slc|d0|PCregister|Q [10]),
	.datab(\my_slc|d0|PCregister|Q [8]),
	.datac(\my_slc|d0|PCregister|Q [11]),
	.datad(\my_slc|d0|PCregister|Q [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr4~0 .lut_mask = 16'hA120;
defparam \my_slc|hex_driver6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N14
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr3~0_combout  = (\my_slc|d0|PCregister|Q [9] & ((\my_slc|d0|PCregister|Q [10] & (\my_slc|d0|PCregister|Q [8])) # (!\my_slc|d0|PCregister|Q [10] & (!\my_slc|d0|PCregister|Q [8] & \my_slc|d0|PCregister|Q [11])))) # 
// (!\my_slc|d0|PCregister|Q [9] & (!\my_slc|d0|PCregister|Q [11] & (\my_slc|d0|PCregister|Q [10] $ (\my_slc|d0|PCregister|Q [8]))))

	.dataa(\my_slc|d0|PCregister|Q [10]),
	.datab(\my_slc|d0|PCregister|Q [8]),
	.datac(\my_slc|d0|PCregister|Q [11]),
	.datad(\my_slc|d0|PCregister|Q [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr3~0 .lut_mask = 16'h9806;
defparam \my_slc|hex_driver6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N12
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr2~0_combout  = (\my_slc|d0|PCregister|Q [9] & (((\my_slc|d0|PCregister|Q [8] & !\my_slc|d0|PCregister|Q [11])))) # (!\my_slc|d0|PCregister|Q [9] & ((\my_slc|d0|PCregister|Q [10] & ((!\my_slc|d0|PCregister|Q [11]))) # 
// (!\my_slc|d0|PCregister|Q [10] & (\my_slc|d0|PCregister|Q [8]))))

	.dataa(\my_slc|d0|PCregister|Q [10]),
	.datab(\my_slc|d0|PCregister|Q [8]),
	.datac(\my_slc|d0|PCregister|Q [11]),
	.datad(\my_slc|d0|PCregister|Q [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr2~0 .lut_mask = 16'h0C4E;
defparam \my_slc|hex_driver6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N26
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr1~0_combout  = (\my_slc|d0|PCregister|Q [10] & (\my_slc|d0|PCregister|Q [8] & (\my_slc|d0|PCregister|Q [11] $ (\my_slc|d0|PCregister|Q [9])))) # (!\my_slc|d0|PCregister|Q [10] & (!\my_slc|d0|PCregister|Q [11] & 
// ((\my_slc|d0|PCregister|Q [8]) # (\my_slc|d0|PCregister|Q [9]))))

	.dataa(\my_slc|d0|PCregister|Q [10]),
	.datab(\my_slc|d0|PCregister|Q [8]),
	.datac(\my_slc|d0|PCregister|Q [11]),
	.datad(\my_slc|d0|PCregister|Q [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr1~0 .lut_mask = 16'h0D84;
defparam \my_slc|hex_driver6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N28
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr0~0_combout  = (\my_slc|d0|PCregister|Q [8] & ((\my_slc|d0|PCregister|Q [11]) # (\my_slc|d0|PCregister|Q [10] $ (\my_slc|d0|PCregister|Q [9])))) # (!\my_slc|d0|PCregister|Q [8] & ((\my_slc|d0|PCregister|Q [9]) # 
// (\my_slc|d0|PCregister|Q [10] $ (\my_slc|d0|PCregister|Q [11]))))

	.dataa(\my_slc|d0|PCregister|Q [10]),
	.datab(\my_slc|d0|PCregister|Q [8]),
	.datac(\my_slc|d0|PCregister|Q [11]),
	.datad(\my_slc|d0|PCregister|Q [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr0~0 .lut_mask = 16'hF7DA;
defparam \my_slc|hex_driver6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N28
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr6~0_combout  = (\my_slc|d0|PCregister|Q [14] & (!\my_slc|d0|PCregister|Q [13] & (\my_slc|d0|PCregister|Q [15] $ (!\my_slc|d0|PCregister|Q [12])))) # (!\my_slc|d0|PCregister|Q [14] & (\my_slc|d0|PCregister|Q [12] & 
// (\my_slc|d0|PCregister|Q [13] $ (!\my_slc|d0|PCregister|Q [15]))))

	.dataa(\my_slc|d0|PCregister|Q [13]),
	.datab(\my_slc|d0|PCregister|Q [14]),
	.datac(\my_slc|d0|PCregister|Q [15]),
	.datad(\my_slc|d0|PCregister|Q [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr6~0 .lut_mask = 16'h6104;
defparam \my_slc|hex_driver7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N26
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr5~0_combout  = (\my_slc|d0|PCregister|Q [13] & ((\my_slc|d0|PCregister|Q [12] & ((\my_slc|d0|PCregister|Q [15]))) # (!\my_slc|d0|PCregister|Q [12] & (\my_slc|d0|PCregister|Q [14])))) # (!\my_slc|d0|PCregister|Q [13] & 
// (\my_slc|d0|PCregister|Q [14] & (\my_slc|d0|PCregister|Q [15] $ (\my_slc|d0|PCregister|Q [12]))))

	.dataa(\my_slc|d0|PCregister|Q [13]),
	.datab(\my_slc|d0|PCregister|Q [14]),
	.datac(\my_slc|d0|PCregister|Q [15]),
	.datad(\my_slc|d0|PCregister|Q [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \my_slc|hex_driver7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N0
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr4~0_combout  = (\my_slc|d0|PCregister|Q [14] & (\my_slc|d0|PCregister|Q [15] & ((\my_slc|d0|PCregister|Q [13]) # (!\my_slc|d0|PCregister|Q [12])))) # (!\my_slc|d0|PCregister|Q [14] & (\my_slc|d0|PCregister|Q [13] & 
// (!\my_slc|d0|PCregister|Q [15] & !\my_slc|d0|PCregister|Q [12])))

	.dataa(\my_slc|d0|PCregister|Q [13]),
	.datab(\my_slc|d0|PCregister|Q [14]),
	.datac(\my_slc|d0|PCregister|Q [15]),
	.datad(\my_slc|d0|PCregister|Q [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr4~0 .lut_mask = 16'h80C2;
defparam \my_slc|hex_driver7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N22
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr3~0_combout  = (\my_slc|d0|PCregister|Q [13] & ((\my_slc|d0|PCregister|Q [14] & ((\my_slc|d0|PCregister|Q [12]))) # (!\my_slc|d0|PCregister|Q [14] & (\my_slc|d0|PCregister|Q [15] & !\my_slc|d0|PCregister|Q [12])))) # 
// (!\my_slc|d0|PCregister|Q [13] & (!\my_slc|d0|PCregister|Q [15] & (\my_slc|d0|PCregister|Q [14] $ (\my_slc|d0|PCregister|Q [12]))))

	.dataa(\my_slc|d0|PCregister|Q [13]),
	.datab(\my_slc|d0|PCregister|Q [14]),
	.datac(\my_slc|d0|PCregister|Q [15]),
	.datad(\my_slc|d0|PCregister|Q [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr3~0 .lut_mask = 16'h8924;
defparam \my_slc|hex_driver7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N12
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr2~0_combout  = (\my_slc|d0|PCregister|Q [13] & (((!\my_slc|d0|PCregister|Q [15] & \my_slc|d0|PCregister|Q [12])))) # (!\my_slc|d0|PCregister|Q [13] & ((\my_slc|d0|PCregister|Q [14] & (!\my_slc|d0|PCregister|Q [15])) # 
// (!\my_slc|d0|PCregister|Q [14] & ((\my_slc|d0|PCregister|Q [12])))))

	.dataa(\my_slc|d0|PCregister|Q [13]),
	.datab(\my_slc|d0|PCregister|Q [14]),
	.datac(\my_slc|d0|PCregister|Q [15]),
	.datad(\my_slc|d0|PCregister|Q [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr2~0 .lut_mask = 16'h1F04;
defparam \my_slc|hex_driver7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N10
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr1~0_combout  = (\my_slc|d0|PCregister|Q [13] & (!\my_slc|d0|PCregister|Q [15] & ((\my_slc|d0|PCregister|Q [12]) # (!\my_slc|d0|PCregister|Q [14])))) # (!\my_slc|d0|PCregister|Q [13] & (\my_slc|d0|PCregister|Q [12] & 
// (\my_slc|d0|PCregister|Q [14] $ (!\my_slc|d0|PCregister|Q [15]))))

	.dataa(\my_slc|d0|PCregister|Q [13]),
	.datab(\my_slc|d0|PCregister|Q [14]),
	.datac(\my_slc|d0|PCregister|Q [15]),
	.datad(\my_slc|d0|PCregister|Q [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr1~0 .lut_mask = 16'h4B02;
defparam \my_slc|hex_driver7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y4_N24
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr0~0_combout  = (\my_slc|d0|PCregister|Q [12] & ((\my_slc|d0|PCregister|Q [15]) # (\my_slc|d0|PCregister|Q [13] $ (\my_slc|d0|PCregister|Q [14])))) # (!\my_slc|d0|PCregister|Q [12] & ((\my_slc|d0|PCregister|Q [13]) # 
// (\my_slc|d0|PCregister|Q [14] $ (\my_slc|d0|PCregister|Q [15]))))

	.dataa(\my_slc|d0|PCregister|Q [13]),
	.datab(\my_slc|d0|PCregister|Q [14]),
	.datac(\my_slc|d0|PCregister|Q [15]),
	.datad(\my_slc|d0|PCregister|Q [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \my_slc|hex_driver7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N12
cycloneive_lcell_comb \my_slc|state_controller|Mem_OE~0 (
// Equation(s):
// \my_slc|state_controller|Mem_OE~0_combout  = (\my_slc|state_controller|State.S_33_2~q ) # (\my_slc|state_controller|State.S_33_1~q )

	.dataa(\my_slc|state_controller|State.S_33_2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_33_1~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Mem_OE~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Mem_OE~0 .lut_mask = 16'hFFAA;
defparam \my_slc|state_controller|Mem_OE~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign LED[8] = \LED[8]~output_o ;

assign LED[9] = \LED[9]~output_o ;

assign LED[10] = \LED[10]~output_o ;

assign LED[11] = \LED[11]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

assign CE = \CE~output_o ;

assign UB = \UB~output_o ;

assign LB = \LB~output_o ;

assign OE = \OE~output_o ;

assign WE = \WE~output_o ;

assign ADDR[0] = \ADDR[0]~output_o ;

assign ADDR[1] = \ADDR[1]~output_o ;

assign ADDR[2] = \ADDR[2]~output_o ;

assign ADDR[3] = \ADDR[3]~output_o ;

assign ADDR[4] = \ADDR[4]~output_o ;

assign ADDR[5] = \ADDR[5]~output_o ;

assign ADDR[6] = \ADDR[6]~output_o ;

assign ADDR[7] = \ADDR[7]~output_o ;

assign ADDR[8] = \ADDR[8]~output_o ;

assign ADDR[9] = \ADDR[9]~output_o ;

assign ADDR[10] = \ADDR[10]~output_o ;

assign ADDR[11] = \ADDR[11]~output_o ;

assign ADDR[12] = \ADDR[12]~output_o ;

assign ADDR[13] = \ADDR[13]~output_o ;

assign ADDR[14] = \ADDR[14]~output_o ;

assign ADDR[15] = \ADDR[15]~output_o ;

assign ADDR[16] = \ADDR[16]~output_o ;

assign ADDR[17] = \ADDR[17]~output_o ;

assign ADDR[18] = \ADDR[18]~output_o ;

assign ADDR[19] = \ADDR[19]~output_o ;

assign Data[0] = \Data[0]~output_o ;

assign Data[1] = \Data[1]~output_o ;

assign Data[2] = \Data[2]~output_o ;

assign Data[3] = \Data[3]~output_o ;

assign Data[4] = \Data[4]~output_o ;

assign Data[5] = \Data[5]~output_o ;

assign Data[6] = \Data[6]~output_o ;

assign Data[7] = \Data[7]~output_o ;

assign Data[8] = \Data[8]~output_o ;

assign Data[9] = \Data[9]~output_o ;

assign Data[10] = \Data[10]~output_o ;

assign Data[11] = \Data[11]~output_o ;

assign Data[12] = \Data[12]~output_o ;

assign Data[13] = \Data[13]~output_o ;

assign Data[14] = \Data[14]~output_o ;

assign Data[15] = \Data[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
