
../repos/dvidelabs-flatcc-3b39ef7/samples/monster/monster:     file format elf32-littlearm


Disassembly of section .init:

00012350 <.init>:
   12350:	push	{r3, lr}
   12354:	bl	12460 <_start@@Base+0x3c>
   12358:	pop	{r3, pc}

Disassembly of section .plt:

0001235c <strcmp@plt-0x14>:
   1235c:	push	{lr}		; (str lr, [sp, #-4]!)
   12360:	ldr	lr, [pc, #4]	; 1236c <strcmp@plt-0x4>
   12364:	add	lr, pc, lr
   12368:	ldr	pc, [lr, #8]!
   1236c:	muleq	r1, r4, ip

00012370 <strcmp@plt>:
   12370:	add	ip, pc, #0, 12
   12374:	add	ip, ip, #94208	; 0x17000
   12378:	ldr	pc, [ip, #3220]!	; 0xc94

0001237c <free@plt>:
   1237c:	add	ip, pc, #0, 12
   12380:	add	ip, ip, #94208	; 0x17000
   12384:	ldr	pc, [ip, #3212]!	; 0xc8c

00012388 <memcpy@plt>:
   12388:	add	ip, pc, #0, 12
   1238c:	add	ip, ip, #94208	; 0x17000
   12390:	ldr	pc, [ip, #3204]!	; 0xc84

00012394 <realloc@plt>:
   12394:	add	ip, pc, #0, 12
   12398:	add	ip, ip, #94208	; 0x17000
   1239c:	ldr	pc, [ip, #3196]!	; 0xc7c

000123a0 <puts@plt>:
   123a0:	add	ip, pc, #0, 12
   123a4:	add	ip, ip, #94208	; 0x17000
   123a8:	ldr	pc, [ip, #3188]!	; 0xc74

000123ac <malloc@plt>:
   123ac:	add	ip, pc, #0, 12
   123b0:	add	ip, ip, #94208	; 0x17000
   123b4:	ldr	pc, [ip, #3180]!	; 0xc6c

000123b8 <__libc_start_main@plt>:
   123b8:	add	ip, pc, #0, 12
   123bc:	add	ip, ip, #94208	; 0x17000
   123c0:	ldr	pc, [ip, #3172]!	; 0xc64

000123c4 <__gmon_start__@plt>:
   123c4:	add	ip, pc, #0, 12
   123c8:	add	ip, ip, #94208	; 0x17000
   123cc:	ldr	pc, [ip, #3164]!	; 0xc5c

000123d0 <bcmp@plt>:
   123d0:	add	ip, pc, #0, 12
   123d4:	add	ip, ip, #94208	; 0x17000
   123d8:	ldr	pc, [ip, #3156]!	; 0xc54

000123dc <strlen@plt>:
   123dc:	add	ip, pc, #0, 12
   123e0:	add	ip, ip, #94208	; 0x17000
   123e4:	ldr	pc, [ip, #3148]!	; 0xc4c

000123e8 <posix_memalign@plt>:
   123e8:	add	ip, pc, #0, 12
   123ec:	add	ip, ip, #94208	; 0x17000
   123f0:	ldr	pc, [ip, #3140]!	; 0xc44

000123f4 <memset@plt>:
   123f4:	add	ip, pc, #0, 12
   123f8:	add	ip, ip, #94208	; 0x17000
   123fc:	ldr	pc, [ip, #3132]!	; 0xc3c

00012400 <memchr@plt>:
   12400:	add	ip, pc, #0, 12
   12404:	add	ip, ip, #94208	; 0x17000
   12408:	ldr	pc, [ip, #3124]!	; 0xc34

0001240c <abort@plt>:
   1240c:	add	ip, pc, #0, 12
   12410:	add	ip, ip, #94208	; 0x17000
   12414:	ldr	pc, [ip, #3116]!	; 0xc2c

00012418 <__assert_fail@plt>:
   12418:	add	ip, pc, #0, 12
   1241c:	add	ip, ip, #94208	; 0x17000
   12420:	ldr	pc, [ip, #3108]!	; 0xc24

Disassembly of section .text:

00012424 <_start@@Base>:
   12424:	mov	fp, #0
   12428:	mov	lr, #0
   1242c:	pop	{r1}		; (ldr r1, [sp], #4)
   12430:	mov	r2, sp
   12434:	push	{r2}		; (str r2, [sp, #-4]!)
   12438:	push	{r0}		; (str r0, [sp, #-4]!)
   1243c:	ldr	ip, [pc, #16]	; 12454 <_start@@Base+0x30>
   12440:	push	{ip}		; (str ip, [sp, #-4]!)
   12444:	ldr	r0, [pc, #12]	; 12458 <_start@@Base+0x34>
   12448:	ldr	r3, [pc, #12]	; 1245c <_start@@Base+0x38>
   1244c:	bl	123b8 <__libc_start_main@plt>
   12450:	bl	1240c <abort@plt>
   12454:	andeq	r7, r1, r8, lsr r6
   12458:			; <UNDEFINED> instruction: 0x000136b4
   1245c:	ldrdeq	r7, [r1], -r8
   12460:	ldr	r3, [pc, #20]	; 1247c <_start@@Base+0x58>
   12464:	ldr	r2, [pc, #20]	; 12480 <_start@@Base+0x5c>
   12468:	add	r3, pc, r3
   1246c:	ldr	r2, [r3, r2]
   12470:	cmp	r2, #0
   12474:	bxeq	lr
   12478:	b	123c4 <__gmon_start__@plt>
   1247c:	muleq	r1, r0, fp
   12480:	andeq	r0, r0, r8, asr #32
   12484:	ldr	r0, [pc, #24]	; 124a4 <_start@@Base+0x80>
   12488:	ldr	r3, [pc, #24]	; 124a8 <_start@@Base+0x84>
   1248c:	cmp	r3, r0
   12490:	bxeq	lr
   12494:	ldr	r3, [pc, #16]	; 124ac <_start@@Base+0x88>
   12498:	cmp	r3, #0
   1249c:	bxeq	lr
   124a0:	bx	r3
   124a4:	andeq	sl, r2, r4, asr r0
   124a8:	andeq	sl, r2, r4, asr r0
   124ac:	andeq	r0, r0, r0
   124b0:	ldr	r0, [pc, #36]	; 124dc <_start@@Base+0xb8>
   124b4:	ldr	r1, [pc, #36]	; 124e0 <_start@@Base+0xbc>
   124b8:	sub	r1, r1, r0
   124bc:	asr	r1, r1, #2
   124c0:	add	r1, r1, r1, lsr #31
   124c4:	asrs	r1, r1, #1
   124c8:	bxeq	lr
   124cc:	ldr	r3, [pc, #16]	; 124e4 <_start@@Base+0xc0>
   124d0:	cmp	r3, #0
   124d4:	bxeq	lr
   124d8:	bx	r3
   124dc:	andeq	sl, r2, r4, asr r0
   124e0:	andeq	sl, r2, r4, asr r0
   124e4:	andeq	r0, r0, r0
   124e8:	push	{r4, lr}
   124ec:	ldr	r4, [pc, #24]	; 1250c <_start@@Base+0xe8>
   124f0:	ldrb	r3, [r4]
   124f4:	cmp	r3, #0
   124f8:	popne	{r4, pc}
   124fc:	bl	12484 <_start@@Base+0x60>
   12500:	mov	r3, #1
   12504:	strb	r3, [r4]
   12508:	pop	{r4, pc}
   1250c:	andeq	sl, r2, r4, asr r0
   12510:	b	124b0 <_start@@Base+0x8c>

00012514 <create_monster_bottom_up@@Base>:
   12514:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   12518:	add	fp, sp, #24
   1251c:	sub	sp, sp, #56	; 0x38
   12520:	mov	r8, r1
   12524:	mov	r4, r0
   12528:	movw	r1, #30284	; 0x764c
   1252c:	movt	r1, #1
   12530:	bl	12698 <create_monster_bottom_up@@Base+0x184>
   12534:	mov	r5, r0
   12538:	movw	r1, #30290	; 0x7652
   1253c:	movt	r1, #1
   12540:	mov	r0, r4
   12544:	bl	12698 <create_monster_bottom_up@@Base+0x184>
   12548:	mov	r6, r0
   1254c:	mov	r0, r4
   12550:	mov	r1, r5
   12554:	mov	r2, #3
   12558:	bl	1269c <create_monster_bottom_up@@Base+0x188>
   1255c:	mov	r5, r0
   12560:	mov	r0, r4
   12564:	mov	r1, r6
   12568:	mov	r2, #5
   1256c:	bl	1269c <create_monster_bottom_up@@Base+0x188>
   12570:	mov	r6, r0
   12574:	movw	r1, #30294	; 0x7656
   12578:	movt	r1, #1
   1257c:	mov	r0, r4
   12580:	bl	12698 <create_monster_bottom_up@@Base+0x184>
   12584:	mov	r9, r0
   12588:	movw	r0, #32424	; 0x7ea8
   1258c:	movt	r0, #1
   12590:	vldr	d16, [r0]
   12594:	movw	r0, #2312	; 0x908
   12598:	strh	r0, [sp, #48]	; 0x30
   1259c:	vstr	d16, [sp, #40]	; 0x28
   125a0:	add	r1, sp, #40	; 0x28
   125a4:	mov	r0, r4
   125a8:	bl	126f8 <create_monster_bottom_up@@Base+0x1e4>
   125ac:	mov	r7, r0
   125b0:	mov	r0, r4
   125b4:	bl	12728 <create_monster_bottom_up@@Base+0x214>
   125b8:	mov	r0, r4
   125bc:	mov	r1, r5
   125c0:	bl	1272c <create_monster_bottom_up@@Base+0x218>
   125c4:	mov	r0, r4
   125c8:	mov	r1, r6
   125cc:	bl	1272c <create_monster_bottom_up@@Base+0x218>
   125d0:	mov	r0, r4
   125d4:	bl	12738 <create_monster_bottom_up@@Base+0x224>
   125d8:	mov	r5, r0
   125dc:	movw	r0, #32440	; 0x7eb8
   125e0:	movt	r0, #1
   125e4:	vldr	d16, [r0]
   125e8:	ldr	r0, [r0, #8]
   125ec:	str	r0, [sp, #32]
   125f0:	vstr	d16, [sp, #24]
   125f4:	add	r0, sp, #16
   125f8:	mov	r1, r6
   125fc:	bl	1273c <create_monster_bottom_up@@Base+0x228>
   12600:	cmp	r8, #0
   12604:	beq	12668 <create_monster_bottom_up@@Base+0x154>
   12608:	mov	r0, r4
   1260c:	bl	127b8 <create_monster_bottom_up@@Base+0x2a4>
   12610:	mov	r0, r4
   12614:	bl	127dc <create_monster_bottom_up@@Base+0x2c8>
   12618:	mov	r0, r4
   1261c:	bl	127f8 <create_monster_bottom_up@@Base+0x2e4>
   12620:	mov	r0, r4
   12624:	mov	r1, r9
   12628:	bl	12830 <create_monster_bottom_up@@Base+0x31c>
   1262c:	mov	r0, r4
   12630:	mov	r1, r7
   12634:	bl	12864 <create_monster_bottom_up@@Base+0x350>
   12638:	mov	r0, r4
   1263c:	bl	12898 <create_monster_bottom_up@@Base+0x384>
   12640:	mov	r0, r4
   12644:	mov	r1, r5
   12648:	bl	128cc <create_monster_bottom_up@@Base+0x3b8>
   1264c:	ldr	r1, [sp, #16]
   12650:	ldr	r2, [sp, #20]
   12654:	mov	r0, r4
   12658:	bl	12900 <create_monster_bottom_up@@Base+0x3ec>
   1265c:	mov	r0, r4
   12660:	bl	12964 <create_monster_bottom_up@@Base+0x450>
   12664:	b	1268c <create_monster_bottom_up@@Base+0x178>
   12668:	ldr	r0, [sp, #16]
   1266c:	ldr	r1, [sp, #20]
   12670:	str	r5, [sp]
   12674:	stmib	sp, {r0, r1}
   12678:	add	r1, sp, #24
   1267c:	mov	r0, r4
   12680:	mov	r2, r9
   12684:	mov	r3, r7
   12688:	bl	1274c <create_monster_bottom_up@@Base+0x238>
   1268c:	mov	r0, #0
   12690:	sub	sp, fp, #24
   12694:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   12698:	b	1687c <flatcc_builder_create_string_str@@Base>
   1269c:	push	{r4, r5, r6, sl, fp, lr}
   126a0:	add	fp, sp, #16
   126a4:	mov	r5, r2
   126a8:	mov	r6, r1
   126ac:	mov	r4, r0
   126b0:	bl	13768 <main@@Base+0xb4>
   126b4:	cmp	r0, #0
   126b8:	bne	126e4 <create_monster_bottom_up@@Base+0x1d0>
   126bc:	mov	r0, r4
   126c0:	mov	r1, r6
   126c4:	bl	13770 <main@@Base+0xbc>
   126c8:	cmp	r0, #0
   126cc:	bne	126e4 <create_monster_bottom_up@@Base+0x1d0>
   126d0:	mov	r0, r4
   126d4:	mov	r1, r5
   126d8:	bl	137a4 <main@@Base+0xf0>
   126dc:	cmp	r0, #0
   126e0:	beq	126ec <create_monster_bottom_up@@Base+0x1d8>
   126e4:	mov	r0, #0
   126e8:	pop	{r4, r5, r6, sl, fp, pc}
   126ec:	mov	r0, r4
   126f0:	pop	{r4, r5, r6, sl, fp, lr}
   126f4:	b	137f0 <main@@Base+0x13c>
   126f8:	push	{fp, lr}
   126fc:	mov	fp, sp
   12700:	sub	sp, sp, #8
   12704:	mvn	r2, #0
   12708:	mov	r3, #1
   1270c:	str	r3, [sp]
   12710:	str	r2, [sp, #4]
   12714:	mov	r2, #10
   12718:	mov	r3, #1
   1271c:	bl	15bdc <flatcc_builder_create_vector@@Base>
   12720:	mov	sp, fp
   12724:	pop	{fp, pc}
   12728:	b	15140 <flatcc_builder_start_offset_vector@@Base>
   1272c:	cmp	r1, #0
   12730:	bxeq	lr
   12734:	b	14cc0 <flatcc_builder_offset_vector_push@@Base>
   12738:	b	151f4 <flatcc_builder_end_offset_vector@@Base>
   1273c:	str	r1, [r0, #4]
   12740:	mov	r1, #1
   12744:	strb	r1, [r0]
   12748:	bx	lr
   1274c:	push	{r4, r5, r6, r7, fp, lr}
   12750:	add	fp, sp, #16
   12754:	sub	sp, sp, #16
   12758:	mov	r5, r3
   1275c:	mov	r6, r2
   12760:	mov	r7, r1
   12764:	mov	r4, r0
   12768:	bl	13864 <main@@Base+0x1b0>
   1276c:	cmp	r0, #0
   12770:	subne	sp, fp, #16
   12774:	popne	{r4, r5, r6, r7, fp, pc}
   12778:	ldr	r0, [fp, #16]
   1277c:	ldr	r1, [fp, #12]
   12780:	ldr	r2, [fp, #8]
   12784:	str	r2, [sp]
   12788:	str	r1, [sp, #4]
   1278c:	str	r0, [sp, #8]
   12790:	mov	r0, r4
   12794:	mov	r1, r7
   12798:	mov	r2, r6
   1279c:	mov	r3, r5
   127a0:	bl	13878 <main@@Base+0x1c4>
   127a4:	mov	r1, r0
   127a8:	mov	r0, r4
   127ac:	sub	sp, fp, #16
   127b0:	pop	{r4, r5, r6, r7, fp, lr}
   127b4:	b	13874 <main@@Base+0x1c0>
   127b8:	push	{r4, sl, fp, lr}
   127bc:	add	fp, sp, #8
   127c0:	mov	r4, r0
   127c4:	bl	13864 <main@@Base+0x1b0>
   127c8:	cmp	r0, #0
   127cc:	popne	{r4, sl, fp, pc}
   127d0:	mov	r0, r4
   127d4:	pop	{r4, sl, fp, lr}
   127d8:	b	13964 <main@@Base+0x2b0>
   127dc:	push	{fp, lr}
   127e0:	mov	fp, sp
   127e4:	bl	13a74 <main@@Base+0x3c0>
   127e8:	cmp	r0, #0
   127ec:	popeq	{fp, pc}
   127f0:	pop	{fp, lr}
   127f4:	b	13ad4 <main@@Base+0x420>
   127f8:	push	{fp, lr}
   127fc:	mov	fp, sp
   12800:	mov	r1, #2
   12804:	mov	r2, #2
   12808:	mov	r3, #2
   1280c:	bl	16180 <flatcc_builder_table_add@@Base>
   12810:	cmp	r0, #0
   12814:	beq	12828 <create_monster_bottom_up@@Base+0x314>
   12818:	mov	r1, #300	; 0x12c
   1281c:	bl	13840 <main@@Base+0x18c>
   12820:	mov	r0, #0
   12824:	pop	{fp, pc}
   12828:	mvn	r0, #0
   1282c:	pop	{fp, pc}
   12830:	push	{r4, r5, fp, lr}
   12834:	add	fp, sp, #8
   12838:	mvn	r4, #0
   1283c:	cmp	r1, #0
   12840:	beq	1285c <create_monster_bottom_up@@Base+0x348>
   12844:	mov	r5, r1
   12848:	mov	r1, #3
   1284c:	bl	160bc <flatcc_builder_table_add_offset@@Base>
   12850:	cmp	r0, #0
   12854:	strne	r5, [r0]
   12858:	movne	r4, #0
   1285c:	mov	r0, r4
   12860:	pop	{r4, r5, fp, pc}
   12864:	push	{r4, r5, fp, lr}
   12868:	add	fp, sp, #8
   1286c:	mvn	r4, #0
   12870:	cmp	r1, #0
   12874:	beq	12890 <create_monster_bottom_up@@Base+0x37c>
   12878:	mov	r5, r1
   1287c:	mov	r1, #5
   12880:	bl	160bc <flatcc_builder_table_add_offset@@Base>
   12884:	cmp	r0, #0
   12888:	strne	r5, [r0]
   1288c:	movne	r4, #0
   12890:	mov	r0, r4
   12894:	pop	{r4, r5, fp, pc}
   12898:	push	{fp, lr}
   1289c:	mov	fp, sp
   128a0:	mov	r1, #6
   128a4:	mov	r2, #1
   128a8:	mov	r3, #1
   128ac:	bl	16180 <flatcc_builder_table_add@@Base>
   128b0:	cmp	r0, #0
   128b4:	beq	128c4 <create_monster_bottom_up@@Base+0x3b0>
   128b8:	bl	13b1c <main@@Base+0x468>
   128bc:	mov	r0, #0
   128c0:	pop	{fp, pc}
   128c4:	mvn	r0, #0
   128c8:	pop	{fp, pc}
   128cc:	push	{r4, r5, fp, lr}
   128d0:	add	fp, sp, #8
   128d4:	mvn	r4, #0
   128d8:	cmp	r1, #0
   128dc:	beq	128f8 <create_monster_bottom_up@@Base+0x3e4>
   128e0:	mov	r5, r1
   128e4:	mov	r1, #7
   128e8:	bl	160bc <flatcc_builder_table_add_offset@@Base>
   128ec:	cmp	r0, #0
   128f0:	strne	r5, [r0]
   128f4:	movne	r4, #0
   128f8:	mov	r0, r4
   128fc:	pop	{r4, r5, fp, pc}
   12900:	push	{r4, r5, r6, r7, fp, lr}
   12904:	add	fp, sp, #16
   12908:	cmp	r2, #0
   1290c:	movne	r5, r1
   12910:	movne	r6, r0
   12914:	uxtbne	r0, r1
   12918:	cmpne	r0, #0
   1291c:	bne	12924 <create_monster_bottom_up@@Base+0x410>
   12920:	pop	{r4, r5, r6, r7, fp, pc}
   12924:	mov	r4, r2
   12928:	mov	r0, r6
   1292c:	mov	r1, #8
   12930:	mov	r2, #1
   12934:	mov	r3, #1
   12938:	bl	16180 <flatcc_builder_table_add@@Base>
   1293c:	cmp	r0, #0
   12940:	beq	12920 <create_monster_bottom_up@@Base+0x40c>
   12944:	mov	r7, r0
   12948:	mov	r0, r6
   1294c:	mov	r1, #9
   12950:	bl	160bc <flatcc_builder_table_add_offset@@Base>
   12954:	cmp	r0, #0
   12958:	strbne	r5, [r7]
   1295c:	strne	r4, [r0]
   12960:	pop	{r4, r5, r6, r7, fp, pc}
   12964:	push	{r4, sl, fp, lr}
   12968:	add	fp, sp, #8
   1296c:	mov	r4, r0
   12970:	bl	13a24 <main@@Base+0x370>
   12974:	mov	r1, r0
   12978:	mov	r0, r4
   1297c:	pop	{r4, sl, fp, lr}
   12980:	b	13874 <main@@Base+0x1c0>

00012984 <create_monster_top_down@@Base>:
   12984:	push	{r4, r5, fp, lr}
   12988:	add	fp, sp, #8
   1298c:	sub	sp, sp, #16
   12990:	mov	r4, r0
   12994:	movw	r0, #32456	; 0x7ec8
   12998:	movt	r0, #1
   1299c:	vldr	d16, [r0]
   129a0:	movw	r0, #2312	; 0x908
   129a4:	strh	r0, [sp, #8]
   129a8:	vstr	d16, [sp]
   129ac:	mov	r0, r4
   129b0:	bl	127b8 <create_monster_bottom_up@@Base+0x2a4>
   129b4:	mov	r0, r4
   129b8:	bl	127dc <create_monster_bottom_up@@Base+0x2c8>
   129bc:	mov	r0, r4
   129c0:	bl	127f8 <create_monster_bottom_up@@Base+0x2e4>
   129c4:	mov	r0, r4
   129c8:	bl	12a54 <create_monster_top_down@@Base+0xd0>
   129cc:	mov	r1, sp
   129d0:	mov	r0, r4
   129d4:	bl	12a7c <create_monster_top_down@@Base+0xf8>
   129d8:	mov	r0, r4
   129dc:	bl	12898 <create_monster_bottom_up@@Base+0x384>
   129e0:	mov	r0, r4
   129e4:	bl	12a9c <create_monster_top_down@@Base+0x118>
   129e8:	movw	r1, #30284	; 0x764c
   129ec:	movt	r1, #1
   129f0:	mov	r0, r4
   129f4:	bl	12698 <create_monster_bottom_up@@Base+0x184>
   129f8:	mov	r1, r0
   129fc:	mov	r0, r4
   12a00:	mov	r2, #3
   12a04:	bl	12aa0 <create_monster_top_down@@Base+0x11c>
   12a08:	movw	r1, #30290	; 0x7652
   12a0c:	movt	r1, #1
   12a10:	mov	r0, r4
   12a14:	bl	12698 <create_monster_bottom_up@@Base+0x184>
   12a18:	mov	r1, r0
   12a1c:	mov	r0, r4
   12a20:	mov	r2, #5
   12a24:	bl	12aa0 <create_monster_top_down@@Base+0x11c>
   12a28:	ldr	r5, [r0]
   12a2c:	mov	r0, r4
   12a30:	bl	12ac0 <create_monster_top_down@@Base+0x13c>
   12a34:	mov	r0, r4
   12a38:	mov	r1, r5
   12a3c:	bl	12ae0 <create_monster_top_down@@Base+0x15c>
   12a40:	mov	r0, r4
   12a44:	bl	12964 <create_monster_bottom_up@@Base+0x450>
   12a48:	mov	r0, #0
   12a4c:	sub	sp, fp, #8
   12a50:	pop	{r4, r5, fp, pc}
   12a54:	push	{r4, sl, fp, lr}
   12a58:	add	fp, sp, #8
   12a5c:	mov	r4, r0
   12a60:	movw	r1, #30294	; 0x7656
   12a64:	movt	r1, #1
   12a68:	bl	1687c <flatcc_builder_create_string_str@@Base>
   12a6c:	mov	r1, r0
   12a70:	mov	r0, r4
   12a74:	pop	{r4, sl, fp, lr}
   12a78:	b	12830 <create_monster_bottom_up@@Base+0x31c>
   12a7c:	push	{r4, sl, fp, lr}
   12a80:	add	fp, sp, #8
   12a84:	mov	r4, r0
   12a88:	bl	126f8 <create_monster_bottom_up@@Base+0x1e4>
   12a8c:	mov	r1, r0
   12a90:	mov	r0, r4
   12a94:	pop	{r4, sl, fp, lr}
   12a98:	b	12864 <create_monster_bottom_up@@Base+0x350>
   12a9c:	b	15140 <flatcc_builder_start_offset_vector@@Base>
   12aa0:	push	{r4, sl, fp, lr}
   12aa4:	add	fp, sp, #8
   12aa8:	mov	r4, r0
   12aac:	bl	1269c <create_monster_bottom_up@@Base+0x188>
   12ab0:	mov	r1, r0
   12ab4:	mov	r0, r4
   12ab8:	pop	{r4, sl, fp, lr}
   12abc:	b	13b28 <main@@Base+0x474>
   12ac0:	push	{r4, sl, fp, lr}
   12ac4:	add	fp, sp, #8
   12ac8:	mov	r4, r0
   12acc:	bl	151f4 <flatcc_builder_end_offset_vector@@Base>
   12ad0:	mov	r1, r0
   12ad4:	mov	r0, r4
   12ad8:	pop	{r4, sl, fp, lr}
   12adc:	b	128cc <create_monster_bottom_up@@Base+0x3b8>
   12ae0:	push	{r4, sl, fp, lr}
   12ae4:	add	fp, sp, #8
   12ae8:	sub	sp, sp, #8
   12aec:	mov	r4, r0
   12af0:	mov	r0, sp
   12af4:	bl	1273c <create_monster_bottom_up@@Base+0x228>
   12af8:	ldm	sp, {r1, r2}
   12afc:	mov	r0, r4
   12b00:	sub	sp, fp, #8
   12b04:	pop	{r4, sl, fp, lr}
   12b08:	b	12900 <create_monster_bottom_up@@Base+0x3ec>

00012b0c <access_monster_buffer@@Base>:
   12b0c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   12b10:	add	fp, sp, #24
   12b14:	vpush	{d8-d11}
   12b18:	sub	sp, sp, #16
   12b1c:	bl	12ff4 <access_monster_buffer@@Base+0x4e8>
   12b20:	cmp	r0, #0
   12b24:	beq	12d54 <access_monster_buffer@@Base+0x248>
   12b28:	mov	r4, r0
   12b2c:	bl	13018 <access_monster_buffer@@Base+0x50c>
   12b30:	mov	r5, r0
   12b34:	mov	r0, r4
   12b38:	bl	13088 <access_monster_buffer@@Base+0x57c>
   12b3c:	mov	r7, r0
   12b40:	mov	r0, r4
   12b44:	bl	130f8 <access_monster_buffer@@Base+0x5ec>
   12b48:	mov	r6, r0
   12b4c:	bl	13174 <access_monster_buffer@@Base+0x668>
   12b50:	cmp	r5, #300	; 0x12c
   12b54:	bne	12d74 <access_monster_buffer@@Base+0x268>
   12b58:	cmp	r7, #150	; 0x96
   12b5c:	bne	12d94 <access_monster_buffer@@Base+0x288>
   12b60:	mov	r8, r0
   12b64:	movw	r1, #30294	; 0x7656
   12b68:	movt	r1, #1
   12b6c:	mov	r0, r6
   12b70:	bl	12370 <strcmp@plt>
   12b74:	cmp	r0, #0
   12b78:	bne	12db4 <access_monster_buffer@@Base+0x2a8>
   12b7c:	cmp	r8, #3
   12b80:	bne	12dd4 <access_monster_buffer@@Base+0x2c8>
   12b84:	mov	r0, r4
   12b88:	bl	13188 <access_monster_buffer@@Base+0x67c>
   12b8c:	mov	r5, r0
   12b90:	mov	r0, r4
   12b94:	bl	131f0 <access_monster_buffer@@Base+0x6e4>
   12b98:	cmp	r5, #0
   12b9c:	beq	12df4 <access_monster_buffer@@Base+0x2e8>
   12ba0:	cmp	r0, #0
   12ba4:	bne	12e14 <access_monster_buffer@@Base+0x308>
   12ba8:	mov	r0, r4
   12bac:	bl	13258 <access_monster_buffer@@Base+0x74c>
   12bb0:	cmp	r0, #0
   12bb4:	beq	12e34 <access_monster_buffer@@Base+0x328>
   12bb8:	mov	r5, r0
   12bbc:	bl	132c0 <access_monster_buffer@@Base+0x7b4>
   12bc0:	vmov.f32	s18, s0
   12bc4:	mov	r0, r5
   12bc8:	bl	132f4 <access_monster_buffer@@Base+0x7e8>
   12bcc:	vmov.f32	s20, #112	; 0x3f800000  1.0
   12bd0:	vcmp.f32	s18, s20
   12bd4:	vmrs	APSR_nzcv, fpscr
   12bd8:	bne	12e54 <access_monster_buffer@@Base+0x348>
   12bdc:	vmov.f32	s16, s0
   12be0:	mov	r0, r5
   12be4:	bl	132d8 <access_monster_buffer@@Base+0x7cc>
   12be8:	vmov.f32	s18, #0	; 0x40000000  2.0
   12bec:	vcmp.f32	s0, s18
   12bf0:	vmrs	APSR_nzcv, fpscr
   12bf4:	bne	12e74 <access_monster_buffer@@Base+0x368>
   12bf8:	vmov.f32	s22, #8	; 0x40400000  3.0
   12bfc:	vcmp.f32	s16, s22
   12c00:	vmrs	APSR_nzcv, fpscr
   12c04:	bne	12e94 <access_monster_buffer@@Base+0x388>
   12c08:	add	r0, sp, #4
   12c0c:	mov	r1, r5
   12c10:	bl	13310 <access_monster_buffer@@Base+0x804>
   12c14:	vldr	s0, [sp, #4]
   12c18:	vcmp.f32	s0, s20
   12c1c:	vmrs	APSR_nzcv, fpscr
   12c20:	bne	12eb4 <access_monster_buffer@@Base+0x3a8>
   12c24:	vldr	s0, [sp, #8]
   12c28:	vcmp.f32	s0, s18
   12c2c:	vmrs	APSR_nzcv, fpscr
   12c30:	bne	12ed4 <access_monster_buffer@@Base+0x3c8>
   12c34:	vldr	s0, [sp, #12]
   12c38:	vcmp.f32	s0, s22
   12c3c:	vmrs	APSR_nzcv, fpscr
   12c40:	bne	12ef4 <access_monster_buffer@@Base+0x3e8>
   12c44:	mov	r0, r4
   12c48:	bl	13340 <access_monster_buffer@@Base+0x834>
   12c4c:	cmp	r0, #0
   12c50:	beq	12f14 <access_monster_buffer@@Base+0x408>
   12c54:	mov	r5, r0
   12c58:	bl	133bc <access_monster_buffer@@Base+0x8b0>
   12c5c:	cmp	r0, #10
   12c60:	bne	12f34 <access_monster_buffer@@Base+0x428>
   12c64:	mov	r0, r5
   12c68:	bl	133c0 <access_monster_buffer@@Base+0x8b4>
   12c6c:	cmp	r0, #2
   12c70:	bne	12f54 <access_monster_buffer@@Base+0x448>
   12c74:	mov	r0, r4
   12c78:	bl	13404 <access_monster_buffer@@Base+0x8f8>
   12c7c:	mov	r5, r0
   12c80:	bl	13480 <access_monster_buffer@@Base+0x974>
   12c84:	cmp	r0, #2
   12c88:	bne	12f74 <access_monster_buffer@@Base+0x468>
   12c8c:	mov	r0, r5
   12c90:	bl	13510 <access_monster_buffer@@Base+0xa04>
   12c94:	bl	13494 <access_monster_buffer@@Base+0x988>
   12c98:	mov	r6, r0
   12c9c:	mov	r0, r5
   12ca0:	bl	13510 <access_monster_buffer@@Base+0xa04>
   12ca4:	bl	1355c <access_monster_buffer@@Base+0xa50>
   12ca8:	cmp	r6, #0
   12cac:	beq	12d34 <access_monster_buffer@@Base+0x228>
   12cb0:	mov	r5, r0
   12cb4:	movw	r1, #30290	; 0x7652
   12cb8:	movt	r1, #1
   12cbc:	mov	r0, r6
   12cc0:	bl	12370 <strcmp@plt>
   12cc4:	cmp	r0, #0
   12cc8:	bne	12d34 <access_monster_buffer@@Base+0x228>
   12ccc:	cmp	r5, #5
   12cd0:	bne	12f94 <access_monster_buffer@@Base+0x488>
   12cd4:	mov	r0, r4
   12cd8:	bl	135cc <access_monster_buffer@@Base+0xac0>
   12cdc:	cmp	r0, #1
   12ce0:	bne	12d24 <access_monster_buffer@@Base+0x218>
   12ce4:	mov	r0, r4
   12ce8:	bl	1363c <access_monster_buffer@@Base+0xb30>
   12cec:	mov	r4, r0
   12cf0:	bl	13494 <access_monster_buffer@@Base+0x988>
   12cf4:	mov	r5, r0
   12cf8:	mov	r0, r4
   12cfc:	bl	1355c <access_monster_buffer@@Base+0xa50>
   12d00:	mov	r4, r0
   12d04:	movw	r1, #30290	; 0x7652
   12d08:	movt	r1, #1
   12d0c:	mov	r0, r5
   12d10:	bl	12370 <strcmp@plt>
   12d14:	cmp	r0, #0
   12d18:	bne	12fb4 <access_monster_buffer@@Base+0x4a8>
   12d1c:	cmp	r4, #5
   12d20:	bne	12fd4 <access_monster_buffer@@Base+0x4c8>
   12d24:	mov	r0, #0
   12d28:	sub	sp, fp, #56	; 0x38
   12d2c:	vpop	{d8-d11}
   12d30:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   12d34:	movw	r0, #37518	; 0x928e
   12d38:	movt	r0, #1
   12d3c:	movw	r1, #30298	; 0x765a
   12d40:	movt	r1, #1
   12d44:	movw	r3, #30372	; 0x76a4
   12d48:	movt	r3, #1
   12d4c:	movw	r2, #275	; 0x113
   12d50:	bl	12418 <__assert_fail@plt>
   12d54:	movw	r0, #37518	; 0x928e
   12d58:	movt	r0, #1
   12d5c:	movw	r1, #30298	; 0x765a
   12d60:	movt	r1, #1
   12d64:	movw	r3, #30372	; 0x76a4
   12d68:	movt	r3, #1
   12d6c:	mov	r2, #211	; 0xd3
   12d70:	bl	12418 <__assert_fail@plt>
   12d74:	movw	r0, #37518	; 0x928e
   12d78:	movt	r0, #1
   12d7c:	movw	r1, #30298	; 0x765a
   12d80:	movt	r1, #1
   12d84:	movw	r3, #30372	; 0x76a4
   12d88:	movt	r3, #1
   12d8c:	mov	r2, #219	; 0xdb
   12d90:	bl	12418 <__assert_fail@plt>
   12d94:	movw	r0, #37518	; 0x928e
   12d98:	movt	r0, #1
   12d9c:	movw	r1, #30298	; 0x765a
   12da0:	movt	r1, #1
   12da4:	movw	r3, #30372	; 0x76a4
   12da8:	movt	r3, #1
   12dac:	mov	r2, #221	; 0xdd
   12db0:	bl	12418 <__assert_fail@plt>
   12db4:	movw	r0, #37518	; 0x928e
   12db8:	movt	r0, #1
   12dbc:	movw	r1, #30298	; 0x765a
   12dc0:	movt	r1, #1
   12dc4:	movw	r3, #30372	; 0x76a4
   12dc8:	movt	r3, #1
   12dcc:	mov	r2, #222	; 0xde
   12dd0:	bl	12418 <__assert_fail@plt>
   12dd4:	movw	r0, #37518	; 0x928e
   12dd8:	movt	r0, #1
   12ddc:	movw	r1, #30298	; 0x765a
   12de0:	movt	r1, #1
   12de4:	movw	r3, #30372	; 0x76a4
   12de8:	movt	r3, #1
   12dec:	mov	r2, #223	; 0xdf
   12df0:	bl	12418 <__assert_fail@plt>
   12df4:	movw	r0, #37518	; 0x928e
   12df8:	movt	r0, #1
   12dfc:	movw	r1, #30298	; 0x765a
   12e00:	movt	r1, #1
   12e04:	movw	r3, #30372	; 0x76a4
   12e08:	movt	r3, #1
   12e0c:	mov	r2, #227	; 0xe3
   12e10:	bl	12418 <__assert_fail@plt>
   12e14:	movw	r0, #37518	; 0x928e
   12e18:	movt	r0, #1
   12e1c:	movw	r1, #30298	; 0x765a
   12e20:	movt	r1, #1
   12e24:	movw	r3, #30372	; 0x76a4
   12e28:	movt	r3, #1
   12e2c:	mov	r2, #228	; 0xe4
   12e30:	bl	12418 <__assert_fail@plt>
   12e34:	movw	r0, #37518	; 0x928e
   12e38:	movt	r0, #1
   12e3c:	movw	r1, #30298	; 0x765a
   12e40:	movt	r1, #1
   12e44:	movw	r3, #30372	; 0x76a4
   12e48:	movt	r3, #1
   12e4c:	mov	r2, #232	; 0xe8
   12e50:	bl	12418 <__assert_fail@plt>
   12e54:	movw	r0, #37518	; 0x928e
   12e58:	movt	r0, #1
   12e5c:	movw	r1, #30298	; 0x765a
   12e60:	movt	r1, #1
   12e64:	movw	r3, #30372	; 0x76a4
   12e68:	movt	r3, #1
   12e6c:	mov	r2, #240	; 0xf0
   12e70:	bl	12418 <__assert_fail@plt>
   12e74:	movw	r0, #37518	; 0x928e
   12e78:	movt	r0, #1
   12e7c:	movw	r1, #30298	; 0x765a
   12e80:	movt	r1, #1
   12e84:	movw	r3, #30372	; 0x76a4
   12e88:	movt	r3, #1
   12e8c:	mov	r2, #241	; 0xf1
   12e90:	bl	12418 <__assert_fail@plt>
   12e94:	movw	r0, #37518	; 0x928e
   12e98:	movt	r0, #1
   12e9c:	movw	r1, #30298	; 0x765a
   12ea0:	movt	r1, #1
   12ea4:	movw	r3, #30372	; 0x76a4
   12ea8:	movt	r3, #1
   12eac:	mov	r2, #242	; 0xf2
   12eb0:	bl	12418 <__assert_fail@plt>
   12eb4:	movw	r0, #37518	; 0x928e
   12eb8:	movt	r0, #1
   12ebc:	movw	r1, #30298	; 0x765a
   12ec0:	movt	r1, #1
   12ec4:	movw	r3, #30372	; 0x76a4
   12ec8:	movt	r3, #1
   12ecc:	mov	r2, #250	; 0xfa
   12ed0:	bl	12418 <__assert_fail@plt>
   12ed4:	movw	r0, #37518	; 0x928e
   12ed8:	movt	r0, #1
   12edc:	movw	r1, #30298	; 0x765a
   12ee0:	movt	r1, #1
   12ee4:	movw	r3, #30372	; 0x76a4
   12ee8:	movt	r3, #1
   12eec:	mov	r2, #251	; 0xfb
   12ef0:	bl	12418 <__assert_fail@plt>
   12ef4:	movw	r0, #37518	; 0x928e
   12ef8:	movt	r0, #1
   12efc:	movw	r1, #30298	; 0x765a
   12f00:	movt	r1, #1
   12f04:	movw	r3, #30372	; 0x76a4
   12f08:	movt	r3, #1
   12f0c:	mov	r2, #252	; 0xfc
   12f10:	bl	12418 <__assert_fail@plt>
   12f14:	movw	r0, #37518	; 0x928e
   12f18:	movt	r0, #1
   12f1c:	movw	r1, #30298	; 0x765a
   12f20:	movt	r1, #1
   12f24:	movw	r3, #30372	; 0x76a4
   12f28:	movt	r3, #1
   12f2c:	movw	r2, #261	; 0x105
   12f30:	bl	12418 <__assert_fail@plt>
   12f34:	movw	r0, #37518	; 0x928e
   12f38:	movt	r0, #1
   12f3c:	movw	r1, #30298	; 0x765a
   12f40:	movt	r1, #1
   12f44:	movw	r3, #30372	; 0x76a4
   12f48:	movt	r3, #1
   12f4c:	movw	r2, #263	; 0x107
   12f50:	bl	12418 <__assert_fail@plt>
   12f54:	movw	r0, #37518	; 0x928e
   12f58:	movt	r0, #1
   12f5c:	movw	r1, #30298	; 0x765a
   12f60:	movt	r1, #1
   12f64:	movw	r3, #30372	; 0x76a4
   12f68:	movt	r3, #1
   12f6c:	movw	r2, #267	; 0x10b
   12f70:	bl	12418 <__assert_fail@plt>
   12f74:	movw	r0, #37518	; 0x928e
   12f78:	movt	r0, #1
   12f7c:	movw	r1, #30298	; 0x765a
   12f80:	movt	r1, #1
   12f84:	movw	r3, #30372	; 0x76a4
   12f88:	movt	r3, #1
   12f8c:	movw	r2, #271	; 0x10f
   12f90:	bl	12418 <__assert_fail@plt>
   12f94:	movw	r0, #37518	; 0x928e
   12f98:	movt	r0, #1
   12f9c:	movw	r1, #30298	; 0x765a
   12fa0:	movt	r1, #1
   12fa4:	movw	r3, #30372	; 0x76a4
   12fa8:	movt	r3, #1
   12fac:	mov	r2, #276	; 0x114
   12fb0:	bl	12418 <__assert_fail@plt>
   12fb4:	movw	r0, #37518	; 0x928e
   12fb8:	movt	r0, #1
   12fbc:	movw	r1, #30298	; 0x765a
   12fc0:	movt	r1, #1
   12fc4:	movw	r3, #30372	; 0x76a4
   12fc8:	movt	r3, #1
   12fcc:	movw	r2, #286	; 0x11e
   12fd0:	bl	12418 <__assert_fail@plt>
   12fd4:	movw	r0, #37518	; 0x928e
   12fd8:	movt	r0, #1
   12fdc:	movw	r1, #30298	; 0x765a
   12fe0:	movt	r1, #1
   12fe4:	movw	r3, #30372	; 0x76a4
   12fe8:	movt	r3, #1
   12fec:	movw	r2, #287	; 0x11f
   12ff0:	bl	12418 <__assert_fail@plt>
   12ff4:	cmp	r0, #0
   12ff8:	moveq	r0, #0
   12ffc:	bxeq	lr
   13000:	push	{r4, sl, fp, lr}
   13004:	add	fp, sp, #8
   13008:	mov	r4, r0
   1300c:	bl	13b38 <main@@Base+0x484>
   13010:	add	r0, r4, r0
   13014:	pop	{r4, sl, fp, pc}
   13018:	push	{r4, r5, fp, lr}
   1301c:	add	fp, sp, #8
   13020:	cmp	r0, #0
   13024:	beq	13068 <access_monster_buffer@@Base+0x55c>
   13028:	mov	r4, r0
   1302c:	bl	13b44 <main@@Base+0x490>
   13030:	sub	r5, r4, r0
   13034:	mov	r0, r5
   13038:	bl	13b4c <main@@Base+0x498>
   1303c:	cmp	r0, #10
   13040:	bcc	13060 <access_monster_buffer@@Base+0x554>
   13044:	add	r0, r5, #8
   13048:	bl	13b4c <main@@Base+0x498>
   1304c:	cmp	r0, #0
   13050:	beq	13060 <access_monster_buffer@@Base+0x554>
   13054:	add	r0, r4, r0
   13058:	pop	{r4, r5, fp, lr}
   1305c:	b	13b54 <main@@Base+0x4a0>
   13060:	mov	r0, #100	; 0x64
   13064:	pop	{r4, r5, fp, pc}
   13068:	movw	r0, #30978	; 0x7902
   1306c:	movt	r0, #1
   13070:	movw	r1, #31016	; 0x7928
   13074:	movt	r1, #1
   13078:	movw	r3, #31107	; 0x7983
   1307c:	movt	r3, #1
   13080:	mov	r2, #131	; 0x83
   13084:	bl	12418 <__assert_fail@plt>
   13088:	push	{r4, r5, fp, lr}
   1308c:	add	fp, sp, #8
   13090:	cmp	r0, #0
   13094:	beq	130d8 <access_monster_buffer@@Base+0x5cc>
   13098:	mov	r4, r0
   1309c:	bl	13b44 <main@@Base+0x490>
   130a0:	sub	r5, r4, r0
   130a4:	mov	r0, r5
   130a8:	bl	13b4c <main@@Base+0x498>
   130ac:	cmp	r0, #8
   130b0:	bcc	130d0 <access_monster_buffer@@Base+0x5c4>
   130b4:	add	r0, r5, #6
   130b8:	bl	13b4c <main@@Base+0x498>
   130bc:	cmp	r0, #0
   130c0:	beq	130d0 <access_monster_buffer@@Base+0x5c4>
   130c4:	add	r0, r4, r0
   130c8:	pop	{r4, r5, fp, lr}
   130cc:	b	13b54 <main@@Base+0x4a0>
   130d0:	mov	r0, #150	; 0x96
   130d4:	pop	{r4, r5, fp, pc}
   130d8:	movw	r0, #30978	; 0x7902
   130dc:	movt	r0, #1
   130e0:	movw	r1, #31016	; 0x7928
   130e4:	movt	r1, #1
   130e8:	movw	r3, #31171	; 0x79c3
   130ec:	movt	r3, #1
   130f0:	mov	r2, #130	; 0x82
   130f4:	bl	12418 <__assert_fail@plt>
   130f8:	push	{r4, r5, r6, sl, fp, lr}
   130fc:	add	fp, sp, #16
   13100:	cmp	r0, #0
   13104:	beq	13154 <access_monster_buffer@@Base+0x648>
   13108:	mov	r4, r0
   1310c:	bl	13b44 <main@@Base+0x490>
   13110:	sub	r6, r4, r0
   13114:	mov	r0, r6
   13118:	bl	13b4c <main@@Base+0x498>
   1311c:	mov	r5, #0
   13120:	cmp	r0, #12
   13124:	bcc	1314c <access_monster_buffer@@Base+0x640>
   13128:	add	r0, r6, #10
   1312c:	bl	13b4c <main@@Base+0x498>
   13130:	cmp	r0, #0
   13134:	beq	1314c <access_monster_buffer@@Base+0x640>
   13138:	add	r4, r4, r0
   1313c:	mov	r0, r4
   13140:	bl	13b38 <main@@Base+0x484>
   13144:	add	r0, r4, r0
   13148:	add	r5, r0, #4
   1314c:	mov	r0, r5
   13150:	pop	{r4, r5, r6, sl, fp, pc}
   13154:	movw	r0, #30978	; 0x7902
   13158:	movt	r0, #1
   1315c:	movw	r1, #31016	; 0x7928
   13160:	movt	r1, #1
   13164:	movw	r3, #31237	; 0x7a05
   13168:	movt	r3, #1
   1316c:	mov	r2, #132	; 0x84
   13170:	bl	12418 <__assert_fail@plt>
   13174:	cmp	r0, #0
   13178:	moveq	r0, #0
   1317c:	bxeq	lr
   13180:	sub	r0, r0, #4
   13184:	b	13b38 <main@@Base+0x484>
   13188:	push	{r4, sl, fp, lr}
   1318c:	add	fp, sp, #8
   13190:	cmp	r0, #0
   13194:	beq	131d0 <access_monster_buffer@@Base+0x6c4>
   13198:	mov	r4, r0
   1319c:	bl	13b44 <main@@Base+0x490>
   131a0:	sub	r4, r4, r0
   131a4:	mov	r0, r4
   131a8:	bl	13b4c <main@@Base+0x498>
   131ac:	mov	r1, r0
   131b0:	mov	r0, #0
   131b4:	cmp	r1, #10
   131b8:	popcc	{r4, sl, fp, pc}
   131bc:	add	r0, r4, #8
   131c0:	bl	13b4c <main@@Base+0x498>
   131c4:	cmp	r0, #0
   131c8:	movwne	r0, #1
   131cc:	pop	{r4, sl, fp, pc}
   131d0:	movw	r0, #30978	; 0x7902
   131d4:	movt	r0, #1
   131d8:	movw	r1, #31016	; 0x7928
   131dc:	movt	r1, #1
   131e0:	movw	r3, #31316	; 0x7a54
   131e4:	movt	r3, #1
   131e8:	mov	r2, #131	; 0x83
   131ec:	bl	12418 <__assert_fail@plt>
   131f0:	push	{r4, sl, fp, lr}
   131f4:	add	fp, sp, #8
   131f8:	cmp	r0, #0
   131fc:	beq	13238 <access_monster_buffer@@Base+0x72c>
   13200:	mov	r4, r0
   13204:	bl	13b44 <main@@Base+0x490>
   13208:	sub	r4, r4, r0
   1320c:	mov	r0, r4
   13210:	bl	13b4c <main@@Base+0x498>
   13214:	mov	r1, r0
   13218:	mov	r0, #0
   1321c:	cmp	r1, #8
   13220:	popcc	{r4, sl, fp, pc}
   13224:	add	r0, r4, #6
   13228:	bl	13b4c <main@@Base+0x498>
   1322c:	cmp	r0, #0
   13230:	movwne	r0, #1
   13234:	pop	{r4, sl, fp, pc}
   13238:	movw	r0, #30978	; 0x7902
   1323c:	movt	r0, #1
   13240:	movw	r1, #31016	; 0x7928
   13244:	movt	r1, #1
   13248:	movw	r3, #31387	; 0x7a9b
   1324c:	movt	r3, #1
   13250:	mov	r2, #130	; 0x82
   13254:	bl	12418 <__assert_fail@plt>
   13258:	push	{r4, r5, fp, lr}
   1325c:	add	fp, sp, #8
   13260:	cmp	r0, #0
   13264:	beq	132a0 <access_monster_buffer@@Base+0x794>
   13268:	mov	r4, r0
   1326c:	bl	13b44 <main@@Base+0x490>
   13270:	sub	r5, r4, r0
   13274:	mov	r0, r5
   13278:	bl	13b4c <main@@Base+0x498>
   1327c:	cmp	r0, #6
   13280:	bcc	13298 <access_monster_buffer@@Base+0x78c>
   13284:	add	r0, r5, #4
   13288:	bl	13b4c <main@@Base+0x498>
   1328c:	cmp	r0, #0
   13290:	addne	r0, r4, r0
   13294:	popne	{r4, r5, fp, pc}
   13298:	mov	r0, #0
   1329c:	pop	{r4, r5, fp, pc}
   132a0:	movw	r0, #30978	; 0x7902
   132a4:	movt	r0, #1
   132a8:	movw	r1, #31016	; 0x7928
   132ac:	movt	r1, #1
   132b0:	movw	r3, #31460	; 0x7ae4
   132b4:	movt	r3, #1
   132b8:	mov	r2, #129	; 0x81
   132bc:	bl	12418 <__assert_fail@plt>
   132c0:	cmp	r0, #0
   132c4:	beq	132cc <access_monster_buffer@@Base+0x7c0>
   132c8:	b	13b68 <main@@Base+0x4b4>
   132cc:	vldr	s0, [pc]	; 132d4 <access_monster_buffer@@Base+0x7c8>
   132d0:	bx	lr
   132d4:	andeq	r0, r0, r0
   132d8:	cmp	r0, #0
   132dc:	beq	132e8 <access_monster_buffer@@Base+0x7dc>
   132e0:	add	r0, r0, #4
   132e4:	b	13b68 <main@@Base+0x4b4>
   132e8:	vldr	s0, [pc]	; 132f0 <access_monster_buffer@@Base+0x7e4>
   132ec:	bx	lr
   132f0:	andeq	r0, r0, r0
   132f4:	cmp	r0, #0
   132f8:	beq	13304 <access_monster_buffer@@Base+0x7f8>
   132fc:	add	r0, r0, #8
   13300:	b	13b68 <main@@Base+0x4b4>
   13304:	vldr	s0, [pc]	; 1330c <access_monster_buffer@@Base+0x800>
   13308:	bx	lr
   1330c:	andeq	r0, r0, r0
   13310:	push	{r4, r5, fp, lr}
   13314:	add	fp, sp, #8
   13318:	mov	r4, r1
   1331c:	mov	r5, r0
   13320:	bl	13b74 <main@@Base+0x4c0>
   13324:	add	r0, r5, #4
   13328:	add	r1, r4, #4
   1332c:	bl	13b74 <main@@Base+0x4c0>
   13330:	add	r0, r5, #8
   13334:	add	r1, r4, #8
   13338:	pop	{r4, r5, fp, lr}
   1333c:	b	13b74 <main@@Base+0x4c0>
   13340:	push	{r4, r5, r6, sl, fp, lr}
   13344:	add	fp, sp, #16
   13348:	cmp	r0, #0
   1334c:	beq	1339c <access_monster_buffer@@Base+0x890>
   13350:	mov	r4, r0
   13354:	bl	13b44 <main@@Base+0x490>
   13358:	sub	r6, r4, r0
   1335c:	mov	r0, r6
   13360:	bl	13b4c <main@@Base+0x498>
   13364:	mov	r5, #0
   13368:	cmp	r0, #16
   1336c:	bcc	13394 <access_monster_buffer@@Base+0x888>
   13370:	add	r0, r6, #14
   13374:	bl	13b4c <main@@Base+0x498>
   13378:	cmp	r0, #0
   1337c:	beq	13394 <access_monster_buffer@@Base+0x888>
   13380:	add	r4, r4, r0
   13384:	mov	r0, r4
   13388:	bl	13b38 <main@@Base+0x484>
   1338c:	add	r0, r4, r0
   13390:	add	r5, r0, #4
   13394:	mov	r0, r5
   13398:	pop	{r4, r5, r6, sl, fp, pc}
   1339c:	movw	r0, #30978	; 0x7902
   133a0:	movt	r0, #1
   133a4:	movw	r1, #31016	; 0x7928
   133a8:	movt	r1, #1
   133ac:	movw	r3, #31545	; 0x7b39
   133b0:	movt	r3, #1
   133b4:	mov	r2, #135	; 0x87
   133b8:	bl	12418 <__assert_fail@plt>
   133bc:	b	13b90 <main@@Base+0x4dc>
   133c0:	push	{r4, sl, fp, lr}
   133c4:	add	fp, sp, #8
   133c8:	mov	r4, r0
   133cc:	bl	13b90 <main@@Base+0x4dc>
   133d0:	cmp	r0, #2
   133d4:	bls	133e4 <access_monster_buffer@@Base+0x8d8>
   133d8:	add	r0, r4, #2
   133dc:	pop	{r4, sl, fp, lr}
   133e0:	b	13ba4 <main@@Base+0x4f0>
   133e4:	movw	r0, #31632	; 0x7b90
   133e8:	movt	r0, #1
   133ec:	movw	r1, #31687	; 0x7bc7
   133f0:	movt	r1, #1
   133f4:	movw	r3, #31789	; 0x7c2d
   133f8:	movt	r3, #1
   133fc:	movw	r2, #395	; 0x18b
   13400:	bl	12418 <__assert_fail@plt>
   13404:	push	{r4, r5, r6, sl, fp, lr}
   13408:	add	fp, sp, #16
   1340c:	cmp	r0, #0
   13410:	beq	13460 <access_monster_buffer@@Base+0x954>
   13414:	mov	r4, r0
   13418:	bl	13b44 <main@@Base+0x490>
   1341c:	sub	r6, r4, r0
   13420:	mov	r0, r6
   13424:	bl	13b4c <main@@Base+0x498>
   13428:	mov	r5, #0
   1342c:	cmp	r0, #20
   13430:	bcc	13458 <access_monster_buffer@@Base+0x94c>
   13434:	add	r0, r6, #18
   13438:	bl	13b4c <main@@Base+0x498>
   1343c:	cmp	r0, #0
   13440:	beq	13458 <access_monster_buffer@@Base+0x94c>
   13444:	add	r4, r4, r0
   13448:	mov	r0, r4
   1344c:	bl	13b38 <main@@Base+0x484>
   13450:	add	r0, r4, r0
   13454:	add	r5, r0, #4
   13458:	mov	r0, r5
   1345c:	pop	{r4, r5, r6, sl, fp, pc}
   13460:	movw	r0, #30978	; 0x7902
   13464:	movt	r0, #1
   13468:	movw	r1, #31016	; 0x7928
   1346c:	movt	r1, #1
   13470:	movw	r3, #31855	; 0x7c6f
   13474:	movt	r3, #1
   13478:	mov	r2, #137	; 0x89
   1347c:	bl	12418 <__assert_fail@plt>
   13480:	cmp	r0, #0
   13484:	moveq	r0, #0
   13488:	bxeq	lr
   1348c:	sub	r0, r0, #4
   13490:	b	13b38 <main@@Base+0x484>
   13494:	push	{r4, r5, r6, sl, fp, lr}
   13498:	add	fp, sp, #16
   1349c:	cmp	r0, #0
   134a0:	beq	134f0 <access_monster_buffer@@Base+0x9e4>
   134a4:	mov	r4, r0
   134a8:	bl	13b44 <main@@Base+0x490>
   134ac:	sub	r6, r4, r0
   134b0:	mov	r0, r6
   134b4:	bl	13b4c <main@@Base+0x498>
   134b8:	mov	r5, #0
   134bc:	cmp	r0, #6
   134c0:	bcc	134e8 <access_monster_buffer@@Base+0x9dc>
   134c4:	add	r0, r6, #4
   134c8:	bl	13b4c <main@@Base+0x498>
   134cc:	cmp	r0, #0
   134d0:	beq	134e8 <access_monster_buffer@@Base+0x9dc>
   134d4:	add	r4, r4, r0
   134d8:	mov	r0, r4
   134dc:	bl	13b38 <main@@Base+0x484>
   134e0:	add	r0, r4, r0
   134e4:	add	r5, r0, #4
   134e8:	mov	r0, r5
   134ec:	pop	{r4, r5, r6, sl, fp, pc}
   134f0:	movw	r0, #30978	; 0x7902
   134f4:	movt	r0, #1
   134f8:	movw	r1, #31016	; 0x7928
   134fc:	movt	r1, #1
   13500:	movw	r3, #31943	; 0x7cc7
   13504:	movt	r3, #1
   13508:	mov	r2, #148	; 0x94
   1350c:	bl	12418 <__assert_fail@plt>
   13510:	push	{r4, sl, fp, lr}
   13514:	add	fp, sp, #8
   13518:	mov	r4, r0
   1351c:	bl	13b90 <main@@Base+0x4dc>
   13520:	cmp	r0, #1
   13524:	bls	1353c <access_monster_buffer@@Base+0xa30>
   13528:	add	r4, r4, #4
   1352c:	mov	r0, r4
   13530:	bl	13b38 <main@@Base+0x484>
   13534:	add	r0, r4, r0
   13538:	pop	{r4, sl, fp, pc}
   1353c:	movw	r0, #31632	; 0x7b90
   13540:	movt	r0, #1
   13544:	movw	r1, #31016	; 0x7928
   13548:	movt	r1, #1
   1354c:	movw	r3, #32020	; 0x7d14
   13550:	movt	r3, #1
   13554:	mov	r2, #145	; 0x91
   13558:	bl	12418 <__assert_fail@plt>
   1355c:	push	{r4, r5, fp, lr}
   13560:	add	fp, sp, #8
   13564:	cmp	r0, #0
   13568:	beq	135ac <access_monster_buffer@@Base+0xaa0>
   1356c:	mov	r4, r0
   13570:	bl	13b44 <main@@Base+0x490>
   13574:	sub	r5, r4, r0
   13578:	mov	r0, r5
   1357c:	bl	13b4c <main@@Base+0x498>
   13580:	cmp	r0, #8
   13584:	bcc	135a4 <access_monster_buffer@@Base+0xa98>
   13588:	add	r0, r5, #6
   1358c:	bl	13b4c <main@@Base+0x498>
   13590:	cmp	r0, #0
   13594:	beq	135a4 <access_monster_buffer@@Base+0xa98>
   13598:	add	r0, r4, r0
   1359c:	pop	{r4, r5, fp, lr}
   135a0:	b	13b54 <main@@Base+0x4a0>
   135a4:	mov	r0, #0
   135a8:	pop	{r4, r5, fp, pc}
   135ac:	movw	r0, #30978	; 0x7902
   135b0:	movt	r0, #1
   135b4:	movw	r1, #31016	; 0x7928
   135b8:	movt	r1, #1
   135bc:	movw	r3, #32113	; 0x7d71
   135c0:	movt	r3, #1
   135c4:	mov	r2, #149	; 0x95
   135c8:	bl	12418 <__assert_fail@plt>
   135cc:	push	{r4, r5, fp, lr}
   135d0:	add	fp, sp, #8
   135d4:	cmp	r0, #0
   135d8:	beq	1361c <access_monster_buffer@@Base+0xb10>
   135dc:	mov	r4, r0
   135e0:	bl	13b44 <main@@Base+0x490>
   135e4:	sub	r5, r4, r0
   135e8:	mov	r0, r5
   135ec:	bl	13b4c <main@@Base+0x498>
   135f0:	cmp	r0, #22
   135f4:	bcc	13614 <access_monster_buffer@@Base+0xb08>
   135f8:	add	r0, r5, #20
   135fc:	bl	13b4c <main@@Base+0x498>
   13600:	cmp	r0, #0
   13604:	beq	13614 <access_monster_buffer@@Base+0xb08>
   13608:	add	r0, r4, r0
   1360c:	pop	{r4, r5, fp, lr}
   13610:	b	13bb0 <main@@Base+0x4fc>
   13614:	mov	r0, #0
   13618:	pop	{r4, r5, fp, pc}
   1361c:	movw	r0, #30978	; 0x7902
   13620:	movt	r0, #1
   13624:	movw	r1, #31016	; 0x7928
   13628:	movt	r1, #1
   1362c:	movw	r3, #32179	; 0x7db3
   13630:	movt	r3, #1
   13634:	mov	r2, #138	; 0x8a
   13638:	bl	12418 <__assert_fail@plt>
   1363c:	push	{r4, r5, r6, sl, fp, lr}
   13640:	add	fp, sp, #16
   13644:	cmp	r0, #0
   13648:	beq	13694 <access_monster_buffer@@Base+0xb88>
   1364c:	mov	r4, r0
   13650:	bl	13b44 <main@@Base+0x490>
   13654:	sub	r6, r4, r0
   13658:	mov	r0, r6
   1365c:	bl	13b4c <main@@Base+0x498>
   13660:	mov	r5, #0
   13664:	cmp	r0, #24
   13668:	bcc	1368c <access_monster_buffer@@Base+0xb80>
   1366c:	add	r0, r6, #22
   13670:	bl	13b4c <main@@Base+0x498>
   13674:	cmp	r0, #0
   13678:	beq	1368c <access_monster_buffer@@Base+0xb80>
   1367c:	add	r4, r4, r0
   13680:	mov	r0, r4
   13684:	bl	13b38 <main@@Base+0x484>
   13688:	add	r5, r4, r0
   1368c:	mov	r0, r5
   13690:	pop	{r4, r5, r6, sl, fp, pc}
   13694:	movw	r0, #30978	; 0x7902
   13698:	movt	r0, #1
   1369c:	movw	r1, #31016	; 0x7928
   136a0:	movt	r1, #1
   136a4:	movw	r3, #32283	; 0x7e1b
   136a8:	movt	r3, #1
   136ac:	mov	r2, #138	; 0x8a
   136b0:	bl	12418 <__assert_fail@plt>

000136b4 <main@@Base>:
   136b4:	push	{r4, r5, r6, sl, fp, lr}
   136b8:	add	fp, sp, #16
   136bc:	sub	sp, sp, #240	; 0xf0
   136c0:	add	r4, sp, #8
   136c4:	mov	r0, r4
   136c8:	bl	13d7c <flatcc_builder_init@@Base>
   136cc:	mov	r0, r4
   136d0:	mov	r1, #0
   136d4:	bl	12514 <create_monster_bottom_up@@Base>
   136d8:	add	r5, sp, #4
   136dc:	mov	r0, r4
   136e0:	mov	r1, r5
   136e4:	bl	16d24 <flatcc_builder_finalize_aligned_buffer@@Base>
   136e8:	bl	16e04 <flatcc_builder_aligned_free@@Base>
   136ec:	mov	r0, r4
   136f0:	bl	13ef4 <flatcc_builder_reset@@Base>
   136f4:	mov	r0, r4
   136f8:	mov	r1, #1
   136fc:	bl	12514 <create_monster_bottom_up@@Base>
   13700:	mov	r0, r4
   13704:	mov	r1, r5
   13708:	bl	16d24 <flatcc_builder_finalize_aligned_buffer@@Base>
   1370c:	mov	r6, r0
   13710:	bl	12b0c <access_monster_buffer@@Base>
   13714:	mov	r0, r6
   13718:	bl	16e04 <flatcc_builder_aligned_free@@Base>
   1371c:	mov	r0, r4
   13720:	bl	13ef4 <flatcc_builder_reset@@Base>
   13724:	mov	r0, r4
   13728:	bl	12984 <create_monster_top_down@@Base>
   1372c:	mov	r0, r4
   13730:	mov	r1, r5
   13734:	bl	16c94 <flatcc_builder_finalize_buffer@@Base>
   13738:	mov	r5, r0
   1373c:	bl	12b0c <access_monster_buffer@@Base>
   13740:	mov	r0, r5
   13744:	bl	1237c <free@plt>
   13748:	mov	r0, r4
   1374c:	bl	13f00 <flatcc_builder_clear@@Base>
   13750:	movw	r0, #32367	; 0x7e6f
   13754:	movt	r0, #1
   13758:	bl	123a0 <puts@plt>
   1375c:	mov	r0, #0
   13760:	sub	sp, fp, #16
   13764:	pop	{r4, r5, r6, sl, fp, pc}
   13768:	mov	r1, #2
   1376c:	b	15384 <flatcc_builder_start_table@@Base>
   13770:	push	{r4, r5, fp, lr}
   13774:	add	fp, sp, #8
   13778:	mvn	r4, #0
   1377c:	cmp	r1, #0
   13780:	beq	1379c <main@@Base+0xe8>
   13784:	mov	r5, r1
   13788:	mov	r1, #0
   1378c:	bl	160bc <flatcc_builder_table_add_offset@@Base>
   13790:	cmp	r0, #0
   13794:	strne	r5, [r0]
   13798:	movne	r4, #0
   1379c:	mov	r0, r4
   137a0:	pop	{r4, r5, fp, pc}
   137a4:	push	{r4, r5, fp, lr}
   137a8:	add	fp, sp, #8
   137ac:	mov	r4, #0
   137b0:	cmp	r1, #0
   137b4:	beq	137dc <main@@Base+0x128>
   137b8:	mov	r5, r1
   137bc:	mov	r1, #1
   137c0:	mov	r2, #2
   137c4:	mov	r3, #2
   137c8:	bl	16180 <flatcc_builder_table_add@@Base>
   137cc:	cmp	r0, #0
   137d0:	beq	137e4 <main@@Base+0x130>
   137d4:	mov	r1, r5
   137d8:	bl	13840 <main@@Base+0x18c>
   137dc:	mov	r0, r4
   137e0:	pop	{r4, r5, fp, pc}
   137e4:	mvn	r4, #0
   137e8:	mov	r0, r4
   137ec:	pop	{r4, r5, fp, pc}
   137f0:	push	{r4, sl, fp, lr}
   137f4:	add	fp, sp, #8
   137f8:	mov	r4, r0
   137fc:	movw	r1, #32466	; 0x7ed2
   13800:	movt	r1, #1
   13804:	mov	r2, #0
   13808:	bl	15a10 <flatcc_builder_check_required@@Base>
   1380c:	cmp	r0, #0
   13810:	beq	13820 <main@@Base+0x16c>
   13814:	mov	r0, r4
   13818:	pop	{r4, sl, fp, lr}
   1381c:	b	15a90 <flatcc_builder_end_table@@Base>
   13820:	movw	r0, #30415	; 0x76cf
   13824:	movt	r0, #1
   13828:	movw	r1, #30571	; 0x776b
   1382c:	movt	r1, #1
   13830:	movw	r3, #30663	; 0x77c7
   13834:	movt	r3, #1
   13838:	mov	r2, #52	; 0x34
   1383c:	bl	12418 <__assert_fail@plt>
   13840:	push	{r4, r5, fp, lr}
   13844:	add	fp, sp, #8
   13848:	mov	r4, r1
   1384c:	mov	r5, r0
   13850:	mov	r0, r1
   13854:	bl	13860 <main@@Base+0x1ac>
   13858:	strh	r4, [r5]
   1385c:	pop	{r4, r5, fp, pc}
   13860:	bx	lr
   13864:	mov	r1, #0
   13868:	mov	r2, #0
   1386c:	mov	r3, #0
   13870:	b	14698 <flatcc_builder_start_buffer@@Base>
   13874:	b	1484c <flatcc_builder_end_buffer@@Base>
   13878:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1387c:	add	fp, sp, #28
   13880:	sub	sp, sp, #4
   13884:	mov	r7, r3
   13888:	mov	r6, r2
   1388c:	mov	r5, r1
   13890:	mov	r4, r0
   13894:	bl	13964 <main@@Base+0x2b0>
   13898:	cmp	r0, #0
   1389c:	bne	13948 <main@@Base+0x294>
   138a0:	ldr	r9, [fp, #16]
   138a4:	ldr	r8, [fp, #12]
   138a8:	ldr	sl, [fp, #8]
   138ac:	mov	r0, r4
   138b0:	mov	r1, r5
   138b4:	bl	1396c <main@@Base+0x2b8>
   138b8:	cmp	r0, #0
   138bc:	bne	13948 <main@@Base+0x294>
   138c0:	mov	r0, r4
   138c4:	mov	r1, r6
   138c8:	bl	12830 <create_monster_bottom_up@@Base+0x31c>
   138cc:	cmp	r0, #0
   138d0:	bne	13948 <main@@Base+0x294>
   138d4:	mov	r0, r4
   138d8:	mov	r1, r7
   138dc:	bl	12864 <create_monster_bottom_up@@Base+0x350>
   138e0:	cmp	r0, #0
   138e4:	bne	13948 <main@@Base+0x294>
   138e8:	mov	r0, r4
   138ec:	mov	r1, sl
   138f0:	bl	128cc <create_monster_bottom_up@@Base+0x3b8>
   138f4:	cmp	r0, #0
   138f8:	bne	13948 <main@@Base+0x294>
   138fc:	mov	r0, r4
   13900:	mov	r1, r8
   13904:	mov	r2, r9
   13908:	bl	1399c <main@@Base+0x2e8>
   1390c:	cmp	r0, #0
   13910:	bne	13948 <main@@Base+0x294>
   13914:	mov	r0, r4
   13918:	bl	127f8 <create_monster_bottom_up@@Base+0x2e4>
   1391c:	cmp	r0, #0
   13920:	bne	13948 <main@@Base+0x294>
   13924:	mov	r0, r4
   13928:	bl	12898 <create_monster_bottom_up@@Base+0x384>
   1392c:	cmp	r0, #0
   13930:	bne	13948 <main@@Base+0x294>
   13934:	uxtb	r1, r8
   13938:	mov	r0, r4
   1393c:	bl	139dc <main@@Base+0x328>
   13940:	cmp	r0, #0
   13944:	beq	13954 <main@@Base+0x2a0>
   13948:	mov	r0, #0
   1394c:	sub	sp, fp, #28
   13950:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13954:	mov	r0, r4
   13958:	sub	sp, fp, #28
   1395c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13960:	b	13a24 <main@@Base+0x370>
   13964:	mov	r1, #10
   13968:	b	15384 <flatcc_builder_start_table@@Base>
   1396c:	push	{r4, sl, fp, lr}
   13970:	add	fp, sp, #8
   13974:	mov	r4, r1
   13978:	bl	13a74 <main@@Base+0x3c0>
   1397c:	cmp	r0, #0
   13980:	beq	13994 <main@@Base+0x2e0>
   13984:	mov	r1, r4
   13988:	bl	13a84 <main@@Base+0x3d0>
   1398c:	mov	r0, #0
   13990:	pop	{r4, sl, fp, pc}
   13994:	mvn	r0, #0
   13998:	pop	{r4, sl, fp, pc}
   1399c:	push	{r4, r5, fp, lr}
   139a0:	add	fp, sp, #8
   139a4:	mov	r4, #0
   139a8:	tst	r1, #255	; 0xff
   139ac:	beq	139c8 <main@@Base+0x314>
   139b0:	mov	r5, r2
   139b4:	mov	r1, #9
   139b8:	bl	160bc <flatcc_builder_table_add_offset@@Base>
   139bc:	cmp	r0, #0
   139c0:	beq	139d0 <main@@Base+0x31c>
   139c4:	str	r5, [r0]
   139c8:	mov	r0, r4
   139cc:	pop	{r4, r5, fp, pc}
   139d0:	mvn	r4, #0
   139d4:	mov	r0, r4
   139d8:	pop	{r4, r5, fp, pc}
   139dc:	push	{r4, r5, fp, lr}
   139e0:	add	fp, sp, #8
   139e4:	mov	r4, #0
   139e8:	cmp	r1, #0
   139ec:	beq	13a10 <main@@Base+0x35c>
   139f0:	mov	r5, r1
   139f4:	mov	r1, #8
   139f8:	mov	r2, #1
   139fc:	mov	r3, #1
   13a00:	bl	16180 <flatcc_builder_table_add@@Base>
   13a04:	cmp	r0, #0
   13a08:	beq	13a18 <main@@Base+0x364>
   13a0c:	strb	r5, [r0]
   13a10:	mov	r0, r4
   13a14:	pop	{r4, r5, fp, pc}
   13a18:	mvn	r4, #0
   13a1c:	mov	r0, r4
   13a20:	pop	{r4, r5, fp, pc}
   13a24:	push	{r4, sl, fp, lr}
   13a28:	add	fp, sp, #8
   13a2c:	mov	r4, r0
   13a30:	movw	r1, #32468	; 0x7ed4
   13a34:	movt	r1, #1
   13a38:	mov	r2, #0
   13a3c:	bl	15a10 <flatcc_builder_check_required@@Base>
   13a40:	cmp	r0, #0
   13a44:	beq	13a54 <main@@Base+0x3a0>
   13a48:	mov	r0, r4
   13a4c:	pop	{r4, sl, fp, lr}
   13a50:	b	15a90 <flatcc_builder_end_table@@Base>
   13a54:	movw	r0, #30740	; 0x7814
   13a58:	movt	r0, #1
   13a5c:	movw	r1, #30571	; 0x776b
   13a60:	movt	r1, #1
   13a64:	movw	r3, #30899	; 0x78b3
   13a68:	movt	r3, #1
   13a6c:	mov	r2, #50	; 0x32
   13a70:	bl	12418 <__assert_fail@plt>
   13a74:	mov	r1, #0
   13a78:	mov	r2, #12
   13a7c:	mov	r3, #4
   13a80:	b	16180 <flatcc_builder_table_add@@Base>
   13a84:	push	{r4, r5, fp, lr}
   13a88:	add	fp, sp, #8
   13a8c:	mov	r4, r1
   13a90:	mov	r5, r0
   13a94:	bl	13ab4 <main@@Base+0x400>
   13a98:	add	r0, r5, #4
   13a9c:	add	r1, r4, #4
   13aa0:	bl	13ab4 <main@@Base+0x400>
   13aa4:	add	r0, r5, #8
   13aa8:	add	r1, r4, #8
   13aac:	pop	{r4, r5, fp, lr}
   13ab0:	b	13ab4 <main@@Base+0x400>
   13ab4:	push	{r4, sl, fp, lr}
   13ab8:	add	fp, sp, #8
   13abc:	mov	r4, r0
   13ac0:	vldr	s0, [r1]
   13ac4:	bl	13ad0 <main@@Base+0x41c>
   13ac8:	vstr	s0, [r4]
   13acc:	pop	{r4, sl, fp, pc}
   13ad0:	bx	lr
   13ad4:	push	{r4, sl, fp, lr}
   13ad8:	add	fp, sp, #8
   13adc:	mov	r4, r0
   13ae0:	vmov.f32	s0, #112	; 0x3f800000  1.0
   13ae4:	bl	13b04 <main@@Base+0x450>
   13ae8:	vmov.f32	s0, #0	; 0x40000000  2.0
   13aec:	add	r0, r4, #4
   13af0:	bl	13b04 <main@@Base+0x450>
   13af4:	vmov.f32	s0, #8	; 0x40400000  3.0
   13af8:	add	r0, r4, #8
   13afc:	pop	{r4, sl, fp, lr}
   13b00:	b	13b04 <main@@Base+0x450>
   13b04:	push	{r4, sl, fp, lr}
   13b08:	add	fp, sp, #8
   13b0c:	mov	r4, r0
   13b10:	bl	13ad0 <main@@Base+0x41c>
   13b14:	vstr	s0, [r4]
   13b18:	pop	{r4, sl, fp, pc}
   13b1c:	mov	r1, #0
   13b20:	strb	r1, [r0]
   13b24:	bx	lr
   13b28:	cmp	r1, #0
   13b2c:	moveq	r0, #0
   13b30:	bxeq	lr
   13b34:	b	14cc0 <flatcc_builder_offset_vector_push@@Base>
   13b38:	ldr	r0, [r0]
   13b3c:	b	13b40 <main@@Base+0x48c>
   13b40:	bx	lr
   13b44:	ldr	r0, [r0]
   13b48:	b	13b5c <main@@Base+0x4a8>
   13b4c:	ldrh	r0, [r0]
   13b50:	b	13b60 <main@@Base+0x4ac>
   13b54:	ldrsh	r0, [r0]
   13b58:	b	13b64 <main@@Base+0x4b0>
   13b5c:	bx	lr
   13b60:	bx	lr
   13b64:	bx	lr
   13b68:	vldr	s0, [r0]
   13b6c:	b	13b70 <main@@Base+0x4bc>
   13b70:	bx	lr
   13b74:	push	{r4, sl, fp, lr}
   13b78:	add	fp, sp, #8
   13b7c:	mov	r4, r0
   13b80:	vldr	s0, [r1]
   13b84:	bl	13b70 <main@@Base+0x4bc>
   13b88:	vstr	s0, [r4]
   13b8c:	pop	{r4, sl, fp, pc}
   13b90:	cmp	r0, #0
   13b94:	moveq	r0, #0
   13b98:	bxeq	lr
   13b9c:	sub	r0, r0, #4
   13ba0:	b	13b38 <main@@Base+0x484>
   13ba4:	ldrb	r0, [r0]
   13ba8:	b	13bac <main@@Base+0x4f8>
   13bac:	bx	lr
   13bb0:	ldrb	r0, [r0]
   13bb4:	b	13bb8 <main@@Base+0x504>
   13bb8:	bx	lr

00013bbc <flatcc_builder_default_alloc@@Base>:
   13bbc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13bc0:	add	fp, sp, #24
   13bc4:	mov	r4, r1
   13bc8:	cmp	r2, #0
   13bcc:	beq	13c14 <flatcc_builder_default_alloc@@Base+0x58>
   13bd0:	mov	r8, r3
   13bd4:	ldr	r0, [fp, #8]
   13bd8:	sub	r1, r0, #1
   13bdc:	cmp	r1, #6
   13be0:	bhi	13c44 <flatcc_builder_default_alloc@@Base+0x88>
   13be4:	mov	r0, #256	; 0x100
   13be8:	add	r3, pc, #0
   13bec:	ldr	pc, [r3, r1, lsl #2]
   13bf0:	andeq	r3, r1, r8, asr ip
   13bf4:	andeq	r3, r1, r4, asr #24
   13bf8:	andeq	r3, r1, r4, asr #24
   13bfc:	andeq	r3, r1, ip, lsl #24
   13c00:	andeq	r3, r1, ip, asr #24
   13c04:	andeq	r3, r1, r4, asr #24
   13c08:	andeq	r3, r1, r4, asr ip
   13c0c:	mov	r0, #288	; 0x120
   13c10:	b	13c58 <flatcc_builder_default_alloc@@Base+0x9c>
   13c14:	ldr	r0, [r4]
   13c18:	cmp	r0, #0
   13c1c:	beq	13c38 <flatcc_builder_default_alloc@@Base+0x7c>
   13c20:	bl	1237c <free@plt>
   13c24:	mov	r6, #0
   13c28:	str	r6, [r4]
   13c2c:	str	r6, [r4, #4]
   13c30:	mov	r0, r6
   13c34:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13c38:	mov	r6, #0
   13c3c:	mov	r0, r6
   13c40:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13c44:	mov	r0, #32
   13c48:	b	13c58 <flatcc_builder_default_alloc@@Base+0x9c>
   13c4c:	mov	r0, r2
   13c50:	b	13c58 <flatcc_builder_default_alloc@@Base+0x9c>
   13c54:	mov	r0, #64	; 0x40
   13c58:	mov	r7, r0
   13c5c:	lsl	r0, r0, #1
   13c60:	cmp	r7, r2
   13c64:	bcc	13c58 <flatcc_builder_default_alloc@@Base+0x9c>
   13c68:	ldr	r0, [r4, #4]
   13c6c:	mov	r6, #0
   13c70:	cmp	r0, r2
   13c74:	lsrcs	r0, r0, #1
   13c78:	cmpcs	r0, r7
   13c7c:	bcs	13cc0 <flatcc_builder_default_alloc@@Base+0x104>
   13c80:	ldr	r0, [r4]
   13c84:	mov	r1, r7
   13c88:	bl	12394 <realloc@plt>
   13c8c:	cmp	r0, #0
   13c90:	beq	13cc8 <flatcc_builder_default_alloc@@Base+0x10c>
   13c94:	mov	r5, r0
   13c98:	cmp	r8, #0
   13c9c:	beq	13cbc <flatcc_builder_default_alloc@@Base+0x100>
   13ca0:	ldr	r1, [r4, #4]
   13ca4:	cmp	r7, r1
   13ca8:	bls	13cbc <flatcc_builder_default_alloc@@Base+0x100>
   13cac:	add	r0, r5, r1
   13cb0:	sub	r2, r7, r1
   13cb4:	mov	r1, #0
   13cb8:	bl	123f4 <memset@plt>
   13cbc:	stm	r4, {r5, r7}
   13cc0:	mov	r0, r6
   13cc4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13cc8:	mvn	r6, #0
   13ccc:	mov	r0, r6
   13cd0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}

00013cd4 <flatcc_builder_flush_vtable_cache@@Base>:
   13cd4:	push	{r4, r5, fp, lr}
   13cd8:	add	fp, sp, #8
   13cdc:	mov	r4, r0
   13ce0:	ldr	r0, [r0, #116]	; 0x74
   13ce4:	cmp	r0, #0
   13ce8:	popeq	{r4, r5, fp, pc}
   13cec:	ldr	r0, [r4, #92]	; 0x5c
   13cf0:	ldr	r2, [r4, #96]	; 0x60
   13cf4:	mov	r5, #0
   13cf8:	mov	r1, #0
   13cfc:	bl	123f4 <memset@plt>
   13d00:	mov	r0, #16
   13d04:	str	r5, [r4, #120]	; 0x78
   13d08:	str	r0, [r4, #124]	; 0x7c
   13d0c:	pop	{r4, r5, fp, pc}

00013d10 <flatcc_builder_custom_init@@Base>:
   13d10:	push	{r4, r5, r6, r7, fp, lr}
   13d14:	add	fp, sp, #16
   13d18:	mov	r5, r3
   13d1c:	mov	r6, r2
   13d20:	mov	r7, r1
   13d24:	mov	r4, r0
   13d28:	mov	r1, #0
   13d2c:	mov	r2, #232	; 0xe8
   13d30:	bl	123f4 <memset@plt>
   13d34:	ldr	r0, [fp, #8]
   13d38:	cmp	r7, #0
   13d3c:	bne	13d54 <flatcc_builder_custom_init@@Base+0x44>
   13d40:	mov	r1, #1
   13d44:	str	r1, [r4, #184]	; 0xb8
   13d48:	add	r6, r4, #188	; 0xbc
   13d4c:	movw	r7, #28896	; 0x70e0
   13d50:	movt	r7, #1
   13d54:	movw	r1, #15292	; 0x3bbc
   13d58:	movt	r1, #1
   13d5c:	cmp	r5, #0
   13d60:	movne	r1, r5
   13d64:	str	r6, [r4, #36]	; 0x24
   13d68:	str	r0, [r4, #40]	; 0x28
   13d6c:	str	r7, [r4, #44]	; 0x2c
   13d70:	str	r1, [r4, #48]	; 0x30
   13d74:	mov	r0, #0
   13d78:	pop	{r4, r5, r6, r7, fp, pc}

00013d7c <flatcc_builder_init@@Base>:
   13d7c:	push	{fp, lr}
   13d80:	mov	fp, sp
   13d84:	sub	sp, sp, #8
   13d88:	mov	r1, #0
   13d8c:	str	r1, [sp]
   13d90:	mov	r1, #0
   13d94:	mov	r2, #0
   13d98:	mov	r3, #0
   13d9c:	bl	13d10 <flatcc_builder_custom_init@@Base>
   13da0:	mov	r0, #0
   13da4:	mov	sp, fp
   13da8:	pop	{fp, pc}

00013dac <flatcc_builder_custom_reset@@Base>:
   13dac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13db0:	add	fp, sp, #28
   13db4:	sub	sp, sp, #4
   13db8:	mov	r9, r2
   13dbc:	mov	r8, r1
   13dc0:	mov	sl, r0
   13dc4:	add	r7, r0, #52	; 0x34
   13dc8:	mov	r5, #0
   13dcc:	b	13dec <flatcc_builder_custom_reset@@Base+0x40>
   13dd0:	ldr	r0, [r6, #56]	; 0x38
   13dd4:	cmp	r0, #0
   13dd8:	bne	13ed4 <flatcc_builder_custom_reset@@Base+0x128>
   13ddc:	add	r7, r7, #8
   13de0:	add	r5, r5, #1
   13de4:	cmp	r5, #8
   13de8:	beq	13e40 <flatcc_builder_custom_reset@@Base+0x94>
   13dec:	add	r6, sl, r5, lsl #3
   13df0:	ldr	r0, [r6, #52]	; 0x34
   13df4:	cmp	r0, #0
   13df8:	beq	13dd0 <flatcc_builder_custom_reset@@Base+0x24>
   13dfc:	cmp	r9, #0
   13e00:	cmpne	r5, #5
   13e04:	beq	13e2c <flatcc_builder_custom_reset@@Base+0x80>
   13e08:	ldr	r0, [sl, #40]	; 0x28
   13e0c:	ldr	r4, [sl, #48]	; 0x30
   13e10:	str	r5, [sp]
   13e14:	mov	r1, r7
   13e18:	mov	r2, #1
   13e1c:	mov	r3, #1
   13e20:	blx	r4
   13e24:	cmp	r0, #0
   13e28:	bne	13ec4 <flatcc_builder_custom_reset@@Base+0x118>
   13e2c:	ldr	r0, [r6, #52]	; 0x34
   13e30:	ldr	r2, [r6, #56]	; 0x38
   13e34:	mov	r1, #0
   13e38:	bl	123f4 <memset@plt>
   13e3c:	b	13ddc <flatcc_builder_custom_reset@@Base+0x30>
   13e40:	mov	r0, #0
   13e44:	str	r0, [sl, #120]	; 0x78
   13e48:	ldr	r1, [sl, #124]	; 0x7c
   13e4c:	cmp	r1, #0
   13e50:	movne	r1, #16
   13e54:	strne	r1, [sl, #124]	; 0x7c
   13e58:	vmov.i32	q8, #0	; 0x00000000
   13e5c:	str	r0, [sl, #136]	; 0x88
   13e60:	str	r0, [sl, #140]	; 0x8c
   13e64:	strh	r0, [sl, #128]	; 0x80
   13e68:	str	r0, [sl, #32]
   13e6c:	add	r1, sl, #148	; 0x94
   13e70:	vst1.32	{d16-d17}, [r1]
   13e74:	ldr	r1, [sl, #52]	; 0x34
   13e78:	ldr	r2, [sl, #60]	; 0x3c
   13e7c:	ldr	r3, [sl, #76]	; 0x4c
   13e80:	str	r2, [sl, #16]
   13e84:	str	r0, [sl, #20]
   13e88:	str	r0, [sl, #24]
   13e8c:	str	r3, [sl]
   13e90:	str	r1, [sl, #4]
   13e94:	cmp	r8, #0
   13e98:	movne	r0, #0
   13e9c:	strne	r0, [sl, #172]	; 0xac
   13ea0:	strne	r0, [sl, #176]	; 0xb0
   13ea4:	strne	r0, [sl, #180]	; 0xb4
   13ea8:	ldr	r0, [sl, #184]	; 0xb8
   13eac:	mov	r5, #0
   13eb0:	cmp	r0, #0
   13eb4:	beq	13ec8 <flatcc_builder_custom_reset@@Base+0x11c>
   13eb8:	add	r0, sl, #188	; 0xbc
   13ebc:	bl	16fbc <flatcc_emitter_reset@@Base>
   13ec0:	b	13ec8 <flatcc_builder_custom_reset@@Base+0x11c>
   13ec4:	mvn	r5, #0
   13ec8:	mov	r0, r5
   13ecc:	sub	sp, fp, #28
   13ed0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13ed4:	movw	r0, #32982	; 0x80d6
   13ed8:	movt	r0, #1
   13edc:	movw	r1, #33000	; 0x80e8
   13ee0:	movt	r1, #1
   13ee4:	movw	r3, #33070	; 0x812e
   13ee8:	movt	r3, #1
   13eec:	movw	r2, #434	; 0x1b2
   13ef0:	bl	12418 <__assert_fail@plt>

00013ef4 <flatcc_builder_reset@@Base>:
   13ef4:	mov	r1, #0
   13ef8:	mov	r2, #0
   13efc:	b	13dac <flatcc_builder_custom_reset@@Base>

00013f00 <flatcc_builder_clear@@Base>:
   13f00:	push	{r4, r5, r6, r7, fp, lr}
   13f04:	add	fp, sp, #16
   13f08:	sub	sp, sp, #8
   13f0c:	mov	r7, r0
   13f10:	add	r5, r0, #52	; 0x34
   13f14:	mov	r6, #0
   13f18:	ldr	r0, [r7, #40]	; 0x28
   13f1c:	ldr	r4, [r7, #48]	; 0x30
   13f20:	str	r6, [sp]
   13f24:	mov	r1, r5
   13f28:	mov	r2, #0
   13f2c:	mov	r3, #0
   13f30:	blx	r4
   13f34:	add	r5, r5, #8
   13f38:	add	r6, r6, #1
   13f3c:	cmp	r6, #8
   13f40:	bne	13f18 <flatcc_builder_clear@@Base+0x18>
   13f44:	ldr	r0, [r7, #184]	; 0xb8
   13f48:	cmp	r0, #0
   13f4c:	beq	13f58 <flatcc_builder_clear@@Base+0x58>
   13f50:	add	r0, r7, #188	; 0xbc
   13f54:	bl	1707c <flatcc_emitter_clear@@Base>
   13f58:	mov	r0, r7
   13f5c:	mov	r1, #0
   13f60:	mov	r2, #232	; 0xe8
   13f64:	sub	sp, fp, #16
   13f68:	pop	{r4, r5, r6, r7, fp, lr}
   13f6c:	b	123f4 <memset@plt>

00013f70 <flatcc_builder_enter_user_frame_ptr@@Base>:
   13f70:	push	{r4, r5, r6, r7, fp, lr}
   13f74:	add	fp, sp, #16
   13f78:	sub	sp, sp, #8
   13f7c:	mov	r4, r0
   13f80:	ldr	r2, [r0, #228]	; 0xe4
   13f84:	mov	r7, #0
   13f88:	str	r7, [sp]
   13f8c:	add	r0, r1, #7
   13f90:	bic	r5, r0, #3
   13f94:	mov	r0, r4
   13f98:	mov	r1, #7
   13f9c:	mov	r3, r5
   13fa0:	bl	13fe8 <flatcc_builder_enter_user_frame_ptr@@Base+0x78>
   13fa4:	cmp	r0, #0
   13fa8:	beq	13fdc <flatcc_builder_enter_user_frame_ptr@@Base+0x6c>
   13fac:	mov	r6, r0
   13fb0:	mov	r1, #0
   13fb4:	mov	r2, r5
   13fb8:	bl	123f4 <memset@plt>
   13fbc:	ldr	r0, [r4, #224]	; 0xe0
   13fc0:	str	r0, [r6], #4
   13fc4:	ldr	r0, [r4, #228]	; 0xe4
   13fc8:	add	r1, r0, #4
   13fcc:	add	r0, r0, r5
   13fd0:	str	r1, [r4, #224]	; 0xe0
   13fd4:	str	r0, [r4, #228]	; 0xe4
   13fd8:	mov	r7, r6
   13fdc:	mov	r0, r7
   13fe0:	sub	sp, fp, #16
   13fe4:	pop	{r4, r5, r6, r7, fp, pc}
   13fe8:	push	{r4, r5, fp, lr}
   13fec:	add	fp, sp, #8
   13ff0:	sub	sp, sp, #8
   13ff4:	mov	r4, r2
   13ff8:	add	r2, r3, r2
   13ffc:	add	r3, r0, r1, lsl #3
   14000:	add	r5, r3, #52	; 0x34
   14004:	ldr	r3, [r3, #56]	; 0x38
   14008:	cmp	r2, r3
   1400c:	bls	14034 <flatcc_builder_enter_user_frame_ptr@@Base+0xc4>
   14010:	ldr	r3, [fp, #8]
   14014:	ldr	ip, [r0, #40]	; 0x28
   14018:	ldr	lr, [r0, #48]	; 0x30
   1401c:	str	r1, [sp]
   14020:	mov	r0, ip
   14024:	mov	r1, r5
   14028:	blx	lr
   1402c:	cmp	r0, #0
   14030:	bne	14044 <flatcc_builder_enter_user_frame_ptr@@Base+0xd4>
   14034:	ldr	r0, [r5]
   14038:	add	r0, r0, r4
   1403c:	sub	sp, fp, #8
   14040:	pop	{r4, r5, fp, pc}
   14044:	movw	r0, #37518	; 0x928e
   14048:	movt	r0, #1
   1404c:	movw	r1, #33000	; 0x80e8
   14050:	movt	r1, #1
   14054:	movw	r3, #37064	; 0x90c8
   14058:	movt	r3, #1
   1405c:	mov	r2, #308	; 0x134
   14060:	bl	12418 <__assert_fail@plt>

00014064 <flatcc_builder_enter_user_frame@@Base>:
   14064:	push	{r4, r5, r6, r7, fp, lr}
   14068:	add	fp, sp, #16
   1406c:	sub	sp, sp, #8
   14070:	mov	r4, r0
   14074:	ldr	r2, [r0, #228]	; 0xe4
   14078:	mov	r6, #0
   1407c:	str	r6, [sp]
   14080:	add	r0, r1, #7
   14084:	bic	r5, r0, #3
   14088:	mov	r0, r4
   1408c:	mov	r1, #7
   14090:	mov	r3, r5
   14094:	bl	13fe8 <flatcc_builder_enter_user_frame_ptr@@Base+0x78>
   14098:	cmp	r0, #0
   1409c:	beq	140cc <flatcc_builder_enter_user_frame@@Base+0x68>
   140a0:	mov	r7, r0
   140a4:	mov	r1, #0
   140a8:	mov	r2, r5
   140ac:	bl	123f4 <memset@plt>
   140b0:	ldr	r0, [r4, #224]	; 0xe0
   140b4:	str	r0, [r7]
   140b8:	ldr	r0, [r4, #228]	; 0xe4
   140bc:	add	r6, r0, #4
   140c0:	add	r0, r0, r5
   140c4:	str	r6, [r4, #224]	; 0xe0
   140c8:	str	r0, [r4, #228]	; 0xe4
   140cc:	mov	r0, r6
   140d0:	sub	sp, fp, #16
   140d4:	pop	{r4, r5, r6, r7, fp, pc}

000140d8 <flatcc_builder_exit_user_frame@@Base>:
   140d8:	push	{fp, lr}
   140dc:	mov	fp, sp
   140e0:	ldr	r1, [r0, #224]	; 0xe0
   140e4:	cmp	r1, #0
   140e8:	subne	r2, r1, #4
   140ec:	strne	r2, [r0, #228]	; 0xe4
   140f0:	ldrne	r2, [r0, #108]	; 0x6c
   140f4:	addne	r1, r2, r1
   140f8:	ldrne	r1, [r1, #-4]
   140fc:	strne	r1, [r0, #224]	; 0xe0
   14100:	movne	r0, r1
   14104:	popne	{fp, pc}
   14108:	movw	r0, #33132	; 0x816c
   1410c:	movt	r0, #1
   14110:	movw	r1, #33000	; 0x80e8
   14114:	movt	r1, #1
   14118:	movw	r3, #33157	; 0x8185
   1411c:	movt	r3, #1
   14120:	movw	r2, #542	; 0x21e
   14124:	bl	12418 <__assert_fail@plt>

00014128 <flatcc_builder_exit_user_frame_at@@Base>:
   14128:	push	{fp, lr}
   1412c:	mov	fp, sp
   14130:	ldr	r2, [r0, #224]	; 0xe0
   14134:	cmp	r2, r1
   14138:	bcc	14148 <flatcc_builder_exit_user_frame_at@@Base+0x20>
   1413c:	str	r1, [r0, #224]	; 0xe0
   14140:	pop	{fp, lr}
   14144:	b	140d8 <flatcc_builder_exit_user_frame@@Base>
   14148:	movw	r0, #33215	; 0x81bf
   1414c:	movt	r0, #1
   14150:	movw	r1, #33000	; 0x80e8
   14154:	movt	r1, #1
   14158:	movw	r3, #33246	; 0x81de
   1415c:	movt	r3, #1
   14160:	movw	r2, #551	; 0x227
   14164:	bl	12418 <__assert_fail@plt>

00014168 <flatcc_builder_get_current_user_frame@@Base>:
   14168:	ldr	r0, [r0, #224]	; 0xe0
   1416c:	bx	lr

00014170 <flatcc_builder_get_user_frame_ptr@@Base>:
   14170:	ldr	r0, [r0, #108]	; 0x6c
   14174:	add	r0, r0, r1
   14178:	bx	lr

0001417c <flatcc_builder_embed_buffer@@Base>:
   1417c:	push	{r4, r5, r6, r7, fp, lr}
   14180:	add	fp, sp, #16
   14184:	sub	sp, sp, #80	; 0x50
   14188:	mov	r5, r3
   1418c:	mov	r6, r2
   14190:	mov	r2, r1
   14194:	mov	r4, r0
   14198:	ldr	r0, [fp, #8]
   1419c:	strh	r0, [fp, #-18]	; 0xffffffee
   141a0:	ldr	r3, [r4, #152]	; 0x98
   141a4:	cmp	r3, #0
   141a8:	movwne	r3, #1
   141ac:	sub	r1, fp, #18
   141b0:	mov	r0, r4
   141b4:	bl	14288 <flatcc_builder_embed_buffer@@Base+0x10c>
   141b8:	ldr	r0, [fp, #12]
   141bc:	and	r0, r0, #2
   141c0:	add	r1, r5, r0, lsl #1
   141c4:	ldrh	r2, [fp, #-18]	; 0xffffffee
   141c8:	mov	r0, r4
   141cc:	bl	14344 <flatcc_builder_embed_buffer@@Base+0x1c8>
   141d0:	mov	r7, r0
   141d4:	add	r0, r0, r5
   141d8:	bl	14358 <flatcc_builder_embed_buffer@@Base+0x1dc>
   141dc:	mov	r1, #0
   141e0:	str	r1, [sp, #4]
   141e4:	str	r1, [sp]
   141e8:	str	r0, [fp, #-24]	; 0xffffffe8
   141ec:	ldr	r0, [r4, #152]	; 0x98
   141f0:	cmp	r0, #0
   141f4:	beq	14214 <flatcc_builder_embed_buffer@@Base+0x98>
   141f8:	mov	r0, #4
   141fc:	str	r0, [sp, #12]
   14200:	sub	r1, fp, #24
   14204:	str	r1, [sp, #8]
   14208:	str	r0, [sp]
   1420c:	mov	r0, #1
   14210:	str	r0, [sp, #4]
   14214:	cmp	r5, #0
   14218:	beq	14240 <flatcc_builder_embed_buffer@@Base+0xc4>
   1421c:	ldm	sp, {r0, r1}
   14220:	add	r0, r0, r5
   14224:	str	r0, [sp]
   14228:	mov	r0, sp
   1422c:	add	r0, r0, r1, lsl #3
   14230:	str	r6, [r0, #8]
   14234:	str	r5, [r0, #12]
   14238:	add	r0, r1, #1
   1423c:	str	r0, [sp, #4]
   14240:	cmp	r7, #0
   14244:	beq	14274 <flatcc_builder_embed_buffer@@Base+0xf8>
   14248:	ldm	sp, {r0, r1}
   1424c:	add	r0, r0, r7
   14250:	str	r0, [sp]
   14254:	mov	r0, sp
   14258:	add	r0, r0, r1, lsl #3
   1425c:	movw	r2, #32470	; 0x7ed6
   14260:	movt	r2, #1
   14264:	str	r2, [r0, #8]
   14268:	str	r7, [r0, #12]
   1426c:	add	r0, r1, #1
   14270:	str	r0, [sp, #4]
   14274:	mov	r1, sp
   14278:	mov	r0, r4
   1427c:	bl	1435c <flatcc_builder_embed_buffer@@Base+0x1e0>
   14280:	sub	sp, fp, #16
   14284:	pop	{r4, r5, r6, r7, fp, pc}
   14288:	push	{r4, r5, r6, r7, fp, lr}
   1428c:	add	fp, sp, #16
   14290:	sub	sp, sp, #72	; 0x48
   14294:	mov	r6, r3
   14298:	mov	r5, r2
   1429c:	mov	r7, r1
   142a0:	mov	r4, r0
   142a4:	cmp	r2, #0
   142a8:	bne	142b8 <flatcc_builder_embed_buffer@@Base+0x13c>
   142ac:	ldrh	r5, [r4, #132]	; 0x84
   142b0:	cmp	r5, #0
   142b4:	movweq	r5, #1
   142b8:	mov	r0, r7
   142bc:	mov	r1, #4
   142c0:	bl	15130 <flatcc_builder_start_vector@@Base+0x80>
   142c4:	mov	r0, r7
   142c8:	mov	r1, r5
   142cc:	bl	15130 <flatcc_builder_start_vector@@Base+0x80>
   142d0:	cmp	r6, #0
   142d4:	bne	1431c <flatcc_builder_embed_buffer@@Base+0x1a0>
   142d8:	mov	r0, r4
   142dc:	mov	r1, r5
   142e0:	bl	16e10 <flatcc_builder_get_emit_context@@Base+0x8>
   142e4:	cmp	r0, #0
   142e8:	beq	1431c <flatcc_builder_embed_buffer@@Base+0x1a0>
   142ec:	str	r0, [sp, #12]
   142f0:	movw	r1, #32470	; 0x7ed6
   142f4:	movt	r1, #1
   142f8:	str	r1, [sp, #8]
   142fc:	str	r0, [sp]
   14300:	mov	r0, #1
   14304:	str	r0, [sp, #4]
   14308:	mov	r1, sp
   1430c:	mov	r0, r4
   14310:	bl	154bc <flatcc_builder_create_vtable@@Base+0x80>
   14314:	cmp	r0, #0
   14318:	beq	14324 <flatcc_builder_embed_buffer@@Base+0x1a8>
   1431c:	sub	sp, fp, #16
   14320:	pop	{r4, r5, r6, r7, fp, pc}
   14324:	movw	r0, #37518	; 0x928e
   14328:	movt	r0, #1
   1432c:	movw	r1, #33000	; 0x80e8
   14330:	movt	r1, #1
   14334:	movw	r3, #37131	; 0x910b
   14338:	movt	r3, #1
   1433c:	movw	r2, #702	; 0x2be
   14340:	bl	12418 <__assert_fail@plt>
   14344:	ldr	r0, [r0, #136]	; 0x88
   14348:	sub	r0, r0, r1
   1434c:	sub	r1, r2, #1
   14350:	and	r0, r0, r1
   14354:	bx	lr
   14358:	bx	lr
   1435c:	push	{r4, r5, fp, lr}
   14360:	add	fp, sp, #8
   14364:	sub	sp, sp, #8
   14368:	ldr	r3, [r1]
   1436c:	cmp	r3, #0
   14370:	ble	143d0 <flatcc_builder_embed_buffer@@Base+0x254>
   14374:	mov	r4, r0
   14378:	ldr	r0, [r0, #136]	; 0x88
   1437c:	sub	r5, r0, r3
   14380:	ldr	r2, [r1, #4]
   14384:	ldr	r0, [r4, #36]	; 0x24
   14388:	ldr	ip, [r4, #44]	; 0x2c
   1438c:	str	r3, [sp]
   14390:	add	r1, r1, #8
   14394:	mov	r3, r5
   14398:	blx	ip
   1439c:	cmp	r0, #0
   143a0:	streq	r5, [r4, #136]	; 0x88
   143a4:	moveq	r0, r5
   143a8:	subeq	sp, fp, #8
   143ac:	popeq	{r4, r5, fp, pc}
   143b0:	movw	r0, #37518	; 0x928e
   143b4:	movt	r0, #1
   143b8:	movw	r1, #33000	; 0x80e8
   143bc:	movt	r1, #1
   143c0:	movw	r3, #37197	; 0x914d
   143c4:	movt	r3, #1
   143c8:	movw	r2, #651	; 0x28b
   143cc:	bl	12418 <__assert_fail@plt>
   143d0:	movw	r0, #37518	; 0x928e
   143d4:	movt	r0, #1
   143d8:	movw	r1, #33000	; 0x80e8
   143dc:	movt	r1, #1
   143e0:	movw	r3, #37197	; 0x914d
   143e4:	movt	r3, #1
   143e8:	movw	r2, #647	; 0x287
   143ec:	bl	12418 <__assert_fail@plt>

000143f0 <flatcc_builder_create_buffer@@Base>:
   143f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   143f4:	add	fp, sp, #28
   143f8:	sub	sp, sp, #92	; 0x5c
   143fc:	mov	r6, r3
   14400:	mov	r7, r1
   14404:	mov	r4, r0
   14408:	ldr	r0, [fp, #8]
   1440c:	strh	r0, [fp, #-30]	; 0xffffffe2
   14410:	mov	r0, #0
   14414:	str	r0, [sp, #4]
   14418:	ldr	sl, [fp, #12]
   1441c:	and	r9, sl, #1
   14420:	sub	r1, fp, #30
   14424:	mov	r0, r4
   14428:	mov	r3, r9
   1442c:	bl	14288 <flatcc_builder_embed_buffer@@Base+0x10c>
   14430:	ldrh	r5, [fp, #-30]	; 0xffffffe2
   14434:	mov	r0, r4
   14438:	mov	r1, r5
   1443c:	bl	145bc <flatcc_builder_create_buffer@@Base+0x1cc>
   14440:	cmp	r7, #0
   14444:	str	r6, [sp]
   14448:	beq	14464 <flatcc_builder_create_buffer@@Base+0x74>
   1444c:	ldr	r7, [r7]
   14450:	mov	r0, r7
   14454:	bl	145cc <flatcc_builder_create_buffer@@Base+0x1dc>
   14458:	bl	14358 <flatcc_builder_embed_buffer@@Base+0x1dc>
   1445c:	str	r7, [sp, #4]
   14460:	b	14468 <flatcc_builder_create_buffer@@Base+0x78>
   14464:	ldr	r7, [sp, #4]
   14468:	mov	r8, #4
   1446c:	and	r0, r8, sl, lsl #1
   14470:	cmp	r7, #0
   14474:	mov	r6, r7
   14478:	movwne	r6, #1
   1447c:	add	r0, r0, r6, lsl #2
   14480:	add	r1, r0, #4
   14484:	mov	r0, r4
   14488:	mov	r2, r5
   1448c:	bl	14344 <flatcc_builder_embed_buffer@@Base+0x1c8>
   14490:	mov	r1, #0
   14494:	str	r1, [sp, #12]
   14498:	str	r1, [sp, #8]
   1449c:	ands	ip, sl, #3
   144a0:	strne	r8, [sp, #20]
   144a4:	subne	r1, fp, #40	; 0x28
   144a8:	strne	r1, [sp, #16]
   144ac:	strne	r8, [sp, #8]
   144b0:	movne	r1, #1
   144b4:	strne	r1, [sp, #12]
   144b8:	ldr	r1, [sp, #8]
   144bc:	ldr	r3, [sp, #12]
   144c0:	add	r5, r1, #4
   144c4:	str	r5, [sp, #8]
   144c8:	add	lr, sp, #8
   144cc:	add	r1, lr, r3, lsl #3
   144d0:	sub	r2, fp, #36	; 0x24
   144d4:	str	r2, [r1, #8]
   144d8:	str	r8, [r1, #12]
   144dc:	add	r1, r3, #1
   144e0:	str	r1, [sp, #12]
   144e4:	cmp	r7, #0
   144e8:	beq	14510 <flatcc_builder_create_buffer@@Base+0x120>
   144ec:	lsl	r2, r6, #2
   144f0:	add	r5, r5, r2
   144f4:	str	r5, [sp, #8]
   144f8:	add	r1, lr, r1, lsl #3
   144fc:	add	r5, sp, #4
   14500:	str	r5, [r1, #8]
   14504:	str	r2, [r1, #12]
   14508:	add	r1, r3, #2
   1450c:	str	r1, [sp, #12]
   14510:	cmp	r0, #0
   14514:	beq	14544 <flatcc_builder_create_buffer@@Base+0x154>
   14518:	ldr	r1, [sp, #8]
   1451c:	ldr	r2, [sp, #12]
   14520:	add	r1, r1, r0
   14524:	str	r1, [sp, #8]
   14528:	add	r1, lr, r2, lsl #3
   1452c:	movw	r3, #32470	; 0x7ed6
   14530:	movt	r3, #1
   14534:	str	r3, [r1, #8]
   14538:	str	r0, [r1, #12]
   1453c:	add	r0, r2, #1
   14540:	str	r0, [sp, #12]
   14544:	ldr	r0, [r4, #136]	; 0x88
   14548:	ldr	r1, [sp, #8]
   1454c:	sub	r5, r0, r1
   14550:	cmp	ip, #0
   14554:	addne	r5, r5, #4
   14558:	mov	r0, #144	; 0x90
   1455c:	cmp	r9, #0
   14560:	movweq	r0, #140	; 0x8c
   14564:	ldr	r0, [r4, r0]
   14568:	sub	r0, r0, r5
   1456c:	bl	14358 <flatcc_builder_embed_buffer@@Base+0x1dc>
   14570:	str	r0, [fp, #-40]	; 0xffffffd8
   14574:	ldr	r0, [sp]
   14578:	sub	r0, r0, r5
   1457c:	bl	14358 <flatcc_builder_embed_buffer@@Base+0x1dc>
   14580:	str	r0, [fp, #-36]	; 0xffffffdc
   14584:	add	r1, sp, #8
   14588:	mov	r0, r4
   1458c:	bl	1435c <flatcc_builder_embed_buffer@@Base+0x1e0>
   14590:	cmp	r0, #0
   14594:	subne	sp, fp, #28
   14598:	popne	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1459c:	movw	r0, #37518	; 0x928e
   145a0:	movt	r0, #1
   145a4:	movw	r1, #33000	; 0x80e8
   145a8:	movt	r1, #1
   145ac:	movw	r3, #33315	; 0x8223
   145b0:	movt	r3, #1
   145b4:	mov	r2, #772	; 0x304
   145b8:	bl	12418 <__assert_fail@plt>
   145bc:	ldrh	r2, [r0, #128]	; 0x80
   145c0:	cmp	r2, r1
   145c4:	strhcc	r1, [r0, #128]	; 0x80
   145c8:	bx	lr
   145cc:	bx	lr

000145d0 <flatcc_builder_create_struct@@Base>:
   145d0:	push	{r4, r5, r6, r7, fp, lr}
   145d4:	add	fp, sp, #16
   145d8:	sub	sp, sp, #72	; 0x48
   145dc:	cmp	r3, #0
   145e0:	beq	14678 <flatcc_builder_create_struct@@Base+0xa8>
   145e4:	mov	r7, r3
   145e8:	mov	r5, r2
   145ec:	mov	r6, r1
   145f0:	mov	r4, r0
   145f4:	mov	r1, r3
   145f8:	bl	145bc <flatcc_builder_create_buffer@@Base+0x1cc>
   145fc:	mov	r0, r4
   14600:	mov	r1, r5
   14604:	mov	r2, r7
   14608:	bl	14344 <flatcc_builder_embed_buffer@@Base+0x1c8>
   1460c:	mov	r1, #0
   14610:	str	r1, [sp, #4]
   14614:	str	r1, [sp]
   14618:	cmp	r5, #0
   1461c:	strne	r5, [sp, #12]
   14620:	strne	r6, [sp, #8]
   14624:	strne	r5, [sp]
   14628:	movne	r1, #1
   1462c:	strne	r1, [sp, #4]
   14630:	cmp	r0, #0
   14634:	beq	14664 <flatcc_builder_create_struct@@Base+0x94>
   14638:	ldm	sp, {r1, r2}
   1463c:	add	r1, r1, r0
   14640:	str	r1, [sp]
   14644:	mov	r1, sp
   14648:	add	r1, r1, r2, lsl #3
   1464c:	movw	r3, #32470	; 0x7ed6
   14650:	movt	r3, #1
   14654:	str	r3, [r1, #8]
   14658:	str	r0, [r1, #12]
   1465c:	add	r0, r2, #1
   14660:	str	r0, [sp, #4]
   14664:	mov	r1, sp
   14668:	mov	r0, r4
   1466c:	bl	1435c <flatcc_builder_embed_buffer@@Base+0x1e0>
   14670:	sub	sp, fp, #16
   14674:	pop	{r4, r5, r6, r7, fp, pc}
   14678:	movw	r0, #33446	; 0x82a6
   1467c:	movt	r0, #1
   14680:	movw	r1, #33000	; 0x80e8
   14684:	movt	r1, #1
   14688:	movw	r3, #33457	; 0x82b1
   1468c:	movt	r3, #1
   14690:	movw	r2, #783	; 0x30f
   14694:	bl	12418 <__assert_fail@plt>

00014698 <flatcc_builder_start_buffer@@Base>:
   14698:	push	{r4, r5, r6, r7, fp, lr}
   1469c:	add	fp, sp, #16
   146a0:	mov	r6, r3
   146a4:	mov	r7, r2
   146a8:	mov	r5, r1
   146ac:	mov	r4, r0
   146b0:	ldrh	r1, [r0, #128]	; 0x80
   146b4:	bl	14754 <flatcc_builder_start_buffer@@Base+0xbc>
   146b8:	mov	r1, r0
   146bc:	mvn	r0, #0
   146c0:	cmp	r1, #0
   146c4:	popne	{r4, r5, r6, r7, fp, pc}
   146c8:	mov	r0, #1
   146cc:	strh	r0, [r4, #128]	; 0x80
   146d0:	ldrh	r1, [r4, #132]	; 0x84
   146d4:	ldr	r2, [r4, #32]
   146d8:	strh	r1, [r2, #34]	; 0x22
   146dc:	strh	r7, [r4, #132]	; 0x84
   146e0:	ldrh	r1, [r4, #164]	; 0xa4
   146e4:	ldr	r2, [r4, #32]
   146e8:	strh	r1, [r2, #32]
   146ec:	strh	r6, [r4, #164]	; 0xa4
   146f0:	ldr	r1, [r4, #32]
   146f4:	ldr	r2, [r4, #144]	; 0x90
   146f8:	str	r2, [r1, #20]
   146fc:	ldr	r1, [r4, #32]
   14700:	ldr	r2, [r4, #152]	; 0x98
   14704:	str	r2, [r1, #28]
   14708:	ldr	r1, [r4, #32]
   1470c:	ldr	r2, [r4, #136]	; 0x88
   14710:	ldr	r3, [r4, #148]	; 0x94
   14714:	ldr	r7, [r4, #168]	; 0xa8
   14718:	add	r6, r3, #1
   1471c:	str	r2, [r4, #144]	; 0x90
   14720:	str	r6, [r4, #148]	; 0x94
   14724:	str	r3, [r4, #152]	; 0x98
   14728:	str	r7, [r1, #16]
   1472c:	movw	r1, #32470	; 0x7ed6
   14730:	movt	r1, #1
   14734:	cmp	r5, #0
   14738:	movne	r1, r5
   1473c:	ldr	r1, [r1]
   14740:	str	r1, [r4, #168]	; 0xa8
   14744:	ldr	r1, [r4, #32]
   14748:	strh	r0, [r1, #14]
   1474c:	mov	r0, #0
   14750:	pop	{r4, r5, r6, r7, fp, pc}
   14754:	push	{r4, r5, r6, sl, fp, lr}
   14758:	add	fp, sp, #16
   1475c:	sub	sp, sp, #8
   14760:	mov	r5, r1
   14764:	mov	r4, r0
   14768:	ldr	r1, [r0, #156]	; 0x9c
   1476c:	ldr	r2, [r0, #160]	; 0xa0
   14770:	add	r0, r1, #1
   14774:	str	r0, [r4, #156]	; 0x9c
   14778:	cmp	r1, r2
   1477c:	bge	14790 <flatcc_builder_start_buffer@@Base+0xf8>
   14780:	ldr	r0, [r4, #32]
   14784:	add	r0, r0, #36	; 0x24
   14788:	str	r0, [r4, #32]
   1478c:	b	14804 <flatcc_builder_start_buffer@@Base+0x16c>
   14790:	ldr	r2, [r4, #176]	; 0xb0
   14794:	mvn	r6, #0
   14798:	cmp	r2, #1
   1479c:	cmpge	r1, r2
   147a0:	bge	14840 <flatcc_builder_start_buffer@@Base+0x1a8>
   147a4:	mov	r1, #0
   147a8:	str	r1, [sp]
   147ac:	add	r0, r0, r0, lsl #3
   147b0:	mvn	r1, #35	; 0x23
   147b4:	add	r2, r1, r0, lsl #2
   147b8:	mov	r0, r4
   147bc:	mov	r1, #4
   147c0:	mov	r3, #36	; 0x24
   147c4:	bl	13fe8 <flatcc_builder_enter_user_frame_ptr@@Base+0x78>
   147c8:	str	r0, [r4, #32]
   147cc:	cmp	r0, #0
   147d0:	beq	14840 <flatcc_builder_start_buffer@@Base+0x1a8>
   147d4:	ldr	r0, [r4, #88]	; 0x58
   147d8:	ldr	r1, [r4, #176]	; 0xb0
   147dc:	movw	r2, #36409	; 0x8e39
   147e0:	movt	r2, #14563	; 0x38e3
   147e4:	umull	r0, r2, r0, r2
   147e8:	lsr	r0, r2, #3
   147ec:	cmp	r1, r2, lsr #3
   147f0:	mov	r2, r0
   147f4:	movlt	r2, r1
   147f8:	cmp	r1, #0
   147fc:	movle	r2, r0
   14800:	str	r2, [r4, #160]	; 0xa0
   14804:	ldr	r0, [r4, #20]
   14808:	ldr	r1, [r4, #32]
   1480c:	str	r0, [r1, #8]
   14810:	ldrh	r2, [r4, #130]	; 0x82
   14814:	strh	r2, [r1, #12]
   14818:	strh	r5, [r4, #130]	; 0x82
   1481c:	ldr	r2, [r4, #28]
   14820:	mvn	r3, #3
   14824:	stm	r1, {r2, r3}
   14828:	mov	r6, #0
   1482c:	str	r6, [r4, #20]
   14830:	add	r0, r0, r2
   14834:	add	r0, r0, #7
   14838:	bic	r0, r0, #7
   1483c:	str	r0, [r4, #28]
   14840:	mov	r0, r6
   14844:	sub	sp, fp, #16
   14848:	pop	{r4, r5, r6, sl, fp, pc}

0001484c <flatcc_builder_end_buffer@@Base>:
   1484c:	push	{r4, r5, r6, r7, fp, lr}
   14850:	add	fp, sp, #16
   14854:	sub	sp, sp, #8
   14858:	mov	r4, r0
   1485c:	ldr	r0, [r0, #32]
   14860:	ldrh	r0, [r0, #14]
   14864:	cmp	r0, #1
   14868:	bne	148f4 <flatcc_builder_end_buffer@@Base+0xa8>
   1486c:	mov	r5, r1
   14870:	ldr	r6, [r4, #152]	; 0x98
   14874:	ldrh	r7, [r4, #164]	; 0xa4
   14878:	ldrh	r1, [r4, #132]	; 0x84
   1487c:	mov	r0, r4
   14880:	bl	145bc <flatcc_builder_create_buffer@@Base+0x1cc>
   14884:	and	r0, r7, #2
   14888:	cmp	r6, #0
   1488c:	orrne	r0, r0, #1
   14890:	ldrh	r2, [r4, #132]	; 0x84
   14894:	ldrh	r1, [r4, #128]	; 0x80
   14898:	str	r1, [sp]
   1489c:	str	r0, [sp, #4]
   148a0:	add	r1, r4, #168	; 0xa8
   148a4:	mov	r0, r4
   148a8:	mov	r3, r5
   148ac:	bl	143f0 <flatcc_builder_create_buffer@@Base>
   148b0:	mov	r5, r0
   148b4:	cmp	r0, #0
   148b8:	beq	148e8 <flatcc_builder_end_buffer@@Base+0x9c>
   148bc:	ldr	r0, [r4, #32]
   148c0:	ldr	r1, [r0, #20]
   148c4:	str	r1, [r4, #144]	; 0x90
   148c8:	ldr	r1, [r0, #28]
   148cc:	str	r1, [r4, #152]	; 0x98
   148d0:	ldr	r1, [r0, #16]
   148d4:	str	r1, [r4, #168]	; 0xa8
   148d8:	ldrh	r0, [r0, #32]
   148dc:	strh	r0, [r4, #164]	; 0xa4
   148e0:	mov	r0, r4
   148e4:	bl	14914 <flatcc_builder_end_buffer@@Base+0xc8>
   148e8:	mov	r0, r5
   148ec:	sub	sp, fp, #16
   148f0:	pop	{r4, r5, r6, r7, fp, pc}
   148f4:	movw	r0, #33559	; 0x8317
   148f8:	movt	r0, #1
   148fc:	movw	r1, #33000	; 0x80e8
   14900:	movt	r1, #1
   14904:	movw	r3, #33603	; 0x8343
   14908:	movt	r3, #1
   1490c:	movw	r2, #838	; 0x346
   14910:	bl	12418 <__assert_fail@plt>
   14914:	push	{r4, sl, fp, lr}
   14918:	add	fp, sp, #8
   1491c:	mov	r4, r0
   14920:	ldr	r0, [r0, #16]
   14924:	ldr	r2, [r4, #20]
   14928:	mov	r1, #0
   1492c:	bl	123f4 <memset@plt>
   14930:	ldr	r0, [r4, #32]
   14934:	ldr	r1, [r0, #8]
   14938:	str	r1, [r4, #20]
   1493c:	ldr	r1, [r0]
   14940:	str	r1, [r4, #28]
   14944:	ldr	r1, [r0, #4]
   14948:	mov	r0, r4
   1494c:	bl	149cc <flatcc_builder_start_struct@@Base+0x4c>
   14950:	ldrh	r1, [r4, #130]	; 0x82
   14954:	mov	r0, r4
   14958:	bl	145bc <flatcc_builder_create_buffer@@Base+0x1cc>
   1495c:	ldr	r0, [r4, #32]
   14960:	ldr	r1, [r4, #156]	; 0x9c
   14964:	ldrh	r2, [r0, #12]
   14968:	sub	r0, r0, #36	; 0x24
   1496c:	str	r0, [r4, #32]
   14970:	sub	r0, r1, #1
   14974:	str	r0, [r4, #156]	; 0x9c
   14978:	strh	r2, [r4, #130]	; 0x82
   1497c:	pop	{r4, sl, fp, pc}

00014980 <flatcc_builder_start_struct@@Base>:
   14980:	push	{r4, r5, fp, lr}
   14984:	add	fp, sp, #8
   14988:	mov	r4, r1
   1498c:	mov	r5, r0
   14990:	mov	r1, r2
   14994:	bl	14754 <flatcc_builder_start_buffer@@Base+0xbc>
   14998:	cmp	r0, #0
   1499c:	movne	r0, #0
   149a0:	popne	{r4, r5, fp, pc}
   149a4:	ldr	r0, [r5, #32]
   149a8:	mov	r1, #2
   149ac:	strh	r1, [r0, #14]
   149b0:	mov	r0, r5
   149b4:	mvn	r1, #3
   149b8:	bl	149cc <flatcc_builder_start_struct@@Base+0x4c>
   149bc:	mov	r0, r5
   149c0:	mov	r1, r4
   149c4:	pop	{r4, r5, fp, lr}
   149c8:	b	14a04 <flatcc_builder_start_struct@@Base+0x84>
   149cc:	push	{fp, lr}
   149d0:	mov	fp, sp
   149d4:	ldr	r2, [r0, #28]
   149d8:	ldr	ip, [r0, #32]
   149dc:	ldr	r3, [r0, #60]	; 0x3c
   149e0:	ldr	lr, [r0, #64]	; 0x40
   149e4:	add	r3, r3, r2
   149e8:	str	r3, [r0, #16]
   149ec:	sub	r2, lr, r2
   149f0:	cmp	r2, r1
   149f4:	movhi	r2, r1
   149f8:	str	r2, [r0, #24]
   149fc:	str	r1, [ip, #4]
   14a00:	pop	{fp, pc}
   14a04:	push	{r4, r5, fp, lr}
   14a08:	add	fp, sp, #8
   14a0c:	mov	r4, r0
   14a10:	ldr	r5, [r0, #20]
   14a14:	ldr	r2, [r0, #24]
   14a18:	add	r0, r5, r1
   14a1c:	str	r0, [r4, #20]
   14a20:	cmp	r0, r2
   14a24:	bcc	14a48 <flatcc_builder_start_struct@@Base+0xc8>
   14a28:	add	r1, r0, #1
   14a2c:	mov	r0, r4
   14a30:	mvn	r2, #3
   14a34:	bl	16e20 <flatcc_builder_get_emit_context@@Base+0x18>
   14a38:	mov	r1, r0
   14a3c:	mov	r0, #0
   14a40:	cmp	r1, #0
   14a44:	popne	{r4, r5, fp, pc}
   14a48:	ldr	r0, [r4, #16]
   14a4c:	add	r0, r0, r5
   14a50:	pop	{r4, r5, fp, pc}

00014a54 <flatcc_builder_struct_edit@@Base>:
   14a54:	ldr	r0, [r0, #16]
   14a58:	bx	lr

00014a5c <flatcc_builder_end_struct@@Base>:
   14a5c:	push	{r4, r5, fp, lr}
   14a60:	add	fp, sp, #8
   14a64:	mov	r4, r0
   14a68:	ldr	r0, [r0, #32]
   14a6c:	ldrh	r0, [r0, #14]
   14a70:	cmp	r0, #2
   14a74:	bne	14aa4 <flatcc_builder_end_struct@@Base+0x48>
   14a78:	ldrh	r3, [r4, #130]	; 0x82
   14a7c:	ldr	r1, [r4, #16]
   14a80:	ldr	r2, [r4, #20]
   14a84:	mov	r0, r4
   14a88:	bl	145d0 <flatcc_builder_create_struct@@Base>
   14a8c:	mov	r5, r0
   14a90:	cmp	r0, #0
   14a94:	movne	r0, r4
   14a98:	blne	14914 <flatcc_builder_end_buffer@@Base+0xc8>
   14a9c:	mov	r0, r5
   14aa0:	pop	{r4, r5, fp, pc}
   14aa4:	movw	r0, #33692	; 0x839c
   14aa8:	movt	r0, #1
   14aac:	movw	r1, #33000	; 0x80e8
   14ab0:	movt	r1, #1
   14ab4:	movw	r3, #33736	; 0x83c8
   14ab8:	movt	r3, #1
   14abc:	mov	r2, #872	; 0x368
   14ac0:	bl	12418 <__assert_fail@plt>

00014ac4 <flatcc_builder_extend_vector@@Base>:
   14ac4:	push	{r4, r5, fp, lr}
   14ac8:	add	fp, sp, #8
   14acc:	mov	r5, r1
   14ad0:	mov	r4, r0
   14ad4:	ldr	r0, [r0, #32]
   14ad8:	ldr	r2, [r0, #24]
   14adc:	mov	r0, r4
   14ae0:	bl	14b08 <flatcc_builder_extend_vector@@Base+0x44>
   14ae4:	cmp	r0, #0
   14ae8:	movne	r0, #0
   14aec:	popne	{r4, r5, fp, pc}
   14af0:	ldr	r0, [r4, #32]
   14af4:	ldr	r0, [r0, #16]
   14af8:	mul	r1, r0, r5
   14afc:	mov	r0, r4
   14b00:	pop	{r4, r5, fp, lr}
   14b04:	b	14a04 <flatcc_builder_start_struct@@Base+0x84>
   14b08:	push	{fp, lr}
   14b0c:	mov	fp, sp
   14b10:	ldr	r0, [r0, #32]
   14b14:	ldr	r3, [r0, #20]
   14b18:	adds	r1, r3, r1
   14b1c:	bcs	14b30 <flatcc_builder_extend_vector@@Base+0x6c>
   14b20:	cmp	r1, r2
   14b24:	strls	r1, [r0, #20]
   14b28:	movls	r0, #0
   14b2c:	popls	{fp, pc}
   14b30:	movw	r0, #37271	; 0x9197
   14b34:	movt	r0, #1
   14b38:	movw	r1, #33000	; 0x80e8
   14b3c:	movt	r1, #1
   14b40:	movw	r3, #37298	; 0x91b2
   14b44:	movt	r3, #1
   14b48:	mov	r2, #892	; 0x37c
   14b4c:	bl	12418 <__assert_fail@plt>

00014b50 <flatcc_builder_vector_push@@Base>:
   14b50:	push	{fp, lr}
   14b54:	mov	fp, sp
   14b58:	ldr	r2, [r0, #32]
   14b5c:	ldrh	r3, [r2, #14]
   14b60:	cmp	r3, #4
   14b64:	bne	14b90 <flatcc_builder_vector_push@@Base+0x40>
   14b68:	ldr	ip, [r2, #20]
   14b6c:	ldr	r3, [r2, #24]
   14b70:	cmp	ip, r3
   14b74:	bhi	14bb0 <flatcc_builder_vector_push@@Base+0x60>
   14b78:	add	r3, ip, #1
   14b7c:	str	r3, [r2, #20]
   14b80:	ldr	r2, [r0, #32]
   14b84:	ldr	r2, [r2, #16]
   14b88:	pop	{fp, lr}
   14b8c:	b	14bd0 <flatcc_builder_vector_push@@Base+0x80>
   14b90:	movw	r0, #33803	; 0x840b
   14b94:	movt	r0, #1
   14b98:	movw	r1, #33000	; 0x80e8
   14b9c:	movt	r1, #1
   14ba0:	movw	r3, #33847	; 0x8437
   14ba4:	movt	r3, #1
   14ba8:	movw	r2, #907	; 0x38b
   14bac:	bl	12418 <__assert_fail@plt>
   14bb0:	movw	r0, #33914	; 0x847a
   14bb4:	movt	r0, #1
   14bb8:	movw	r1, #33000	; 0x80e8
   14bbc:	movt	r1, #1
   14bc0:	movw	r3, #33847	; 0x8437
   14bc4:	movt	r3, #1
   14bc8:	mov	r2, #908	; 0x38c
   14bcc:	bl	12418 <__assert_fail@plt>
   14bd0:	push	{r4, r5, r6, sl, fp, lr}
   14bd4:	add	fp, sp, #16
   14bd8:	mov	r4, r2
   14bdc:	mov	r5, r1
   14be0:	mov	r1, r2
   14be4:	bl	14a04 <flatcc_builder_start_struct@@Base+0x84>
   14be8:	mov	r6, r0
   14bec:	cmp	r0, #0
   14bf0:	beq	14c04 <flatcc_builder_vector_push@@Base+0xb4>
   14bf4:	mov	r0, r6
   14bf8:	mov	r1, r5
   14bfc:	mov	r2, r4
   14c00:	bl	12388 <memcpy@plt>
   14c04:	mov	r0, r6
   14c08:	pop	{r4, r5, r6, sl, fp, pc}

00014c0c <flatcc_builder_append_vector@@Base>:
   14c0c:	push	{r4, r5, r6, sl, fp, lr}
   14c10:	add	fp, sp, #16
   14c14:	mov	r4, r1
   14c18:	mov	r6, r0
   14c1c:	ldr	r0, [r0, #32]
   14c20:	ldrh	r1, [r0, #14]
   14c24:	cmp	r1, #4
   14c28:	bne	14c6c <flatcc_builder_append_vector@@Base+0x60>
   14c2c:	mov	r5, r2
   14c30:	ldr	r2, [r0, #24]
   14c34:	mov	r0, r6
   14c38:	mov	r1, r5
   14c3c:	bl	14b08 <flatcc_builder_extend_vector@@Base+0x44>
   14c40:	cmp	r0, #0
   14c44:	beq	14c50 <flatcc_builder_append_vector@@Base+0x44>
   14c48:	mov	r0, #0
   14c4c:	pop	{r4, r5, r6, sl, fp, pc}
   14c50:	ldr	r0, [r6, #32]
   14c54:	ldr	r0, [r0, #16]
   14c58:	mul	r2, r0, r5
   14c5c:	mov	r0, r6
   14c60:	mov	r1, r4
   14c64:	pop	{r4, r5, r6, sl, fp, lr}
   14c68:	b	14bd0 <flatcc_builder_vector_push@@Base+0x80>
   14c6c:	movw	r0, #33803	; 0x840b
   14c70:	movt	r0, #1
   14c74:	movw	r1, #33000	; 0x80e8
   14c78:	movt	r1, #1
   14c7c:	movw	r3, #33975	; 0x84b7
   14c80:	movt	r3, #1
   14c84:	movw	r2, #915	; 0x393
   14c88:	bl	12418 <__assert_fail@plt>

00014c8c <flatcc_builder_extend_offset_vector@@Base>:
   14c8c:	push	{r4, r5, fp, lr}
   14c90:	add	fp, sp, #8
   14c94:	mov	r5, r1
   14c98:	mov	r4, r0
   14c9c:	mvn	r2, #-1073741824	; 0xc0000000
   14ca0:	bl	14b08 <flatcc_builder_extend_vector@@Base+0x44>
   14ca4:	cmp	r0, #0
   14ca8:	movne	r0, #0
   14cac:	popne	{r4, r5, fp, pc}
   14cb0:	lsl	r1, r5, #2
   14cb4:	mov	r0, r4
   14cb8:	pop	{r4, r5, fp, lr}
   14cbc:	b	14a04 <flatcc_builder_start_struct@@Base+0x84>

00014cc0 <flatcc_builder_offset_vector_push@@Base>:
   14cc0:	push	{r4, r5, fp, lr}
   14cc4:	add	fp, sp, #8
   14cc8:	mov	r4, r1
   14ccc:	ldr	r1, [r0, #32]
   14cd0:	ldrh	r2, [r1, #14]
   14cd4:	cmp	r2, #5
   14cd8:	bne	14d10 <flatcc_builder_offset_vector_push@@Base+0x50>
   14cdc:	ldr	r2, [r1, #20]
   14ce0:	mov	r5, #0
   14ce4:	cmn	r2, #-1073741823	; 0xc0000001
   14ce8:	beq	14d08 <flatcc_builder_offset_vector_push@@Base+0x48>
   14cec:	add	r2, r2, #1
   14cf0:	str	r2, [r1, #20]
   14cf4:	mov	r1, #4
   14cf8:	bl	14a04 <flatcc_builder_start_struct@@Base+0x84>
   14cfc:	cmp	r0, #0
   14d00:	strne	r4, [r0]
   14d04:	movne	r5, r0
   14d08:	mov	r0, r5
   14d0c:	pop	{r4, r5, fp, pc}
   14d10:	movw	r0, #34052	; 0x8504
   14d14:	movt	r0, #1
   14d18:	movw	r1, #33000	; 0x80e8
   14d1c:	movt	r1, #1
   14d20:	movw	r3, #34103	; 0x8537
   14d24:	movt	r3, #1
   14d28:	movw	r2, #934	; 0x3a6
   14d2c:	bl	12418 <__assert_fail@plt>

00014d30 <flatcc_builder_append_offset_vector@@Base>:
   14d30:	push	{r4, r5, r6, sl, fp, lr}
   14d34:	add	fp, sp, #16
   14d38:	mov	r6, r0
   14d3c:	ldr	r0, [r0, #32]
   14d40:	ldrh	r0, [r0, #14]
   14d44:	cmp	r0, #5
   14d48:	bne	14d88 <flatcc_builder_append_offset_vector@@Base+0x58>
   14d4c:	mov	r5, r2
   14d50:	mov	r4, r1
   14d54:	mov	r0, r6
   14d58:	mov	r1, r2
   14d5c:	mvn	r2, #-1073741824	; 0xc0000000
   14d60:	bl	14b08 <flatcc_builder_extend_vector@@Base+0x44>
   14d64:	cmp	r0, #0
   14d68:	beq	14d74 <flatcc_builder_append_offset_vector@@Base+0x44>
   14d6c:	mov	r0, #0
   14d70:	pop	{r4, r5, r6, sl, fp, pc}
   14d74:	lsl	r2, r5, #2
   14d78:	mov	r0, r6
   14d7c:	mov	r1, r4
   14d80:	pop	{r4, r5, r6, sl, fp, lr}
   14d84:	b	14bd0 <flatcc_builder_vector_push@@Base+0x80>
   14d88:	movw	r0, #34052	; 0x8504
   14d8c:	movt	r0, #1
   14d90:	movw	r1, #33000	; 0x80e8
   14d94:	movt	r1, #1
   14d98:	movw	r3, #34201	; 0x8599
   14d9c:	movt	r3, #1
   14da0:	mov	r2, #948	; 0x3b4
   14da4:	bl	12418 <__assert_fail@plt>

00014da8 <flatcc_builder_extend_string@@Base>:
   14da8:	push	{r4, r5, fp, lr}
   14dac:	add	fp, sp, #8
   14db0:	mov	r5, r0
   14db4:	ldr	r0, [r0, #32]
   14db8:	ldrh	r0, [r0, #14]
   14dbc:	cmp	r0, #6
   14dc0:	bne	14df0 <flatcc_builder_extend_string@@Base+0x48>
   14dc4:	mov	r4, r1
   14dc8:	mov	r0, r5
   14dcc:	mvn	r2, #0
   14dd0:	bl	14b08 <flatcc_builder_extend_vector@@Base+0x44>
   14dd4:	cmp	r0, #0
   14dd8:	movne	r0, #0
   14ddc:	popne	{r4, r5, fp, pc}
   14de0:	mov	r0, r5
   14de4:	mov	r1, r4
   14de8:	pop	{r4, r5, fp, lr}
   14dec:	b	14a04 <flatcc_builder_start_struct@@Base+0x84>
   14df0:	movw	r0, #34317	; 0x860d
   14df4:	movt	r0, #1
   14df8:	movw	r1, #33000	; 0x80e8
   14dfc:	movt	r1, #1
   14e00:	movw	r3, #34361	; 0x8639
   14e04:	movt	r3, #1
   14e08:	movw	r2, #957	; 0x3bd
   14e0c:	bl	12418 <__assert_fail@plt>

00014e10 <flatcc_builder_append_string@@Base>:
   14e10:	push	{r4, r5, r6, sl, fp, lr}
   14e14:	add	fp, sp, #16
   14e18:	mov	r6, r0
   14e1c:	ldr	r0, [r0, #32]
   14e20:	ldrh	r0, [r0, #14]
   14e24:	cmp	r0, #6
   14e28:	bne	14e68 <flatcc_builder_append_string@@Base+0x58>
   14e2c:	mov	r4, r2
   14e30:	mov	r5, r1
   14e34:	mov	r0, r6
   14e38:	mov	r1, r2
   14e3c:	mvn	r2, #0
   14e40:	bl	14b08 <flatcc_builder_extend_vector@@Base+0x44>
   14e44:	cmp	r0, #0
   14e48:	beq	14e54 <flatcc_builder_append_string@@Base+0x44>
   14e4c:	mov	r0, #0
   14e50:	pop	{r4, r5, r6, sl, fp, pc}
   14e54:	mov	r0, r6
   14e58:	mov	r1, r5
   14e5c:	mov	r2, r4
   14e60:	pop	{r4, r5, r6, sl, fp, lr}
   14e64:	b	14bd0 <flatcc_builder_vector_push@@Base+0x80>
   14e68:	movw	r0, #34317	; 0x860d
   14e6c:	movt	r0, #1
   14e70:	movw	r1, #33000	; 0x80e8
   14e74:	movt	r1, #1
   14e78:	movw	r3, #34424	; 0x8678
   14e7c:	movt	r3, #1
   14e80:	movw	r2, #966	; 0x3c6
   14e84:	bl	12418 <__assert_fail@plt>

00014e88 <flatcc_builder_append_string_str@@Base>:
   14e88:	push	{r4, r5, fp, lr}
   14e8c:	add	fp, sp, #8
   14e90:	mov	r4, r1
   14e94:	mov	r5, r0
   14e98:	mov	r0, r1
   14e9c:	bl	123dc <strlen@plt>
   14ea0:	mov	r2, r0
   14ea4:	mov	r0, r5
   14ea8:	mov	r1, r4
   14eac:	pop	{r4, r5, fp, lr}
   14eb0:	b	14e10 <flatcc_builder_append_string@@Base>

00014eb4 <flatcc_builder_append_string_strn@@Base>:
   14eb4:	push	{r4, r5, fp, lr}
   14eb8:	add	fp, sp, #8
   14ebc:	mov	r4, r1
   14ec0:	mov	r5, r0
   14ec4:	mov	r0, r1
   14ec8:	mov	r1, r2
   14ecc:	bl	14ee4 <flatcc_builder_append_string_strn@@Base+0x30>
   14ed0:	mov	r2, r0
   14ed4:	mov	r0, r5
   14ed8:	mov	r1, r4
   14edc:	pop	{r4, r5, fp, lr}
   14ee0:	b	14e10 <flatcc_builder_append_string@@Base>
   14ee4:	push	{r4, r5, fp, lr}
   14ee8:	add	fp, sp, #8
   14eec:	mov	r4, r1
   14ef0:	mov	r5, r0
   14ef4:	mov	r1, #0
   14ef8:	mov	r2, r4
   14efc:	bl	12400 <memchr@plt>
   14f00:	cmp	r0, #0
   14f04:	subne	r4, r0, r5
   14f08:	mov	r0, r4
   14f0c:	pop	{r4, r5, fp, pc}

00014f10 <flatcc_builder_truncate_vector@@Base>:
   14f10:	push	{fp, lr}
   14f14:	mov	fp, sp
   14f18:	ldr	r2, [r0, #32]
   14f1c:	ldrh	r3, [r2, #14]
   14f20:	cmp	r3, #4
   14f24:	bne	14f54 <flatcc_builder_truncate_vector@@Base+0x44>
   14f28:	ldr	r3, [r2, #20]
   14f2c:	cmp	r3, r1
   14f30:	bcc	14f74 <flatcc_builder_truncate_vector@@Base+0x64>
   14f34:	sub	r3, r3, r1
   14f38:	str	r3, [r2, #20]
   14f3c:	ldr	r2, [r0, #32]
   14f40:	ldr	r2, [r2, #16]
   14f44:	mul	r1, r2, r1
   14f48:	bl	14f94 <flatcc_builder_truncate_vector@@Base+0x84>
   14f4c:	mov	r0, #0
   14f50:	pop	{fp, pc}
   14f54:	movw	r0, #33803	; 0x840b
   14f58:	movt	r0, #1
   14f5c:	movw	r1, #33000	; 0x80e8
   14f60:	movt	r1, #1
   14f64:	movw	r3, #34501	; 0x86c5
   14f68:	movt	r3, #1
   14f6c:	movw	r2, #985	; 0x3d9
   14f70:	bl	12418 <__assert_fail@plt>
   14f74:	movw	r0, #34564	; 0x8704
   14f78:	movt	r0, #1
   14f7c:	movw	r1, #33000	; 0x80e8
   14f80:	movt	r1, #1
   14f84:	movw	r3, #34501	; 0x86c5
   14f88:	movt	r3, #1
   14f8c:	movw	r2, #986	; 0x3da
   14f90:	bl	12418 <__assert_fail@plt>
   14f94:	mov	r2, r1
   14f98:	ldr	r1, [r0, #16]
   14f9c:	ldr	r3, [r0, #20]
   14fa0:	sub	r3, r3, r2
   14fa4:	str	r3, [r0, #20]
   14fa8:	add	r0, r1, r3
   14fac:	mov	r1, #0
   14fb0:	b	123f4 <memset@plt>

00014fb4 <flatcc_builder_truncate_offset_vector@@Base>:
   14fb4:	push	{fp, lr}
   14fb8:	mov	fp, sp
   14fbc:	ldr	r2, [r0, #32]
   14fc0:	ldrh	r3, [r2, #14]
   14fc4:	cmp	r3, #5
   14fc8:	bne	14ff8 <flatcc_builder_truncate_offset_vector@@Base+0x44>
   14fcc:	ldr	r3, [r2, #20]
   14fd0:	cmp	r3, r1
   14fd4:	bcc	15018 <flatcc_builder_truncate_offset_vector@@Base+0x64>
   14fd8:	sub	r3, r3, r1
   14fdc:	str	r3, [r2, #20]
   14fe0:	ldr	r2, [r0, #32]
   14fe4:	ldr	r2, [r2, #16]
   14fe8:	mul	r1, r2, r1
   14fec:	bl	14f94 <flatcc_builder_truncate_vector@@Base+0x84>
   14ff0:	mov	r0, #0
   14ff4:	pop	{fp, pc}
   14ff8:	movw	r0, #34052	; 0x8504
   14ffc:	movt	r0, #1
   15000:	movw	r1, #33000	; 0x80e8
   15004:	movt	r1, #1
   15008:	movw	r3, #34600	; 0x8728
   1500c:	movt	r3, #1
   15010:	movw	r2, #994	; 0x3e2
   15014:	bl	12418 <__assert_fail@plt>
   15018:	movw	r0, #34670	; 0x876e
   1501c:	movt	r0, #1
   15020:	movw	r1, #33000	; 0x80e8
   15024:	movt	r1, #1
   15028:	movw	r3, #34600	; 0x8728
   1502c:	movt	r3, #1
   15030:	movw	r2, #995	; 0x3e3
   15034:	bl	12418 <__assert_fail@plt>

00015038 <flatcc_builder_truncate_string@@Base>:
   15038:	push	{fp, lr}
   1503c:	mov	fp, sp
   15040:	ldr	r2, [r0, #32]
   15044:	ldrh	r3, [r2, #14]
   15048:	cmp	r3, #6
   1504c:	bne	15070 <flatcc_builder_truncate_string@@Base+0x38>
   15050:	ldr	r3, [r2, #20]
   15054:	cmp	r3, r1
   15058:	bcc	15090 <flatcc_builder_truncate_string@@Base+0x58>
   1505c:	sub	r3, r3, r1
   15060:	str	r3, [r2, #20]
   15064:	bl	14f94 <flatcc_builder_truncate_vector@@Base+0x84>
   15068:	mov	r0, #0
   1506c:	pop	{fp, pc}
   15070:	movw	r0, #34317	; 0x860d
   15074:	movt	r0, #1
   15078:	movw	r1, #33000	; 0x80e8
   1507c:	movt	r1, #1
   15080:	movw	r3, #34729	; 0x87a9
   15084:	movt	r3, #1
   15088:	movw	r2, #1003	; 0x3eb
   1508c:	bl	12418 <__assert_fail@plt>
   15090:	movw	r0, #34792	; 0x87e8
   15094:	movt	r0, #1
   15098:	movw	r1, #33000	; 0x80e8
   1509c:	movt	r1, #1
   150a0:	movw	r3, #34729	; 0x87a9
   150a4:	movt	r3, #1
   150a8:	mov	r2, #1004	; 0x3ec
   150ac:	bl	12418 <__assert_fail@plt>

000150b0 <flatcc_builder_start_vector@@Base>:
   150b0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   150b4:	add	fp, sp, #24
   150b8:	sub	sp, sp, #8
   150bc:	mov	r5, r3
   150c0:	mov	r6, r1
   150c4:	mov	r4, r0
   150c8:	strh	r2, [sp, #6]
   150cc:	add	r0, sp, #6
   150d0:	mov	r8, #4
   150d4:	mov	r1, #4
   150d8:	bl	15130 <flatcc_builder_start_vector@@Base+0x80>
   150dc:	ldrh	r1, [sp, #6]
   150e0:	mov	r0, r4
   150e4:	bl	14754 <flatcc_builder_start_buffer@@Base+0xbc>
   150e8:	mvn	r7, #0
   150ec:	cmp	r0, #0
   150f0:	bne	15124 <flatcc_builder_start_vector@@Base+0x74>
   150f4:	ldr	r0, [r4, #32]
   150f8:	str	r6, [r0, #16]
   150fc:	ldr	r0, [r4, #32]
   15100:	mov	r7, #0
   15104:	str	r7, [r0, #20]
   15108:	ldr	r0, [r4, #32]
   1510c:	str	r5, [r0, #24]
   15110:	ldr	r0, [r4, #32]
   15114:	strh	r8, [r0, #14]
   15118:	mov	r0, r4
   1511c:	mvn	r1, #3
   15120:	bl	149cc <flatcc_builder_start_struct@@Base+0x4c>
   15124:	mov	r0, r7
   15128:	sub	sp, fp, #24
   1512c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15130:	ldrh	r2, [r0]
   15134:	cmp	r2, r1
   15138:	strhcc	r1, [r0]
   1513c:	bx	lr

00015140 <flatcc_builder_start_offset_vector@@Base>:
   15140:	push	{r4, r5, r6, sl, fp, lr}
   15144:	add	fp, sp, #16
   15148:	mov	r4, r0
   1514c:	mov	r6, #4
   15150:	mov	r1, #4
   15154:	bl	14754 <flatcc_builder_start_buffer@@Base+0xbc>
   15158:	mvn	r5, #0
   1515c:	cmp	r0, #0
   15160:	beq	1516c <flatcc_builder_start_offset_vector@@Base+0x2c>
   15164:	mov	r0, r5
   15168:	pop	{r4, r5, r6, sl, fp, pc}
   1516c:	ldr	r0, [r4, #32]
   15170:	str	r6, [r0, #16]
   15174:	ldr	r0, [r4, #32]
   15178:	mov	r5, #0
   1517c:	str	r5, [r0, #20]
   15180:	ldr	r0, [r4, #32]
   15184:	mov	r1, #5
   15188:	strh	r1, [r0, #14]
   1518c:	mov	r0, r4
   15190:	mvn	r1, #3
   15194:	bl	149cc <flatcc_builder_start_struct@@Base+0x4c>
   15198:	mov	r0, r5
   1519c:	pop	{r4, r5, r6, sl, fp, pc}

000151a0 <flatcc_builder_create_offset_vector@@Base>:
   151a0:	push	{r4, r5, r6, sl, fp, lr}
   151a4:	add	fp, sp, #16
   151a8:	mov	r6, r2
   151ac:	mov	r5, r1
   151b0:	mov	r4, r0
   151b4:	bl	15140 <flatcc_builder_start_offset_vector@@Base>
   151b8:	cmp	r0, #0
   151bc:	beq	151c8 <flatcc_builder_create_offset_vector@@Base+0x28>
   151c0:	mov	r0, #0
   151c4:	pop	{r4, r5, r6, sl, fp, pc}
   151c8:	mov	r0, r4
   151cc:	mov	r1, r6
   151d0:	bl	14c8c <flatcc_builder_extend_offset_vector@@Base>
   151d4:	cmp	r0, #0
   151d8:	beq	151c0 <flatcc_builder_create_offset_vector@@Base+0x20>
   151dc:	lsl	r2, r6, #2
   151e0:	mov	r1, r5
   151e4:	bl	12388 <memcpy@plt>
   151e8:	mov	r0, r4
   151ec:	pop	{r4, r5, r6, sl, fp, lr}
   151f0:	b	151f4 <flatcc_builder_end_offset_vector@@Base>

000151f4 <flatcc_builder_end_offset_vector@@Base>:
   151f4:	push	{r4, r5, fp, lr}
   151f8:	add	fp, sp, #8
   151fc:	mov	r4, r0
   15200:	ldr	r0, [r0, #32]
   15204:	ldrh	r1, [r0, #14]
   15208:	cmp	r1, #5
   1520c:	bne	15238 <flatcc_builder_end_offset_vector@@Base+0x44>
   15210:	ldr	r2, [r0, #20]
   15214:	ldr	r1, [r4, #16]
   15218:	mov	r0, r4
   1521c:	bl	15d7c <flatcc_builder_create_offset_vector_direct@@Base>
   15220:	mov	r5, r0
   15224:	cmp	r0, #0
   15228:	movne	r0, r4
   1522c:	blne	14914 <flatcc_builder_end_buffer@@Base+0xc8>
   15230:	mov	r0, r5
   15234:	pop	{r4, r5, fp, pc}
   15238:	movw	r0, #34052	; 0x8504
   1523c:	movt	r0, #1
   15240:	movw	r1, #33000	; 0x80e8
   15244:	movt	r1, #1
   15248:	movw	r3, #35635	; 0x8b33
   1524c:	movt	r3, #1
   15250:	movw	r2, #1480	; 0x5c8
   15254:	bl	12418 <__assert_fail@plt>

00015258 <flatcc_builder_start_string@@Base>:
   15258:	push	{r4, r5, r6, sl, fp, lr}
   1525c:	add	fp, sp, #16
   15260:	mov	r4, r0
   15264:	mov	r6, #1
   15268:	mov	r1, #1
   1526c:	bl	14754 <flatcc_builder_start_buffer@@Base+0xbc>
   15270:	mvn	r5, #0
   15274:	cmp	r0, #0
   15278:	beq	15284 <flatcc_builder_start_string@@Base+0x2c>
   1527c:	mov	r0, r5
   15280:	pop	{r4, r5, r6, sl, fp, pc}
   15284:	ldr	r0, [r4, #32]
   15288:	str	r6, [r0, #16]
   1528c:	ldr	r0, [r4, #32]
   15290:	mov	r5, #0
   15294:	str	r5, [r0, #20]
   15298:	ldr	r0, [r4, #32]
   1529c:	mov	r1, #6
   152a0:	strh	r1, [r0, #14]
   152a4:	mov	r0, r4
   152a8:	mvn	r1, #3
   152ac:	bl	149cc <flatcc_builder_start_struct@@Base+0x4c>
   152b0:	mov	r0, r5
   152b4:	pop	{r4, r5, r6, sl, fp, pc}

000152b8 <flatcc_builder_reserve_table@@Base>:
   152b8:	cmn	r1, #1
   152bc:	ble	152c4 <flatcc_builder_reserve_table@@Base+0xc>
   152c0:	b	152ec <flatcc_builder_reserve_table@@Base+0x34>
   152c4:	push	{fp, lr}
   152c8:	mov	fp, sp
   152cc:	movw	r0, #34891	; 0x884b
   152d0:	movt	r0, #1
   152d4:	movw	r1, #33000	; 0x80e8
   152d8:	movt	r1, #1
   152dc:	movw	r3, #34826	; 0x880a
   152e0:	movt	r3, #1
   152e4:	movw	r2, #1065	; 0x429
   152e8:	bl	12418 <__assert_fail@plt>
   152ec:	push	{r4, r5, r6, sl, fp, lr}
   152f0:	add	fp, sp, #16
   152f4:	sub	sp, sp, #8
   152f8:	mov	r6, r1
   152fc:	mov	r4, r0
   15300:	ldr	r0, [r0, #32]
   15304:	ldrh	r1, [r0, #28]
   15308:	ldr	r0, [r0, #16]
   1530c:	mov	r2, #1
   15310:	str	r2, [sp]
   15314:	mov	r2, #4
   15318:	add	r3, r2, r6, lsl #1
   1531c:	add	r2, r0, r1, lsl #1
   15320:	mov	r5, #0
   15324:	mov	r0, r4
   15328:	mov	r1, #0
   1532c:	bl	13fe8 <flatcc_builder_enter_user_frame_ptr@@Base+0x78>
   15330:	str	r0, [r4, #4]
   15334:	cmp	r0, #0
   15338:	beq	15374 <flatcc_builder_reserve_table@@Base+0xbc>
   1533c:	lsl	r1, r6, #1
   15340:	add	r0, r0, #4
   15344:	str	r0, [r4, #4]
   15348:	ldr	r0, [r4, #32]
   1534c:	ldr	r2, [r0, #20]
   15350:	str	r5, [sp]
   15354:	orr	r3, r1, #1
   15358:	mov	r0, r4
   1535c:	mov	r1, #3
   15360:	bl	13fe8 <flatcc_builder_enter_user_frame_ptr@@Base+0x78>
   15364:	str	r0, [r4]
   15368:	cmp	r0, #0
   1536c:	mvneq	r5, #0
   15370:	b	15378 <flatcc_builder_reserve_table@@Base+0xc0>
   15374:	mvn	r5, #0
   15378:	mov	r0, r5
   1537c:	sub	sp, fp, #16
   15380:	pop	{r4, r5, r6, sl, fp, pc}

00015384 <flatcc_builder_start_table@@Base>:
   15384:	push	{r4, r5, r6, sl, fp, lr}
   15388:	add	fp, sp, #16
   1538c:	mov	r6, r1
   15390:	mov	r4, r0
   15394:	mov	r1, #4
   15398:	bl	14754 <flatcc_builder_start_buffer@@Base+0xbc>
   1539c:	mvn	r5, #0
   153a0:	cmp	r0, #0
   153a4:	bne	1541c <flatcc_builder_start_table@@Base+0x98>
   153a8:	ldr	r0, [r4, #4]
   153ac:	ldr	r1, [r4, #32]
   153b0:	ldr	r2, [r4, #52]	; 0x34
   153b4:	sub	r0, r0, r2
   153b8:	str	r0, [r1, #16]
   153bc:	ldr	r0, [r4]
   153c0:	ldr	r1, [r4, #32]
   153c4:	ldr	r2, [r4, #76]	; 0x4c
   153c8:	sub	r0, r0, r2
   153cc:	str	r0, [r1, #20]
   153d0:	ldr	r0, [r4, #12]
   153d4:	ldr	r1, [r4, #32]
   153d8:	str	r0, [r1, #24]
   153dc:	ldr	r0, [r4, #32]
   153e0:	ldrh	r1, [r4, #8]
   153e4:	strh	r1, [r0, #28]
   153e8:	mov	r0, #0
   153ec:	strh	r0, [r4, #8]
   153f0:	movw	r0, #15186	; 0x3b52
   153f4:	movt	r0, #12137	; 0x2f69
   153f8:	str	r0, [r4, #12]
   153fc:	ldr	r0, [r4, #32]
   15400:	mov	r1, #3
   15404:	strh	r1, [r0, #14]
   15408:	mov	r0, r4
   1540c:	mov	r1, r6
   15410:	bl	152ec <flatcc_builder_reserve_table@@Base+0x34>
   15414:	cmp	r0, #0
   15418:	beq	15424 <flatcc_builder_start_table@@Base+0xa0>
   1541c:	mov	r0, r5
   15420:	pop	{r4, r5, r6, sl, fp, pc}
   15424:	mov	r0, r4
   15428:	movw	r1, #65532	; 0xfffc
   1542c:	bl	149cc <flatcc_builder_start_struct@@Base+0x4c>
   15430:	mov	r5, #0
   15434:	mov	r0, r5
   15438:	pop	{r4, r5, r6, sl, fp, pc}

0001543c <flatcc_builder_create_vtable@@Base>:
   1543c:	push	{fp, lr}
   15440:	mov	fp, sp
   15444:	sub	sp, sp, #72	; 0x48
   15448:	mov	r3, #0
   1544c:	str	r3, [sp, #4]
   15450:	str	r3, [sp]
   15454:	cmp	r2, #0
   15458:	strne	r2, [sp, #12]
   1545c:	strne	r1, [sp, #8]
   15460:	strne	r2, [sp]
   15464:	movne	r1, #1
   15468:	strne	r1, [sp, #4]
   1546c:	ldr	r1, [r0, #152]	; 0x98
   15470:	cmp	r1, #0
   15474:	bne	15484 <flatcc_builder_create_vtable@@Base+0x48>
   15478:	ldr	r1, [r0, #180]	; 0xb4
   1547c:	cmp	r1, #0
   15480:	beq	154a0 <flatcc_builder_create_vtable@@Base+0x64>
   15484:	mov	r1, sp
   15488:	bl	1435c <flatcc_builder_embed_buffer@@Base+0x1e0>
   1548c:	cmp	r0, #0
   15490:	beq	154b0 <flatcc_builder_create_vtable@@Base+0x74>
   15494:	add	r0, r0, #1
   15498:	mov	sp, fp
   1549c:	pop	{fp, pc}
   154a0:	mov	r1, sp
   154a4:	bl	154bc <flatcc_builder_create_vtable@@Base+0x80>
   154a8:	cmp	r0, #0
   154ac:	bne	15498 <flatcc_builder_create_vtable@@Base+0x5c>
   154b0:	mov	r0, #0
   154b4:	mov	sp, fp
   154b8:	pop	{fp, pc}
   154bc:	push	{r4, sl, fp, lr}
   154c0:	add	fp, sp, #8
   154c4:	sub	sp, sp, #8
   154c8:	ldr	r4, [r0, #140]	; 0x8c
   154cc:	ldr	r3, [r1]
   154d0:	add	r2, r3, r4
   154d4:	str	r2, [r0, #140]	; 0x8c
   154d8:	cmn	r3, #1
   154dc:	ble	15530 <flatcc_builder_create_vtable@@Base+0xf4>
   154e0:	ldr	r2, [r1, #4]
   154e4:	ldr	ip, [r0, #36]	; 0x24
   154e8:	ldr	lr, [r0, #44]	; 0x2c
   154ec:	str	r3, [sp]
   154f0:	add	r1, r1, #8
   154f4:	mov	r0, ip
   154f8:	mov	r3, r4
   154fc:	blx	lr
   15500:	cmp	r0, #0
   15504:	addeq	r0, r4, #1
   15508:	subeq	sp, fp, #8
   1550c:	popeq	{r4, sl, fp, pc}
   15510:	movw	r0, #37518	; 0x928e
   15514:	movt	r0, #1
   15518:	movw	r1, #33000	; 0x80e8
   1551c:	movt	r1, #1
   15520:	movw	r3, #37385	; 0x9209
   15524:	movt	r3, #1
   15528:	movw	r2, #677	; 0x2a5
   1552c:	bl	12418 <__assert_fail@plt>
   15530:	movw	r0, #37518	; 0x928e
   15534:	movt	r0, #1
   15538:	movw	r1, #33000	; 0x80e8
   1553c:	movt	r1, #1
   15540:	movw	r3, #37385	; 0x9209
   15544:	movt	r3, #1
   15548:	movw	r2, #673	; 0x2a1
   1554c:	bl	12418 <__assert_fail@plt>

00015550 <flatcc_builder_create_cached_vtable@@Base>:
   15550:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15554:	add	fp, sp, #28
   15558:	sub	sp, sp, #20
   1555c:	mov	r4, r2
   15560:	mov	r9, r1
   15564:	mov	sl, r0
   15568:	mov	r1, r3
   1556c:	bl	15748 <flatcc_builder_create_cached_vtable@@Base+0x1f8>
   15570:	cmp	r0, #0
   15574:	beq	15698 <flatcc_builder_create_cached_vtable@@Base+0x148>
   15578:	mov	r7, r0
   1557c:	ldr	r6, [r0]
   15580:	mov	r5, #0
   15584:	cmp	r6, #0
   15588:	mov	r8, #0
   1558c:	beq	15624 <flatcc_builder_create_cached_vtable@@Base+0xd4>
   15590:	ldr	r5, [sl, #68]	; 0x44
   15594:	str	sl, [sp, #16]
   15598:	ldr	sl, [sl, #100]	; 0x64
   1559c:	mov	r0, #0
   155a0:	str	r7, [sp, #8]
   155a4:	str	r0, [sp, #12]
   155a8:	b	155bc <flatcc_builder_create_cached_vtable@@Base+0x6c>
   155ac:	ldr	r6, [r8, #12]!
   155b0:	cmp	r6, #0
   155b4:	mov	r7, r8
   155b8:	beq	15614 <flatcc_builder_create_cached_vtable@@Base+0xc4>
   155bc:	add	r8, sl, r6
   155c0:	ldr	r0, [r8, #8]
   155c4:	mov	r1, r5
   155c8:	ldrh	r0, [r1, r0]!	; <UNPREDICTABLE>
   155cc:	cmp	r0, r4
   155d0:	bne	155ac <flatcc_builder_create_cached_vtable@@Base+0x5c>
   155d4:	mov	r0, r9
   155d8:	mov	r2, r4
   155dc:	bl	123d0 <bcmp@plt>
   155e0:	cmp	r0, #0
   155e4:	bne	155ac <flatcc_builder_create_cached_vtable@@Base+0x5c>
   155e8:	ldr	r0, [sp, #16]
   155ec:	ldr	r0, [r0, #152]	; 0x98
   155f0:	ldr	r1, [r8, #4]
   155f4:	cmp	r1, r0
   155f8:	beq	15720 <flatcc_builder_create_cached_vtable@@Base+0x1d0>
   155fc:	mov	r7, r8
   15600:	ldr	r6, [r7, #12]!
   15604:	cmp	r6, #0
   15608:	mov	r0, r8
   1560c:	bne	155a4 <flatcc_builder_create_cached_vtable@@Base+0x54>
   15610:	b	15618 <flatcc_builder_create_cached_vtable@@Base+0xc8>
   15614:	ldr	r8, [sp, #12]
   15618:	ldr	sl, [sp, #16]
   1561c:	mov	r5, #0
   15620:	ldr	r7, [sp, #8]
   15624:	ldr	r2, [sl, #124]	; 0x7c
   15628:	str	r5, [sp]
   1562c:	mov	r0, sl
   15630:	mov	r1, #6
   15634:	mov	r3, #16
   15638:	bl	13fe8 <flatcc_builder_enter_user_frame_ptr@@Base+0x78>
   1563c:	cmp	r0, #0
   15640:	beq	1570c <flatcc_builder_create_cached_vtable@@Base+0x1bc>
   15644:	mov	r6, r0
   15648:	ldr	r0, [sl, #124]	; 0x7c
   1564c:	ldr	r1, [sl, #152]	; 0x98
   15650:	add	r2, r0, #16
   15654:	str	r2, [sl, #124]	; 0x7c
   15658:	str	r1, [r6, #4]
   1565c:	ldr	r1, [r7]
   15660:	str	r1, [r6, #12]
   15664:	str	r0, [r7]
   15668:	mov	r0, sl
   1566c:	mov	r1, r9
   15670:	mov	r2, r4
   15674:	bl	1543c <flatcc_builder_create_vtable@@Base>
   15678:	str	r0, [r6]
   1567c:	cmp	r0, #0
   15680:	beq	1570c <flatcc_builder_create_cached_vtable@@Base+0x1bc>
   15684:	cmp	r8, #0
   15688:	beq	156a0 <flatcc_builder_create_cached_vtable@@Base+0x150>
   1568c:	ldr	r0, [r8, #8]
   15690:	str	r0, [r6, #8]
   15694:	b	15708 <flatcc_builder_create_cached_vtable@@Base+0x1b8>
   15698:	mov	r5, #0
   1569c:	b	1570c <flatcc_builder_create_cached_vtable@@Base+0x1bc>
   156a0:	ldr	r0, [sl, #172]	; 0xac
   156a4:	cmp	r0, #0
   156a8:	beq	156c8 <flatcc_builder_create_cached_vtable@@Base+0x178>
   156ac:	ldr	r1, [sl, #120]	; 0x78
   156b0:	add	r1, r1, r4
   156b4:	cmp	r0, r1
   156b8:	bcs	156c8 <flatcc_builder_create_cached_vtable@@Base+0x178>
   156bc:	mov	r0, sl
   156c0:	bl	13cd4 <flatcc_builder_flush_vtable_cache@@Base>
   156c4:	b	15708 <flatcc_builder_create_cached_vtable@@Base+0x1b8>
   156c8:	ldr	r2, [sl, #120]	; 0x78
   156cc:	mov	r0, #0
   156d0:	str	r0, [sp]
   156d4:	mov	r0, sl
   156d8:	mov	r1, #2
   156dc:	mov	r3, r4
   156e0:	bl	13fe8 <flatcc_builder_enter_user_frame_ptr@@Base+0x78>
   156e4:	cmp	r0, #0
   156e8:	beq	15718 <flatcc_builder_create_cached_vtable@@Base+0x1c8>
   156ec:	ldr	r1, [sl, #120]	; 0x78
   156f0:	str	r1, [r6, #8]
   156f4:	add	r1, r1, r4
   156f8:	str	r1, [sl, #120]	; 0x78
   156fc:	mov	r1, r9
   15700:	mov	r2, r4
   15704:	bl	12388 <memcpy@plt>
   15708:	ldr	r5, [r6]
   1570c:	mov	r0, r5
   15710:	sub	sp, fp, #28
   15714:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15718:	mvn	r5, #0
   1571c:	b	1570c <flatcc_builder_create_cached_vtable@@Base+0x1bc>
   15720:	ldr	r1, [sp, #8]
   15724:	cmp	r7, r1
   15728:	beq	15740 <flatcc_builder_create_cached_vtable@@Base+0x1f0>
   1572c:	ldr	r0, [r8, #12]
   15730:	str	r0, [r7]
   15734:	ldr	r0, [r1]
   15738:	str	r0, [r8, #12]
   1573c:	str	r6, [r1]
   15740:	ldr	r5, [r8]
   15744:	b	1570c <flatcc_builder_create_cached_vtable@@Base+0x1bc>
   15748:	push	{r4, r5, fp, lr}
   1574c:	add	fp, sp, #8
   15750:	mov	r4, r1
   15754:	mov	r5, r0
   15758:	ldr	r0, [r0, #116]	; 0x74
   1575c:	cmp	r0, #0
   15760:	bne	1577c <flatcc_builder_create_cached_vtable@@Base+0x22c>
   15764:	mov	r0, r5
   15768:	bl	16e88 <flatcc_builder_get_emit_context@@Base+0x80>
   1576c:	mov	r1, r0
   15770:	mov	r0, #0
   15774:	cmp	r1, #0
   15778:	popne	{r4, r5, fp, pc}
   1577c:	ldr	r0, [r5, #92]	; 0x5c
   15780:	ldr	r1, [r5, #116]	; 0x74
   15784:	rsb	r1, r1, #32
   15788:	lsr	r1, r4, r1
   1578c:	add	r0, r0, r1, lsl #2
   15790:	pop	{r4, r5, fp, pc}

00015794 <flatcc_builder_create_table@@Base>:
   15794:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15798:	add	fp, sp, #28
   1579c:	sub	sp, sp, #84	; 0x54
   157a0:	strh	r3, [fp, #-30]	; 0xffffffe2
   157a4:	ldr	r4, [fp, #12]
   157a8:	cmn	r4, #1
   157ac:	ble	158d4 <flatcc_builder_create_table@@Base+0x140>
   157b0:	ldr	r8, [fp, #16]
   157b4:	tst	r8, #1
   157b8:	beq	158f4 <flatcc_builder_create_table@@Base+0x160>
   157bc:	mov	sl, r2
   157c0:	mov	r6, r1
   157c4:	mov	r5, r0
   157c8:	sub	r0, fp, #30
   157cc:	mov	r1, #4
   157d0:	bl	15130 <flatcc_builder_start_vector@@Base+0x80>
   157d4:	ldrh	r7, [fp, #-30]	; 0xffffffe2
   157d8:	mov	r0, r5
   157dc:	mov	r1, r7
   157e0:	bl	145bc <flatcc_builder_create_buffer@@Base+0x1cc>
   157e4:	mov	r0, r5
   157e8:	mov	r1, sl
   157ec:	mov	r2, r7
   157f0:	bl	14344 <flatcc_builder_embed_buffer@@Base+0x1c8>
   157f4:	mov	r9, r0
   157f8:	add	r0, sl, r0
   157fc:	str	r5, [sp]
   15800:	ldr	r1, [r5, #136]	; 0x88
   15804:	sub	r0, r1, r0
   15808:	sub	r5, r0, #4
   1580c:	sub	r0, r5, r8
   15810:	add	r0, r0, #1
   15814:	bl	14358 <flatcc_builder_embed_buffer@@Base+0x1dc>
   15818:	str	r0, [fp, #-36]	; 0xffffffdc
   1581c:	cmp	r4, #1
   15820:	blt	15850 <flatcc_builder_create_table@@Base+0xbc>
   15824:	ldr	r7, [fp, #8]
   15828:	mvn	r0, #3
   1582c:	sub	r5, r0, r5
   15830:	ldrh	r8, [r7], #2
   15834:	ldr	r0, [r8, r6]
   15838:	add	r0, r5, r0
   1583c:	sub	r0, r0, r8
   15840:	bl	14358 <flatcc_builder_embed_buffer@@Base+0x1dc>
   15844:	str	r0, [r8, r6]
   15848:	subs	r4, r4, #1
   1584c:	bne	15830 <flatcc_builder_create_table@@Base+0x9c>
   15850:	mov	r1, #4
   15854:	str	r1, [sp, #16]
   15858:	sub	r0, fp, #36	; 0x24
   1585c:	str	r0, [sp, #12]
   15860:	str	r1, [sp, #4]
   15864:	mov	r0, #1
   15868:	str	r0, [sp, #8]
   1586c:	cmp	sl, #0
   15870:	strne	sl, [sp, #24]
   15874:	strne	r6, [sp, #20]
   15878:	movne	r0, #2
   1587c:	strne	r0, [sp, #8]
   15880:	addne	r0, sl, #4
   15884:	strne	r0, [sp, #4]
   15888:	cmp	r9, #0
   1588c:	ldr	r0, [sp]
   15890:	beq	158c4 <flatcc_builder_create_table@@Base+0x130>
   15894:	ldr	r2, [sp, #4]
   15898:	ldr	r1, [sp, #8]
   1589c:	add	r2, r2, r9
   158a0:	str	r2, [sp, #4]
   158a4:	add	r2, sp, #4
   158a8:	add	r3, r2, r1, lsl #3
   158ac:	movw	r2, #32470	; 0x7ed6
   158b0:	movt	r2, #1
   158b4:	str	r2, [r3, #8]
   158b8:	str	r9, [r3, #12]
   158bc:	add	r1, r1, #1
   158c0:	str	r1, [sp, #8]
   158c4:	add	r1, sp, #4
   158c8:	bl	1435c <flatcc_builder_embed_buffer@@Base+0x1e0>
   158cc:	sub	sp, fp, #28
   158d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   158d4:	movw	r0, #34884	; 0x8844
   158d8:	movt	r0, #1
   158dc:	movw	r1, #33000	; 0x80e8
   158e0:	movt	r1, #1
   158e4:	movw	r3, #34902	; 0x8856
   158e8:	movt	r3, #1
   158ec:	movw	r2, #1237	; 0x4d5
   158f0:	bl	12418 <__assert_fail@plt>
   158f4:	movw	r0, #35058	; 0x88f2
   158f8:	movt	r0, #1
   158fc:	movw	r1, #33000	; 0x80e8
   15900:	movt	r1, #1
   15904:	movw	r3, #34902	; 0x8856
   15908:	movt	r3, #1
   1590c:	movw	r2, #1243	; 0x4db
   15910:	bl	12418 <__assert_fail@plt>

00015914 <flatcc_builder_check_required_field@@Base>:
   15914:	push	{fp, lr}
   15918:	mov	fp, sp
   1591c:	ldr	r2, [r0, #32]
   15920:	ldrh	r2, [r2, #14]
   15924:	cmp	r2, #3
   15928:	bne	15958 <flatcc_builder_check_required_field@@Base+0x44>
   1592c:	ldrh	r3, [r0, #8]
   15930:	mov	r2, #0
   15934:	cmp	r3, r1
   15938:	bls	15950 <flatcc_builder_check_required_field@@Base+0x3c>
   1593c:	ldr	r0, [r0, #4]
   15940:	add	r0, r0, r1, lsl #1
   15944:	ldrh	r2, [r0]
   15948:	cmp	r2, #0
   1594c:	movwne	r2, #1
   15950:	mov	r0, r2
   15954:	pop	{fp, pc}
   15958:	movw	r0, #35069	; 0x88fd
   1595c:	movt	r0, #1
   15960:	movw	r1, #33000	; 0x80e8
   15964:	movt	r1, #1
   15968:	movw	r3, #35112	; 0x8928
   1596c:	movt	r3, #1
   15970:	movw	r2, #1272	; 0x4f8
   15974:	bl	12418 <__assert_fail@plt>

00015978 <flatcc_builder_check_union_field@@Base>:
   15978:	push	{fp, lr}
   1597c:	mov	fp, sp
   15980:	mov	r2, r0
   15984:	ldr	r0, [r0, #32]
   15988:	ldrh	r0, [r0, #14]
   1598c:	cmp	r0, #3
   15990:	bne	159f0 <flatcc_builder_check_union_field@@Base+0x78>
   15994:	mov	r0, #0
   15998:	cmp	r1, #0
   1599c:	beq	159dc <flatcc_builder_check_union_field@@Base+0x64>
   159a0:	ldrh	r3, [r2, #8]
   159a4:	cmp	r3, r1
   159a8:	popls	{fp, pc}
   159ac:	ldr	r0, [r2, #4]
   159b0:	add	r0, r0, r1, lsl #1
   159b4:	ldrh	r1, [r0, #-2]
   159b8:	cmp	r1, #0
   159bc:	beq	159e0 <flatcc_builder_check_union_field@@Base+0x68>
   159c0:	ldr	r2, [r2, #16]
   159c4:	ldrb	r1, [r2, r1]
   159c8:	ldrh	r0, [r0]
   159cc:	cmp	r1, #0
   159d0:	beq	159e4 <flatcc_builder_check_union_field@@Base+0x6c>
   159d4:	cmp	r0, #0
   159d8:	movwne	r0, #1
   159dc:	pop	{fp, pc}
   159e0:	ldrh	r0, [r0]
   159e4:	clz	r0, r0
   159e8:	lsr	r0, r0, #5
   159ec:	pop	{fp, pc}
   159f0:	movw	r0, #35069	; 0x88fd
   159f4:	movt	r0, #1
   159f8:	movw	r1, #33000	; 0x80e8
   159fc:	movt	r1, #1
   15a00:	movw	r3, #35195	; 0x897b
   15a04:	movt	r3, #1
   15a08:	movw	r2, #1279	; 0x4ff
   15a0c:	bl	12418 <__assert_fail@plt>

00015a10 <flatcc_builder_check_required@@Base>:
   15a10:	push	{fp, lr}
   15a14:	mov	fp, sp
   15a18:	mov	r3, r0
   15a1c:	ldr	r0, [r0, #32]
   15a20:	ldrh	r0, [r0, #14]
   15a24:	cmp	r0, #3
   15a28:	bne	15a70 <flatcc_builder_check_required@@Base+0x60>
   15a2c:	ldrh	ip, [r3, #8]
   15a30:	mov	r0, #0
   15a34:	cmp	ip, r2
   15a38:	poplt	{fp, pc}
   15a3c:	cmp	r2, #1
   15a40:	blt	15a68 <flatcc_builder_check_required@@Base+0x58>
   15a44:	ldr	ip, [r3, #4]
   15a48:	ldrh	r3, [r1]
   15a4c:	add	r3, ip, r3, lsl #1
   15a50:	ldrh	r3, [r3]
   15a54:	cmp	r3, #0
   15a58:	beq	15a6c <flatcc_builder_check_required@@Base+0x5c>
   15a5c:	add	r1, r1, #2
   15a60:	subs	r2, r2, #1
   15a64:	bne	15a48 <flatcc_builder_check_required@@Base+0x38>
   15a68:	mov	r0, #1
   15a6c:	pop	{fp, pc}
   15a70:	movw	r0, #35069	; 0x88fd
   15a74:	movt	r0, #1
   15a78:	movw	r1, #33000	; 0x80e8
   15a7c:	movt	r1, #1
   15a80:	movw	r3, #35275	; 0x89cb
   15a84:	movt	r3, #1
   15a88:	movw	r2, #1297	; 0x511
   15a8c:	bl	12418 <__assert_fail@plt>

00015a90 <flatcc_builder_end_table@@Base>:
   15a90:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15a94:	add	fp, sp, #24
   15a98:	sub	sp, sp, #16
   15a9c:	mov	r4, r0
   15aa0:	ldr	r0, [r0, #32]
   15aa4:	ldrh	r0, [r0, #14]
   15aa8:	cmp	r0, #3
   15aac:	bne	15bbc <flatcc_builder_end_table@@Base+0x12c>
   15ab0:	ldrh	r0, [r4, #8]
   15ab4:	mov	r1, #4
   15ab8:	add	r0, r1, r0, lsl #1
   15abc:	ldr	r6, [r4, #4]
   15ac0:	strh	r0, [r6, #-4]!
   15ac4:	ldrh	r1, [r4, #20]
   15ac8:	add	r1, r1, #4
   15acc:	strh	r1, [r6, #2]
   15ad0:	uxth	r5, r0
   15ad4:	ldr	r0, [r4, #12]
   15ad8:	eor	r0, r0, r5
   15adc:	movw	r2, #31153	; 0x79b1
   15ae0:	movt	r2, #40503	; 0x9e37
   15ae4:	mul	r0, r0, r2
   15ae8:	uxth	r1, r1
   15aec:	eor	r0, r0, r1
   15af0:	mul	r3, r0, r2
   15af4:	str	r3, [r4, #12]
   15af8:	mov	r0, r4
   15afc:	mov	r1, r6
   15b00:	mov	r2, r5
   15b04:	bl	15550 <flatcc_builder_create_cached_vtable@@Base>
   15b08:	cmp	r0, #0
   15b0c:	beq	15bac <flatcc_builder_end_table@@Base+0x11c>
   15b10:	mov	r7, r0
   15b14:	mov	r8, #0
   15b18:	mov	r0, r6
   15b1c:	mov	r1, #0
   15b20:	mov	r2, r5
   15b24:	bl	123f4 <memset@plt>
   15b28:	ldrh	r3, [r4, #130]	; 0x82
   15b2c:	ldr	r0, [r4, #76]	; 0x4c
   15b30:	ldr	r6, [r4]
   15b34:	ldr	r1, [r4, #16]
   15b38:	ldr	r2, [r4, #20]
   15b3c:	ldr	r5, [r4, #32]
   15b40:	ldr	r5, [r5, #20]
   15b44:	add	r0, r0, r5
   15b48:	sub	r6, r6, r0
   15b4c:	asr	r6, r6, #1
   15b50:	stm	sp, {r0, r6, r7}
   15b54:	mov	r0, r4
   15b58:	bl	15794 <flatcc_builder_create_table@@Base>
   15b5c:	cmp	r0, #0
   15b60:	beq	15bb0 <flatcc_builder_end_table@@Base+0x120>
   15b64:	mov	r5, r0
   15b68:	ldr	r0, [r4, #32]
   15b6c:	ldr	r1, [r4, #52]	; 0x34
   15b70:	ldr	r2, [r4, #76]	; 0x4c
   15b74:	ldr	r3, [r0, #24]
   15b78:	str	r3, [r4, #12]
   15b7c:	ldrh	r3, [r0, #28]
   15b80:	strh	r3, [r4, #8]
   15b84:	ldr	r3, [r0, #16]
   15b88:	add	r1, r1, r3
   15b8c:	str	r1, [r4, #4]
   15b90:	ldr	r0, [r0, #20]
   15b94:	add	r0, r2, r0
   15b98:	str	r0, [r4]
   15b9c:	mov	r0, r4
   15ba0:	bl	14914 <flatcc_builder_end_buffer@@Base+0xc8>
   15ba4:	mov	r8, r5
   15ba8:	b	15bb0 <flatcc_builder_end_table@@Base+0x120>
   15bac:	mov	r8, #0
   15bb0:	mov	r0, r8
   15bb4:	sub	sp, fp, #24
   15bb8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15bbc:	movw	r0, #35069	; 0x88fd
   15bc0:	movt	r0, #1
   15bc4:	movw	r1, #33000	; 0x80e8
   15bc8:	movt	r1, #1
   15bcc:	movw	r3, #35365	; 0x8a25
   15bd0:	movt	r3, #1
   15bd4:	movw	r2, #1317	; 0x525
   15bd8:	bl	12418 <__assert_fail@plt>

00015bdc <flatcc_builder_create_vector@@Base>:
   15bdc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   15be0:	add	fp, sp, #24
   15be4:	sub	sp, sp, #80	; 0x50
   15be8:	mov	r4, r0
   15bec:	ldr	r0, [fp, #8]
   15bf0:	strh	r0, [fp, #-26]	; 0xffffffe6
   15bf4:	ldr	r0, [fp, #12]
   15bf8:	cmp	r2, r0
   15bfc:	bhi	15cc8 <flatcc_builder_create_vector@@Base+0xec>
   15c00:	mov	r6, r3
   15c04:	mov	r7, r2
   15c08:	mov	r8, r1
   15c0c:	sub	r0, fp, #26
   15c10:	mov	r9, #4
   15c14:	mov	r1, #4
   15c18:	bl	15130 <flatcc_builder_start_vector@@Base+0x80>
   15c1c:	ldrh	r5, [fp, #-26]	; 0xffffffe6
   15c20:	mov	r0, r4
   15c24:	mov	r1, r5
   15c28:	bl	145bc <flatcc_builder_create_buffer@@Base+0x1cc>
   15c2c:	mov	r0, r7
   15c30:	bl	14358 <flatcc_builder_embed_buffer@@Base+0x1dc>
   15c34:	str	r7, [fp, #-32]	; 0xffffffe0
   15c38:	mul	r6, r6, r7
   15c3c:	mov	r0, r4
   15c40:	mov	r1, r6
   15c44:	mov	r2, r5
   15c48:	bl	14344 <flatcc_builder_embed_buffer@@Base+0x1c8>
   15c4c:	str	r9, [sp, #12]
   15c50:	sub	r1, fp, #32
   15c54:	str	r1, [sp, #8]
   15c58:	str	r9, [sp]
   15c5c:	mov	r1, #1
   15c60:	str	r1, [sp, #4]
   15c64:	cmp	r6, #0
   15c68:	strne	r6, [sp, #20]
   15c6c:	strne	r8, [sp, #16]
   15c70:	movne	r1, #2
   15c74:	strne	r1, [sp, #4]
   15c78:	addne	r1, r6, #4
   15c7c:	strne	r1, [sp]
   15c80:	cmp	r0, #0
   15c84:	beq	15cb4 <flatcc_builder_create_vector@@Base+0xd8>
   15c88:	ldm	sp, {r1, r2}
   15c8c:	add	r1, r1, r0
   15c90:	str	r1, [sp]
   15c94:	mov	r1, sp
   15c98:	add	r1, r1, r2, lsl #3
   15c9c:	movw	r3, #32470	; 0x7ed6
   15ca0:	movt	r3, #1
   15ca4:	str	r3, [r1, #8]
   15ca8:	str	r0, [r1, #12]
   15cac:	add	r0, r2, #1
   15cb0:	str	r0, [sp, #4]
   15cb4:	mov	r1, sp
   15cb8:	mov	r0, r4
   15cbc:	bl	1435c <flatcc_builder_embed_buffer@@Base+0x1e0>
   15cc0:	sub	sp, fp, #24
   15cc4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15cc8:	movw	r0, #35431	; 0x8a67
   15ccc:	movt	r0, #1
   15cd0:	movw	r1, #33000	; 0x80e8
   15cd4:	movt	r1, #1
   15cd8:	movw	r3, #35450	; 0x8a7a
   15cdc:	movt	r3, #1
   15ce0:	movw	r2, #1365	; 0x555
   15ce4:	bl	12418 <__assert_fail@plt>

00015ce8 <flatcc_builder_end_vector@@Base>:
   15ce8:	push	{r4, r5, fp, lr}
   15cec:	add	fp, sp, #8
   15cf0:	sub	sp, sp, #8
   15cf4:	mov	r4, r0
   15cf8:	ldr	r0, [r0, #32]
   15cfc:	ldrh	r1, [r0, #14]
   15d00:	cmp	r1, #4
   15d04:	bne	15d48 <flatcc_builder_end_vector@@Base+0x60>
   15d08:	ldr	r1, [r4, #16]
   15d0c:	ldrh	r5, [r4, #130]	; 0x82
   15d10:	ldr	r3, [r0, #16]
   15d14:	ldr	r2, [r0, #20]
   15d18:	ldr	r0, [r0, #24]
   15d1c:	str	r5, [sp]
   15d20:	str	r0, [sp, #4]
   15d24:	mov	r0, r4
   15d28:	bl	15bdc <flatcc_builder_create_vector@@Base>
   15d2c:	mov	r5, r0
   15d30:	cmp	r0, #0
   15d34:	movne	r0, r4
   15d38:	blne	14914 <flatcc_builder_end_buffer@@Base+0xc8>
   15d3c:	mov	r0, r5
   15d40:	sub	sp, fp, #8
   15d44:	pop	{r4, r5, fp, pc}
   15d48:	movw	r0, #33803	; 0x840b
   15d4c:	movt	r0, #1
   15d50:	movw	r1, #33000	; 0x80e8
   15d54:	movt	r1, #1
   15d58:	movw	r3, #35568	; 0x8af0
   15d5c:	movt	r3, #1
   15d60:	movw	r2, #1400	; 0x578
   15d64:	bl	12418 <__assert_fail@plt>

00015d68 <flatcc_builder_vector_count@@Base>:
   15d68:	ldr	r0, [r0, #32]
   15d6c:	ldr	r0, [r0, #20]
   15d70:	bx	lr

00015d74 <flatcc_builder_vector_edit@@Base>:
   15d74:	ldr	r0, [r0, #16]
   15d78:	bx	lr

00015d7c <flatcc_builder_create_offset_vector_direct@@Base>:
   15d7c:	mov	r3, #0
   15d80:	b	15d84 <flatcc_builder_create_offset_vector_direct@@Base+0x8>
   15d84:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   15d88:	add	fp, sp, #24
   15d8c:	sub	sp, sp, #80	; 0x50
   15d90:	mov	r8, r0
   15d94:	mov	r0, #0
   15d98:	cmn	r2, #-1073741823	; 0xc0000001
   15d9c:	bhi	15eec <flatcc_builder_create_offset_vector_direct@@Base+0x170>
   15da0:	mov	r9, r3
   15da4:	mov	r6, r2
   15da8:	mov	r7, r1
   15dac:	mov	r5, #4
   15db0:	mov	r0, r8
   15db4:	mov	r1, #4
   15db8:	bl	145bc <flatcc_builder_create_buffer@@Base+0x1cc>
   15dbc:	mov	r0, r6
   15dc0:	bl	14358 <flatcc_builder_embed_buffer@@Base+0x1dc>
   15dc4:	str	r6, [fp, #-28]	; 0xffffffe4
   15dc8:	lsl	r4, r6, #2
   15dcc:	mov	r0, r8
   15dd0:	mov	r1, r4
   15dd4:	mov	r2, #4
   15dd8:	bl	14344 <flatcc_builder_embed_buffer@@Base+0x1c8>
   15ddc:	str	r5, [sp, #16]
   15de0:	sub	r1, fp, #28
   15de4:	str	r1, [sp, #12]
   15de8:	str	r5, [sp, #4]
   15dec:	mov	r1, #1
   15df0:	str	r1, [sp, #8]
   15df4:	mov	r1, #0
   15df8:	cmp	r1, r6, lsl #2
   15dfc:	strne	r4, [sp, #24]
   15e00:	strne	r7, [sp, #20]
   15e04:	movne	r1, #2
   15e08:	strne	r1, [sp, #8]
   15e0c:	addne	r1, r4, #4
   15e10:	strne	r1, [sp, #4]
   15e14:	cmp	r0, #0
   15e18:	beq	15e48 <flatcc_builder_create_offset_vector_direct@@Base+0xcc>
   15e1c:	ldmib	sp, {r1, r2}
   15e20:	add	r1, r1, r0
   15e24:	str	r1, [sp, #4]
   15e28:	add	r1, sp, #4
   15e2c:	add	r1, r1, r2, lsl #3
   15e30:	movw	r3, #32470	; 0x7ed6
   15e34:	movt	r3, #1
   15e38:	str	r3, [r1, #8]
   15e3c:	str	r0, [r1, #12]
   15e40:	add	r0, r2, #1
   15e44:	str	r0, [sp, #8]
   15e48:	cmp	r6, #0
   15e4c:	beq	15ee0 <flatcc_builder_create_offset_vector_direct@@Base+0x164>
   15e50:	ldr	r0, [r8, #136]	; 0x88
   15e54:	ldr	r1, [sp, #4]
   15e58:	sub	r0, r1, r0
   15e5c:	sub	r4, r0, #4
   15e60:	mov	r5, r9
   15e64:	b	15e7c <flatcc_builder_create_offset_vector_direct@@Base+0x100>
   15e68:	sub	r4, r4, #4
   15e6c:	add	r7, r7, #4
   15e70:	add	r5, r5, #1
   15e74:	subs	r6, r6, #1
   15e78:	beq	15ee0 <flatcc_builder_create_offset_vector_direct@@Base+0x164>
   15e7c:	ldr	r0, [r7]
   15e80:	cmp	r0, #0
   15e84:	beq	15eac <flatcc_builder_create_offset_vector_direct@@Base+0x130>
   15e88:	add	r0, r4, r0
   15e8c:	bl	14358 <flatcc_builder_embed_buffer@@Base+0x1dc>
   15e90:	str	r0, [r7]
   15e94:	cmp	r9, #0
   15e98:	beq	15e68 <flatcc_builder_create_offset_vector_direct@@Base+0xec>
   15e9c:	ldrb	r0, [r5]
   15ea0:	cmp	r0, #0
   15ea4:	bne	15e68 <flatcc_builder_create_offset_vector_direct@@Base+0xec>
   15ea8:	b	15ef4 <flatcc_builder_create_offset_vector_direct@@Base+0x178>
   15eac:	cmp	r9, #0
   15eb0:	beq	15f14 <flatcc_builder_create_offset_vector_direct@@Base+0x198>
   15eb4:	ldrb	r0, [r5]
   15eb8:	cmp	r0, #0
   15ebc:	beq	15e68 <flatcc_builder_create_offset_vector_direct@@Base+0xec>
   15ec0:	movw	r0, #37651	; 0x9313
   15ec4:	movt	r0, #1
   15ec8:	movw	r1, #33000	; 0x80e8
   15ecc:	movt	r1, #1
   15ed0:	movw	r3, #37520	; 0x9290
   15ed4:	movt	r3, #1
   15ed8:	movw	r2, #1461	; 0x5b5
   15edc:	bl	12418 <__assert_fail@plt>
   15ee0:	add	r1, sp, #4
   15ee4:	mov	r0, r8
   15ee8:	bl	1435c <flatcc_builder_embed_buffer@@Base+0x1e0>
   15eec:	sub	sp, fp, #24
   15ef0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15ef4:	movw	r0, #37506	; 0x9282
   15ef8:	movt	r0, #1
   15efc:	movw	r1, #33000	; 0x80e8
   15f00:	movt	r1, #1
   15f04:	movw	r3, #37520	; 0x9290
   15f08:	movt	r3, #1
   15f0c:	movw	r2, #1457	; 0x5b1
   15f10:	bl	12418 <__assert_fail@plt>
   15f14:	movw	r0, #37518	; 0x928e
   15f18:	movt	r0, #1
   15f1c:	movw	r1, #33000	; 0x80e8
   15f20:	movt	r1, #1
   15f24:	movw	r3, #37520	; 0x9290
   15f28:	movt	r3, #1
   15f2c:	movw	r2, #1463	; 0x5b7
   15f30:	bl	12418 <__assert_fail@plt>

00015f34 <flatcc_builder_end_offset_vector_for_unions@@Base>:
   15f34:	push	{r4, r5, fp, lr}
   15f38:	add	fp, sp, #8
   15f3c:	mov	r3, r1
   15f40:	mov	r4, r0
   15f44:	ldr	r0, [r0, #32]
   15f48:	ldrh	r1, [r0, #14]
   15f4c:	cmp	r1, #5
   15f50:	bne	15f7c <flatcc_builder_end_offset_vector_for_unions@@Base+0x48>
   15f54:	ldr	r2, [r0, #20]
   15f58:	ldr	r1, [r4, #16]
   15f5c:	mov	r0, r4
   15f60:	bl	15d84 <flatcc_builder_create_offset_vector_direct@@Base+0x8>
   15f64:	mov	r5, r0
   15f68:	cmp	r0, #0
   15f6c:	movne	r0, r4
   15f70:	blne	14914 <flatcc_builder_end_buffer@@Base+0xc8>
   15f74:	mov	r0, r5
   15f78:	pop	{r4, r5, fp, pc}
   15f7c:	movw	r0, #34052	; 0x8504
   15f80:	movt	r0, #1
   15f84:	movw	r1, #33000	; 0x80e8
   15f88:	movt	r1, #1
   15f8c:	movw	r3, #35709	; 0x8b7d
   15f90:	movt	r3, #1
   15f94:	movw	r2, #1493	; 0x5d5
   15f98:	bl	12418 <__assert_fail@plt>

00015f9c <flatcc_builder_offset_vector_edit@@Base>:
   15f9c:	ldr	r0, [r0, #16]
   15fa0:	bx	lr

00015fa4 <flatcc_builder_offset_vector_count@@Base>:
   15fa4:	ldr	r0, [r0, #32]
   15fa8:	ldr	r0, [r0, #20]
   15fac:	bx	lr

00015fb0 <flatcc_builder_table_add_union@@Base>:
   15fb0:	push	{r4, r5, r6, r7, fp, lr}
   15fb4:	add	fp, sp, #16
   15fb8:	mov	r5, r0
   15fbc:	ldr	r0, [r0, #32]
   15fc0:	ldrh	r0, [r0, #14]
   15fc4:	cmp	r0, #3
   15fc8:	bne	1603c <flatcc_builder_table_add_union@@Base+0x8c>
   15fcc:	mov	r7, r3
   15fd0:	mov	r6, r1
   15fd4:	uxtb	r4, r2
   15fd8:	cmp	r3, #0
   15fdc:	beq	15fe8 <flatcc_builder_table_add_union@@Base+0x38>
   15fe0:	cmp	r4, #0
   15fe4:	beq	1605c <flatcc_builder_table_add_union@@Base+0xac>
   15fe8:	cmp	r7, #0
   15fec:	beq	16008 <flatcc_builder_table_add_union@@Base+0x58>
   15ff0:	mov	r0, r5
   15ff4:	mov	r1, r6
   15ff8:	bl	160bc <flatcc_builder_table_add_offset@@Base>
   15ffc:	cmp	r0, #0
   16000:	beq	1609c <flatcc_builder_table_add_union@@Base+0xec>
   16004:	str	r7, [r0]
   16008:	sub	r1, r6, #1
   1600c:	mov	r0, r5
   16010:	mov	r2, #1
   16014:	mov	r3, #1
   16018:	bl	16180 <flatcc_builder_table_add@@Base>
   1601c:	cmp	r0, #0
   16020:	beq	1607c <flatcc_builder_table_add_union@@Base+0xcc>
   16024:	mov	r5, r0
   16028:	mov	r0, r4
   1602c:	bl	16260 <flatcc_builder_table_add@@Base+0xe0>
   16030:	strb	r4, [r5]
   16034:	mov	r0, #0
   16038:	pop	{r4, r5, r6, r7, fp, pc}
   1603c:	movw	r0, #35069	; 0x88fd
   16040:	movt	r0, #1
   16044:	movw	r1, #33000	; 0x80e8
   16048:	movt	r1, #1
   1604c:	movw	r3, #35823	; 0x8bef
   16050:	movt	r3, #1
   16054:	movw	r2, #1518	; 0x5ee
   16058:	bl	12418 <__assert_fail@plt>
   1605c:	movw	r0, #35911	; 0x8c47
   16060:	movt	r0, #1
   16064:	movw	r1, #33000	; 0x80e8
   16068:	movt	r1, #1
   1606c:	movw	r3, #35823	; 0x8bef
   16070:	movt	r3, #1
   16074:	movw	r2, #1519	; 0x5ef
   16078:	bl	12418 <__assert_fail@plt>
   1607c:	movw	r0, #35955	; 0x8c73
   16080:	movt	r0, #1
   16084:	movw	r1, #33000	; 0x80e8
   16088:	movt	r1, #1
   1608c:	movw	r3, #35823	; 0x8bef
   16090:	movt	r3, #1
   16094:	movw	r2, #1526	; 0x5f6
   16098:	bl	12418 <__assert_fail@plt>
   1609c:	movw	r0, #35945	; 0x8c69
   160a0:	movt	r0, #1
   160a4:	movw	r1, #33000	; 0x80e8
   160a8:	movt	r1, #1
   160ac:	movw	r3, #35823	; 0x8bef
   160b0:	movt	r3, #1
   160b4:	movw	r2, #1522	; 0x5f2
   160b8:	bl	12418 <__assert_fail@plt>

000160bc <flatcc_builder_table_add_offset@@Base>:
   160bc:	push	{fp, lr}
   160c0:	mov	fp, sp
   160c4:	ldr	r2, [r0, #32]
   160c8:	ldrh	r2, [r2, #14]
   160cc:	cmp	r2, #3
   160d0:	bne	16120 <flatcc_builder_table_add_offset@@Base+0x64>
   160d4:	movw	r2, #32765	; 0x7ffd
   160d8:	cmp	r1, r2
   160dc:	bcs	16140 <flatcc_builder_table_add_offset@@Base+0x84>
   160e0:	ldr	r2, [r0, #4]
   160e4:	add	r2, r2, r1, lsl #1
   160e8:	ldrh	r2, [r2]
   160ec:	cmp	r2, #0
   160f0:	bne	16160 <flatcc_builder_table_add_offset@@Base+0xa4>
   160f4:	ldr	r2, [r0, #12]
   160f8:	eor	r2, r2, r1
   160fc:	movw	r3, #31153	; 0x79b1
   16100:	movt	r3, #40503	; 0x9e37
   16104:	mul	r2, r2, r3
   16108:	eor	r2, r2, #4
   1610c:	mul	r2, r2, r3
   16110:	str	r2, [r0, #12]
   16114:	uxth	r1, r1
   16118:	pop	{fp, lr}
   1611c:	b	16a88 <flatcc_builder_table_add_copy@@Base+0x40>
   16120:	movw	r0, #35069	; 0x88fd
   16124:	movt	r0, #1
   16128:	movw	r1, #33000	; 0x80e8
   1612c:	movt	r1, #1
   16130:	movw	r3, #36849	; 0x8ff1
   16134:	movt	r3, #1
   16138:	movw	r2, #1811	; 0x713
   1613c:	bl	12418 <__assert_fail@plt>
   16140:	movw	r0, #36721	; 0x8f71
   16144:	movt	r0, #1
   16148:	movw	r1, #33000	; 0x80e8
   1614c:	movt	r1, #1
   16150:	movw	r3, #36849	; 0x8ff1
   16154:	movt	r3, #1
   16158:	movw	r2, #1812	; 0x714
   1615c:	bl	12418 <__assert_fail@plt>
   16160:	movw	r0, #37518	; 0x928e
   16164:	movt	r0, #1
   16168:	movw	r1, #33000	; 0x80e8
   1616c:	movt	r1, #1
   16170:	movw	r3, #36849	; 0x8ff1
   16174:	movt	r3, #1
   16178:	movw	r2, #1819	; 0x71b
   1617c:	bl	12418 <__assert_fail@plt>

00016180 <flatcc_builder_table_add@@Base>:
   16180:	push	{fp, lr}
   16184:	mov	fp, sp
   16188:	mov	ip, r3
   1618c:	ldr	r3, [r0, #32]
   16190:	ldrh	r3, [r3, #14]
   16194:	cmp	r3, #3
   16198:	bne	16200 <flatcc_builder_table_add@@Base+0x80>
   1619c:	movw	r3, #32765	; 0x7ffd
   161a0:	cmp	r1, r3
   161a4:	bcs	16220 <flatcc_builder_table_add@@Base+0xa0>
   161a8:	mov	lr, r2
   161ac:	ldrh	r3, [r0, #130]	; 0x82
   161b0:	cmp	r3, ip
   161b4:	strhcc	ip, [r0, #130]	; 0x82
   161b8:	ldr	r3, [r0, #4]
   161bc:	add	r3, r3, r1, lsl #1
   161c0:	ldrh	r3, [r3]
   161c4:	cmp	r3, #0
   161c8:	bne	16240 <flatcc_builder_table_add@@Base+0xc0>
   161cc:	ldr	r3, [r0, #12]
   161d0:	eor	r3, r3, r1
   161d4:	movw	r2, #31153	; 0x79b1
   161d8:	movt	r2, #40503	; 0x9e37
   161dc:	mul	r3, r3, r2
   161e0:	eor	r3, r3, lr
   161e4:	mul	r2, r3, r2
   161e8:	str	r2, [r0, #12]
   161ec:	uxth	r3, r1
   161f0:	mov	r1, lr
   161f4:	mov	r2, ip
   161f8:	pop	{fp, lr}
   161fc:	b	1697c <flatcc_builder_string_len@@Base+0xc>
   16200:	movw	r0, #35069	; 0x88fd
   16204:	movt	r0, #1
   16208:	movw	r1, #33000	; 0x80e8
   1620c:	movt	r1, #1
   16210:	movw	r3, #36647	; 0x8f27
   16214:	movt	r3, #1
   16218:	movw	r2, #1773	; 0x6ed
   1621c:	bl	12418 <__assert_fail@plt>
   16220:	movw	r0, #36721	; 0x8f71
   16224:	movt	r0, #1
   16228:	movw	r1, #33000	; 0x80e8
   1622c:	movt	r1, #1
   16230:	movw	r3, #36647	; 0x8f27
   16234:	movt	r3, #1
   16238:	movw	r2, #1774	; 0x6ee
   1623c:	bl	12418 <__assert_fail@plt>
   16240:	movw	r0, #37518	; 0x928e
   16244:	movt	r0, #1
   16248:	movw	r1, #33000	; 0x80e8
   1624c:	movt	r1, #1
   16250:	movw	r3, #36647	; 0x8f27
   16254:	movt	r3, #1
   16258:	movw	r2, #1784	; 0x6f8
   1625c:	bl	12418 <__assert_fail@plt>
   16260:	bx	lr

00016264 <flatcc_builder_table_add_union_vector@@Base>:
   16264:	push	{r4, r5, r6, r7, fp, lr}
   16268:	add	fp, sp, #16
   1626c:	mov	r6, r0
   16270:	ldr	r0, [r0, #32]
   16274:	ldrh	r0, [r0, #14]
   16278:	cmp	r0, #3
   1627c:	bne	162e8 <flatcc_builder_table_add_union_vector@@Base+0x84>
   16280:	mov	r4, r3
   16284:	mov	r7, r2
   16288:	mov	r5, r1
   1628c:	cmp	r2, #0
   16290:	mov	r0, r2
   16294:	movwne	r0, #1
   16298:	clz	r1, r3
   1629c:	lsr	r1, r1, #5
   162a0:	teq	r1, r0
   162a4:	beq	16308 <flatcc_builder_table_add_union_vector@@Base+0xa4>
   162a8:	cmp	r7, #0
   162ac:	beq	162e0 <flatcc_builder_table_add_union_vector@@Base+0x7c>
   162b0:	sub	r1, r5, #1
   162b4:	mov	r0, r6
   162b8:	bl	160bc <flatcc_builder_table_add_offset@@Base>
   162bc:	cmp	r0, #0
   162c0:	beq	16328 <flatcc_builder_table_add_union_vector@@Base+0xc4>
   162c4:	str	r7, [r0]
   162c8:	mov	r0, r6
   162cc:	mov	r1, r5
   162d0:	bl	160bc <flatcc_builder_table_add_offset@@Base>
   162d4:	cmp	r0, #0
   162d8:	beq	16348 <flatcc_builder_table_add_union_vector@@Base+0xe4>
   162dc:	str	r4, [r0]
   162e0:	mov	r0, #0
   162e4:	pop	{r4, r5, r6, r7, fp, pc}
   162e8:	movw	r0, #35069	; 0x88fd
   162ec:	movt	r0, #1
   162f0:	movw	r1, #33000	; 0x80e8
   162f4:	movt	r1, #1
   162f8:	movw	r3, #35967	; 0x8c7f
   162fc:	movt	r3, #1
   16300:	mov	r2, #1536	; 0x600
   16304:	bl	12418 <__assert_fail@plt>
   16308:	movw	r0, #36066	; 0x8ce2
   1630c:	movt	r0, #1
   16310:	movw	r1, #33000	; 0x80e8
   16314:	movt	r1, #1
   16318:	movw	r3, #35967	; 0x8c7f
   1631c:	movt	r3, #1
   16320:	movw	r2, #1537	; 0x601
   16324:	bl	12418 <__assert_fail@plt>
   16328:	movw	r0, #35945	; 0x8c69
   1632c:	movt	r0, #1
   16330:	movw	r1, #33000	; 0x80e8
   16334:	movt	r1, #1
   16338:	movw	r3, #35967	; 0x8c7f
   1633c:	movt	r3, #1
   16340:	movw	r2, #1540	; 0x604
   16344:	bl	12418 <__assert_fail@plt>
   16348:	movw	r0, #35945	; 0x8c69
   1634c:	movt	r0, #1
   16350:	movw	r1, #33000	; 0x80e8
   16354:	movt	r1, #1
   16358:	movw	r3, #35967	; 0x8c7f
   1635c:	movt	r3, #1
   16360:	movw	r2, #1544	; 0x608
   16364:	bl	12418 <__assert_fail@plt>

00016368 <flatcc_builder_create_union_vector@@Base>:
   16368:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1636c:	add	fp, sp, #24
   16370:	sub	sp, sp, #16
   16374:	mov	r7, r3
   16378:	mov	r6, r2
   1637c:	mov	r4, r1
   16380:	mov	r5, r0
   16384:	mov	r0, #0
   16388:	str	r0, [r5]
   1638c:	str	r0, [r5, #4]
   16390:	mov	r0, r1
   16394:	bl	15140 <flatcc_builder_start_offset_vector@@Base>
   16398:	cmp	r0, #0
   1639c:	beq	163a8 <flatcc_builder_create_union_vector@@Base+0x40>
   163a0:	sub	sp, fp, #24
   163a4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   163a8:	mov	r0, r4
   163ac:	mov	r1, r7
   163b0:	bl	14c8c <flatcc_builder_extend_offset_vector@@Base>
   163b4:	cmp	r0, #0
   163b8:	beq	163a0 <flatcc_builder_create_union_vector@@Base+0x38>
   163bc:	mov	r0, r4
   163c0:	mov	r1, r7
   163c4:	bl	14a04 <flatcc_builder_start_struct@@Base+0x84>
   163c8:	cmp	r0, #0
   163cc:	beq	163a0 <flatcc_builder_create_union_vector@@Base+0x38>
   163d0:	mov	r8, r0
   163d4:	mov	r0, r4
   163d8:	bl	15f9c <flatcc_builder_offset_vector_edit@@Base>
   163dc:	mov	ip, r0
   163e0:	cmp	r7, #0
   163e4:	beq	16414 <flatcc_builder_create_union_vector@@Base+0xac>
   163e8:	add	r0, r6, #4
   163ec:	mov	r1, r8
   163f0:	mov	r2, ip
   163f4:	mov	r6, r7
   163f8:	ldrb	r3, [r0, #-4]
   163fc:	strb	r3, [r1], #1
   16400:	ldr	r3, [r0]
   16404:	str	r3, [r2], #4
   16408:	add	r0, r0, #8
   1640c:	subs	r6, r6, #1
   16410:	bne	163f8 <flatcc_builder_create_union_vector@@Base+0x90>
   16414:	str	r7, [sp]
   16418:	add	r0, sp, #8
   1641c:	mov	r1, r4
   16420:	mov	r2, r8
   16424:	mov	r3, ip
   16428:	bl	16448 <flatcc_builder_create_union_vector_direct@@Base>
   1642c:	ldr	r0, [sp, #8]
   16430:	ldr	r1, [sp, #12]
   16434:	stm	r5, {r0, r1}
   16438:	mov	r0, r4
   1643c:	bl	14914 <flatcc_builder_end_buffer@@Base+0xc8>
   16440:	sub	sp, fp, #24
   16444:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}

00016448 <flatcc_builder_create_union_vector_direct@@Base>:
   16448:	push	{r4, r5, r6, r7, fp, lr}
   1644c:	add	fp, sp, #16
   16450:	sub	sp, sp, #8
   16454:	mov	r5, r2
   16458:	mov	r6, r1
   1645c:	mov	r4, r0
   16460:	mov	r0, #0
   16464:	str	r0, [r4]
   16468:	str	r0, [r4, #4]
   1646c:	ldr	r7, [fp, #8]
   16470:	mov	r0, r1
   16474:	mov	r1, r3
   16478:	mov	r2, r7
   1647c:	mov	r3, r5
   16480:	bl	15d84 <flatcc_builder_create_offset_vector_direct@@Base+0x8>
   16484:	str	r0, [r4, #4]
   16488:	cmp	r0, #0
   1648c:	beq	164b8 <flatcc_builder_create_union_vector_direct@@Base+0x70>
   16490:	mvn	r0, #0
   16494:	mov	r1, #1
   16498:	str	r1, [sp]
   1649c:	str	r0, [sp, #4]
   164a0:	mov	r0, r6
   164a4:	mov	r1, r5
   164a8:	mov	r2, r7
   164ac:	mov	r3, #1
   164b0:	bl	15bdc <flatcc_builder_create_vector@@Base>
   164b4:	str	r0, [r4]
   164b8:	sub	sp, fp, #16
   164bc:	pop	{r4, r5, r6, r7, fp, pc}

000164c0 <flatcc_builder_start_union_vector@@Base>:
   164c0:	push	{r4, r5, fp, lr}
   164c4:	add	fp, sp, #8
   164c8:	mov	r4, r0
   164cc:	mov	r1, #4
   164d0:	bl	14754 <flatcc_builder_start_buffer@@Base+0xbc>
   164d4:	mvn	r5, #0
   164d8:	cmp	r0, #0
   164dc:	beq	164e8 <flatcc_builder_start_union_vector@@Base+0x28>
   164e0:	mov	r0, r5
   164e4:	pop	{r4, r5, fp, pc}
   164e8:	ldr	r0, [r4, #32]
   164ec:	mov	r1, #8
   164f0:	str	r1, [r0, #16]
   164f4:	ldr	r0, [r4, #32]
   164f8:	mov	r5, #0
   164fc:	str	r5, [r0, #20]
   16500:	ldr	r0, [r4, #32]
   16504:	mov	r1, #7
   16508:	strh	r1, [r0, #14]
   1650c:	mov	r0, r4
   16510:	mvn	r1, #3
   16514:	bl	149cc <flatcc_builder_start_struct@@Base+0x4c>
   16518:	mov	r0, r5
   1651c:	pop	{r4, r5, fp, pc}

00016520 <flatcc_builder_end_union_vector@@Base>:
   16520:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   16524:	add	fp, sp, #24
   16528:	sub	sp, sp, #16
   1652c:	mov	r9, r0
   16530:	mov	r0, #0
   16534:	str	r0, [r9]
   16538:	str	r0, [r9, #4]
   1653c:	ldr	r0, [r1, #32]
   16540:	ldrh	r0, [r0, #14]
   16544:	cmp	r0, #7
   16548:	bne	165e8 <flatcc_builder_end_union_vector@@Base+0xc8>
   1654c:	mov	r4, r1
   16550:	mov	r0, r1
   16554:	bl	16608 <flatcc_builder_union_vector_count@@Base>
   16558:	mov	r6, r0
   1655c:	add	r1, r0, r0, lsl #2
   16560:	mov	r0, r4
   16564:	bl	14a04 <flatcc_builder_start_struct@@Base+0x84>
   16568:	cmp	r0, #0
   1656c:	beq	165e0 <flatcc_builder_end_union_vector@@Base+0xc0>
   16570:	mov	r7, r0
   16574:	add	r8, r0, r6, lsl #2
   16578:	mov	r0, r4
   1657c:	bl	16614 <flatcc_builder_union_vector_edit@@Base>
   16580:	cmp	r6, #0
   16584:	beq	165b4 <flatcc_builder_end_union_vector@@Base+0x94>
   16588:	add	r0, r0, #4
   1658c:	mov	r1, r8
   16590:	mov	r2, r7
   16594:	mov	r3, r6
   16598:	ldrb	r5, [r0, #-4]
   1659c:	strb	r5, [r1], #1
   165a0:	ldr	r5, [r0]
   165a4:	str	r5, [r2], #4
   165a8:	add	r0, r0, #8
   165ac:	subs	r3, r3, #1
   165b0:	bne	16598 <flatcc_builder_end_union_vector@@Base+0x78>
   165b4:	str	r6, [sp]
   165b8:	add	r0, sp, #8
   165bc:	mov	r1, r4
   165c0:	mov	r2, r8
   165c4:	mov	r3, r7
   165c8:	bl	16448 <flatcc_builder_create_union_vector_direct@@Base>
   165cc:	ldr	r0, [sp, #8]
   165d0:	ldr	r1, [sp, #12]
   165d4:	stm	r9, {r0, r1}
   165d8:	mov	r0, r4
   165dc:	bl	14914 <flatcc_builder_end_buffer@@Base+0xc8>
   165e0:	sub	sp, fp, #24
   165e4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   165e8:	movw	r0, #36106	; 0x8d0a
   165ec:	movt	r0, #1
   165f0:	movw	r1, #33000	; 0x80e8
   165f4:	movt	r1, #1
   165f8:	movw	r3, #36156	; 0x8d3c
   165fc:	movt	r3, #1
   16600:	movw	r2, #1617	; 0x651
   16604:	bl	12418 <__assert_fail@plt>

00016608 <flatcc_builder_union_vector_count@@Base>:
   16608:	ldr	r0, [r0, #32]
   1660c:	ldr	r0, [r0, #20]
   16610:	bx	lr

00016614 <flatcc_builder_union_vector_edit@@Base>:
   16614:	ldr	r0, [r0, #16]
   16618:	bx	lr

0001661c <flatcc_builder_extend_union_vector@@Base>:
   1661c:	push	{r4, r5, fp, lr}
   16620:	add	fp, sp, #8
   16624:	mov	r5, r1
   16628:	mov	r4, r0
   1662c:	mvn	r2, #-536870912	; 0xe0000000
   16630:	bl	14b08 <flatcc_builder_extend_vector@@Base+0x44>
   16634:	cmp	r0, #0
   16638:	movne	r0, #0
   1663c:	popne	{r4, r5, fp, pc}
   16640:	lsl	r1, r5, #3
   16644:	mov	r0, r4
   16648:	pop	{r4, r5, fp, lr}
   1664c:	b	14a04 <flatcc_builder_start_struct@@Base+0x84>

00016650 <flatcc_builder_truncate_union_vector@@Base>:
   16650:	push	{fp, lr}
   16654:	mov	fp, sp
   16658:	ldr	r2, [r0, #32]
   1665c:	ldrh	r3, [r2, #14]
   16660:	cmp	r3, #7
   16664:	bne	16694 <flatcc_builder_truncate_union_vector@@Base+0x44>
   16668:	ldr	r3, [r2, #20]
   1666c:	cmp	r3, r1
   16670:	bcc	166b4 <flatcc_builder_truncate_union_vector@@Base+0x64>
   16674:	sub	r3, r3, r1
   16678:	str	r3, [r2, #20]
   1667c:	ldr	r2, [r0, #32]
   16680:	ldr	r2, [r2, #16]
   16684:	mul	r1, r2, r1
   16688:	bl	14f94 <flatcc_builder_truncate_vector@@Base+0x84>
   1668c:	mov	r0, #0
   16690:	pop	{fp, pc}
   16694:	movw	r0, #36106	; 0x8d0a
   16698:	movt	r0, #1
   1669c:	movw	r1, #33000	; 0x80e8
   166a0:	movt	r1, #1
   166a4:	movw	r3, #36239	; 0x8d8f
   166a8:	movt	r3, #1
   166ac:	movw	r2, #1665	; 0x681
   166b0:	bl	12418 <__assert_fail@plt>
   166b4:	movw	r0, #34670	; 0x876e
   166b8:	movt	r0, #1
   166bc:	movw	r1, #33000	; 0x80e8
   166c0:	movt	r1, #1
   166c4:	movw	r3, #36239	; 0x8d8f
   166c8:	movt	r3, #1
   166cc:	movw	r2, #1666	; 0x682
   166d0:	bl	12418 <__assert_fail@plt>

000166d4 <flatcc_builder_union_vector_push@@Base>:
   166d4:	push	{r4, r5, r6, sl, fp, lr}
   166d8:	add	fp, sp, #16
   166dc:	mov	r4, r2
   166e0:	mov	r5, r1
   166e4:	ldr	r1, [r0, #32]
   166e8:	ldrh	r2, [r1, #14]
   166ec:	cmp	r2, #7
   166f0:	bne	1672c <flatcc_builder_union_vector_push@@Base+0x58>
   166f4:	ldr	r2, [r1, #20]
   166f8:	mov	r6, #0
   166fc:	cmn	r2, #-536870911	; 0xe0000001
   16700:	beq	16724 <flatcc_builder_union_vector_push@@Base+0x50>
   16704:	add	r2, r2, #1
   16708:	str	r2, [r1, #20]
   1670c:	mov	r1, #8
   16710:	bl	14a04 <flatcc_builder_start_struct@@Base+0x84>
   16714:	cmp	r0, #0
   16718:	strne	r5, [r0]
   1671c:	strne	r4, [r0, #4]
   16720:	movne	r6, r0
   16724:	mov	r0, r6
   16728:	pop	{r4, r5, r6, sl, fp, pc}
   1672c:	movw	r0, #36106	; 0x8d0a
   16730:	movt	r0, #1
   16734:	movw	r1, #33000	; 0x80e8
   16738:	movt	r1, #1
   1673c:	movw	r3, #36308	; 0x8dd4
   16740:	movt	r3, #1
   16744:	movw	r2, #1677	; 0x68d
   16748:	bl	12418 <__assert_fail@plt>

0001674c <flatcc_builder_append_union_vector@@Base>:
   1674c:	push	{r4, r5, r6, sl, fp, lr}
   16750:	add	fp, sp, #16
   16754:	mov	r6, r0
   16758:	ldr	r0, [r0, #32]
   1675c:	ldrh	r0, [r0, #14]
   16760:	cmp	r0, #7
   16764:	bne	167a4 <flatcc_builder_append_union_vector@@Base+0x58>
   16768:	mov	r5, r2
   1676c:	mov	r4, r1
   16770:	mov	r0, r6
   16774:	mov	r1, r2
   16778:	mvn	r2, #-536870912	; 0xe0000000
   1677c:	bl	14b08 <flatcc_builder_extend_vector@@Base+0x44>
   16780:	cmp	r0, #0
   16784:	beq	16790 <flatcc_builder_append_union_vector@@Base+0x44>
   16788:	mov	r0, #0
   1678c:	pop	{r4, r5, r6, sl, fp, pc}
   16790:	lsl	r2, r5, #3
   16794:	mov	r0, r6
   16798:	mov	r1, r4
   1679c:	pop	{r4, r5, r6, sl, fp, lr}
   167a0:	b	14bd0 <flatcc_builder_vector_push@@Base+0x80>
   167a4:	movw	r0, #36106	; 0x8d0a
   167a8:	movt	r0, #1
   167ac:	movw	r1, #33000	; 0x80e8
   167b0:	movt	r1, #1
   167b4:	movw	r3, #36417	; 0x8e41
   167b8:	movt	r3, #1
   167bc:	movw	r2, #1692	; 0x69c
   167c0:	bl	12418 <__assert_fail@plt>

000167c4 <flatcc_builder_create_string@@Base>:
   167c4:	push	{r4, r5, r6, r7, fp, lr}
   167c8:	add	fp, sp, #16
   167cc:	sub	sp, sp, #80	; 0x50
   167d0:	mov	r5, r2
   167d4:	mov	r6, r1
   167d8:	mov	r4, r0
   167dc:	mov	r0, r2
   167e0:	bl	14358 <flatcc_builder_embed_buffer@@Base+0x1dc>
   167e4:	str	r5, [fp, #-20]	; 0xffffffec
   167e8:	add	r1, r5, #1
   167ec:	mov	r7, #4
   167f0:	mov	r0, r4
   167f4:	mov	r2, #4
   167f8:	bl	14344 <flatcc_builder_embed_buffer@@Base+0x1c8>
   167fc:	str	r7, [sp, #16]
   16800:	sub	r1, fp, #20
   16804:	str	r1, [sp, #12]
   16808:	str	r7, [sp, #4]
   1680c:	mov	r1, #1
   16810:	str	r1, [sp, #8]
   16814:	add	r0, r0, #1
   16818:	cmp	r5, #0
   1681c:	strne	r5, [sp, #24]
   16820:	strne	r6, [sp, #20]
   16824:	movne	r1, #2
   16828:	strne	r1, [sp, #8]
   1682c:	addne	r1, r5, #4
   16830:	strne	r1, [sp, #4]
   16834:	cmp	r0, #0
   16838:	beq	16868 <flatcc_builder_create_string@@Base+0xa4>
   1683c:	ldmib	sp, {r1, r2}
   16840:	add	r1, r1, r0
   16844:	str	r1, [sp, #4]
   16848:	add	r1, sp, #4
   1684c:	add	r1, r1, r2, lsl #3
   16850:	movw	r3, #32470	; 0x7ed6
   16854:	movt	r3, #1
   16858:	str	r3, [r1, #8]
   1685c:	str	r0, [r1, #12]
   16860:	add	r0, r2, #1
   16864:	str	r0, [sp, #8]
   16868:	add	r1, sp, #4
   1686c:	mov	r0, r4
   16870:	bl	1435c <flatcc_builder_embed_buffer@@Base+0x1e0>
   16874:	sub	sp, fp, #16
   16878:	pop	{r4, r5, r6, r7, fp, pc}

0001687c <flatcc_builder_create_string_str@@Base>:
   1687c:	push	{r4, r5, fp, lr}
   16880:	add	fp, sp, #8
   16884:	mov	r4, r1
   16888:	mov	r5, r0
   1688c:	mov	r0, r1
   16890:	bl	123dc <strlen@plt>
   16894:	mov	r2, r0
   16898:	mov	r0, r5
   1689c:	mov	r1, r4
   168a0:	pop	{r4, r5, fp, lr}
   168a4:	b	167c4 <flatcc_builder_create_string@@Base>

000168a8 <flatcc_builder_create_string_strn@@Base>:
   168a8:	push	{r4, r5, fp, lr}
   168ac:	add	fp, sp, #8
   168b0:	mov	r4, r1
   168b4:	mov	r5, r0
   168b8:	mov	r0, r1
   168bc:	mov	r1, r2
   168c0:	bl	14ee4 <flatcc_builder_append_string_strn@@Base+0x30>
   168c4:	mov	r2, r0
   168c8:	mov	r0, r5
   168cc:	mov	r1, r4
   168d0:	pop	{r4, r5, fp, lr}
   168d4:	b	167c4 <flatcc_builder_create_string@@Base>

000168d8 <flatcc_builder_end_string@@Base>:
   168d8:	push	{r4, r5, fp, lr}
   168dc:	add	fp, sp, #8
   168e0:	mov	r4, r0
   168e4:	ldr	r0, [r0, #32]
   168e8:	ldrh	r1, [r0, #14]
   168ec:	cmp	r1, #6
   168f0:	bne	16928 <flatcc_builder_end_string@@Base+0x50>
   168f4:	ldr	r2, [r4, #20]
   168f8:	ldr	r0, [r0, #20]
   168fc:	cmp	r0, r2
   16900:	bne	16948 <flatcc_builder_end_string@@Base+0x70>
   16904:	ldr	r1, [r4, #16]
   16908:	mov	r0, r4
   1690c:	bl	167c4 <flatcc_builder_create_string@@Base>
   16910:	mov	r5, r0
   16914:	cmp	r0, #0
   16918:	movne	r0, r4
   1691c:	blne	14914 <flatcc_builder_end_buffer@@Base+0xc8>
   16920:	mov	r0, r5
   16924:	pop	{r4, r5, fp, pc}
   16928:	movw	r0, #34317	; 0x860d
   1692c:	movt	r0, #1
   16930:	movw	r1, #33000	; 0x80e8
   16934:	movt	r1, #1
   16938:	movw	r3, #36544	; 0x8ec0
   1693c:	movt	r3, #1
   16940:	movw	r2, #1732	; 0x6c4
   16944:	bl	12418 <__assert_fail@plt>
   16948:	movw	r0, #36611	; 0x8f03
   1694c:	movt	r0, #1
   16950:	movw	r1, #33000	; 0x80e8
   16954:	movt	r1, #1
   16958:	movw	r3, #36544	; 0x8ec0
   1695c:	movt	r3, #1
   16960:	movw	r2, #1733	; 0x6c5
   16964:	bl	12418 <__assert_fail@plt>

00016968 <flatcc_builder_string_edit@@Base>:
   16968:	ldr	r0, [r0, #16]
   1696c:	bx	lr

00016970 <flatcc_builder_string_len@@Base>:
   16970:	ldr	r0, [r0, #32]
   16974:	ldr	r0, [r0, #20]
   16978:	bx	lr
   1697c:	push	{r4, r5, r6, sl, fp, lr}
   16980:	add	fp, sp, #16
   16984:	mov	r5, r3
   16988:	mov	r4, r0
   1698c:	ldr	r0, [r0, #20]
   16990:	ldr	r3, [r4, #24]
   16994:	add	r0, r2, r0
   16998:	sub	r0, r0, #1
   1699c:	rsb	r2, r2, #0
   169a0:	and	r6, r0, r2
   169a4:	add	r0, r6, r1
   169a8:	str	r0, [r4, #20]
   169ac:	cmp	r0, r3
   169b0:	bcc	169d4 <flatcc_builder_string_len@@Base+0x64>
   169b4:	add	r1, r0, #1
   169b8:	mov	r0, r4
   169bc:	movw	r2, #65532	; 0xfffc
   169c0:	bl	16e20 <flatcc_builder_get_emit_context@@Base+0x18>
   169c4:	mov	r1, r0
   169c8:	mov	r0, #0
   169cc:	cmp	r1, #0
   169d0:	popne	{r4, r5, r6, sl, fp, pc}
   169d4:	ldr	r0, [r4, #4]
   169d8:	add	r0, r0, r5, lsl #1
   169dc:	add	r1, r6, #4
   169e0:	strh	r1, [r0]
   169e4:	ldrh	r0, [r4, #8]
   169e8:	cmp	r0, r5
   169ec:	addls	r0, r5, #1
   169f0:	strhls	r0, [r4, #8]
   169f4:	ldr	r0, [r4, #16]
   169f8:	add	r0, r0, r6
   169fc:	pop	{r4, r5, r6, sl, fp, pc}

00016a00 <flatcc_builder_table_edit@@Base>:
   16a00:	push	{fp, lr}
   16a04:	mov	fp, sp
   16a08:	ldr	r2, [r0, #32]
   16a0c:	ldrh	r2, [r2, #14]
   16a10:	cmp	r2, #3
   16a14:	ldreq	r2, [r0, #16]
   16a18:	ldreq	r0, [r0, #20]
   16a1c:	addeq	r0, r2, r0
   16a20:	subeq	r0, r0, r1
   16a24:	popeq	{fp, pc}
   16a28:	movw	r0, #35069	; 0x88fd
   16a2c:	movt	r0, #1
   16a30:	movw	r1, #33000	; 0x80e8
   16a34:	movt	r1, #1
   16a38:	movw	r3, #36789	; 0x8fb5
   16a3c:	movt	r3, #1
   16a40:	movw	r2, #1794	; 0x702
   16a44:	bl	12418 <__assert_fail@plt>

00016a48 <flatcc_builder_table_add_copy@@Base>:
   16a48:	push	{r4, r5, r6, sl, fp, lr}
   16a4c:	add	fp, sp, #16
   16a50:	mov	r4, r3
   16a54:	mov	r5, r2
   16a58:	ldr	r3, [fp, #8]
   16a5c:	mov	r2, r4
   16a60:	bl	16180 <flatcc_builder_table_add@@Base>
   16a64:	mov	r6, r0
   16a68:	cmp	r0, #0
   16a6c:	beq	16a80 <flatcc_builder_table_add_copy@@Base+0x38>
   16a70:	mov	r0, r6
   16a74:	mov	r1, r5
   16a78:	mov	r2, r4
   16a7c:	bl	12388 <memcpy@plt>
   16a80:	mov	r0, r6
   16a84:	pop	{r4, r5, r6, sl, fp, pc}
   16a88:	push	{r4, r5, r6, r7, fp, lr}
   16a8c:	add	fp, sp, #16
   16a90:	mov	r5, r1
   16a94:	mov	r4, r0
   16a98:	ldr	r0, [r0, #20]
   16a9c:	ldr	r1, [r4, #24]
   16aa0:	add	r0, r0, #3
   16aa4:	bic	r7, r0, #3
   16aa8:	add	r6, r7, #4
   16aac:	str	r6, [r4, #20]
   16ab0:	cmp	r6, r1
   16ab4:	bls	16ad8 <flatcc_builder_table_add_copy@@Base+0x90>
   16ab8:	mov	r0, r4
   16abc:	mov	r1, r6
   16ac0:	movw	r2, #65532	; 0xfffc
   16ac4:	bl	16e20 <flatcc_builder_get_emit_context@@Base+0x18>
   16ac8:	mov	r1, r0
   16acc:	mov	r0, #0
   16ad0:	cmp	r1, #0
   16ad4:	popne	{r4, r5, r6, r7, fp, pc}
   16ad8:	ldr	r0, [r4, #4]
   16adc:	add	r0, r0, r5, lsl #1
   16ae0:	strh	r6, [r0]
   16ae4:	ldrh	r0, [r4, #8]
   16ae8:	cmp	r0, r5
   16aec:	addls	r0, r5, #1
   16af0:	strhls	r0, [r4, #8]
   16af4:	ldr	r0, [r4]
   16af8:	add	r1, r0, #2
   16afc:	str	r1, [r4]
   16b00:	strh	r7, [r0]
   16b04:	ldr	r0, [r4, #16]
   16b08:	add	r0, r0, r7
   16b0c:	pop	{r4, r5, r6, r7, fp, pc}

00016b10 <flatcc_builder_push_buffer_alignment@@Base>:
   16b10:	ldrh	r1, [r0, #128]	; 0x80
   16b14:	mov	r2, #4
   16b18:	strh	r2, [r0, #128]	; 0x80
   16b1c:	mov	r0, r1
   16b20:	bx	lr

00016b24 <flatcc_builder_pop_buffer_alignment@@Base>:
   16b24:	b	145bc <flatcc_builder_create_buffer@@Base+0x1cc>

00016b28 <flatcc_builder_get_buffer_alignment@@Base>:
   16b28:	ldrh	r0, [r0, #128]	; 0x80
   16b2c:	bx	lr

00016b30 <flatcc_builder_set_vtable_clustering@@Base>:
   16b30:	clz	r1, r1
   16b34:	lsr	r1, r1, #5
   16b38:	str	r1, [r0, #180]	; 0xb4
   16b3c:	bx	lr

00016b40 <flatcc_builder_set_block_align@@Base>:
   16b40:	strh	r1, [r0, #132]	; 0x84
   16b44:	bx	lr

00016b48 <flatcc_builder_get_level@@Base>:
   16b48:	ldr	r0, [r0, #156]	; 0x9c
   16b4c:	bx	lr

00016b50 <flatcc_builder_set_max_level@@Base>:
   16b50:	str	r1, [r0, #176]	; 0xb0
   16b54:	ldr	r2, [r0, #160]	; 0xa0
   16b58:	cmp	r2, r1
   16b5c:	strlt	r1, [r0, #160]	; 0xa0
   16b60:	bx	lr

00016b64 <flatcc_builder_get_buffer_size@@Base>:
   16b64:	ldr	r1, [r0, #136]	; 0x88
   16b68:	ldr	r0, [r0, #140]	; 0x8c
   16b6c:	sub	r0, r0, r1
   16b70:	bx	lr

00016b74 <flatcc_builder_get_buffer_start@@Base>:
   16b74:	ldr	r0, [r0, #136]	; 0x88
   16b78:	bx	lr

00016b7c <flatcc_builder_get_buffer_end@@Base>:
   16b7c:	ldr	r0, [r0, #140]	; 0x8c
   16b80:	bx	lr

00016b84 <flatcc_builder_set_vtable_cache_limit@@Base>:
   16b84:	str	r1, [r0, #172]	; 0xac
   16b88:	bx	lr

00016b8c <flatcc_builder_set_identifier@@Base>:
   16b8c:	movw	r2, #32470	; 0x7ed6
   16b90:	movt	r2, #1
   16b94:	cmp	r1, #0
   16b98:	movne	r2, r1
   16b9c:	ldr	r1, [r2]
   16ba0:	str	r1, [r0, #168]	; 0xa8
   16ba4:	bx	lr

00016ba8 <flatcc_builder_get_type@@Base>:
   16ba8:	ldr	r0, [r0, #32]
   16bac:	cmp	r0, #0
   16bb0:	ldrhne	r0, [r0, #14]
   16bb4:	moveq	r0, #0
   16bb8:	bx	lr

00016bbc <flatcc_builder_get_type_at@@Base>:
   16bbc:	mov	r2, r0
   16bc0:	mov	r0, #0
   16bc4:	cmp	r1, #1
   16bc8:	blt	16bec <flatcc_builder_get_type_at@@Base+0x30>
   16bcc:	ldr	r3, [r2, #156]	; 0x9c
   16bd0:	cmp	r3, r1
   16bd4:	bxlt	lr
   16bd8:	sub	r0, r1, r3
   16bdc:	add	r0, r0, r0, lsl #3
   16be0:	ldr	r1, [r2, #32]
   16be4:	add	r0, r1, r0, lsl #2
   16be8:	ldrh	r0, [r0, #14]
   16bec:	bx	lr

00016bf0 <flatcc_builder_get_direct_buffer@@Base>:
   16bf0:	ldr	r2, [r0, #184]	; 0xb8
   16bf4:	cmp	r2, #0
   16bf8:	beq	16c04 <flatcc_builder_get_direct_buffer@@Base+0x14>
   16bfc:	add	r0, r0, #188	; 0xbc
   16c00:	b	16c18 <flatcc_builder_get_direct_buffer@@Base+0x28>
   16c04:	cmp	r1, #0
   16c08:	movne	r0, #0
   16c0c:	strne	r0, [r1]
   16c10:	mov	r0, #0
   16c14:	bx	lr
   16c18:	ldm	r0, {r2, r3}
   16c1c:	cmp	r2, r3
   16c20:	beq	16c34 <flatcc_builder_get_direct_buffer@@Base+0x44>
   16c24:	mov	r0, #0
   16c28:	cmp	r1, #0
   16c2c:	strne	r0, [r1]
   16c30:	bx	lr
   16c34:	cmp	r1, #0
   16c38:	ldrne	r2, [r0, #24]
   16c3c:	strne	r2, [r1]
   16c40:	ldr	r0, [r0, #8]
   16c44:	bx	lr

00016c48 <flatcc_builder_copy_buffer@@Base>:
   16c48:	push	{fp, lr}
   16c4c:	mov	fp, sp
   16c50:	ldr	r3, [r0, #184]	; 0xb8
   16c54:	cmp	r3, #0
   16c58:	beq	16c8c <flatcc_builder_copy_buffer@@Base+0x44>
   16c5c:	add	r0, r0, #188	; 0xbc
   16c60:	bl	17358 <flatcc_emitter_copy_buffer@@Base>
   16c64:	cmp	r0, #0
   16c68:	popne	{fp, pc}
   16c6c:	movw	r0, #33596	; 0x833c
   16c70:	movt	r0, #1
   16c74:	movw	r1, #33000	; 0x80e8
   16c78:	movt	r1, #1
   16c7c:	movw	r3, #36928	; 0x9040
   16c80:	movt	r3, #1
   16c84:	movw	r2, #1926	; 0x786
   16c88:	bl	12418 <__assert_fail@plt>
   16c8c:	mov	r0, #0
   16c90:	pop	{fp, pc}

00016c94 <flatcc_builder_finalize_buffer@@Base>:
   16c94:	push	{r4, r5, r6, sl, fp, lr}
   16c98:	add	fp, sp, #16
   16c9c:	mov	r6, r1
   16ca0:	mov	r4, r0
   16ca4:	bl	16b64 <flatcc_builder_get_buffer_size@@Base>
   16ca8:	mov	r5, r0
   16cac:	cmp	r6, #0
   16cb0:	strne	r5, [r6]
   16cb4:	mov	r0, r5
   16cb8:	bl	123ac <malloc@plt>
   16cbc:	cmp	r0, #0
   16cc0:	beq	16d04 <flatcc_builder_finalize_buffer@@Base+0x70>
   16cc4:	mov	r6, r0
   16cc8:	mov	r0, r4
   16ccc:	mov	r1, r6
   16cd0:	mov	r2, r5
   16cd4:	bl	16c48 <flatcc_builder_copy_buffer@@Base>
   16cd8:	cmp	r0, #0
   16cdc:	movne	r0, r6
   16ce0:	popne	{r4, r5, r6, sl, fp, pc}
   16ce4:	movw	r0, #37518	; 0x928e
   16ce8:	movt	r0, #1
   16cec:	movw	r1, #33000	; 0x80e8
   16cf0:	movt	r1, #1
   16cf4:	movw	r3, #36997	; 0x9085
   16cf8:	movt	r3, #1
   16cfc:	movw	r2, #1948	; 0x79c
   16d00:	bl	12418 <__assert_fail@plt>
   16d04:	movw	r0, #37518	; 0x928e
   16d08:	movt	r0, #1
   16d0c:	movw	r1, #33000	; 0x80e8
   16d10:	movt	r1, #1
   16d14:	movw	r3, #36997	; 0x9085
   16d18:	movt	r3, #1
   16d1c:	movw	r2, #1944	; 0x798
   16d20:	bl	12418 <__assert_fail@plt>

00016d24 <flatcc_builder_finalize_aligned_buffer@@Base>:
   16d24:	push	{r4, r5, r6, r7, fp, lr}
   16d28:	add	fp, sp, #16
   16d2c:	mov	r4, r1
   16d30:	mov	r5, r0
   16d34:	bl	16b64 <flatcc_builder_get_buffer_size@@Base>
   16d38:	mov	r6, r0
   16d3c:	cmp	r4, #0
   16d40:	strne	r6, [r4]
   16d44:	mov	r0, r5
   16d48:	bl	16b28 <flatcc_builder_get_buffer_alignment@@Base>
   16d4c:	add	r1, r6, r0
   16d50:	sub	r1, r1, #1
   16d54:	rsb	r2, r0, #0
   16d58:	and	r7, r1, r2
   16d5c:	mov	r1, r7
   16d60:	bl	16dac <flatcc_builder_finalize_aligned_buffer@@Base+0x88>
   16d64:	cmp	r0, #0
   16d68:	beq	16d98 <flatcc_builder_finalize_aligned_buffer@@Base+0x74>
   16d6c:	mov	r6, r0
   16d70:	mov	r0, r5
   16d74:	mov	r1, r6
   16d78:	mov	r2, r7
   16d7c:	bl	16c48 <flatcc_builder_copy_buffer@@Base>
   16d80:	cmp	r0, #0
   16d84:	beq	16d90 <flatcc_builder_finalize_aligned_buffer@@Base+0x6c>
   16d88:	mov	r0, r6
   16d8c:	pop	{r4, r5, r6, r7, fp, pc}
   16d90:	mov	r0, r6
   16d94:	bl	1237c <free@plt>
   16d98:	mov	r6, #0
   16d9c:	cmp	r4, #0
   16da0:	strne	r6, [r4]
   16da4:	mov	r0, r6
   16da8:	pop	{r4, r5, r6, r7, fp, pc}
   16dac:	push	{fp, lr}
   16db0:	mov	fp, sp
   16db4:	sub	sp, sp, #8
   16db8:	mov	r2, r1
   16dbc:	mov	r1, r0
   16dc0:	mov	r0, #0
   16dc4:	str	r0, [sp, #4]
   16dc8:	cmp	r1, #4
   16dcc:	movls	r1, #4
   16dd0:	add	r0, sp, #4
   16dd4:	bl	123e8 <posix_memalign@plt>
   16dd8:	cmp	r0, #0
   16ddc:	ldrne	r0, [sp, #4]
   16de0:	cmpne	r0, #0
   16de4:	beq	16df4 <flatcc_builder_finalize_aligned_buffer@@Base+0xd0>
   16de8:	bl	1237c <free@plt>
   16dec:	mov	r0, #0
   16df0:	str	r0, [sp, #4]
   16df4:	ldr	r0, [sp, #4]
   16df8:	mov	sp, fp
   16dfc:	pop	{fp, pc}

00016e00 <flatcc_builder_aligned_alloc@@Base>:
   16e00:	b	16dac <flatcc_builder_finalize_aligned_buffer@@Base+0x88>

00016e04 <flatcc_builder_aligned_free@@Base>:
   16e04:	b	1237c <free@plt>

00016e08 <flatcc_builder_get_emit_context@@Base>:
   16e08:	ldr	r0, [r0, #36]	; 0x24
   16e0c:	bx	lr
   16e10:	ldr	r0, [r0, #140]	; 0x8c
   16e14:	sub	r1, r1, #1
   16e18:	and	r0, r0, r1
   16e1c:	bx	lr
   16e20:	push	{r4, r5, r6, sl, fp, lr}
   16e24:	add	fp, sp, #16
   16e28:	sub	sp, sp, #8
   16e2c:	mov	r6, r2
   16e30:	mov	r5, r0
   16e34:	ldr	r2, [r0, #28]
   16e38:	ldr	r0, [r0, #40]	; 0x28
   16e3c:	ldr	r4, [r5, #48]	; 0x30
   16e40:	mov	r3, #1
   16e44:	str	r3, [sp]
   16e48:	add	r2, r2, r1
   16e4c:	add	r1, r5, #60	; 0x3c
   16e50:	mov	r3, #1
   16e54:	blx	r4
   16e58:	mov	r1, r0
   16e5c:	mvn	r0, #0
   16e60:	cmp	r1, #0
   16e64:	beq	16e70 <flatcc_builder_get_emit_context@@Base+0x68>
   16e68:	sub	sp, fp, #16
   16e6c:	pop	{r4, r5, r6, sl, fp, pc}
   16e70:	mov	r0, r5
   16e74:	mov	r1, r6
   16e78:	bl	149cc <flatcc_builder_start_struct@@Base+0x4c>
   16e7c:	mov	r0, #0
   16e80:	sub	sp, fp, #16
   16e84:	pop	{r4, r5, r6, sl, fp, pc}
   16e88:	push	{r4, r5, r6, sl, fp, lr}
   16e8c:	add	fp, sp, #16
   16e90:	sub	sp, sp, #8
   16e94:	mov	r4, r0
   16e98:	ldr	r0, [r0, #124]	; 0x7c
   16e9c:	cmp	r0, #0
   16ea0:	bne	16f40 <flatcc_builder_get_emit_context@@Base+0x138>
   16ea4:	mov	r0, #0
   16ea8:	str	r0, [sp]
   16eac:	mov	r6, #16
   16eb0:	mov	r0, r4
   16eb4:	mov	r1, #6
   16eb8:	mov	r2, #0
   16ebc:	mov	r3, #16
   16ec0:	bl	13fe8 <flatcc_builder_enter_user_frame_ptr@@Base+0x78>
   16ec4:	mvn	r5, #0
   16ec8:	cmp	r0, #0
   16ecc:	beq	16f34 <flatcc_builder_get_emit_context@@Base+0x12c>
   16ed0:	add	r1, r4, #92	; 0x5c
   16ed4:	str	r6, [r4, #124]	; 0x7c
   16ed8:	ldr	r0, [r4, #40]	; 0x28
   16edc:	ldr	ip, [r4, #48]	; 0x30
   16ee0:	mov	r2, #5
   16ee4:	str	r2, [sp]
   16ee8:	mov	r6, #256	; 0x100
   16eec:	mov	r2, #256	; 0x100
   16ef0:	mov	r3, #1
   16ef4:	blx	ip
   16ef8:	cmp	r0, #0
   16efc:	bne	16f34 <flatcc_builder_get_emit_context@@Base+0x12c>
   16f00:	ldr	r0, [r4, #96]	; 0x60
   16f04:	mov	r1, r6
   16f08:	lsl	r6, r6, #1
   16f0c:	cmp	r0, r1, lsl #1
   16f10:	bcs	16f04 <flatcc_builder_get_emit_context@@Base+0xfc>
   16f14:	lsr	r1, r1, #2
   16f18:	mvn	r0, #0
   16f1c:	mov	r2, #1
   16f20:	add	r0, r0, #1
   16f24:	cmp	r1, r2, lsl r0
   16f28:	bhi	16f20 <flatcc_builder_get_emit_context@@Base+0x118>
   16f2c:	str	r0, [r4, #116]	; 0x74
   16f30:	mov	r5, #0
   16f34:	mov	r0, r5
   16f38:	sub	sp, fp, #16
   16f3c:	pop	{r4, r5, r6, sl, fp, pc}
   16f40:	movw	r0, #37458	; 0x9252
   16f44:	movt	r0, #1
   16f48:	movw	r1, #33000	; 0x80e8
   16f4c:	movt	r1, #1
   16f50:	movw	r3, #37473	; 0x9261
   16f54:	movt	r3, #1
   16f58:	movw	r2, #342	; 0x156
   16f5c:	bl	12418 <__assert_fail@plt>

00016f60 <flatcc_emitter_recycle_page@@Base>:
   16f60:	ldr	ip, [r0]
   16f64:	mvn	r2, #0
   16f68:	cmp	ip, r1
   16f6c:	beq	16fb4 <flatcc_emitter_recycle_page@@Base+0x54>
   16f70:	ldr	r3, [r0, #4]
   16f74:	cmp	r3, r1
   16f78:	beq	16fb4 <flatcc_emitter_recycle_page@@Base+0x54>
   16f7c:	ldr	r2, [r1, #2944]	; 0xb80
   16f80:	ldr	r3, [r1, #2948]	; 0xb84
   16f84:	str	r3, [r2, #2948]	; 0xb84
   16f88:	ldr	r2, [r1, #2944]	; 0xb80
   16f8c:	ldr	r3, [r1, #2948]	; 0xb84
   16f90:	str	r2, [r3, #2944]	; 0xb80
   16f94:	ldr	r2, [ip, #2948]	; 0xb84
   16f98:	str	r2, [r1, #2948]	; 0xb84
   16f9c:	ldr	r0, [r0]
   16fa0:	str	r0, [r1, #2944]	; 0xb80
   16fa4:	str	r1, [r2, #2944]	; 0xb80
   16fa8:	ldr	r0, [r1, #2944]	; 0xb80
   16fac:	str	r1, [r0, #2948]	; 0xb84
   16fb0:	mov	r2, #0
   16fb4:	mov	r0, r2
   16fb8:	bx	lr

00016fbc <flatcc_emitter_reset@@Base>:
   16fbc:	push	{r4, sl, fp, lr}
   16fc0:	add	fp, sp, #8
   16fc4:	mov	r4, r0
   16fc8:	ldr	r0, [r0]
   16fcc:	cmp	r0, #0
   16fd0:	beq	17078 <flatcc_emitter_reset@@Base+0xbc>
   16fd4:	mov	r1, #1472	; 0x5c0
   16fd8:	add	r2, r0, #1472	; 0x5c0
   16fdc:	stmib	r4, {r0, r2}
   16fe0:	str	r1, [r4, #12]
   16fe4:	str	r2, [r4, #16]
   16fe8:	str	r1, [r4, #20]
   16fec:	movw	r1, #64064	; 0xfa40
   16ff0:	movt	r1, #65535	; 0xffff
   16ff4:	str	r1, [r0, #2952]	; 0xb88
   16ff8:	ldr	r0, [r4, #32]
   16ffc:	cmp	r0, #0
   17000:	bne	1700c <flatcc_emitter_reset@@Base+0x50>
   17004:	ldr	r0, [r4, #24]
   17008:	str	r0, [r4, #32]
   1700c:	add	r2, r4, #24
   17010:	ldm	r2, {r0, r1, r2}
   17014:	mov	r3, #0
   17018:	str	r3, [r4, #24]
   1701c:	add	r2, r2, r2, lsl #1
   17020:	lsr	r2, r2, #2
   17024:	add	r0, r2, r0, lsr #2
   17028:	str	r0, [r4, #32]
   1702c:	cmp	r1, r0, lsl #1
   17030:	popls	{r4, sl, fp, pc}
   17034:	ldr	r2, [r4]
   17038:	ldr	r1, [r4, #4]
   1703c:	ldr	r0, [r1, #2944]	; 0xb80
   17040:	cmp	r0, r2
   17044:	beq	17078 <flatcc_emitter_reset@@Base+0xbc>
   17048:	ldr	r2, [r0, #2944]	; 0xb80
   1704c:	str	r2, [r1, #2944]	; 0xb80
   17050:	ldr	r1, [r0, #2944]	; 0xb80
   17054:	ldr	r2, [r4, #4]
   17058:	str	r2, [r1, #2948]	; 0xb84
   1705c:	bl	1237c <free@plt>
   17060:	ldr	r0, [r4, #28]
   17064:	ldr	r1, [r4, #32]
   17068:	sub	r0, r0, #2944	; 0xb80
   1706c:	str	r0, [r4, #28]
   17070:	cmp	r0, r1, lsl #1
   17074:	bhi	17034 <flatcc_emitter_reset@@Base+0x78>
   17078:	pop	{r4, sl, fp, pc}

0001707c <flatcc_emitter_clear@@Base>:
   1707c:	push	{r4, r5, r6, sl, fp, lr}
   17080:	add	fp, sp, #16
   17084:	ldr	r5, [r0]
   17088:	cmp	r5, #0
   1708c:	beq	170dc <flatcc_emitter_clear@@Base+0x60>
   17090:	mov	r4, r0
   17094:	ldr	r0, [r5, #2948]	; 0xb84
   17098:	mov	r6, #0
   1709c:	str	r6, [r0, #2944]	; 0xb80
   170a0:	ldr	r0, [r5, #2944]	; 0xb80
   170a4:	cmp	r0, #0
   170a8:	beq	170bc <flatcc_emitter_clear@@Base+0x40>
   170ac:	mov	r5, r0
   170b0:	ldr	r0, [r0, #2948]	; 0xb84
   170b4:	bl	1237c <free@plt>
   170b8:	b	170a0 <flatcc_emitter_clear@@Base+0x24>
   170bc:	mov	r0, r5
   170c0:	bl	1237c <free@plt>
   170c4:	vmov.i32	q8, #0	; 0x00000000
   170c8:	add	r0, r4, #16
   170cc:	vst1.32	{d16-d17}, [r0]
   170d0:	mov	r0, #32
   170d4:	vst1.32	{d16-d17}, [r4], r0
   170d8:	str	r6, [r4]
   170dc:	pop	{r4, r5, r6, sl, fp, pc}

000170e0 <flatcc_emitter@@Base>:
   170e0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   170e4:	add	fp, sp, #24
   170e8:	mov	r4, r2
   170ec:	mov	r5, r1
   170f0:	mov	r6, r0
   170f4:	ldr	r1, [r0, #24]
   170f8:	ldr	r0, [fp, #8]
   170fc:	add	r1, r1, r0
   17100:	str	r1, [r6, #24]
   17104:	mov	r1, r6
   17108:	cmn	r3, #1
   1710c:	ble	1714c <flatcc_emitter@@Base+0x6c>
   17110:	ldr	r2, [r1, #20]!
   17114:	cmp	r2, r0
   17118:	bcs	17194 <flatcc_emitter@@Base+0xb4>
   1711c:	mov	r8, #0
   17120:	cmp	r4, #0
   17124:	beq	171e4 <flatcc_emitter@@Base+0x104>
   17128:	ldm	r5, {r1, r2}
   1712c:	mov	r0, r6
   17130:	bl	172a8 <flatcc_emitter@@Base+0x1c8>
   17134:	cmp	r0, #0
   17138:	bne	17188 <flatcc_emitter@@Base+0xa8>
   1713c:	subs	r4, r4, #1
   17140:	add	r5, r5, #8
   17144:	bne	17128 <flatcc_emitter@@Base+0x48>
   17148:	b	171e4 <flatcc_emitter@@Base+0x104>
   1714c:	ldr	r2, [r1, #12]!
   17150:	cmp	r2, r0
   17154:	bcs	171a4 <flatcc_emitter@@Base+0xc4>
   17158:	add	r0, r5, r4, lsl #3
   1715c:	sub	r5, r0, #4
   17160:	rsb	r4, r4, #1
   17164:	cmp	r4, #1
   17168:	beq	171ec <flatcc_emitter@@Base+0x10c>
   1716c:	ldmda	r5, {r1, r2}
   17170:	mov	r0, r6
   17174:	bl	171f8 <flatcc_emitter@@Base+0x118>
   17178:	sub	r5, r5, #8
   1717c:	add	r4, r4, #1
   17180:	cmp	r0, #0
   17184:	beq	17164 <flatcc_emitter@@Base+0x84>
   17188:	mvn	r8, #0
   1718c:	mov	r0, r8
   17190:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   17194:	ldr	r7, [r6, #16]
   17198:	add	r3, r7, r0
   1719c:	str	r3, [r6, #16]
   171a0:	b	171b0 <flatcc_emitter@@Base+0xd0>
   171a4:	ldr	r3, [r6, #8]
   171a8:	sub	r7, r3, r0
   171ac:	str	r7, [r6, #8]
   171b0:	sub	r0, r2, r0
   171b4:	str	r0, [r1]
   171b8:	mov	r8, #0
   171bc:	cmp	r4, #0
   171c0:	beq	171e4 <flatcc_emitter@@Base+0x104>
   171c4:	ldm	r5, {r1, r2}
   171c8:	mov	r0, r7
   171cc:	bl	12388 <memcpy@plt>
   171d0:	ldr	r0, [r5, #4]
   171d4:	add	r7, r7, r0
   171d8:	add	r5, r5, #8
   171dc:	subs	r4, r4, #1
   171e0:	bne	171c4 <flatcc_emitter@@Base+0xe4>
   171e4:	mov	r0, r8
   171e8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   171ec:	mov	r8, #0
   171f0:	mov	r0, r8
   171f4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   171f8:	push	{r4, r5, r6, r7, fp, lr}
   171fc:	add	fp, sp, #16
   17200:	cmp	r2, #0
   17204:	beq	17294 <flatcc_emitter@@Base+0x1b4>
   17208:	mov	r4, r2
   1720c:	mov	r5, r0
   17210:	clz	r0, r2
   17214:	lsr	r7, r0, #5
   17218:	add	r6, r1, r2
   1721c:	ldr	r0, [r5, #12]
   17220:	cmp	r4, r0
   17224:	bls	17254 <flatcc_emitter@@Base+0x174>
   17228:	cmp	r0, #0
   1722c:	bne	1725c <flatcc_emitter@@Base+0x17c>
   17230:	mov	r0, r5
   17234:	bl	17414 <flatcc_emitter_copy_buffer@@Base+0xbc>
   17238:	cmp	r0, #0
   1723c:	mov	r1, r0
   17240:	movwne	r1, #1
   17244:	orr	r1, r1, r7
   17248:	tst	r1, #1
   1724c:	beq	1721c <flatcc_emitter@@Base+0x13c>
   17250:	b	1729c <flatcc_emitter@@Base+0x1bc>
   17254:	mov	r7, r4
   17258:	b	17260 <flatcc_emitter@@Base+0x180>
   1725c:	mov	r7, r0
   17260:	sub	r0, r0, r7
   17264:	str	r0, [r5, #12]
   17268:	ldr	r0, [r5, #8]
   1726c:	sub	r0, r0, r7
   17270:	str	r0, [r5, #8]
   17274:	sub	r6, r6, r7
   17278:	mov	r1, r6
   1727c:	mov	r2, r7
   17280:	bl	12388 <memcpy@plt>
   17284:	subs	r4, r4, r7
   17288:	clz	r0, r4
   1728c:	lsr	r7, r0, #5
   17290:	bne	1721c <flatcc_emitter@@Base+0x13c>
   17294:	mov	r0, #0
   17298:	pop	{r4, r5, r6, r7, fp, pc}
   1729c:	cmp	r0, #0
   172a0:	mvnne	r0, #0
   172a4:	pop	{r4, r5, r6, r7, fp, pc}
   172a8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   172ac:	add	fp, sp, #24
   172b0:	cmp	r2, #0
   172b4:	beq	17344 <flatcc_emitter@@Base+0x264>
   172b8:	mov	r4, r2
   172bc:	mov	r8, r1
   172c0:	mov	r6, r0
   172c4:	clz	r0, r2
   172c8:	lsr	r5, r0, #5
   172cc:	ldr	r7, [r6, #20]
   172d0:	cmp	r4, r7
   172d4:	bls	17304 <flatcc_emitter@@Base+0x224>
   172d8:	cmp	r7, #0
   172dc:	bne	17308 <flatcc_emitter@@Base+0x228>
   172e0:	mov	r0, r6
   172e4:	bl	17504 <flatcc_emitter_copy_buffer@@Base+0x1ac>
   172e8:	cmp	r0, #0
   172ec:	mov	r1, r0
   172f0:	movwne	r1, #1
   172f4:	orr	r1, r1, r5
   172f8:	tst	r1, #1
   172fc:	beq	172cc <flatcc_emitter@@Base+0x1ec>
   17300:	b	1734c <flatcc_emitter@@Base+0x26c>
   17304:	mov	r7, r4
   17308:	ldr	r0, [r6, #16]
   1730c:	mov	r1, r8
   17310:	mov	r2, r7
   17314:	bl	12388 <memcpy@plt>
   17318:	ldr	r0, [r6, #16]
   1731c:	ldr	r1, [r6, #20]
   17320:	add	r0, r0, r7
   17324:	sub	r1, r1, r7
   17328:	str	r0, [r6, #16]
   1732c:	str	r1, [r6, #20]
   17330:	add	r8, r8, r7
   17334:	subs	r4, r4, r7
   17338:	clz	r0, r4
   1733c:	lsr	r5, r0, #5
   17340:	bne	172cc <flatcc_emitter@@Base+0x1ec>
   17344:	mov	r0, #0
   17348:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1734c:	cmp	r0, #0
   17350:	mvnne	r0, #0
   17354:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}

00017358 <flatcc_emitter_copy_buffer@@Base>:
   17358:	push	{r4, r5, r6, sl, fp, lr}
   1735c:	add	fp, sp, #16
   17360:	mov	r3, r2
   17364:	ldr	r2, [r0, #24]
   17368:	mov	r5, #0
   1736c:	cmp	r2, r3
   17370:	bhi	173f8 <flatcc_emitter_copy_buffer@@Base+0xa0>
   17374:	mov	r4, r0
   17378:	ldr	r0, [r0]
   1737c:	cmp	r0, #0
   17380:	beq	173f8 <flatcc_emitter_copy_buffer@@Base+0xa0>
   17384:	mov	r6, r1
   17388:	ldr	r1, [r4, #4]
   1738c:	cmp	r0, r1
   17390:	beq	17400 <flatcc_emitter_copy_buffer@@Base+0xa8>
   17394:	ldr	r1, [r4, #8]
   17398:	ldr	r0, [r4, #12]
   1739c:	rsb	r5, r0, #2944	; 0xb80
   173a0:	mov	r0, r6
   173a4:	mov	r2, r5
   173a8:	bl	12388 <memcpy@plt>
   173ac:	add	r5, r6, r5
   173b0:	ldm	r4, {r0, r1}
   173b4:	ldr	r6, [r0, #2944]	; 0xb80
   173b8:	cmp	r6, r1
   173bc:	beq	173e4 <flatcc_emitter_copy_buffer@@Base+0x8c>
   173c0:	mov	r0, r5
   173c4:	mov	r1, r6
   173c8:	mov	r2, #2944	; 0xb80
   173cc:	bl	12388 <memcpy@plt>
   173d0:	add	r5, r5, #2944	; 0xb80
   173d4:	ldr	r6, [r6, #2944]	; 0xb80
   173d8:	ldr	r0, [r4, #4]
   173dc:	cmp	r6, r0
   173e0:	bne	173c0 <flatcc_emitter_copy_buffer@@Base+0x68>
   173e4:	ldr	r0, [r4, #20]
   173e8:	rsb	r2, r0, #2944	; 0xb80
   173ec:	mov	r0, r5
   173f0:	mov	r1, r6
   173f4:	bl	12388 <memcpy@plt>
   173f8:	mov	r0, r5
   173fc:	pop	{r4, r5, r6, sl, fp, pc}
   17400:	ldr	r1, [r4, #8]
   17404:	mov	r0, r6
   17408:	bl	12388 <memcpy@plt>
   1740c:	mov	r0, r6
   17410:	pop	{r4, r5, r6, sl, fp, pc}
   17414:	push	{r4, r5, fp, lr}
   17418:	add	fp, sp, #8
   1741c:	mov	r4, r0
   17420:	ldr	r5, [r0]
   17424:	cmp	r5, #0
   17428:	beq	17450 <flatcc_emitter_copy_buffer@@Base+0xf8>
   1742c:	ldr	r0, [r5, #2948]	; 0xb84
   17430:	ldr	r1, [r4, #4]
   17434:	cmp	r0, r1
   17438:	beq	17450 <flatcc_emitter_copy_buffer@@Base+0xf8>
   1743c:	ldr	r1, [r5, #2952]	; 0xb88
   17440:	sub	r1, r1, #2944	; 0xb80
   17444:	str	r1, [r0, #2952]	; 0xb88
   17448:	ldr	r0, [r5, #2948]	; 0xb84
   1744c:	b	1748c <flatcc_emitter_copy_buffer@@Base+0x134>
   17450:	movw	r0, #2956	; 0xb8c
   17454:	bl	123ac <malloc@plt>
   17458:	cmp	r0, #0
   1745c:	beq	174bc <flatcc_emitter_copy_buffer@@Base+0x164>
   17460:	ldr	r1, [r4, #28]
   17464:	add	r1, r1, #2944	; 0xb80
   17468:	str	r1, [r4, #28]
   1746c:	cmp	r5, #0
   17470:	beq	174c4 <flatcc_emitter_copy_buffer@@Base+0x16c>
   17474:	ldm	r4, {r1, r2}
   17478:	str	r1, [r0, #2944]	; 0xb80
   1747c:	str	r2, [r0, #2948]	; 0xb84
   17480:	str	r0, [r1, #2948]	; 0xb84
   17484:	ldr	r1, [r4, #4]
   17488:	str	r0, [r1, #2944]	; 0xb80
   1748c:	str	r0, [r4]
   17490:	mov	r0, #2944	; 0xb80
   17494:	ldr	r1, [r4]
   17498:	add	r2, r1, #2944	; 0xb80
   1749c:	str	r2, [r4, #8]
   174a0:	str	r0, [r4, #12]
   174a4:	ldr	r0, [r1, #2944]	; 0xb80
   174a8:	ldr	r0, [r0, #2952]	; 0xb88
   174ac:	sub	r0, r0, #2944	; 0xb80
   174b0:	str	r0, [r1, #2952]	; 0xb88
   174b4:	mov	r0, #0
   174b8:	pop	{r4, r5, fp, pc}
   174bc:	mvn	r0, #0
   174c0:	pop	{r4, r5, fp, pc}
   174c4:	str	r0, [r4, #4]
   174c8:	str	r0, [r4]
   174cc:	mov	r1, #1472	; 0x5c0
   174d0:	str	r1, [r4, #20]
   174d4:	str	r1, [r4, #12]
   174d8:	ldr	r1, [r4]
   174dc:	add	r1, r1, #1472	; 0x5c0
   174e0:	str	r1, [r4, #16]
   174e4:	str	r1, [r4, #8]
   174e8:	movw	r1, #64064	; 0xfa40
   174ec:	movt	r1, #65535	; 0xffff
   174f0:	str	r0, [r0, #2944]	; 0xb80
   174f4:	str	r0, [r0, #2948]	; 0xb84
   174f8:	str	r1, [r0, #2952]	; 0xb88
   174fc:	mov	r0, #0
   17500:	pop	{r4, r5, fp, pc}
   17504:	push	{r4, r5, fp, lr}
   17508:	add	fp, sp, #8
   1750c:	mov	r4, r0
   17510:	ldr	r5, [r0, #4]
   17514:	cmp	r5, #0
   17518:	beq	1752c <flatcc_emitter_copy_buffer@@Base+0x1d4>
   1751c:	ldr	r0, [r5, #2944]	; 0xb80
   17520:	ldr	r1, [r4]
   17524:	cmp	r0, r1
   17528:	bne	17564 <flatcc_emitter_copy_buffer@@Base+0x20c>
   1752c:	movw	r0, #2956	; 0xb8c
   17530:	bl	123ac <malloc@plt>
   17534:	cmp	r0, #0
   17538:	beq	17590 <flatcc_emitter_copy_buffer@@Base+0x238>
   1753c:	ldr	r1, [r4, #28]
   17540:	add	r1, r1, #2944	; 0xb80
   17544:	str	r1, [r4, #28]
   17548:	cmp	r5, #0
   1754c:	beq	17598 <flatcc_emitter_copy_buffer@@Base+0x240>
   17550:	ldr	r1, [r4]
   17554:	str	r1, [r0, #2944]	; 0xb80
   17558:	str	r5, [r0, #2948]	; 0xb84
   1755c:	str	r0, [r1, #2948]	; 0xb84
   17560:	str	r0, [r5, #2944]	; 0xb80
   17564:	str	r0, [r4, #4]
   17568:	mov	r0, #2944	; 0xb80
   1756c:	ldr	r1, [r4, #4]
   17570:	str	r1, [r4, #16]
   17574:	str	r0, [r4, #20]
   17578:	ldr	r0, [r1, #2948]	; 0xb84
   1757c:	ldr	r0, [r0, #2952]	; 0xb88
   17580:	add	r0, r0, #2944	; 0xb80
   17584:	str	r0, [r1, #2952]	; 0xb88
   17588:	mov	r0, #0
   1758c:	pop	{r4, r5, fp, pc}
   17590:	mvn	r0, #0
   17594:	pop	{r4, r5, fp, pc}
   17598:	str	r0, [r4, #4]
   1759c:	str	r0, [r4]
   175a0:	mov	r1, #1472	; 0x5c0
   175a4:	str	r1, [r4, #20]
   175a8:	str	r1, [r4, #12]
   175ac:	ldr	r1, [r4]
   175b0:	add	r1, r1, #1472	; 0x5c0
   175b4:	str	r1, [r4, #16]
   175b8:	str	r1, [r4, #8]
   175bc:	movw	r1, #64064	; 0xfa40
   175c0:	movt	r1, #65535	; 0xffff
   175c4:	str	r0, [r0, #2944]	; 0xb80
   175c8:	str	r0, [r0, #2948]	; 0xb84
   175cc:	str	r1, [r0, #2952]	; 0xb88
   175d0:	mov	r0, #0
   175d4:	pop	{r4, r5, fp, pc}

000175d8 <__libc_csu_init@@Base>:
   175d8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   175dc:	mov	r7, r0
   175e0:	ldr	r6, [pc, #72]	; 17630 <__libc_csu_init@@Base+0x58>
   175e4:	ldr	r5, [pc, #72]	; 17634 <__libc_csu_init@@Base+0x5c>
   175e8:	add	r6, pc, r6
   175ec:	add	r5, pc, r5
   175f0:	sub	r6, r6, r5
   175f4:	mov	r8, r1
   175f8:	mov	r9, r2
   175fc:	bl	12350 <strcmp@plt-0x20>
   17600:	asrs	r6, r6, #2
   17604:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   17608:	mov	r4, #0
   1760c:	add	r4, r4, #1
   17610:	ldr	r3, [r5], #4
   17614:	mov	r2, r9
   17618:	mov	r1, r8
   1761c:	mov	r0, r7
   17620:	blx	r3
   17624:	cmp	r6, r4
   17628:	bne	1760c <__libc_csu_init@@Base+0x34>
   1762c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17630:	andeq	r2, r1, ip, lsl r9
   17634:	andeq	r2, r1, r4, lsl r9

00017638 <__libc_csu_fini@@Base>:
   17638:	bx	lr

Disassembly of section .fini:

0001763c <.fini>:
   1763c:	push	{r3, lr}
   17640:	pop	{r3, pc}
