<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
   <export preferredWidth="79" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Qsys Interconnect/Memory-Mapped Alpha,Library/Basic Functions,Library,Library/University Program/Audio &amp; Video/Video,Library/University Program/Audio &amp; Video,Library/University Program,Project,Library/Qsys Interconnect/Memory-Mapped,Library/Qsys Interconnect,Library/Basic Functions/On Chip Memory" />
 <window width="1938" height="1048" x="-9" y="-9" />
 <hdlexample language="VERILOG" />
</preferences>
