cocci_test_suite() {
	u64 cocci_id/* drivers/gpu/drm/i915/gt/intel_renderstate.c 97 */;
	u32 cocci_id/* drivers/gpu/drm/i915/gt/intel_renderstate.c 94 */;
	u32 *cocci_id/* drivers/gpu/drm/i915/gt/intel_renderstate.c 84 */;
	unsigned int cocci_id/* drivers/gpu/drm/i915/gt/intel_renderstate.c 82 */;
	struct drm_i915_private *cocci_id/* drivers/gpu/drm/i915/gt/intel_renderstate.c 79 */;
	struct intel_renderstate *cocci_id/* drivers/gpu/drm/i915/gt/intel_renderstate.c 78 */;
	const struct intel_engine_cs *cocci_id/* drivers/gpu/drm/i915/gt/intel_renderstate.c 43 */;
	const struct intel_renderstate_rodata *cocci_id/* drivers/gpu/drm/i915/gt/intel_renderstate.c 42 */;
	struct intel_renderstate {
		const struct intel_renderstate_rodata *rodata;
		struct drm_i915_gem_object *obj;
		struct i915_vma *vma;
		u32 batch_offset;
		u32 batch_size;
		u32 aux_offset;
		u32 aux_size;
	} cocci_id/* drivers/gpu/drm/i915/gt/intel_renderstate.c 32 */;
	struct intel_renderstate cocci_id/* drivers/gpu/drm/i915/gt/intel_renderstate.c 183 */;
	struct intel_engine_cs *cocci_id/* drivers/gpu/drm/i915/gt/intel_renderstate.c 182 */;
	struct i915_request *cocci_id/* drivers/gpu/drm/i915/gt/intel_renderstate.c 180 */;
	int cocci_id/* drivers/gpu/drm/i915/gt/intel_renderstate.c 180 */;
}
