-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dct_read_data_Pipeline_RD_Loop_Row is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    sext_ln74 : IN STD_LOGIC_VECTOR (57 downto 0);
    buf_7_7_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_7_7_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_7_6_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_7_6_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_7_5_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_7_5_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_7_4_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_7_4_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_7_3_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_7_3_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_7_2_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_7_2_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_7_1_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_7_1_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_7_0_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_7_0_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_6_7_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_6_7_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_6_6_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_6_6_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_6_5_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_6_5_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_6_4_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_6_4_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_6_3_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_6_3_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_6_2_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_6_2_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_6_1_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_6_1_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_6_0_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_6_0_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_5_7_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_5_7_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_5_6_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_5_6_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_5_5_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_5_5_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_5_4_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_5_4_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_5_3_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_5_3_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_5_2_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_5_2_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_5_1_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_5_1_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_5_0_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_5_0_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_4_7_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_4_7_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_4_6_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_4_6_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_4_5_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_4_5_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_4_4_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_4_4_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_4_3_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_4_3_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_4_2_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_4_2_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_4_1_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_4_1_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_4_0_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_4_0_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_3_7_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_3_7_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_3_6_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_3_6_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_3_5_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_3_5_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_3_4_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_3_4_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_3_3_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_3_3_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_3_2_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_3_2_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_3_1_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_3_1_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_3_0_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_3_0_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_2_7_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_2_7_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_2_6_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_2_6_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_2_5_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_2_5_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_2_4_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_2_4_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_2_3_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_2_3_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_2_2_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_2_2_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_2_1_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_2_1_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_2_0_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_2_0_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_1_7_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_1_7_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_1_6_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_1_6_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_1_5_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_1_5_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_1_4_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_1_4_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_1_3_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_1_3_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_1_2_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_1_2_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_1_1_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_1_1_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_1_0_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_1_0_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_0_7_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_0_7_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_0_6_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_0_6_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_0_5_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_0_5_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_0_4_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_0_4_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_0_3_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_0_3_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_0_2_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_0_2_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_0_1_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_0_1_out_0_out_ap_vld : OUT STD_LOGIC;
    buf_0_0_out_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_0_0_out_0_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of dct_read_data_Pipeline_RD_Loop_Row is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv384_lc_1 : STD_LOGIC_VECTOR (383 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln74_reg_2927 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_2931 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op89_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln74_fu_975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal gmem_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln74_reg_2927_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_fu_991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_2931_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln78_fu_997_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln78_reg_2935 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln78_reg_2935_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal gmem_addr_read_reg_2946 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_phi_mux_empty_27_phi_fu_952_p4 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_27_reg_949 : STD_LOGIC_VECTOR (511 downto 0);
    signal shiftreg10_cast_fu_1015_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal shiftreg10_fu_226 : STD_LOGIC_VECTOR (383 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal r_fu_230 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln74_fu_981_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_r_2 : STD_LOGIC_VECTOR (3 downto 0);
    signal buf_0_0_out_0_fu_234 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_63_fu_1861_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_0_1_out_0_fu_238 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_62_fu_1853_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_0_2_out_0_fu_242 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_61_fu_1845_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_0_3_out_0_fu_246 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_60_fu_1837_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_0_4_out_0_fu_250 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_59_fu_1829_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_0_5_out_0_fu_254 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_58_fu_1821_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_0_6_out_0_fu_258 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_57_fu_1813_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_0_7_out_0_fu_262 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_56_fu_1805_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_1_0_out_0_fu_266 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_55_fu_1797_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_1_1_out_0_fu_270 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_54_fu_1789_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_1_2_out_0_fu_274 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_53_fu_1781_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_1_3_out_0_fu_278 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_52_fu_1773_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_1_4_out_0_fu_282 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_51_fu_1765_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_1_5_out_0_fu_286 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_50_fu_1757_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_1_6_out_0_fu_290 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_49_fu_1749_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_1_7_out_0_fu_294 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_48_fu_1741_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2_0_out_0_fu_298 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_47_fu_1733_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2_1_out_0_fu_302 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_46_fu_1725_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2_2_out_0_fu_306 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_45_fu_1717_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2_3_out_0_fu_310 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_44_fu_1709_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2_4_out_0_fu_314 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_43_fu_1701_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2_5_out_0_fu_318 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_42_fu_1693_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2_6_out_0_fu_322 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_41_fu_1685_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2_7_out_0_fu_326 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_40_fu_1677_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_3_0_out_0_fu_330 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_39_fu_1669_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_3_1_out_0_fu_334 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_38_fu_1661_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_3_2_out_0_fu_338 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_37_fu_1653_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_3_3_out_0_fu_342 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_36_fu_1645_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_3_4_out_0_fu_346 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_35_fu_1637_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_3_5_out_0_fu_350 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_34_fu_1629_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_3_6_out_0_fu_354 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_33_fu_1621_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_3_7_out_0_fu_358 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_32_fu_1613_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_4_0_out_0_fu_362 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_31_fu_1605_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_4_1_out_0_fu_366 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_30_fu_1597_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_4_2_out_0_fu_370 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_29_fu_1589_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_4_3_out_0_fu_374 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_28_fu_1581_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_4_4_out_0_fu_378 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_27_fu_1573_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_4_5_out_0_fu_382 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_26_fu_1565_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_4_6_out_0_fu_386 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_25_fu_1557_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_4_7_out_0_fu_390 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_24_fu_1549_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_5_0_out_0_fu_394 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_23_fu_1541_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_5_1_out_0_fu_398 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_22_fu_1533_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_5_2_out_0_fu_402 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_21_fu_1525_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_5_3_out_0_fu_406 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_20_fu_1517_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_5_4_out_0_fu_410 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_19_fu_1509_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_5_5_out_0_fu_414 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_18_fu_1501_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_5_6_out_0_fu_418 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_17_fu_1493_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_5_7_out_0_fu_422 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_16_fu_1485_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_6_0_out_0_fu_426 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_15_fu_1477_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_6_1_out_0_fu_430 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_14_fu_1469_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_6_2_out_0_fu_434 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_13_fu_1461_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_6_3_out_0_fu_438 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_12_fu_1453_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_6_4_out_0_fu_442 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_11_fu_1445_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_6_5_out_0_fu_446 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_10_fu_1437_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_6_6_out_0_fu_450 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_9_fu_1429_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_6_7_out_0_fu_454 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_8_fu_1421_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_7_0_out_0_fu_458 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_7_fu_1413_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_7_1_out_0_fu_462 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_6_fu_1405_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_7_2_out_0_fu_466 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_5_fu_1397_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_7_3_out_0_fu_470 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_4_fu_1389_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_7_4_out_0_fu_474 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_3_fu_1381_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_7_5_out_0_fu_478 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_2_fu_1373_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_7_6_out_0_fu_482 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_1_fu_1365_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_7_7_out_0_fu_486 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln78_fu_1357_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal empty_28_fu_987_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln78_5_fu_1311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_3_fu_1301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln78_fu_1321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_4_fu_1306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_1_fu_1291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_fu_1286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln78_2_fu_1333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_2_fu_1296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln78_3_fu_1339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_6_fu_1316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln78_4_fu_1345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln78_1_fu_1327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln78_5_fu_1351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln78_8_fu_1276_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln78_7_fu_1266_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln78_6_fu_1256_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln78_5_fu_1246_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln78_4_fu_1236_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln78_3_fu_1226_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln78_2_fu_1216_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln78_1_fu_1212_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component dct_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component dct_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    r_fu_230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln74_fu_975_p2 = ap_const_lv1_0))) then 
                    r_fu_230 <= add_ln74_fu_981_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    r_fu_230 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    shiftreg10_fu_226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    shiftreg10_fu_226 <= ap_const_lv384_lc_1;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    shiftreg10_fu_226 <= ap_phi_mux_empty_27_phi_fu_952_p4(511 downto 128);
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                icmp_ln74_reg_2927 <= icmp_ln74_fu_975_p2;
                icmp_ln74_reg_2927_pp0_iter1_reg <= icmp_ln74_reg_2927;
                icmp_ln76_reg_2931_pp0_iter1_reg <= icmp_ln76_reg_2931;
                trunc_ln78_reg_2935_pp0_iter1_reg <= trunc_ln78_reg_2935;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                buf_0_0_out_0_fu_234 <= select_ln78_63_fu_1861_p3;
                buf_0_1_out_0_fu_238 <= select_ln78_62_fu_1853_p3;
                buf_0_2_out_0_fu_242 <= select_ln78_61_fu_1845_p3;
                buf_0_3_out_0_fu_246 <= select_ln78_60_fu_1837_p3;
                buf_0_4_out_0_fu_250 <= select_ln78_59_fu_1829_p3;
                buf_0_5_out_0_fu_254 <= select_ln78_58_fu_1821_p3;
                buf_0_6_out_0_fu_258 <= select_ln78_57_fu_1813_p3;
                buf_0_7_out_0_fu_262 <= select_ln78_56_fu_1805_p3;
                buf_1_0_out_0_fu_266 <= select_ln78_55_fu_1797_p3;
                buf_1_1_out_0_fu_270 <= select_ln78_54_fu_1789_p3;
                buf_1_2_out_0_fu_274 <= select_ln78_53_fu_1781_p3;
                buf_1_3_out_0_fu_278 <= select_ln78_52_fu_1773_p3;
                buf_1_4_out_0_fu_282 <= select_ln78_51_fu_1765_p3;
                buf_1_5_out_0_fu_286 <= select_ln78_50_fu_1757_p3;
                buf_1_6_out_0_fu_290 <= select_ln78_49_fu_1749_p3;
                buf_1_7_out_0_fu_294 <= select_ln78_48_fu_1741_p3;
                buf_2_0_out_0_fu_298 <= select_ln78_47_fu_1733_p3;
                buf_2_1_out_0_fu_302 <= select_ln78_46_fu_1725_p3;
                buf_2_2_out_0_fu_306 <= select_ln78_45_fu_1717_p3;
                buf_2_3_out_0_fu_310 <= select_ln78_44_fu_1709_p3;
                buf_2_4_out_0_fu_314 <= select_ln78_43_fu_1701_p3;
                buf_2_5_out_0_fu_318 <= select_ln78_42_fu_1693_p3;
                buf_2_6_out_0_fu_322 <= select_ln78_41_fu_1685_p3;
                buf_2_7_out_0_fu_326 <= select_ln78_40_fu_1677_p3;
                buf_3_0_out_0_fu_330 <= select_ln78_39_fu_1669_p3;
                buf_3_1_out_0_fu_334 <= select_ln78_38_fu_1661_p3;
                buf_3_2_out_0_fu_338 <= select_ln78_37_fu_1653_p3;
                buf_3_3_out_0_fu_342 <= select_ln78_36_fu_1645_p3;
                buf_3_4_out_0_fu_346 <= select_ln78_35_fu_1637_p3;
                buf_3_5_out_0_fu_350 <= select_ln78_34_fu_1629_p3;
                buf_3_6_out_0_fu_354 <= select_ln78_33_fu_1621_p3;
                buf_3_7_out_0_fu_358 <= select_ln78_32_fu_1613_p3;
                buf_4_0_out_0_fu_362 <= select_ln78_31_fu_1605_p3;
                buf_4_1_out_0_fu_366 <= select_ln78_30_fu_1597_p3;
                buf_4_2_out_0_fu_370 <= select_ln78_29_fu_1589_p3;
                buf_4_3_out_0_fu_374 <= select_ln78_28_fu_1581_p3;
                buf_4_4_out_0_fu_378 <= select_ln78_27_fu_1573_p3;
                buf_4_5_out_0_fu_382 <= select_ln78_26_fu_1565_p3;
                buf_4_6_out_0_fu_386 <= select_ln78_25_fu_1557_p3;
                buf_4_7_out_0_fu_390 <= select_ln78_24_fu_1549_p3;
                buf_5_0_out_0_fu_394 <= select_ln78_23_fu_1541_p3;
                buf_5_1_out_0_fu_398 <= select_ln78_22_fu_1533_p3;
                buf_5_2_out_0_fu_402 <= select_ln78_21_fu_1525_p3;
                buf_5_3_out_0_fu_406 <= select_ln78_20_fu_1517_p3;
                buf_5_4_out_0_fu_410 <= select_ln78_19_fu_1509_p3;
                buf_5_5_out_0_fu_414 <= select_ln78_18_fu_1501_p3;
                buf_5_6_out_0_fu_418 <= select_ln78_17_fu_1493_p3;
                buf_5_7_out_0_fu_422 <= select_ln78_16_fu_1485_p3;
                buf_6_0_out_0_fu_426 <= select_ln78_15_fu_1477_p3;
                buf_6_1_out_0_fu_430 <= select_ln78_14_fu_1469_p3;
                buf_6_2_out_0_fu_434 <= select_ln78_13_fu_1461_p3;
                buf_6_3_out_0_fu_438 <= select_ln78_12_fu_1453_p3;
                buf_6_4_out_0_fu_442 <= select_ln78_11_fu_1445_p3;
                buf_6_5_out_0_fu_446 <= select_ln78_10_fu_1437_p3;
                buf_6_6_out_0_fu_450 <= select_ln78_9_fu_1429_p3;
                buf_6_7_out_0_fu_454 <= select_ln78_8_fu_1421_p3;
                buf_7_0_out_0_fu_458 <= select_ln78_7_fu_1413_p3;
                buf_7_1_out_0_fu_462 <= select_ln78_6_fu_1405_p3;
                buf_7_2_out_0_fu_466 <= select_ln78_5_fu_1397_p3;
                buf_7_3_out_0_fu_470 <= select_ln78_4_fu_1389_p3;
                buf_7_4_out_0_fu_474 <= select_ln78_3_fu_1381_p3;
                buf_7_5_out_0_fu_478 <= select_ln78_2_fu_1373_p3;
                buf_7_6_out_0_fu_482 <= select_ln78_1_fu_1365_p3;
                buf_7_7_out_0_fu_486 <= select_ln78_fu_1357_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op89_read_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                gmem_addr_read_reg_2946 <= m_axi_gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln74_fu_975_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln76_reg_2931 <= icmp_ln76_fu_991_p2;
                trunc_ln78_reg_2935 <= trunc_ln78_fu_997_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln74_fu_981_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_r_2) + unsigned(ap_const_lv4_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, ap_predicate_op89_read_state2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_predicate_op89_read_state2 = ap_const_boolean_1) and (m_axi_gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, ap_predicate_op89_read_state2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_predicate_op89_read_state2 = ap_const_boolean_1) and (m_axi_gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, ap_predicate_op89_read_state2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_predicate_op89_read_state2 = ap_const_boolean_1) and (m_axi_gmem_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage0_iter1_assign_proc : process(m_axi_gmem_RVALID, ap_predicate_op89_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op89_read_state2 = ap_const_boolean_1) and (m_axi_gmem_RVALID = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln74_fu_975_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln74_fu_975_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln74_reg_2927, ap_block_pp0_stage0_subdone)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_empty_27_phi_fu_952_p4_assign_proc : process(icmp_ln74_reg_2927_pp0_iter1_reg, icmp_ln76_reg_2931_pp0_iter1_reg, gmem_addr_read_reg_2946, ap_phi_reg_pp0_iter2_empty_27_reg_949, shiftreg10_cast_fu_1015_p1)
    begin
        if ((icmp_ln74_reg_2927_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((icmp_ln76_reg_2931_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_empty_27_phi_fu_952_p4 <= shiftreg10_cast_fu_1015_p1;
            elsif ((icmp_ln76_reg_2931_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_empty_27_phi_fu_952_p4 <= gmem_addr_read_reg_2946;
            else 
                ap_phi_mux_empty_27_phi_fu_952_p4 <= ap_phi_reg_pp0_iter2_empty_27_reg_949;
            end if;
        else 
            ap_phi_mux_empty_27_phi_fu_952_p4 <= ap_phi_reg_pp0_iter2_empty_27_reg_949;
        end if; 
    end process;

    ap_phi_reg_pp0_iter2_empty_27_reg_949 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op89_read_state2_assign_proc : process(icmp_ln74_reg_2927, icmp_ln76_reg_2931)
    begin
                ap_predicate_op89_read_state2 <= ((icmp_ln76_reg_2931 = ap_const_lv1_1) and (icmp_ln74_reg_2927 = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_r_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, r_fu_230)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_r_2 <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_r_2 <= r_fu_230;
        end if; 
    end process;

    buf_0_0_out_0_out <= buf_0_0_out_0_fu_234;

    buf_0_0_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_0_0_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_0_0_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_0_1_out_0_out <= buf_0_1_out_0_fu_238;

    buf_0_1_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_0_1_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_0_1_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_0_2_out_0_out <= buf_0_2_out_0_fu_242;

    buf_0_2_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_0_2_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_0_2_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_0_3_out_0_out <= buf_0_3_out_0_fu_246;

    buf_0_3_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_0_3_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_0_3_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_0_4_out_0_out <= buf_0_4_out_0_fu_250;

    buf_0_4_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_0_4_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_0_4_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_0_5_out_0_out <= buf_0_5_out_0_fu_254;

    buf_0_5_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_0_5_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_0_5_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_0_6_out_0_out <= buf_0_6_out_0_fu_258;

    buf_0_6_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_0_6_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_0_6_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_0_7_out_0_out <= buf_0_7_out_0_fu_262;

    buf_0_7_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_0_7_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_0_7_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_1_0_out_0_out <= buf_1_0_out_0_fu_266;

    buf_1_0_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_1_0_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_1_0_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_1_1_out_0_out <= buf_1_1_out_0_fu_270;

    buf_1_1_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_1_1_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_1_1_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_1_2_out_0_out <= buf_1_2_out_0_fu_274;

    buf_1_2_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_1_2_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_1_2_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_1_3_out_0_out <= buf_1_3_out_0_fu_278;

    buf_1_3_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_1_3_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_1_3_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_1_4_out_0_out <= buf_1_4_out_0_fu_282;

    buf_1_4_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_1_4_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_1_4_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_1_5_out_0_out <= buf_1_5_out_0_fu_286;

    buf_1_5_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_1_5_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_1_5_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_1_6_out_0_out <= buf_1_6_out_0_fu_290;

    buf_1_6_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_1_6_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_1_6_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_1_7_out_0_out <= buf_1_7_out_0_fu_294;

    buf_1_7_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_1_7_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_1_7_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_2_0_out_0_out <= buf_2_0_out_0_fu_298;

    buf_2_0_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_2_0_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_2_0_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_2_1_out_0_out <= buf_2_1_out_0_fu_302;

    buf_2_1_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_2_1_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_2_1_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_2_2_out_0_out <= buf_2_2_out_0_fu_306;

    buf_2_2_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_2_2_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_2_2_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_2_3_out_0_out <= buf_2_3_out_0_fu_310;

    buf_2_3_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_2_3_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_2_3_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_2_4_out_0_out <= buf_2_4_out_0_fu_314;

    buf_2_4_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_2_4_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_2_4_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_2_5_out_0_out <= buf_2_5_out_0_fu_318;

    buf_2_5_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_2_5_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_2_5_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_2_6_out_0_out <= buf_2_6_out_0_fu_322;

    buf_2_6_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_2_6_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_2_6_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_2_7_out_0_out <= buf_2_7_out_0_fu_326;

    buf_2_7_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_2_7_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_2_7_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_3_0_out_0_out <= buf_3_0_out_0_fu_330;

    buf_3_0_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_3_0_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_3_0_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_3_1_out_0_out <= buf_3_1_out_0_fu_334;

    buf_3_1_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_3_1_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_3_1_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_3_2_out_0_out <= buf_3_2_out_0_fu_338;

    buf_3_2_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_3_2_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_3_2_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_3_3_out_0_out <= buf_3_3_out_0_fu_342;

    buf_3_3_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_3_3_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_3_3_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_3_4_out_0_out <= buf_3_4_out_0_fu_346;

    buf_3_4_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_3_4_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_3_4_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_3_5_out_0_out <= buf_3_5_out_0_fu_350;

    buf_3_5_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_3_5_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_3_5_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_3_6_out_0_out <= buf_3_6_out_0_fu_354;

    buf_3_6_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_3_6_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_3_6_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_3_7_out_0_out <= buf_3_7_out_0_fu_358;

    buf_3_7_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_3_7_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_3_7_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_4_0_out_0_out <= buf_4_0_out_0_fu_362;

    buf_4_0_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_4_0_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_4_0_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_4_1_out_0_out <= buf_4_1_out_0_fu_366;

    buf_4_1_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_4_1_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_4_1_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_4_2_out_0_out <= buf_4_2_out_0_fu_370;

    buf_4_2_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_4_2_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_4_2_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_4_3_out_0_out <= buf_4_3_out_0_fu_374;

    buf_4_3_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_4_3_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_4_3_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_4_4_out_0_out <= buf_4_4_out_0_fu_378;

    buf_4_4_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_4_4_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_4_4_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_4_5_out_0_out <= buf_4_5_out_0_fu_382;

    buf_4_5_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_4_5_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_4_5_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_4_6_out_0_out <= buf_4_6_out_0_fu_386;

    buf_4_6_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_4_6_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_4_6_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_4_7_out_0_out <= buf_4_7_out_0_fu_390;

    buf_4_7_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_4_7_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_4_7_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_5_0_out_0_out <= buf_5_0_out_0_fu_394;

    buf_5_0_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_5_0_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_5_0_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_5_1_out_0_out <= buf_5_1_out_0_fu_398;

    buf_5_1_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_5_1_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_5_1_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_5_2_out_0_out <= buf_5_2_out_0_fu_402;

    buf_5_2_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_5_2_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_5_2_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_5_3_out_0_out <= buf_5_3_out_0_fu_406;

    buf_5_3_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_5_3_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_5_3_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_5_4_out_0_out <= buf_5_4_out_0_fu_410;

    buf_5_4_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_5_4_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_5_4_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_5_5_out_0_out <= buf_5_5_out_0_fu_414;

    buf_5_5_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_5_5_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_5_5_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_5_6_out_0_out <= buf_5_6_out_0_fu_418;

    buf_5_6_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_5_6_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_5_6_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_5_7_out_0_out <= buf_5_7_out_0_fu_422;

    buf_5_7_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_5_7_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_5_7_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_6_0_out_0_out <= buf_6_0_out_0_fu_426;

    buf_6_0_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_6_0_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_6_0_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_6_1_out_0_out <= buf_6_1_out_0_fu_430;

    buf_6_1_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_6_1_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_6_1_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_6_2_out_0_out <= buf_6_2_out_0_fu_434;

    buf_6_2_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_6_2_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_6_2_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_6_3_out_0_out <= buf_6_3_out_0_fu_438;

    buf_6_3_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_6_3_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_6_3_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_6_4_out_0_out <= buf_6_4_out_0_fu_442;

    buf_6_4_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_6_4_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_6_4_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_6_5_out_0_out <= buf_6_5_out_0_fu_446;

    buf_6_5_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_6_5_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_6_5_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_6_6_out_0_out <= buf_6_6_out_0_fu_450;

    buf_6_6_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_6_6_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_6_6_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_6_7_out_0_out <= buf_6_7_out_0_fu_454;

    buf_6_7_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_6_7_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_6_7_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_7_0_out_0_out <= buf_7_0_out_0_fu_458;

    buf_7_0_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_7_0_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_7_0_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_7_1_out_0_out <= buf_7_1_out_0_fu_462;

    buf_7_1_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_7_1_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_7_1_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_7_2_out_0_out <= buf_7_2_out_0_fu_466;

    buf_7_2_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_7_2_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_7_2_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_7_3_out_0_out <= buf_7_3_out_0_fu_470;

    buf_7_3_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_7_3_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_7_3_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_7_4_out_0_out <= buf_7_4_out_0_fu_474;

    buf_7_4_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_7_4_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_7_4_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_7_5_out_0_out <= buf_7_5_out_0_fu_478;

    buf_7_5_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_7_5_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_7_5_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_7_6_out_0_out <= buf_7_6_out_0_fu_482;

    buf_7_6_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_7_6_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_7_6_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    buf_7_7_out_0_out <= buf_7_7_out_0_fu_486;

    buf_7_7_out_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln74_reg_2927, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln74_reg_2927 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            buf_7_7_out_0_out_ap_vld <= ap_const_logic_1;
        else 
            buf_7_7_out_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    empty_28_fu_987_p1 <= ap_sig_allocacmp_r_2(2 - 1 downto 0);

    gmem_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, m_axi_gmem_RVALID, ap_predicate_op89_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op89_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            gmem_blk_n_R <= m_axi_gmem_RVALID;
        else 
            gmem_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    icmp_ln74_fu_975_p2 <= "1" when (ap_sig_allocacmp_r_2 = ap_const_lv4_8) else "0";
    icmp_ln76_fu_991_p2 <= "1" when (empty_28_fu_987_p1 = ap_const_lv2_0) else "0";
    icmp_ln78_1_fu_1291_p2 <= "1" when (trunc_ln78_reg_2935_pp0_iter1_reg = ap_const_lv3_1) else "0";
    icmp_ln78_2_fu_1296_p2 <= "1" when (trunc_ln78_reg_2935_pp0_iter1_reg = ap_const_lv3_2) else "0";
    icmp_ln78_3_fu_1301_p2 <= "1" when (trunc_ln78_reg_2935_pp0_iter1_reg = ap_const_lv3_3) else "0";
    icmp_ln78_4_fu_1306_p2 <= "1" when (trunc_ln78_reg_2935_pp0_iter1_reg = ap_const_lv3_4) else "0";
    icmp_ln78_5_fu_1311_p2 <= "1" when (trunc_ln78_reg_2935_pp0_iter1_reg = ap_const_lv3_5) else "0";
    icmp_ln78_6_fu_1316_p2 <= "1" when (trunc_ln78_reg_2935_pp0_iter1_reg = ap_const_lv3_6) else "0";
    icmp_ln78_fu_1286_p2 <= "1" when (trunc_ln78_reg_2935_pp0_iter1_reg = ap_const_lv3_0) else "0";
    m_axi_gmem_ARADDR <= ap_const_lv64_0;
    m_axi_gmem_ARBURST <= ap_const_lv2_0;
    m_axi_gmem_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem_ARID <= ap_const_lv1_0;
    m_axi_gmem_ARLEN <= ap_const_lv32_0;
    m_axi_gmem_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem_ARPROT <= ap_const_lv3_0;
    m_axi_gmem_ARQOS <= ap_const_lv4_0;
    m_axi_gmem_ARREGION <= ap_const_lv4_0;
    m_axi_gmem_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem_ARUSER <= ap_const_lv1_0;
    m_axi_gmem_ARVALID <= ap_const_logic_0;
    m_axi_gmem_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_AWID <= ap_const_lv1_0;
    m_axi_gmem_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_AWVALID <= ap_const_logic_0;
    m_axi_gmem_BREADY <= ap_const_logic_0;

    m_axi_gmem_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op89_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op89_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axi_gmem_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_WDATA <= ap_const_lv512_lc_1;
    m_axi_gmem_WID <= ap_const_lv1_0;
    m_axi_gmem_WLAST <= ap_const_logic_0;
    m_axi_gmem_WSTRB <= ap_const_lv64_0;
    m_axi_gmem_WUSER <= ap_const_lv1_0;
    m_axi_gmem_WVALID <= ap_const_logic_0;
    or_ln78_1_fu_1327_p2 <= (or_ln78_fu_1321_p2 or icmp_ln78_4_fu_1306_p2);
    or_ln78_2_fu_1333_p2 <= (icmp_ln78_fu_1286_p2 or icmp_ln78_1_fu_1291_p2);
    or_ln78_3_fu_1339_p2 <= (or_ln78_2_fu_1333_p2 or icmp_ln78_2_fu_1296_p2);
    or_ln78_4_fu_1345_p2 <= (or_ln78_3_fu_1339_p2 or icmp_ln78_6_fu_1316_p2);
    or_ln78_5_fu_1351_p2 <= (or_ln78_4_fu_1345_p2 or or_ln78_1_fu_1327_p2);
    or_ln78_fu_1321_p2 <= (icmp_ln78_5_fu_1311_p2 or icmp_ln78_3_fu_1301_p2);
    select_ln78_10_fu_1437_p3 <= 
        trunc_ln78_6_fu_1256_p4 when (icmp_ln78_6_fu_1316_p2(0) = '1') else 
        buf_6_5_out_0_fu_446;
    select_ln78_11_fu_1445_p3 <= 
        trunc_ln78_5_fu_1246_p4 when (icmp_ln78_6_fu_1316_p2(0) = '1') else 
        buf_6_4_out_0_fu_442;
    select_ln78_12_fu_1453_p3 <= 
        trunc_ln78_4_fu_1236_p4 when (icmp_ln78_6_fu_1316_p2(0) = '1') else 
        buf_6_3_out_0_fu_438;
    select_ln78_13_fu_1461_p3 <= 
        trunc_ln78_3_fu_1226_p4 when (icmp_ln78_6_fu_1316_p2(0) = '1') else 
        buf_6_2_out_0_fu_434;
    select_ln78_14_fu_1469_p3 <= 
        trunc_ln78_2_fu_1216_p4 when (icmp_ln78_6_fu_1316_p2(0) = '1') else 
        buf_6_1_out_0_fu_430;
    select_ln78_15_fu_1477_p3 <= 
        trunc_ln78_1_fu_1212_p1 when (icmp_ln78_6_fu_1316_p2(0) = '1') else 
        buf_6_0_out_0_fu_426;
    select_ln78_16_fu_1485_p3 <= 
        trunc_ln78_8_fu_1276_p4 when (icmp_ln78_5_fu_1311_p2(0) = '1') else 
        buf_5_7_out_0_fu_422;
    select_ln78_17_fu_1493_p3 <= 
        trunc_ln78_7_fu_1266_p4 when (icmp_ln78_5_fu_1311_p2(0) = '1') else 
        buf_5_6_out_0_fu_418;
    select_ln78_18_fu_1501_p3 <= 
        trunc_ln78_6_fu_1256_p4 when (icmp_ln78_5_fu_1311_p2(0) = '1') else 
        buf_5_5_out_0_fu_414;
    select_ln78_19_fu_1509_p3 <= 
        trunc_ln78_5_fu_1246_p4 when (icmp_ln78_5_fu_1311_p2(0) = '1') else 
        buf_5_4_out_0_fu_410;
    select_ln78_1_fu_1365_p3 <= 
        buf_7_6_out_0_fu_482 when (or_ln78_5_fu_1351_p2(0) = '1') else 
        trunc_ln78_7_fu_1266_p4;
    select_ln78_20_fu_1517_p3 <= 
        trunc_ln78_4_fu_1236_p4 when (icmp_ln78_5_fu_1311_p2(0) = '1') else 
        buf_5_3_out_0_fu_406;
    select_ln78_21_fu_1525_p3 <= 
        trunc_ln78_3_fu_1226_p4 when (icmp_ln78_5_fu_1311_p2(0) = '1') else 
        buf_5_2_out_0_fu_402;
    select_ln78_22_fu_1533_p3 <= 
        trunc_ln78_2_fu_1216_p4 when (icmp_ln78_5_fu_1311_p2(0) = '1') else 
        buf_5_1_out_0_fu_398;
    select_ln78_23_fu_1541_p3 <= 
        trunc_ln78_1_fu_1212_p1 when (icmp_ln78_5_fu_1311_p2(0) = '1') else 
        buf_5_0_out_0_fu_394;
    select_ln78_24_fu_1549_p3 <= 
        trunc_ln78_8_fu_1276_p4 when (icmp_ln78_4_fu_1306_p2(0) = '1') else 
        buf_4_7_out_0_fu_390;
    select_ln78_25_fu_1557_p3 <= 
        trunc_ln78_7_fu_1266_p4 when (icmp_ln78_4_fu_1306_p2(0) = '1') else 
        buf_4_6_out_0_fu_386;
    select_ln78_26_fu_1565_p3 <= 
        trunc_ln78_6_fu_1256_p4 when (icmp_ln78_4_fu_1306_p2(0) = '1') else 
        buf_4_5_out_0_fu_382;
    select_ln78_27_fu_1573_p3 <= 
        trunc_ln78_5_fu_1246_p4 when (icmp_ln78_4_fu_1306_p2(0) = '1') else 
        buf_4_4_out_0_fu_378;
    select_ln78_28_fu_1581_p3 <= 
        trunc_ln78_4_fu_1236_p4 when (icmp_ln78_4_fu_1306_p2(0) = '1') else 
        buf_4_3_out_0_fu_374;
    select_ln78_29_fu_1589_p3 <= 
        trunc_ln78_3_fu_1226_p4 when (icmp_ln78_4_fu_1306_p2(0) = '1') else 
        buf_4_2_out_0_fu_370;
    select_ln78_2_fu_1373_p3 <= 
        buf_7_5_out_0_fu_478 when (or_ln78_5_fu_1351_p2(0) = '1') else 
        trunc_ln78_6_fu_1256_p4;
    select_ln78_30_fu_1597_p3 <= 
        trunc_ln78_2_fu_1216_p4 when (icmp_ln78_4_fu_1306_p2(0) = '1') else 
        buf_4_1_out_0_fu_366;
    select_ln78_31_fu_1605_p3 <= 
        trunc_ln78_1_fu_1212_p1 when (icmp_ln78_4_fu_1306_p2(0) = '1') else 
        buf_4_0_out_0_fu_362;
    select_ln78_32_fu_1613_p3 <= 
        trunc_ln78_8_fu_1276_p4 when (icmp_ln78_3_fu_1301_p2(0) = '1') else 
        buf_3_7_out_0_fu_358;
    select_ln78_33_fu_1621_p3 <= 
        trunc_ln78_7_fu_1266_p4 when (icmp_ln78_3_fu_1301_p2(0) = '1') else 
        buf_3_6_out_0_fu_354;
    select_ln78_34_fu_1629_p3 <= 
        trunc_ln78_6_fu_1256_p4 when (icmp_ln78_3_fu_1301_p2(0) = '1') else 
        buf_3_5_out_0_fu_350;
    select_ln78_35_fu_1637_p3 <= 
        trunc_ln78_5_fu_1246_p4 when (icmp_ln78_3_fu_1301_p2(0) = '1') else 
        buf_3_4_out_0_fu_346;
    select_ln78_36_fu_1645_p3 <= 
        trunc_ln78_4_fu_1236_p4 when (icmp_ln78_3_fu_1301_p2(0) = '1') else 
        buf_3_3_out_0_fu_342;
    select_ln78_37_fu_1653_p3 <= 
        trunc_ln78_3_fu_1226_p4 when (icmp_ln78_3_fu_1301_p2(0) = '1') else 
        buf_3_2_out_0_fu_338;
    select_ln78_38_fu_1661_p3 <= 
        trunc_ln78_2_fu_1216_p4 when (icmp_ln78_3_fu_1301_p2(0) = '1') else 
        buf_3_1_out_0_fu_334;
    select_ln78_39_fu_1669_p3 <= 
        trunc_ln78_1_fu_1212_p1 when (icmp_ln78_3_fu_1301_p2(0) = '1') else 
        buf_3_0_out_0_fu_330;
    select_ln78_3_fu_1381_p3 <= 
        buf_7_4_out_0_fu_474 when (or_ln78_5_fu_1351_p2(0) = '1') else 
        trunc_ln78_5_fu_1246_p4;
    select_ln78_40_fu_1677_p3 <= 
        trunc_ln78_8_fu_1276_p4 when (icmp_ln78_2_fu_1296_p2(0) = '1') else 
        buf_2_7_out_0_fu_326;
    select_ln78_41_fu_1685_p3 <= 
        trunc_ln78_7_fu_1266_p4 when (icmp_ln78_2_fu_1296_p2(0) = '1') else 
        buf_2_6_out_0_fu_322;
    select_ln78_42_fu_1693_p3 <= 
        trunc_ln78_6_fu_1256_p4 when (icmp_ln78_2_fu_1296_p2(0) = '1') else 
        buf_2_5_out_0_fu_318;
    select_ln78_43_fu_1701_p3 <= 
        trunc_ln78_5_fu_1246_p4 when (icmp_ln78_2_fu_1296_p2(0) = '1') else 
        buf_2_4_out_0_fu_314;
    select_ln78_44_fu_1709_p3 <= 
        trunc_ln78_4_fu_1236_p4 when (icmp_ln78_2_fu_1296_p2(0) = '1') else 
        buf_2_3_out_0_fu_310;
    select_ln78_45_fu_1717_p3 <= 
        trunc_ln78_3_fu_1226_p4 when (icmp_ln78_2_fu_1296_p2(0) = '1') else 
        buf_2_2_out_0_fu_306;
    select_ln78_46_fu_1725_p3 <= 
        trunc_ln78_2_fu_1216_p4 when (icmp_ln78_2_fu_1296_p2(0) = '1') else 
        buf_2_1_out_0_fu_302;
    select_ln78_47_fu_1733_p3 <= 
        trunc_ln78_1_fu_1212_p1 when (icmp_ln78_2_fu_1296_p2(0) = '1') else 
        buf_2_0_out_0_fu_298;
    select_ln78_48_fu_1741_p3 <= 
        trunc_ln78_8_fu_1276_p4 when (icmp_ln78_1_fu_1291_p2(0) = '1') else 
        buf_1_7_out_0_fu_294;
    select_ln78_49_fu_1749_p3 <= 
        trunc_ln78_7_fu_1266_p4 when (icmp_ln78_1_fu_1291_p2(0) = '1') else 
        buf_1_6_out_0_fu_290;
    select_ln78_4_fu_1389_p3 <= 
        buf_7_3_out_0_fu_470 when (or_ln78_5_fu_1351_p2(0) = '1') else 
        trunc_ln78_4_fu_1236_p4;
    select_ln78_50_fu_1757_p3 <= 
        trunc_ln78_6_fu_1256_p4 when (icmp_ln78_1_fu_1291_p2(0) = '1') else 
        buf_1_5_out_0_fu_286;
    select_ln78_51_fu_1765_p3 <= 
        trunc_ln78_5_fu_1246_p4 when (icmp_ln78_1_fu_1291_p2(0) = '1') else 
        buf_1_4_out_0_fu_282;
    select_ln78_52_fu_1773_p3 <= 
        trunc_ln78_4_fu_1236_p4 when (icmp_ln78_1_fu_1291_p2(0) = '1') else 
        buf_1_3_out_0_fu_278;
    select_ln78_53_fu_1781_p3 <= 
        trunc_ln78_3_fu_1226_p4 when (icmp_ln78_1_fu_1291_p2(0) = '1') else 
        buf_1_2_out_0_fu_274;
    select_ln78_54_fu_1789_p3 <= 
        trunc_ln78_2_fu_1216_p4 when (icmp_ln78_1_fu_1291_p2(0) = '1') else 
        buf_1_1_out_0_fu_270;
    select_ln78_55_fu_1797_p3 <= 
        trunc_ln78_1_fu_1212_p1 when (icmp_ln78_1_fu_1291_p2(0) = '1') else 
        buf_1_0_out_0_fu_266;
    select_ln78_56_fu_1805_p3 <= 
        trunc_ln78_8_fu_1276_p4 when (icmp_ln78_fu_1286_p2(0) = '1') else 
        buf_0_7_out_0_fu_262;
    select_ln78_57_fu_1813_p3 <= 
        trunc_ln78_7_fu_1266_p4 when (icmp_ln78_fu_1286_p2(0) = '1') else 
        buf_0_6_out_0_fu_258;
    select_ln78_58_fu_1821_p3 <= 
        trunc_ln78_6_fu_1256_p4 when (icmp_ln78_fu_1286_p2(0) = '1') else 
        buf_0_5_out_0_fu_254;
    select_ln78_59_fu_1829_p3 <= 
        trunc_ln78_5_fu_1246_p4 when (icmp_ln78_fu_1286_p2(0) = '1') else 
        buf_0_4_out_0_fu_250;
    select_ln78_5_fu_1397_p3 <= 
        buf_7_2_out_0_fu_466 when (or_ln78_5_fu_1351_p2(0) = '1') else 
        trunc_ln78_3_fu_1226_p4;
    select_ln78_60_fu_1837_p3 <= 
        trunc_ln78_4_fu_1236_p4 when (icmp_ln78_fu_1286_p2(0) = '1') else 
        buf_0_3_out_0_fu_246;
    select_ln78_61_fu_1845_p3 <= 
        trunc_ln78_3_fu_1226_p4 when (icmp_ln78_fu_1286_p2(0) = '1') else 
        buf_0_2_out_0_fu_242;
    select_ln78_62_fu_1853_p3 <= 
        trunc_ln78_2_fu_1216_p4 when (icmp_ln78_fu_1286_p2(0) = '1') else 
        buf_0_1_out_0_fu_238;
    select_ln78_63_fu_1861_p3 <= 
        trunc_ln78_1_fu_1212_p1 when (icmp_ln78_fu_1286_p2(0) = '1') else 
        buf_0_0_out_0_fu_234;
    select_ln78_6_fu_1405_p3 <= 
        buf_7_1_out_0_fu_462 when (or_ln78_5_fu_1351_p2(0) = '1') else 
        trunc_ln78_2_fu_1216_p4;
    select_ln78_7_fu_1413_p3 <= 
        buf_7_0_out_0_fu_458 when (or_ln78_5_fu_1351_p2(0) = '1') else 
        trunc_ln78_1_fu_1212_p1;
    select_ln78_8_fu_1421_p3 <= 
        trunc_ln78_8_fu_1276_p4 when (icmp_ln78_6_fu_1316_p2(0) = '1') else 
        buf_6_7_out_0_fu_454;
    select_ln78_9_fu_1429_p3 <= 
        trunc_ln78_7_fu_1266_p4 when (icmp_ln78_6_fu_1316_p2(0) = '1') else 
        buf_6_6_out_0_fu_450;
    select_ln78_fu_1357_p3 <= 
        buf_7_7_out_0_fu_486 when (or_ln78_5_fu_1351_p2(0) = '1') else 
        trunc_ln78_8_fu_1276_p4;
    shiftreg10_cast_fu_1015_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shiftreg10_fu_226),512));
    trunc_ln78_1_fu_1212_p1 <= ap_phi_mux_empty_27_phi_fu_952_p4(16 - 1 downto 0);
    trunc_ln78_2_fu_1216_p4 <= ap_phi_mux_empty_27_phi_fu_952_p4(31 downto 16);
    trunc_ln78_3_fu_1226_p4 <= ap_phi_mux_empty_27_phi_fu_952_p4(47 downto 32);
    trunc_ln78_4_fu_1236_p4 <= ap_phi_mux_empty_27_phi_fu_952_p4(63 downto 48);
    trunc_ln78_5_fu_1246_p4 <= ap_phi_mux_empty_27_phi_fu_952_p4(79 downto 64);
    trunc_ln78_6_fu_1256_p4 <= ap_phi_mux_empty_27_phi_fu_952_p4(95 downto 80);
    trunc_ln78_7_fu_1266_p4 <= ap_phi_mux_empty_27_phi_fu_952_p4(111 downto 96);
    trunc_ln78_8_fu_1276_p4 <= ap_phi_mux_empty_27_phi_fu_952_p4(127 downto 112);
    trunc_ln78_fu_997_p1 <= ap_sig_allocacmp_r_2(3 - 1 downto 0);
end behav;
