

================================================================
== Vitis HLS Report for 'example_acc_Pipeline_VITIS_LOOP_11_1'
================================================================
* Date:           Thu Feb 20 10:57:05 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        example_acc
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.534 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        4|        4|  40.000 ns|  40.000 ns|    3|    3|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |        2|        2|         1|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     46|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|      37|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      37|     82|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_82_p2   |         +|   0|  0|   9|           2|           1|
    |icmp_ln11_fu_76_p2  |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln12_fu_91_p2  |      icmp|   0|  0|   9|           2|           1|
    |number_fu_97_p3     |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  46|           8|          23|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_40                  |   9|          2|    2|          4|
    |or_i3_i_i_fu_36          |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   36|         72|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_40                  |   2|   0|    2|          0|
    |or_i3_i_i_fu_36          |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  37|   0|   37|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  example_acc_Pipeline_VITIS_LOOP_11_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  example_acc_Pipeline_VITIS_LOOP_11_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  example_acc_Pipeline_VITIS_LOOP_11_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  example_acc_Pipeline_VITIS_LOOP_11_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  example_acc_Pipeline_VITIS_LOOP_11_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  example_acc_Pipeline_VITIS_LOOP_11_1|  return value|
|w2                    |   in|   16|     ap_none|                                    w2|        scalar|
|w1                    |   in|   16|     ap_none|                                    w1|        scalar|
|or_i3_i_i_out         |  out|   32|      ap_vld|                         or_i3_i_i_out|       pointer|
|or_i3_i_i_out_ap_vld  |  out|    1|      ap_vld|                         or_i3_i_i_out|       pointer|
+----------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%or_i3_i_i = alloca i32 1"   --->   Operation 4 'alloca' 'or_i3_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../send_data.cpp:11->../send_data.cpp:28->../example_acc.cpp:20]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%w1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w1"   --->   Operation 6 'read' 'w1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%w2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %w2"   --->   Operation 7 'read' 'w2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.48ns)   --->   "%store_ln11 = store i2 0, i2 %i" [../send_data.cpp:11->../send_data.cpp:28->../example_acc.cpp:20]   --->   Operation 8 'store' 'store_ln11' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %or_i3_i_i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.53>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_3 = load i2 %i" [../send_data.cpp:11->../send_data.cpp:28->../example_acc.cpp:20]   --->   Operation 11 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.62ns)   --->   "%icmp_ln11 = icmp_eq  i2 %i_3, i2 2" [../send_data.cpp:11->../send_data.cpp:28->../example_acc.cpp:20]   --->   Operation 12 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.62ns)   --->   "%add_ln11 = add i2 %i_3, i2 1" [../send_data.cpp:11->../send_data.cpp:28->../example_acc.cpp:20]   --->   Operation 13 'add' 'add_ln11' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %for.inc.i.i.split, void %for.body.i.preheader.exitStub" [../send_data.cpp:11->../send_data.cpp:28->../example_acc.cpp:20]   --->   Operation 14 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%or_i3_i_i_load = load i32 %or_i3_i_i" [../send_data.cpp:14->../send_data.cpp:28->../example_acc.cpp:20]   --->   Operation 15 'load' 'or_i3_i_i_load' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [../send_data.cpp:11->../send_data.cpp:28->../example_acc.cpp:20]   --->   Operation 16 'specpipeline' 'specpipeline_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [../send_data.cpp:11->../send_data.cpp:28->../example_acc.cpp:20]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../send_data.cpp:11->../send_data.cpp:28->../example_acc.cpp:20]   --->   Operation 18 'specloopname' 'specloopname_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.62ns)   --->   "%icmp_ln12 = icmp_eq  i2 %i_3, i2 1" [../send_data.cpp:12->../send_data.cpp:28->../example_acc.cpp:20]   --->   Operation 19 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.42ns)   --->   "%number = select i1 %icmp_ln12, i16 %w2_read, i16 %w1_read" [../send_data.cpp:12->../send_data.cpp:28->../example_acc.cpp:20]   --->   Operation 20 'select' 'number' <Predicate = (!icmp_ln11)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i32 %or_i3_i_i_load" [../send_data.cpp:14->../send_data.cpp:28->../example_acc.cpp:20]   --->   Operation 21 'trunc' 'trunc_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%bitstream = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln14, i16 %number" [../send_data.cpp:14->../send_data.cpp:28->../example_acc.cpp:20]   --->   Operation 22 'bitconcatenate' 'bitstream' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.48ns)   --->   "%store_ln11 = store i2 %add_ln11, i2 %i" [../send_data.cpp:11->../send_data.cpp:28->../example_acc.cpp:20]   --->   Operation 23 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.48>
ST_2 : Operation 24 [1/1] (0.48ns)   --->   "%store_ln14 = store i32 %bitstream, i32 %or_i3_i_i" [../send_data.cpp:14->../send_data.cpp:28->../example_acc.cpp:20]   --->   Operation 24 'store' 'store_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.48>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc.i.i" [../send_data.cpp:11->../send_data.cpp:28->../example_acc.cpp:20]   --->   Operation 25 'br' 'br_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%or_i3_i_i_load_1 = load i32 %or_i3_i_i"   --->   Operation 26 'load' 'or_i3_i_i_load_1' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %or_i3_i_i_out, i32 %or_i3_i_i_load_1"   --->   Operation 27 'write' 'write_ln0' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln11)> <Delay = 0.48>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ or_i3_i_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
or_i3_i_i              (alloca           ) [ 011]
i                      (alloca           ) [ 011]
w1_read                (read             ) [ 011]
w2_read                (read             ) [ 011]
store_ln11             (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_3                    (load             ) [ 000]
icmp_ln11              (icmp             ) [ 011]
add_ln11               (add              ) [ 000]
br_ln11                (br               ) [ 000]
or_i3_i_i_load         (load             ) [ 000]
specpipeline_ln11      (specpipeline     ) [ 000]
speclooptripcount_ln11 (speclooptripcount) [ 000]
specloopname_ln11      (specloopname     ) [ 000]
icmp_ln12              (icmp             ) [ 000]
number                 (select           ) [ 000]
trunc_ln14             (trunc            ) [ 000]
bitstream              (bitconcatenate   ) [ 000]
store_ln11             (store            ) [ 000]
store_ln14             (store            ) [ 000]
br_ln11                (br               ) [ 000]
or_i3_i_i_load_1       (load             ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="or_i3_i_i_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="or_i3_i_i_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="or_i3_i_i_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="or_i3_i_i/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="i_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="w1_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="16" slack="0"/>
<pin id="46" dir="0" index="1" bw="16" slack="0"/>
<pin id="47" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w1_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="w2_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="16" slack="0"/>
<pin id="52" dir="0" index="1" bw="16" slack="0"/>
<pin id="53" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w2_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="write_ln0_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="32" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln11_store_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="0"/>
<pin id="65" dir="0" index="1" bw="2" slack="0"/>
<pin id="66" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln0_store_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="i_3_load_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="2" slack="1"/>
<pin id="75" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="icmp_ln11_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="2" slack="0"/>
<pin id="78" dir="0" index="1" bw="2" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="add_ln11_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="2" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="or_i3_i_i_load_load_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="1"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="or_i3_i_i_load/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="icmp_ln12_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="2" slack="0"/>
<pin id="93" dir="0" index="1" bw="2" slack="0"/>
<pin id="94" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="number_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="16" slack="1"/>
<pin id="100" dir="0" index="2" bw="16" slack="1"/>
<pin id="101" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="number/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="trunc_ln14_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln14/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="bitstream_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="16" slack="0"/>
<pin id="110" dir="0" index="2" bw="16" slack="0"/>
<pin id="111" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="bitstream/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln11_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="2" slack="0"/>
<pin id="117" dir="0" index="1" bw="2" slack="1"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln14_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="1"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="or_i3_i_i_load_1_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="or_i3_i_i_load_1/2 "/>
</bind>
</comp>

<comp id="129" class="1005" name="or_i3_i_i_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="or_i3_i_i "/>
</bind>
</comp>

<comp id="137" class="1005" name="i_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="2" slack="0"/>
<pin id="139" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="144" class="1005" name="w1_read_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="1"/>
<pin id="146" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w1_read "/>
</bind>
</comp>

<comp id="149" class="1005" name="w2_read_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="1"/>
<pin id="151" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w2_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="34" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="80"><net_src comp="73" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="73" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="95"><net_src comp="73" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="102"><net_src comp="91" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="88" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="97" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="119"><net_src comp="82" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="107" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="125" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="132"><net_src comp="36" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="134"><net_src comp="129" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="135"><net_src comp="129" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="140"><net_src comp="40" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="142"><net_src comp="137" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="143"><net_src comp="137" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="147"><net_src comp="44" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="152"><net_src comp="50" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="97" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: or_i3_i_i_out | {2 }
 - Input state : 
	Port: example_acc_Pipeline_VITIS_LOOP_11_1 : w2 | {1 }
	Port: example_acc_Pipeline_VITIS_LOOP_11_1 : w1 | {1 }
  - Chain level:
	State 1
		store_ln11 : 1
		store_ln0 : 1
	State 2
		icmp_ln11 : 1
		add_ln11 : 1
		br_ln11 : 2
		icmp_ln12 : 1
		number : 2
		trunc_ln14 : 1
		bitstream : 3
		store_ln11 : 2
		store_ln14 : 4
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln11_fu_76    |    0    |    9    |
|          |    icmp_ln12_fu_91    |    0    |    9    |
|----------|-----------------------|---------|---------|
|  select  |      number_fu_97     |    0    |    16   |
|----------|-----------------------|---------|---------|
|    add   |     add_ln11_fu_82    |    0    |    9    |
|----------|-----------------------|---------|---------|
|   read   |   w1_read_read_fu_44  |    0    |    0    |
|          |   w2_read_read_fu_50  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_56 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln14_fu_103   |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|    bitstream_fu_107   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    43   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|    i_reg_137    |    2   |
|or_i3_i_i_reg_129|   32   |
| w1_read_reg_144 |   16   |
| w2_read_reg_149 |   16   |
+-----------------+--------+
|      Total      |   66   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   43   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   66   |    -   |
+-----------+--------+--------+
|   Total   |   66   |   43   |
+-----------+--------+--------+
