xst -intstyle ise -ifn "C:/Users/djhuang_1/Desktop/zazong/FPGA/y86_64_CPU_SEQ/ALU.xst" -ofn "C:/Users/djhuang_1/Desktop/zazong/FPGA/y86_64_CPU_SEQ/ALU.syr" 
xst -intstyle ise -ifn "C:/Users/djhuang_1/Desktop/zazong/FPGA/y86_64_CPU_SEQ/ALU.xst" -ofn "C:/Users/djhuang_1/Desktop/zazong/FPGA/y86_64_CPU_SEQ/ALU.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s200-pq208-5 ALU.ngc ALU.ngd  
map -intstyle ise -p xc3s200-pq208-5 -cm area -ir off -pr off -c 100 -o ALU_map.ncd ALU.ngd ALU.pcf 
xst -intstyle ise -ifn "C:/Users/djhuang_1/Desktop/zazong/FPGA/y86_64_CPU_SEQ/ALU.xst" -ofn "C:/Users/djhuang_1/Desktop/zazong/FPGA/y86_64_CPU_SEQ/ALU.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s5000-fg900-5 ALU.ngc ALU.ngd  
map -intstyle ise -p xc3s5000-fg900-5 -cm area -ir off -pr off -c 100 -o ALU_map.ncd ALU.ngd ALU.pcf 
par -w -intstyle ise -ol high -t 1 ALU_map.ncd ALU.ncd ALU.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml ALU.twx ALU.ncd -o ALU.twr ALU.pcf 
netgen -intstyle ise -s 5  -pcf ALU.pcf -rpw 100 -tpw 0 -ar Structure -tm ALU -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim ALU.ncd ALU_timesim.vhd 
xst -intstyle ise -ifn "C:/Users/djhuang_1/Desktop/zazong/FPGA/y86_64_CPU_SEQ/ALU.xst" -ofn "C:/Users/djhuang_1/Desktop/zazong/FPGA/y86_64_CPU_SEQ/ALU.syr" 
