
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.424883                       # Number of seconds simulated
sim_ticks                                424883264000                       # Number of ticks simulated
final_tick                               424883264000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1734034                       # Simulator instruction rate (inst/s)
host_op_rate                                  1966139                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1189779404                       # Simulator tick rate (ticks/s)
host_mem_usage                                 741116                       # Number of bytes of host memory used
host_seconds                                   357.11                       # Real time elapsed on the host
sim_insts                                   619242535                       # Number of instructions simulated
sim_ops                                     702129730                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst          73600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        3338560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           4736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        1181568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        1221824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        1237760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7061504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        73600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         4736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         81792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3025472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3025472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            1150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           52165                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              74                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           18462                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           19091                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           19340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              110336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         47273                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              47273                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst            173224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data           7857594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst             11147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           2780924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst              3916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           2875670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst              4218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           2913177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              16619869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst       173224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst        11147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst         3916                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst         4218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           192505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         7120714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7120714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         7120714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst           173224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data          7857594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst            11147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          2780924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst             3916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          2875670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst             4218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          2913177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             23740582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      110336                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      47273                       # Number of write requests accepted
system.mem_ctrls.readBursts                    110336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    47273                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                7053760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3023872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7061504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3025472                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    121                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3353                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  424883225000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                110336                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                47273                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   79209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81666                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.389611                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.715350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   112.127589                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        47291     57.91%     57.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23814     29.16%     87.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7639      9.35%     96.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1719      2.10%     98.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          490      0.60%     99.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          221      0.27%     99.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          140      0.17%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           90      0.11%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          262      0.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81666                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.723472                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.325903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    566.152415                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2845     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2846                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.601546                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.574175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.976733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2010     70.63%     70.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               51      1.79%     72.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              726     25.51%     97.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               40      1.41%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.32%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.28%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2846                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   9944228500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             12010759750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  551075000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     90225.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               108975.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        16.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     16.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      11.38                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    49492                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   26296                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                55.63                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    2695805.60                       # Average gap between requests
system.mem_ctrls.pageHitRate                    48.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                283101000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                150464160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               385417200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              118076400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         15699749520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4113899190                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            948011520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     33759073650                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     24404592480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      69989375310                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           149861660940                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            352.712549                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         413370650750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1891308500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    6683252000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 275784151500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  63553507000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2937994750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  74033050250                       # Time in different power states
system.mem_ctrls_1.actEnergy                300058500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                159458310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               401517900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              128558160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         15778423440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4143016500                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            953560320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     34239323160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     24286353600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      69805877025                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           150207634095                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            353.526831                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         413288606250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1899006250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    6716598000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 274956940000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  63245468250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2978851250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  75086400250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.numSyscalls                   50                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON   424883264000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                       849766528                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  357146907                       # Number of instructions committed
system.cpu0.committedOps                    406949175                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            371153314                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    16                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                   20297711                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     46367616                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   371153314                       # number of integer instructions
system.cpu0.num_fp_insts                           16                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads          560555928                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         283479370                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  16                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_cc_register_reads          1311330295                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          256293232                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     59185699                       # number of memory refs
system.cpu0.num_load_insts                   30098562                       # Number of load instructions
system.cpu0.num_store_insts                  29087137                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                 849766528                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.Branches                         62603807                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                344901501     83.48%     83.48% # Class of executed instruction
system.cpu0.op_class::IntMult                 8998194      2.18%     85.66% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     85.66% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     85.66% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     85.66% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     85.66% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     85.66% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     85.66% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     85.66% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     85.66% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     85.66% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     85.66% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     85.66% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     85.66% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     85.66% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     85.66% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     85.66% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     85.66% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     85.66% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     85.66% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     85.66% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     85.66% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     85.66% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     85.66% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     85.66% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     85.66% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     85.66% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc             65794      0.02%     85.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     85.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     85.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     85.67% # Class of executed instruction
system.cpu0.op_class::MemRead                30098562      7.29%     92.96% # Class of executed instruction
system.cpu0.op_class::MemWrite               29087121      7.04%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                16      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 413151188                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            69581                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1022.429020                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           53370429                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            70603                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           755.922964                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle       2282237000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1022.429020                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.998466                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998466                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          328                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          676                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        106955894                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       106955894                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     24369997                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       24369997                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     28995850                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      28995850                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data          325                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          325                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data          138                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          138                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     53365847                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        53365847                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     53365847                       # number of overall hits
system.cpu0.dcache.overall_hits::total       53365847                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        25316                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        25316                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        50907                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        50907                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data           42                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           42                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data           25                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        76223                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         76223                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        76223                       # number of overall misses
system.cpu0.dcache.overall_misses::total        76223                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   1746413500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1746413500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  11863808500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  11863808500                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data      1658000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1658000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        78000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        78000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data        50000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        50000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  13610222000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13610222000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  13610222000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13610222000                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     24395313                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     24395313                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     29046757                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     29046757                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data          367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data          163                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          163                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     53442070                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     53442070                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     53442070                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     53442070                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.001038                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.001038                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.001753                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001753                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.114441                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.114441                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.153374                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.153374                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.001426                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.001426                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.001426                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.001426                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 68984.574972                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 68984.574972                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 233048.667177                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 233048.667177                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 39476.190476                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 39476.190476                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         3120                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         3120                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 178557.941829                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 178557.941829                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 178557.941829                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 178557.941829                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks        53125                       # number of writebacks
system.cpu0.dcache.writebacks::total            53125                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        25316                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        25316                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        50907                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        50907                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data           42                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           42                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data           25                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           25                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        76223                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        76223                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        76223                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        76223                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   1721097500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1721097500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  11812901500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  11812901500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data      1616000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1616000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        61000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        61000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data        42000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        42000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  13533999000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  13533999000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  13533999000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  13533999000                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.001038                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.001038                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.001753                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001753                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.114441                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.114441                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.153374                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.153374                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.001426                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001426                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.001426                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001426                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 67984.574972                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 67984.574972                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 232048.667177                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 232048.667177                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 38476.190476                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38476.190476                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         2440                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         2440                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 177557.941829                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 177557.941829                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 177557.941829                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 177557.941829                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements            66851                       # number of replacements
system.cpu0.icache.tags.tagsinuse          493.877328                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          357135747                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            67362                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          5301.739067                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   493.877328                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.964604                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.964604                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          186                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          261                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        714473580                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       714473580                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst    357135747                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      357135747                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst    357135747                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       357135747                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst    357135747                       # number of overall hits
system.cpu0.icache.overall_hits::total      357135747                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        67362                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        67362                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        67362                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         67362                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        67362                       # number of overall misses
system.cpu0.icache.overall_misses::total        67362                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    998634500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    998634500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    998634500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    998634500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    998634500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    998634500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst    357203109                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    357203109                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst    357203109                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    357203109                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst    357203109                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    357203109                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000189                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000189                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000189                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000189                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000189                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000189                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 14824.893857                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14824.893857                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 14824.893857                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14824.893857                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 14824.893857                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14824.893857                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks        66851                       # number of writebacks
system.cpu0.icache.writebacks::total            66851                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        67362                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        67362                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        67362                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        67362                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        67362                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        67362                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    931272500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    931272500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    931272500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    931272500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    931272500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    931272500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000189                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000189                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000189                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000189                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 13824.893857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13824.893857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 13824.893857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13824.893857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 13824.893857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13824.893857                       # average overall mshr miss latency
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   424883264000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                       849766527                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   87399895                       # Number of instructions committed
system.cpu1.committedOps                     98428204                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             89346317                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                    4704595                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     11639668                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    89346317                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads          139440803                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          69351583                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_cc_register_reads           319063065                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           63055841                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     15139898                       # number of memory refs
system.cpu1.num_load_insts                    7925859                       # Number of load instructions
system.cpu1.num_store_insts                   7214039                       # Number of store instructions
system.cpu1.num_idle_cycles              641069502.246085                       # Number of idle cycles
system.cpu1.num_busy_cycles              208697024.753915                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.245593                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.754407                       # Percentage of idle cycles
system.cpu1.Branches                         15294287                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 82960072     83.01%     83.01% # Class of executed instruction
system.cpu1.op_class::IntMult                 1836076      1.84%     84.85% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     84.85% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     84.85% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     84.85% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     84.85% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     84.85% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     84.85% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     84.85% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     84.85% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     84.85% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     84.85% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     84.85% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     84.85% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     84.85% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     84.85% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     84.85% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     84.85% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     84.85% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     84.85% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     84.85% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     84.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     84.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     84.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     84.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     84.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     84.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     84.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     84.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     84.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     84.85% # Class of executed instruction
system.cpu1.op_class::MemRead                 7925859      7.93%     92.78% # Class of executed instruction
system.cpu1.op_class::MemWrite                7214039      7.22%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  99936046                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            35991                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          251.454826                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14412399                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            37011                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           389.408527                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     320690118500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   251.454826                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.245561                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.245561                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          253                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          767                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         28939630                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        28939630                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      7212539                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7212539                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      7195958                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7195958                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          228                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          228                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            3                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     14408497                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14408497                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     14408497                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14408497                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        24662                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        24662                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        17797                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        17797                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           47                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           47                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           27                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           27                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        42459                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         42459                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        42459                       # number of overall misses
system.cpu1.dcache.overall_misses::total        42459                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   1689857500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1689857500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   1314574000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1314574000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data       582000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       582000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data       110000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       110000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        43500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        43500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   3004431500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3004431500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   3004431500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3004431500                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      7237201                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      7237201                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      7213755                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7213755                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     14450956                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14450956                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     14450956                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14450956                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.003408                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.003408                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.002467                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.002467                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.170909                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.170909                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.900000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.900000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.002938                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.002938                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.002938                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.002938                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 68520.699862                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68520.699862                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 73864.921054                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73864.921054                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 12382.978723                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12382.978723                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  4074.074074                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4074.074074                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 70760.769213                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 70760.769213                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 70760.769213                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 70760.769213                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks        20189                       # number of writebacks
system.cpu1.dcache.writebacks::total            20189                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        24662                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        24662                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        17797                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        17797                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data           27                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           27                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        42459                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        42459                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        42459                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        42459                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   1665195500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1665195500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   1296777000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1296777000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data       535000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       535000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        88000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        88000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        38500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        38500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   2961972500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2961972500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   2961972500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2961972500                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.003408                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003408                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.002467                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.002467                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.170909                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.170909                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.900000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.002938                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002938                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.002938                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002938                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 67520.699862                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67520.699862                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 72864.921054                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 72864.921054                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11382.978723                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11382.978723                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  3259.259259                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3259.259259                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 69760.769213                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 69760.769213                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 69760.769213                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 69760.769213                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements                1                       # number of replacements
system.cpu1.icache.tags.tagsinuse           35.602501                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           87399980                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              170                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         514117.529412                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    35.602501                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.069536                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.069536                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          169                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          148                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.330078                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        174800470                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       174800470                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst     87399980                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       87399980                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     87399980                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        87399980                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     87399980                       # number of overall hits
system.cpu1.icache.overall_hits::total       87399980                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst          170                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          170                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst          170                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           170                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst          170                       # number of overall misses
system.cpu1.icache.overall_misses::total          170                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     12518000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     12518000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     12518000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     12518000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     12518000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     12518000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     87400150                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     87400150                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     87400150                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     87400150                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     87400150                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     87400150                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 73635.294118                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 73635.294118                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 73635.294118                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 73635.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 73635.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 73635.294118                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks            1                       # number of writebacks
system.cpu1.icache.writebacks::total                1                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          170                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          170                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          170                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          170                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          170                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          170                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     12348000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     12348000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     12348000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     12348000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     12348000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     12348000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 72635.294118                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72635.294118                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 72635.294118                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72635.294118                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 72635.294118                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72635.294118                       # average overall mshr miss latency
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   424883264000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                       849766528                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   87351673                       # Number of instructions committed
system.cpu2.committedOps                     98379967                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             89304643                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                    4704593                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     11633418                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    89304643                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads          139351093                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          69326414                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_cc_register_reads           318871617                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           63039208                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     15116592                       # number of memory refs
system.cpu2.num_load_insts                    7910348                       # Number of load instructions
system.cpu2.num_store_insts                   7206244                       # Number of store instructions
system.cpu2.num_idle_cycles              641071254.000491                       # Number of idle cycles
system.cpu2.num_busy_cycles              208695273.999509                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.245591                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.754409                       # Percentage of idle cycles
system.cpu2.Branches                         15287651                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 82935069     83.03%     83.03% # Class of executed instruction
system.cpu2.op_class::IntMult                 1836076      1.84%     84.87% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     84.87% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     84.87% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     84.87% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     84.87% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     84.87% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     84.87% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     84.87% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     84.87% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     84.87% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     84.87% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     84.87% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     84.87% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     84.87% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     84.87% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     84.87% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     84.87% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     84.87% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     84.87% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     84.87% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     84.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     84.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     84.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     84.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     84.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     84.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     84.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     84.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     84.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     84.87% # Class of executed instruction
system.cpu2.op_class::MemRead                 7910348      7.92%     92.79% # Class of executed instruction
system.cpu2.op_class::MemWrite                7206244      7.21%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  99887737                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            35964                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          251.458264                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14390949                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            36986                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           389.091791                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     320686328000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   251.458264                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.245565                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.245565                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          370                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          651                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         28893139                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        28893139                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      7197125                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7197125                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      7187861                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7187861                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data          155                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          155                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data            3                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     14384986                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14384986                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     14384986                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14384986                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        24627                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        24627                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        18165                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        18165                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data           57                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           57                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data           35                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           35                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        42792                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         42792                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        42792                       # number of overall misses
system.cpu2.dcache.overall_misses::total        42792                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   1754624500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1754624500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   1324851500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1324851500                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data       505000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       505000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data       128500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       128500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data       101500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       101500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   3079476000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3079476000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   3079476000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3079476000                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      7221752                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      7221752                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      7206026                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7206026                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data          212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     14427778                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     14427778                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     14427778                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     14427778                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.003410                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.003410                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.002521                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.002521                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.268868                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.268868                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.921053                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.921053                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.002966                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.002966                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.002966                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.002966                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 71248.000162                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 71248.000162                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 72934.296724                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 72934.296724                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data  8859.649123                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  8859.649123                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  3671.428571                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  3671.428571                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 71963.825014                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 71963.825014                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 71963.825014                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 71963.825014                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks        20069                       # number of writebacks
system.cpu2.dcache.writebacks::total            20069                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        24627                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        24627                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        18165                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        18165                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data           57                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           57                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data           35                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           35                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        42792                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        42792                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        42792                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        42792                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   1729997500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1729997500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   1306686500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1306686500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data       448000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       448000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data       106500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       106500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data        88500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        88500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   3036684000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3036684000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   3036684000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3036684000                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.003410                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003410                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.002521                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.002521                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.268868                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.268868                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.921053                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.921053                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.002966                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002966                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.002966                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002966                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 70248.000162                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 70248.000162                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 71934.296724                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 71934.296724                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  7859.649123                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7859.649123                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  3042.857143                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3042.857143                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 70963.825014                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 70963.825014                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 70963.825014                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 70963.825014                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           34.126598                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           87351692                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              164                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         532632.268293                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    34.126598                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.066654                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.066654                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          164                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          142                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.320312                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        174703876                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       174703876                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst     87351692                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       87351692                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     87351692                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        87351692                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     87351692                       # number of overall hits
system.cpu2.icache.overall_hits::total       87351692                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst          164                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          164                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst          164                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           164                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst          164                       # number of overall misses
system.cpu2.icache.overall_misses::total          164                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      8471500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8471500                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      8471500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8471500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      8471500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8471500                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     87351856                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     87351856                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     87351856                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     87351856                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     87351856                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     87351856                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 51655.487805                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 51655.487805                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 51655.487805                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 51655.487805                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 51655.487805                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 51655.487805                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst          164                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          164                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst          164                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          164                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst          164                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          164                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      8307500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8307500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      8307500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8307500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      8307500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8307500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 50655.487805                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50655.487805                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 50655.487805                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50655.487805                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 50655.487805                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50655.487805                       # average overall mshr miss latency
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON   424883264000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                       849766527                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   87344060                       # Number of instructions committed
system.cpu3.committedOps                     98372384                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             89299287                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                    4704602                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     11631161                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    89299287                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads          139348076                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          69322818                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_cc_register_reads           318839310                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           63020211                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     15111708                       # number of memory refs
system.cpu3.num_load_insts                    7907067                       # Number of load instructions
system.cpu3.num_store_insts                   7204641                       # Number of store instructions
system.cpu3.num_idle_cycles              641072098.246082                       # Number of idle cycles
system.cpu3.num_busy_cycles              208694428.753918                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.245590                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.754410                       # Percentage of idle cycles
system.cpu3.Branches                         15285520                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 82932476     83.03%     83.03% # Class of executed instruction
system.cpu3.op_class::IntMult                 1836061      1.84%     84.87% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     84.87% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     84.87% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     84.87% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     84.87% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     84.87% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     84.87% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     84.87% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     84.87% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     84.87% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     84.87% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     84.87% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     84.87% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     84.87% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     84.87% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     84.87% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     84.87% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     84.87% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     84.87% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     84.87% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     84.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     84.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     84.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     84.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     84.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     84.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     84.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     84.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     84.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     84.87% # Class of executed instruction
system.cpu3.op_class::MemRead                 7907067      7.92%     92.79% # Class of executed instruction
system.cpu3.op_class::MemWrite                7204641      7.21%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  99880245                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            36632                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          251.422150                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           14384718                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            37652                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           382.043929                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     320745927500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   251.422150                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.245529                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.245529                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          699                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         28883857                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        28883857                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data      7193123                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7193123                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      7185878                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7185878                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data          248                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          248                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data            6                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data     14379001                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14379001                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     14379001                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14379001                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        25260                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        25260                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        18455                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        18455                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data           53                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           53                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data           32                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           32                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        43715                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         43715                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        43715                       # number of overall misses
system.cpu3.dcache.overall_misses::total        43715                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   1763098500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1763098500                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   1330167000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1330167000                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data       440500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       440500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        94000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        94000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data        87500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        87500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   3093265500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3093265500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   3093265500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3093265500                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      7218383                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      7218383                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      7204333                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7204333                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data          301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     14422716                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     14422716                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     14422716                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     14422716                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.003499                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.003499                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.002562                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.002562                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.176080                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.176080                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.842105                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.842105                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.003031                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003031                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.003031                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003031                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 69798.040380                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 69798.040380                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 72076.239501                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 72076.239501                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data  8311.320755                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  8311.320755                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  2937.500000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  2937.500000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 70759.819284                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 70759.819284                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 70759.819284                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 70759.819284                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks        20437                       # number of writebacks
system.cpu3.dcache.writebacks::total            20437                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        25260                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        25260                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        18455                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        18455                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data           53                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           53                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data           32                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           32                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        43715                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        43715                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        43715                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        43715                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   1737838500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1737838500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   1311712000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1311712000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data       387500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       387500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        73000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        73000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data        76500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        76500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   3049550500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3049550500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   3049550500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3049550500                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.003499                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003499                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.002562                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.002562                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.176080                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.176080                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.842105                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.842105                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.003031                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003031                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.003031                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003031                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 68798.040380                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 68798.040380                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 71076.239501                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 71076.239501                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data  7311.320755                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7311.320755                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  2281.250000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  2281.250000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 69759.819284                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 69759.819284                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 69759.819284                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 69759.819284                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements                1                       # number of replacements
system.cpu3.icache.tags.tagsinuse           34.844282                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           87344167                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              167                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         523018.964072                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    34.844282                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.068055                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.068055                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          166                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          146                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.324219                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        174688835                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       174688835                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst     87344167                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       87344167                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     87344167                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        87344167                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     87344167                       # number of overall hits
system.cpu3.icache.overall_hits::total       87344167                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst          167                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          167                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst          167                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           167                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst          167                       # number of overall misses
system.cpu3.icache.overall_misses::total          167                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      7785500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7785500                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      7785500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7785500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      7785500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7785500                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     87344334                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     87344334                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     87344334                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     87344334                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     87344334                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     87344334                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 46619.760479                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 46619.760479                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 46619.760479                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 46619.760479                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 46619.760479                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 46619.760479                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks            1                       # number of writebacks
system.cpu3.icache.writebacks::total                1                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst          167                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          167                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst          167                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          167                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst          167                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          167                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      7618500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7618500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      7618500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7618500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      7618500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7618500                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 45619.760479                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 45619.760479                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 45619.760479                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 45619.760479                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 45619.760479                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 45619.760479                       # average overall mshr miss latency
system.cpu4.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.pwrStateResidencyTicks::ON   424883264000                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_vec_insts                           0                       # number of vector instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu4.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           1                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu4.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.pwrStateResidencyTicks::ON   424883264000                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_vec_insts                           0                       # number of vector instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu5.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu5.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.pwrStateResidencyTicks::ON   424883264000                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_vec_insts                           0                       # number of vector instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu6.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu6.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.pwrStateResidencyTicks::ON   424883264000                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_vec_insts                           0                       # number of vector instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu7.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu7.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.tags.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.l20.tags.replacements                   188524                       # number of replacements
system.l20.tags.tagsinuse                 8086.001873                       # Cycle average of tags in use
system.l20.tags.total_refs                     305504                       # Total number of references to valid blocks.
system.l20.tags.sampled_refs                   196716                       # Sample count of references to valid blocks.
system.l20.tags.avg_refs                     1.553021                       # Average number of references to valid blocks.
system.l20.tags.warmup_cycle              13704502500                       # Cycle when the warmup percentage was hit.
system.l20.tags.occ_blocks::writebacks     202.244728                       # Average occupied blocks per requestor
system.l20.tags.occ_blocks::cpu0.inst      172.889751                       # Average occupied blocks per requestor
system.l20.tags.occ_blocks::cpu0.data     6300.797593                       # Average occupied blocks per requestor
system.l20.tags.occ_blocks::cpu1.inst        0.808977                       # Average occupied blocks per requestor
system.l20.tags.occ_blocks::cpu1.data      454.333321                       # Average occupied blocks per requestor
system.l20.tags.occ_blocks::cpu2.inst        0.011188                       # Average occupied blocks per requestor
system.l20.tags.occ_blocks::cpu2.data      477.016137                       # Average occupied blocks per requestor
system.l20.tags.occ_blocks::cpu3.inst        0.108212                       # Average occupied blocks per requestor
system.l20.tags.occ_blocks::cpu3.data      477.791965                       # Average occupied blocks per requestor
system.l20.tags.occ_percent::writebacks      0.024688                       # Average percentage of cache occupancy
system.l20.tags.occ_percent::cpu0.inst       0.021105                       # Average percentage of cache occupancy
system.l20.tags.occ_percent::cpu0.data       0.769140                       # Average percentage of cache occupancy
system.l20.tags.occ_percent::cpu1.inst       0.000099                       # Average percentage of cache occupancy
system.l20.tags.occ_percent::cpu1.data       0.055461                       # Average percentage of cache occupancy
system.l20.tags.occ_percent::cpu2.inst       0.000001                       # Average percentage of cache occupancy
system.l20.tags.occ_percent::cpu2.data       0.058230                       # Average percentage of cache occupancy
system.l20.tags.occ_percent::cpu3.inst       0.000013                       # Average percentage of cache occupancy
system.l20.tags.occ_percent::cpu3.data       0.058324                       # Average percentage of cache occupancy
system.l20.tags.occ_percent::total           0.987061                       # Average percentage of cache occupancy
system.l20.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.l20.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l20.tags.age_task_id_blocks_1024::1         1821                       # Occupied blocks per task id
system.l20.tags.age_task_id_blocks_1024::2         6285                       # Occupied blocks per task id
system.l20.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l20.tags.tag_accesses                  4335700                       # Number of tag accesses
system.l20.tags.data_accesses                 4335700                       # Number of data accesses
system.l20.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.l20.WritebackDirty_hits::writebacks       113820                       # number of WritebackDirty hits
system.l20.WritebackDirty_hits::total          113820                       # number of WritebackDirty hits
system.l20.WritebackClean_hits::writebacks        66792                       # number of WritebackClean hits
system.l20.WritebackClean_hits::total           66792                       # number of WritebackClean hits
system.l20.UpgradeReq_hits::cpu0.data            5570                       # number of UpgradeReq hits
system.l20.UpgradeReq_hits::cpu1.data            5385                       # number of UpgradeReq hits
system.l20.UpgradeReq_hits::cpu2.data            5765                       # number of UpgradeReq hits
system.l20.UpgradeReq_hits::cpu3.data            6016                       # number of UpgradeReq hits
system.l20.UpgradeReq_hits::total               22736                       # number of UpgradeReq hits
system.l20.SCUpgradeReq_hits::cpu0.data             1                       # number of SCUpgradeReq hits
system.l20.SCUpgradeReq_hits::cpu1.data             2                       # number of SCUpgradeReq hits
system.l20.SCUpgradeReq_hits::cpu2.data             4                       # number of SCUpgradeReq hits
system.l20.SCUpgradeReq_hits::cpu3.data             1                       # number of SCUpgradeReq hits
system.l20.SCUpgradeReq_hits::total                 8                       # number of SCUpgradeReq hits
system.l20.ReadExReq_hits::cpu0.data               39                       # number of ReadExReq hits
system.l20.ReadExReq_hits::cpu1.data                7                       # number of ReadExReq hits
system.l20.ReadExReq_hits::cpu2.data                2                       # number of ReadExReq hits
system.l20.ReadExReq_hits::cpu3.data               39                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   87                       # number of ReadExReq hits
system.l20.ReadCleanReq_hits::cpu0.inst         66190                       # number of ReadCleanReq hits
system.l20.ReadCleanReq_hits::cpu1.inst            56                       # number of ReadCleanReq hits
system.l20.ReadCleanReq_hits::cpu2.inst            90                       # number of ReadCleanReq hits
system.l20.ReadCleanReq_hits::cpu3.inst           106                       # number of ReadCleanReq hits
system.l20.ReadCleanReq_hits::total             66442                       # number of ReadCleanReq hits
system.l20.ReadSharedReq_hits::cpu0.data         1058                       # number of ReadSharedReq hits
system.l20.ReadSharedReq_hits::cpu1.data          771                       # number of ReadSharedReq hits
system.l20.ReadSharedReq_hits::cpu2.data          724                       # number of ReadSharedReq hits
system.l20.ReadSharedReq_hits::cpu3.data         1470                       # number of ReadSharedReq hits
system.l20.ReadSharedReq_hits::total             4023                       # number of ReadSharedReq hits
system.l20.demand_hits::cpu0.inst               66190                       # number of demand (read+write) hits
system.l20.demand_hits::cpu0.data                1097                       # number of demand (read+write) hits
system.l20.demand_hits::cpu1.inst                  56                       # number of demand (read+write) hits
system.l20.demand_hits::cpu1.data                 778                       # number of demand (read+write) hits
system.l20.demand_hits::cpu2.inst                  90                       # number of demand (read+write) hits
system.l20.demand_hits::cpu2.data                 726                       # number of demand (read+write) hits
system.l20.demand_hits::cpu3.inst                 106                       # number of demand (read+write) hits
system.l20.demand_hits::cpu3.data                1509                       # number of demand (read+write) hits
system.l20.demand_hits::total                   70552                       # number of demand (read+write) hits
system.l20.overall_hits::cpu0.inst              66190                       # number of overall hits
system.l20.overall_hits::cpu0.data               1097                       # number of overall hits
system.l20.overall_hits::cpu1.inst                 56                       # number of overall hits
system.l20.overall_hits::cpu1.data                778                       # number of overall hits
system.l20.overall_hits::cpu2.inst                 90                       # number of overall hits
system.l20.overall_hits::cpu2.data                726                       # number of overall hits
system.l20.overall_hits::cpu3.inst                106                       # number of overall hits
system.l20.overall_hits::cpu3.data               1509                       # number of overall hits
system.l20.overall_hits::total                  70552                       # number of overall hits
system.l20.ReadExReq_misses::cpu0.data          45284                       # number of ReadExReq misses
system.l20.ReadExReq_misses::cpu1.data          12380                       # number of ReadExReq misses
system.l20.ReadExReq_misses::cpu2.data          12380                       # number of ReadExReq misses
system.l20.ReadExReq_misses::cpu3.data          12380                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total              82424                       # number of ReadExReq misses
system.l20.ReadCleanReq_misses::cpu0.inst         1172                       # number of ReadCleanReq misses
system.l20.ReadCleanReq_misses::cpu1.inst          114                       # number of ReadCleanReq misses
system.l20.ReadCleanReq_misses::cpu2.inst           74                       # number of ReadCleanReq misses
system.l20.ReadCleanReq_misses::cpu3.inst           61                       # number of ReadCleanReq misses
system.l20.ReadCleanReq_misses::total            1421                       # number of ReadCleanReq misses
system.l20.ReadSharedReq_misses::cpu0.data        24230                       # number of ReadSharedReq misses
system.l20.ReadSharedReq_misses::cpu1.data        23850                       # number of ReadSharedReq misses
system.l20.ReadSharedReq_misses::cpu2.data        23872                       # number of ReadSharedReq misses
system.l20.ReadSharedReq_misses::cpu3.data        23756                       # number of ReadSharedReq misses
system.l20.ReadSharedReq_misses::total          95708                       # number of ReadSharedReq misses
system.l20.demand_misses::cpu0.inst              1172                       # number of demand (read+write) misses
system.l20.demand_misses::cpu0.data             69514                       # number of demand (read+write) misses
system.l20.demand_misses::cpu1.inst               114                       # number of demand (read+write) misses
system.l20.demand_misses::cpu1.data             36230                       # number of demand (read+write) misses
system.l20.demand_misses::cpu2.inst                74                       # number of demand (read+write) misses
system.l20.demand_misses::cpu2.data             36252                       # number of demand (read+write) misses
system.l20.demand_misses::cpu3.inst                61                       # number of demand (read+write) misses
system.l20.demand_misses::cpu3.data             36136                       # number of demand (read+write) misses
system.l20.demand_misses::total                179553                       # number of demand (read+write) misses
system.l20.overall_misses::cpu0.inst             1172                       # number of overall misses
system.l20.overall_misses::cpu0.data            69514                       # number of overall misses
system.l20.overall_misses::cpu1.inst              114                       # number of overall misses
system.l20.overall_misses::cpu1.data            36230                       # number of overall misses
system.l20.overall_misses::cpu2.inst               74                       # number of overall misses
system.l20.overall_misses::cpu2.data            36252                       # number of overall misses
system.l20.overall_misses::cpu3.inst               61                       # number of overall misses
system.l20.overall_misses::cpu3.data            36136                       # number of overall misses
system.l20.overall_misses::total               179553                       # number of overall misses
system.l20.ReadExReq_miss_latency::cpu0.data  11677380500                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::cpu1.data   1213169500                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::cpu2.data   1218616500                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::cpu3.data   1220165500                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total  15329332000                       # number of ReadExReq miss cycles
system.l20.ReadCleanReq_miss_latency::cpu0.inst    130062000                       # number of ReadCleanReq miss cycles
system.l20.ReadCleanReq_miss_latency::cpu1.inst     11423000                       # number of ReadCleanReq miss cycles
system.l20.ReadCleanReq_miss_latency::cpu2.inst      6998500                       # number of ReadCleanReq miss cycles
system.l20.ReadCleanReq_miss_latency::cpu3.inst      6123000                       # number of ReadCleanReq miss cycles
system.l20.ReadCleanReq_miss_latency::total    154606500                       # number of ReadCleanReq miss cycles
system.l20.ReadSharedReq_miss_latency::cpu0.data   1673065000                       # number of ReadSharedReq miss cycles
system.l20.ReadSharedReq_miss_latency::cpu1.data   1620085000                       # number of ReadSharedReq miss cycles
system.l20.ReadSharedReq_miss_latency::cpu2.data   1685320000                       # number of ReadSharedReq miss cycles
system.l20.ReadSharedReq_miss_latency::cpu3.data   1684340000                       # number of ReadSharedReq miss cycles
system.l20.ReadSharedReq_miss_latency::total   6662810000                       # number of ReadSharedReq miss cycles
system.l20.demand_miss_latency::cpu0.inst    130062000                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::cpu0.data  13350445500                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::cpu1.inst     11423000                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::cpu1.data   2833254500                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::cpu2.inst      6998500                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::cpu2.data   2903936500                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::cpu3.inst      6123000                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::cpu3.data   2904505500                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     22146748500                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::cpu0.inst    130062000                       # number of overall miss cycles
system.l20.overall_miss_latency::cpu0.data  13350445500                       # number of overall miss cycles
system.l20.overall_miss_latency::cpu1.inst     11423000                       # number of overall miss cycles
system.l20.overall_miss_latency::cpu1.data   2833254500                       # number of overall miss cycles
system.l20.overall_miss_latency::cpu2.inst      6998500                       # number of overall miss cycles
system.l20.overall_miss_latency::cpu2.data   2903936500                       # number of overall miss cycles
system.l20.overall_miss_latency::cpu3.inst      6123000                       # number of overall miss cycles
system.l20.overall_miss_latency::cpu3.data   2904505500                       # number of overall miss cycles
system.l20.overall_miss_latency::total    22146748500                       # number of overall miss cycles
system.l20.WritebackDirty_accesses::writebacks       113820                       # number of WritebackDirty accesses(hits+misses)
system.l20.WritebackDirty_accesses::total       113820                       # number of WritebackDirty accesses(hits+misses)
system.l20.WritebackClean_accesses::writebacks        66792                       # number of WritebackClean accesses(hits+misses)
system.l20.WritebackClean_accesses::total        66792                       # number of WritebackClean accesses(hits+misses)
system.l20.UpgradeReq_accesses::cpu0.data         5570                       # number of UpgradeReq accesses(hits+misses)
system.l20.UpgradeReq_accesses::cpu1.data         5385                       # number of UpgradeReq accesses(hits+misses)
system.l20.UpgradeReq_accesses::cpu2.data         5765                       # number of UpgradeReq accesses(hits+misses)
system.l20.UpgradeReq_accesses::cpu3.data         6016                       # number of UpgradeReq accesses(hits+misses)
system.l20.UpgradeReq_accesses::total           22736                       # number of UpgradeReq accesses(hits+misses)
system.l20.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l20.SCUpgradeReq_accesses::cpu1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l20.SCUpgradeReq_accesses::cpu2.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l20.SCUpgradeReq_accesses::cpu3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l20.SCUpgradeReq_accesses::total             8                       # number of SCUpgradeReq accesses(hits+misses)
system.l20.ReadExReq_accesses::cpu0.data        45323                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::cpu1.data        12387                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::cpu2.data        12382                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::cpu3.data        12419                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total            82511                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadCleanReq_accesses::cpu0.inst        67362                       # number of ReadCleanReq accesses(hits+misses)
system.l20.ReadCleanReq_accesses::cpu1.inst          170                       # number of ReadCleanReq accesses(hits+misses)
system.l20.ReadCleanReq_accesses::cpu2.inst          164                       # number of ReadCleanReq accesses(hits+misses)
system.l20.ReadCleanReq_accesses::cpu3.inst          167                       # number of ReadCleanReq accesses(hits+misses)
system.l20.ReadCleanReq_accesses::total         67863                       # number of ReadCleanReq accesses(hits+misses)
system.l20.ReadSharedReq_accesses::cpu0.data        25288                       # number of ReadSharedReq accesses(hits+misses)
system.l20.ReadSharedReq_accesses::cpu1.data        24621                       # number of ReadSharedReq accesses(hits+misses)
system.l20.ReadSharedReq_accesses::cpu2.data        24596                       # number of ReadSharedReq accesses(hits+misses)
system.l20.ReadSharedReq_accesses::cpu3.data        25226                       # number of ReadSharedReq accesses(hits+misses)
system.l20.ReadSharedReq_accesses::total        99731                       # number of ReadSharedReq accesses(hits+misses)
system.l20.demand_accesses::cpu0.inst           67362                       # number of demand (read+write) accesses
system.l20.demand_accesses::cpu0.data           70611                       # number of demand (read+write) accesses
system.l20.demand_accesses::cpu1.inst             170                       # number of demand (read+write) accesses
system.l20.demand_accesses::cpu1.data           37008                       # number of demand (read+write) accesses
system.l20.demand_accesses::cpu2.inst             164                       # number of demand (read+write) accesses
system.l20.demand_accesses::cpu2.data           36978                       # number of demand (read+write) accesses
system.l20.demand_accesses::cpu3.inst             167                       # number of demand (read+write) accesses
system.l20.demand_accesses::cpu3.data           37645                       # number of demand (read+write) accesses
system.l20.demand_accesses::total              250105                       # number of demand (read+write) accesses
system.l20.overall_accesses::cpu0.inst          67362                       # number of overall (read+write) accesses
system.l20.overall_accesses::cpu0.data          70611                       # number of overall (read+write) accesses
system.l20.overall_accesses::cpu1.inst            170                       # number of overall (read+write) accesses
system.l20.overall_accesses::cpu1.data          37008                       # number of overall (read+write) accesses
system.l20.overall_accesses::cpu2.inst            164                       # number of overall (read+write) accesses
system.l20.overall_accesses::cpu2.data          36978                       # number of overall (read+write) accesses
system.l20.overall_accesses::cpu3.inst            167                       # number of overall (read+write) accesses
system.l20.overall_accesses::cpu3.data          37645                       # number of overall (read+write) accesses
system.l20.overall_accesses::total             250105                       # number of overall (read+write) accesses
system.l20.ReadExReq_miss_rate::cpu0.data     0.999140                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::cpu1.data     0.999435                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::cpu2.data     0.999838                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::cpu3.data     0.996860                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.998946                       # miss rate for ReadExReq accesses
system.l20.ReadCleanReq_miss_rate::cpu0.inst     0.017399                       # miss rate for ReadCleanReq accesses
system.l20.ReadCleanReq_miss_rate::cpu1.inst     0.670588                       # miss rate for ReadCleanReq accesses
system.l20.ReadCleanReq_miss_rate::cpu2.inst     0.451220                       # miss rate for ReadCleanReq accesses
system.l20.ReadCleanReq_miss_rate::cpu3.inst     0.365269                       # miss rate for ReadCleanReq accesses
system.l20.ReadCleanReq_miss_rate::total     0.020939                       # miss rate for ReadCleanReq accesses
system.l20.ReadSharedReq_miss_rate::cpu0.data     0.958162                       # miss rate for ReadSharedReq accesses
system.l20.ReadSharedReq_miss_rate::cpu1.data     0.968685                       # miss rate for ReadSharedReq accesses
system.l20.ReadSharedReq_miss_rate::cpu2.data     0.970564                       # miss rate for ReadSharedReq accesses
system.l20.ReadSharedReq_miss_rate::cpu3.data     0.941727                       # miss rate for ReadSharedReq accesses
system.l20.ReadSharedReq_miss_rate::total     0.959661                       # miss rate for ReadSharedReq accesses
system.l20.demand_miss_rate::cpu0.inst       0.017399                       # miss rate for demand accesses
system.l20.demand_miss_rate::cpu0.data       0.984464                       # miss rate for demand accesses
system.l20.demand_miss_rate::cpu1.inst       0.670588                       # miss rate for demand accesses
system.l20.demand_miss_rate::cpu1.data       0.978978                       # miss rate for demand accesses
system.l20.demand_miss_rate::cpu2.inst       0.451220                       # miss rate for demand accesses
system.l20.demand_miss_rate::cpu2.data       0.980367                       # miss rate for demand accesses
system.l20.demand_miss_rate::cpu3.inst       0.365269                       # miss rate for demand accesses
system.l20.demand_miss_rate::cpu3.data       0.959915                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.717910                       # miss rate for demand accesses
system.l20.overall_miss_rate::cpu0.inst      0.017399                       # miss rate for overall accesses
system.l20.overall_miss_rate::cpu0.data      0.984464                       # miss rate for overall accesses
system.l20.overall_miss_rate::cpu1.inst      0.670588                       # miss rate for overall accesses
system.l20.overall_miss_rate::cpu1.data      0.978978                       # miss rate for overall accesses
system.l20.overall_miss_rate::cpu2.inst      0.451220                       # miss rate for overall accesses
system.l20.overall_miss_rate::cpu2.data      0.980367                       # miss rate for overall accesses
system.l20.overall_miss_rate::cpu3.inst      0.365269                       # miss rate for overall accesses
system.l20.overall_miss_rate::cpu3.data      0.959915                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.717910                       # miss rate for overall accesses
system.l20.ReadExReq_avg_miss_latency::cpu0.data 257869.898861                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::cpu1.data 97994.305331                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::cpu2.data 98434.289176                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::cpu3.data 98559.410339                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 185981.413181                       # average ReadExReq miss latency
system.l20.ReadCleanReq_avg_miss_latency::cpu0.inst 110974.402730                       # average ReadCleanReq miss latency
system.l20.ReadCleanReq_avg_miss_latency::cpu1.inst 100201.754386                       # average ReadCleanReq miss latency
system.l20.ReadCleanReq_avg_miss_latency::cpu2.inst 94574.324324                       # average ReadCleanReq miss latency
system.l20.ReadCleanReq_avg_miss_latency::cpu3.inst 100377.049180                       # average ReadCleanReq miss latency
system.l20.ReadCleanReq_avg_miss_latency::total 108801.196341                       # average ReadCleanReq miss latency
system.l20.ReadSharedReq_avg_miss_latency::cpu0.data 69049.319026                       # average ReadSharedReq miss latency
system.l20.ReadSharedReq_avg_miss_latency::cpu1.data 67928.092243                       # average ReadSharedReq miss latency
system.l20.ReadSharedReq_avg_miss_latency::cpu2.data 70598.190349                       # average ReadSharedReq miss latency
system.l20.ReadSharedReq_avg_miss_latency::cpu3.data 70901.666947                       # average ReadSharedReq miss latency
system.l20.ReadSharedReq_avg_miss_latency::total 69616.019559                       # average ReadSharedReq miss latency
system.l20.demand_avg_miss_latency::cpu0.inst 110974.402730                       # average overall miss latency
system.l20.demand_avg_miss_latency::cpu0.data 192054.053860                       # average overall miss latency
system.l20.demand_avg_miss_latency::cpu1.inst 100201.754386                       # average overall miss latency
system.l20.demand_avg_miss_latency::cpu1.data 78201.890698                       # average overall miss latency
system.l20.demand_avg_miss_latency::cpu2.inst 94574.324324                       # average overall miss latency
system.l20.demand_avg_miss_latency::cpu2.data 80104.173563                       # average overall miss latency
system.l20.demand_avg_miss_latency::cpu3.inst 100377.049180                       # average overall miss latency
system.l20.demand_avg_miss_latency::cpu3.data 80377.061656                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 123343.795425                       # average overall miss latency
system.l20.overall_avg_miss_latency::cpu0.inst 110974.402730                       # average overall miss latency
system.l20.overall_avg_miss_latency::cpu0.data 192054.053860                       # average overall miss latency
system.l20.overall_avg_miss_latency::cpu1.inst 100201.754386                       # average overall miss latency
system.l20.overall_avg_miss_latency::cpu1.data 78201.890698                       # average overall miss latency
system.l20.overall_avg_miss_latency::cpu2.inst 94574.324324                       # average overall miss latency
system.l20.overall_avg_miss_latency::cpu2.data 80104.173563                       # average overall miss latency
system.l20.overall_avg_miss_latency::cpu3.inst 100377.049180                       # average overall miss latency
system.l20.overall_avg_miss_latency::cpu3.data 80377.061656                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 123343.795425                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.writebacks::writebacks              137134                       # number of writebacks
system.l20.writebacks::total                   137134                       # number of writebacks
system.l20.ReadCleanReq_mshr_hits::cpu0.inst            6                       # number of ReadCleanReq MSHR hits
system.l20.ReadCleanReq_mshr_hits::cpu1.inst           31                       # number of ReadCleanReq MSHR hits
system.l20.ReadCleanReq_mshr_hits::cpu2.inst           38                       # number of ReadCleanReq MSHR hits
system.l20.ReadCleanReq_mshr_hits::cpu3.inst           31                       # number of ReadCleanReq MSHR hits
system.l20.ReadCleanReq_mshr_hits::total          106                       # number of ReadCleanReq MSHR hits
system.l20.ReadSharedReq_mshr_hits::cpu0.data            4                       # number of ReadSharedReq MSHR hits
system.l20.ReadSharedReq_mshr_hits::cpu1.data           10                       # number of ReadSharedReq MSHR hits
system.l20.ReadSharedReq_mshr_hits::cpu2.data           14                       # number of ReadSharedReq MSHR hits
system.l20.ReadSharedReq_mshr_hits::cpu3.data           20                       # number of ReadSharedReq MSHR hits
system.l20.ReadSharedReq_mshr_hits::total           48                       # number of ReadSharedReq MSHR hits
system.l20.demand_mshr_hits::cpu0.inst              6                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::cpu0.data              4                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::cpu1.inst             31                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::cpu1.data             10                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::cpu2.inst             38                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::cpu2.data             14                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::cpu3.inst             31                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::cpu3.data             20                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::total                154                       # number of demand (read+write) MSHR hits
system.l20.overall_mshr_hits::cpu0.inst             6                       # number of overall MSHR hits
system.l20.overall_mshr_hits::cpu0.data             4                       # number of overall MSHR hits
system.l20.overall_mshr_hits::cpu1.inst            31                       # number of overall MSHR hits
system.l20.overall_mshr_hits::cpu1.data            10                       # number of overall MSHR hits
system.l20.overall_mshr_hits::cpu2.inst            38                       # number of overall MSHR hits
system.l20.overall_mshr_hits::cpu2.data            14                       # number of overall MSHR hits
system.l20.overall_mshr_hits::cpu3.inst            31                       # number of overall MSHR hits
system.l20.overall_mshr_hits::cpu3.data            20                       # number of overall MSHR hits
system.l20.overall_mshr_hits::total               154                       # number of overall MSHR hits
system.l20.CleanEvict_mshr_misses::writebacks        14996                       # number of CleanEvict MSHR misses
system.l20.CleanEvict_mshr_misses::total        14996                       # number of CleanEvict MSHR misses
system.l20.ReadExReq_mshr_misses::cpu0.data        45284                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::cpu1.data        12380                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::cpu2.data        12380                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::cpu3.data        12380                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total         82424                       # number of ReadExReq MSHR misses
system.l20.ReadCleanReq_mshr_misses::cpu0.inst         1166                       # number of ReadCleanReq MSHR misses
system.l20.ReadCleanReq_mshr_misses::cpu1.inst           83                       # number of ReadCleanReq MSHR misses
system.l20.ReadCleanReq_mshr_misses::cpu2.inst           36                       # number of ReadCleanReq MSHR misses
system.l20.ReadCleanReq_mshr_misses::cpu3.inst           30                       # number of ReadCleanReq MSHR misses
system.l20.ReadCleanReq_mshr_misses::total         1315                       # number of ReadCleanReq MSHR misses
system.l20.ReadSharedReq_mshr_misses::cpu0.data        24226                       # number of ReadSharedReq MSHR misses
system.l20.ReadSharedReq_mshr_misses::cpu1.data        23840                       # number of ReadSharedReq MSHR misses
system.l20.ReadSharedReq_mshr_misses::cpu2.data        23858                       # number of ReadSharedReq MSHR misses
system.l20.ReadSharedReq_mshr_misses::cpu3.data        23736                       # number of ReadSharedReq MSHR misses
system.l20.ReadSharedReq_mshr_misses::total        95660                       # number of ReadSharedReq MSHR misses
system.l20.demand_mshr_misses::cpu0.inst         1166                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::cpu0.data        69510                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::cpu1.inst           83                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::cpu1.data        36220                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::cpu2.inst           36                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::cpu2.data        36238                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::cpu3.inst           30                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::cpu3.data        36116                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total           179399                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::cpu0.inst         1166                       # number of overall MSHR misses
system.l20.overall_mshr_misses::cpu0.data        69510                       # number of overall MSHR misses
system.l20.overall_mshr_misses::cpu1.inst           83                       # number of overall MSHR misses
system.l20.overall_mshr_misses::cpu1.data        36220                       # number of overall MSHR misses
system.l20.overall_mshr_misses::cpu2.inst           36                       # number of overall MSHR misses
system.l20.overall_mshr_misses::cpu2.data        36238                       # number of overall MSHR misses
system.l20.overall_mshr_misses::cpu3.inst           30                       # number of overall MSHR misses
system.l20.overall_mshr_misses::cpu3.data        36116                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total          179399                       # number of overall MSHR misses
system.l20.ReadExReq_mshr_miss_latency::cpu0.data  11224540500                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::cpu1.data   1089369500                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::cpu2.data   1094816500                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::cpu3.data   1096365500                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total  14505092000                       # number of ReadExReq MSHR miss cycles
system.l20.ReadCleanReq_mshr_miss_latency::cpu0.inst    118031500                       # number of ReadCleanReq MSHR miss cycles
system.l20.ReadCleanReq_mshr_miss_latency::cpu1.inst      7985000                       # number of ReadCleanReq MSHR miss cycles
system.l20.ReadCleanReq_mshr_miss_latency::cpu2.inst      3223000                       # number of ReadCleanReq MSHR miss cycles
system.l20.ReadCleanReq_mshr_miss_latency::cpu3.inst      2845500                       # number of ReadCleanReq MSHR miss cycles
system.l20.ReadCleanReq_mshr_miss_latency::total    132085000                       # number of ReadCleanReq MSHR miss cycles
system.l20.ReadSharedReq_mshr_miss_latency::cpu0.data   1430525000                       # number of ReadSharedReq MSHR miss cycles
system.l20.ReadSharedReq_mshr_miss_latency::cpu1.data   1380831000                       # number of ReadSharedReq MSHR miss cycles
system.l20.ReadSharedReq_mshr_miss_latency::cpu2.data   1445344500                       # number of ReadSharedReq MSHR miss cycles
system.l20.ReadSharedReq_mshr_miss_latency::cpu3.data   1445138500                       # number of ReadSharedReq MSHR miss cycles
system.l20.ReadSharedReq_mshr_miss_latency::total   5701839000                       # number of ReadSharedReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::cpu0.inst    118031500                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::cpu0.data  12655065500                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::cpu1.inst      7985000                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::cpu1.data   2470200500                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::cpu2.inst      3223000                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::cpu2.data   2540161000                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::cpu3.inst      2845500                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::cpu3.data   2541504000                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  20339016000                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::cpu0.inst    118031500                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::cpu0.data  12655065500                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::cpu1.inst      7985000                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::cpu1.data   2470200500                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::cpu2.inst      3223000                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::cpu2.data   2540161000                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::cpu3.inst      2845500                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::cpu3.data   2541504000                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  20339016000                       # number of overall MSHR miss cycles
system.l20.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l20.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l20.ReadExReq_mshr_miss_rate::cpu0.data     0.999140                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::cpu1.data     0.999435                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::cpu2.data     0.999838                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::cpu3.data     0.996860                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.998946                       # mshr miss rate for ReadExReq accesses
system.l20.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.017309                       # mshr miss rate for ReadCleanReq accesses
system.l20.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.488235                       # mshr miss rate for ReadCleanReq accesses
system.l20.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.219512                       # mshr miss rate for ReadCleanReq accesses
system.l20.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.179641                       # mshr miss rate for ReadCleanReq accesses
system.l20.ReadCleanReq_mshr_miss_rate::total     0.019377                       # mshr miss rate for ReadCleanReq accesses
system.l20.ReadSharedReq_mshr_miss_rate::cpu0.data     0.958004                       # mshr miss rate for ReadSharedReq accesses
system.l20.ReadSharedReq_mshr_miss_rate::cpu1.data     0.968279                       # mshr miss rate for ReadSharedReq accesses
system.l20.ReadSharedReq_mshr_miss_rate::cpu2.data     0.969995                       # mshr miss rate for ReadSharedReq accesses
system.l20.ReadSharedReq_mshr_miss_rate::cpu3.data     0.940934                       # mshr miss rate for ReadSharedReq accesses
system.l20.ReadSharedReq_mshr_miss_rate::total     0.959180                       # mshr miss rate for ReadSharedReq accesses
system.l20.demand_mshr_miss_rate::cpu0.inst     0.017309                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::cpu0.data     0.984408                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::cpu1.inst     0.488235                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::cpu1.data     0.978707                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::cpu2.inst     0.219512                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::cpu2.data     0.979988                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::cpu3.inst     0.179641                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::cpu3.data     0.959384                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.717295                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::cpu0.inst     0.017309                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::cpu0.data     0.984408                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::cpu1.inst     0.488235                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::cpu1.data     0.978707                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::cpu2.inst     0.219512                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::cpu2.data     0.979988                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::cpu3.inst     0.179641                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::cpu3.data     0.959384                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.717295                       # mshr miss rate for overall accesses
system.l20.ReadExReq_avg_mshr_miss_latency::cpu0.data 247869.898861                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::cpu1.data 87994.305331                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::cpu2.data 88434.289176                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::cpu3.data 88559.410339                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 175981.413181                       # average ReadExReq mshr miss latency
system.l20.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 101227.701544                       # average ReadCleanReq mshr miss latency
system.l20.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 96204.819277                       # average ReadCleanReq mshr miss latency
system.l20.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 89527.777778                       # average ReadCleanReq mshr miss latency
system.l20.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst        94850                       # average ReadCleanReq mshr miss latency
system.l20.ReadCleanReq_avg_mshr_miss_latency::total 100444.866920                       # average ReadCleanReq mshr miss latency
system.l20.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 59049.162057                       # average ReadSharedReq mshr miss latency
system.l20.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 57920.763423                       # average ReadSharedReq mshr miss latency
system.l20.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 60581.125828                       # average ReadSharedReq mshr miss latency
system.l20.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 60883.826255                       # average ReadSharedReq mshr miss latency
system.l20.ReadSharedReq_avg_mshr_miss_latency::total 59605.258206                       # average ReadSharedReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::cpu0.inst 101227.701544                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::cpu0.data 182061.077543                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::cpu1.inst 96204.819277                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::cpu1.data 68199.903368                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::cpu2.inst 89527.777778                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::cpu2.data 70096.611292                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::cpu3.inst        94850                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::cpu3.data 70370.583675                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 113373.073429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::cpu0.inst 101227.701544                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::cpu0.data 182061.077543                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::cpu1.inst 96204.819277                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::cpu1.data 68199.903368                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::cpu2.inst 89527.777778                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::cpu2.data 70096.611292                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::cpu3.inst        94850                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::cpu3.data 70370.583675                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 113373.073429                       # average overall mshr miss latency
system.l21.tags.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.l21.tags.replacements                        0                       # number of replacements
system.l21.tags.tagsinuse                           0                       # Cycle average of tags in use
system.l21.tags.total_refs                          0                       # Total number of references to valid blocks.
system.l21.tags.sampled_refs                        0                       # Sample count of references to valid blocks.
system.l21.tags.avg_refs                          nan                       # Average number of references to valid blocks.
system.l21.tags.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
system.l21.tags.tag_accesses                        0                       # Number of tag accesses
system.l21.tags.data_accesses                       0                       # Number of data accesses
system.l21.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                     77590                       # number of replacements
system.l3.tags.tagsinuse                 26692.650573                       # Cycle average of tags in use
system.l3.tags.total_refs                      247993                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    110358                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.247168                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle              320654301000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        1.664951                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.inst       589.154640                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data     20253.498498                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst         3.738841                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data      1896.191642                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst         0.028461                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data      1961.251526                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst         0.621756                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data      1986.500259                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000051                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.inst        0.017980                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.618088                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.000114                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.057867                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.000001                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.059853                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.000019                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.060623                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.814595                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          547                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         1996                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        30091                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   5849590                       # Number of tag accesses
system.l3.tags.data_accesses                  5849590                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       137133                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           137133                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu0.data              3686                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu1.data              3682                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu2.data              3562                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu3.data              3588                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 14518                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu0.inst            16                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu0.data         13659                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.inst             9                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.data         14076                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.inst            10                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.data         13585                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.inst             2                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.data         13188                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             54545                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.inst                   16                       # number of demand (read+write) hits
system.l3.demand_hits::cpu0.data                17345                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.inst                    9                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.data                17758                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.inst                   10                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.data                17147                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.inst                    2                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.data                16776                       # number of demand (read+write) hits
system.l3.demand_hits::total                    69063                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.inst                  16                       # number of overall hits
system.l3.overall_hits::cpu0.data               17345                       # number of overall hits
system.l3.overall_hits::cpu1.inst                   9                       # number of overall hits
system.l3.overall_hits::cpu1.data               17758                       # number of overall hits
system.l3.overall_hits::cpu2.inst                  10                       # number of overall hits
system.l3.overall_hits::cpu2.data               17147                       # number of overall hits
system.l3.overall_hits::cpu3.inst                   2                       # number of overall hits
system.l3.overall_hits::cpu3.data               16776                       # number of overall hits
system.l3.overall_hits::total                   69063                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data           41598                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data            8698                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data            8818                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data            8792                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               67906                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst         1150                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data        10567                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst           74                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data         9764                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst           26                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data        10273                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst           28                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data        10548                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           42430                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst               1150                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data              52165                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst                 74                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data              18462                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst                 26                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data              19091                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst                 28                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data              19340                       # number of demand (read+write) misses
system.l3.demand_misses::total                 110336                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst              1150                       # number of overall misses
system.l3.overall_misses::cpu0.data             52165                       # number of overall misses
system.l3.overall_misses::cpu1.inst                74                       # number of overall misses
system.l3.overall_misses::cpu1.data             18462                       # number of overall misses
system.l3.overall_misses::cpu2.inst                26                       # number of overall misses
system.l3.overall_misses::cpu2.data             19091                       # number of overall misses
system.l3.overall_misses::cpu3.inst                28                       # number of overall misses
system.l3.overall_misses::cpu3.data             19340                       # number of overall misses
system.l3.overall_misses::total                110336                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data  10687295500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data    914130000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data    920810500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data    922110000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   13444346000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst    105031500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data   1020327500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst      6950000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data    970425500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst      2708000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data   1039990500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst      2490000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data   1045243500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   4193166500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst    105031500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data  11707623000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst      6950000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data   1884555500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst      2708000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data   1960801000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst      2490000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data   1967353500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      17637512500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst    105031500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data  11707623000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst      6950000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data   1884555500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst      2708000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data   1960801000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst      2490000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data   1967353500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     17637512500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       137133                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       137133                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data         45284                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data         12380                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data         12380                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data         12380                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             82424                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst         1166                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data        24226                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst           83                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data        23840                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst           36                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data        23858                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst           30                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data        23736                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         96975                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst             1166                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data            69510                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst               83                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data            36220                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst               36                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data            36238                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst               30                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data            36116                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               179399                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst            1166                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data           69510                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst              83                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data           36220                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst              36                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data           36238                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst              30                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data           36116                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              179399                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data     0.918603                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data     0.702585                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data     0.712278                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data     0.710178                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.823862                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst     0.986278                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data     0.436184                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst     0.891566                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data     0.409564                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst     0.722222                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data     0.430589                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst     0.933333                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data     0.444388                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.437535                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst        0.986278                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data        0.750468                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst        0.891566                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data        0.509718                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst        0.722222                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data        0.526823                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst        0.933333                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data        0.535497                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.615031                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst       0.986278                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data       0.750468                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst       0.891566                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data       0.509718                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst       0.722222                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data       0.526823                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst       0.933333                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data       0.535497                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.615031                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 256918.493678                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 105096.573925                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 104423.962350                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 104880.573248                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 197984.655259                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 91331.739130                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 96557.916154                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 93918.918919                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 99388.109381                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 104153.846154                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 101235.325611                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 88928.571429                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 99093.998862                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 98825.512609                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 91331.739130                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 224434.448385                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 93918.918919                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 102077.537645                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 104153.846154                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 102708.134723                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 88928.571429                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 101724.586350                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 159852.745251                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 91331.739130                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 224434.448385                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 93918.918919                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 102077.537645                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 104153.846154                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 102708.134723                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 88928.571429                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 101724.586350                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 159852.745251                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                47273                       # number of writebacks
system.l3.writebacks::total                     47273                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          351                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           351                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu0.data        41598                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data         8698                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data         8818                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data         8792                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          67906                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst         1150                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data        10567                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst           74                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data         9764                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst           26                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data        10273                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst           28                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data        10548                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        42430                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst          1150                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data         52165                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst            74                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data         18462                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst            26                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data         19091                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst            28                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data         19340                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            110336                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst         1150                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data        52165                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst           74                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data        18462                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst           26                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data        19091                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst           28                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data        19340                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           110336                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data  10271315500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data    827150000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data    832630500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data    834190000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  12765286000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst     93531500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data    914657500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst      6210000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data    872785500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst      2448000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data    937260500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst      2210000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data    939763500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   3768866500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst     93531500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data  11185973000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst      6210000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data   1699935500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst      2448000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data   1769891000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst      2210000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data   1773953500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  16534152500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst     93531500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data  11185973000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst      6210000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data   1699935500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst      2448000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data   1769891000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst      2210000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data   1773953500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  16534152500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu0.data     0.918603                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data     0.702585                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data     0.712278                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data     0.710178                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.823862                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.986278                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data     0.436184                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.891566                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data     0.409564                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst     0.722222                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data     0.430589                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst     0.933333                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data     0.444388                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.437535                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst     0.986278                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data     0.750468                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst     0.891566                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data     0.509718                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst     0.722222                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data     0.526823                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst     0.933333                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data     0.535497                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.615031                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst     0.986278                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data     0.750468                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst     0.891566                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data     0.509718                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst     0.722222                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data     0.526823                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst     0.933333                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data     0.535497                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.615031                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 246918.493678                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 95096.573925                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 94423.962350                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 94880.573248                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 187984.655259                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 81331.739130                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 86557.916154                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 83918.918919                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 89388.109381                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 94153.846154                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 91235.325611                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 78928.571429                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 89093.998862                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 88825.512609                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 81331.739130                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 214434.448385                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 83918.918919                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 92077.537645                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 94153.846154                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 92708.134723                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 78928.571429                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 91724.586350                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 149852.745251                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 81331.739130                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 214434.448385                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 83918.918919                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 92077.537645                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 94153.846154                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 92708.134723                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 78928.571429                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 91724.586350                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 149852.745251                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        187495                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        77194                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              42430                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        47273                       # Transaction distribution
system.membus.trans_dist::CleanEvict            29738                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               57                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             74                       # Transaction distribution
system.membus.trans_dist::ReadExReq             67923                       # Transaction distribution
system.membus.trans_dist::ReadExResp            67906                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         42430                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       297831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 297831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     10086976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10086976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              148                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            110484                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  110484    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              110484                       # Request fanout histogram
system.membus.reqLayer0.occupancy           378483500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          597028000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus0.snoop_filter.tot_requests       518391                       # Total number of requests made to the snoop filter.
system.tol2bus0.snoop_filter.hit_single_requests       267822                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus0.snoop_filter.hit_multi_requests         1393                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus0.snoop_filter.tot_snoops         34043                       # Total number of snoops made to the snoop filter.
system.tol2bus0.snoop_filter.hit_single_snoops        33712                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus0.snoop_filter.hit_multi_snoops          331                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus0.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.tol2bus0.trans_dist::ReadResp           167927                       # Transaction distribution
system.tol2bus0.trans_dist::WritebackDirty       250982                       # Transaction distribution
system.tol2bus0.trans_dist::WritebackClean        66853                       # Transaction distribution
system.tol2bus0.trans_dist::CleanEvict         116668                       # Transaction distribution
system.tol2bus0.trans_dist::UpgradeReq          22793                       # Transaction distribution
system.tol2bus0.trans_dist::SCUpgradeReq           82                       # Transaction distribution
system.tol2bus0.trans_dist::UpgradeResp         22875                       # Transaction distribution
system.tol2bus0.trans_dist::SCUpgradeFailReq           37                       # Transaction distribution
system.tol2bus0.trans_dist::UpgradeFailResp           37                       # Transaction distribution
system.tol2bus0.trans_dist::ReadExReq           82531                       # Transaction distribution
system.tol2bus0.trans_dist::ReadExResp          82531                       # Transaction distribution
system.tol2bus0.trans_dist::ReadCleanReq        67863                       # Transaction distribution
system.tol2bus0.trans_dist::ReadSharedReq       100064                       # Transaction distribution
system.tol2bus0.pkt_count_system.cpu0.icache.mem_side::system.l20.cpu_side       201575                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l20.cpu_side       222053                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_count_system.cpu1.icache.mem_side::system.l20.cpu_side          341                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l20.cpu_side       120919                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_count_system.cpu2.icache.mem_side::system.l20.cpu_side          328                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l20.cpu_side       121595                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_count_system.cpu3.icache.mem_side::system.l20.cpu_side          335                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l20.cpu_side       124094                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_count::total               791240                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_size_system.cpu0.icache.mem_side::system.l20.cpu_side      8589632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l20.cpu_side      7919104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.pkt_size_system.cpu1.icache.mem_side::system.l20.cpu_side        10944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l20.cpu_side      3660608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.pkt_size_system.cpu2.icache.mem_side::system.l20.cpu_side        10496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l20.cpu_side      3651008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.pkt_size_system.cpu3.icache.mem_side::system.l20.cpu_side        10752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l20.cpu_side      3717248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.pkt_size::total              27569792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.snoops                         190003                       # Total snoops (count)
system.tol2bus0.snoopTraffic                  8803328                       # Total snoop traffic (bytes)
system.tol2bus0.snoop_fanout::samples          462852                       # Request fanout histogram
system.tol2bus0.snoop_fanout::mean           0.081002                       # Request fanout histogram
system.tol2bus0.snoop_fanout::stdev          0.295715                       # Request fanout histogram
system.tol2bus0.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::0                427307     92.32%     92.32% # Request fanout histogram
system.tol2bus0.snoop_fanout::1                 34438      7.44%     99.76% # Request fanout histogram
system.tol2bus0.snoop_fanout::2                   486      0.11%     99.87% # Request fanout histogram
system.tol2bus0.snoop_fanout::3                   406      0.09%     99.95% # Request fanout histogram
system.tol2bus0.snoop_fanout::4                   211      0.05%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::5                     4      0.00%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::6                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::7                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::8                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::min_value             0                       # Request fanout histogram
system.tol2bus0.snoop_fanout::max_value             5                       # Request fanout histogram
system.tol2bus0.snoop_fanout::total            462852                       # Request fanout histogram
system.tol2bus0.reqLayer0.occupancy         439875985                       # Layer occupancy (ticks)
system.tol2bus0.reqLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus0.respLayer0.occupancy        101046488                       # Layer occupancy (ticks)
system.tol2bus0.respLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus0.respLayer1.occupancy        108845983                       # Layer occupancy (ticks)
system.tol2bus0.respLayer1.utilization            0.0                       # Layer utilization (%)
system.tol2bus0.respLayer4.occupancy           270457                       # Layer occupancy (ticks)
system.tol2bus0.respLayer4.utilization            0.0                       # Layer utilization (%)
system.tol2bus0.respLayer5.occupancy         58385978                       # Layer occupancy (ticks)
system.tol2bus0.respLayer5.utilization            0.0                       # Layer utilization (%)
system.tol2bus0.respLayer8.occupancy           265442                       # Layer occupancy (ticks)
system.tol2bus0.respLayer8.utilization            0.0                       # Layer utilization (%)
system.tol2bus0.respLayer9.occupancy         58542956                       # Layer occupancy (ticks)
system.tol2bus0.respLayer9.utilization            0.0                       # Layer utilization (%)
system.tol2bus0.respLayer12.occupancy          266454                       # Layer occupancy (ticks)
system.tol2bus0.respLayer12.utilization           0.0                       # Layer utilization (%)
system.tol2bus0.respLayer13.occupancy        59667447                       # Layer occupancy (ticks)
system.tol2bus0.respLayer13.utilization           0.0                       # Layer utilization (%)
system.tol2bus1.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus1.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus1.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus1.snoop_filter.tot_snoops             0                       # Total number of snoops made to the snoop filter.
system.tol2bus1.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus1.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus1.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.tol2bus1.snoops                              0                       # Total snoops (count)
system.tol2bus1.snoopTraffic                        0                       # Total snoop traffic (bytes)
system.tol2bus1.snoop_fanout::samples               0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::mean                nan                       # Request fanout histogram
system.tol2bus1.snoop_fanout::stdev               nan                       # Request fanout histogram
system.tol2bus1.snoop_fanout::underflows            0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::0                     0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::1                     0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::2                     0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::3                     0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::4                     0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::5                     0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::6                     0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::7                     0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::8                     0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::overflows             0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::min_value             0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::max_value             0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::total                 0                       # Request fanout histogram
system.tol3bus.snoop_filter.tot_requests       358850                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests       179501                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            958                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          958                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 424883264000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             96975                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       184406                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           72487                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              57                       # Transaction distribution
system.tol3bus.trans_dist::SCUpgradeReq            74                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            82441                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           82424                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        96975                       # Transaction distribution
system.tol3bus.pkt_count_system.l20.mem_side::system.l3.cpu_side       538249                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total                538249                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l20.mem_side::system.l3.cpu_side     20258048                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total               20258048                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           77738                       # Total snoops (count)
system.tol3bus.snoopTraffic                   3025472                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           257137                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.003726                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.060924                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 256179     99.63%     99.63% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    958      0.37%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             257137                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          316484000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         269098500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
