
*** Running vivado
    with args -log soc_cordic_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_cordic_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source soc_cordic_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 406.879 ; gain = 98.953
INFO: [Synth 8-638] synthesizing module 'soc_cordic_0_0' [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_cordic_0_0/synth/soc_cordic_0_0.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'soc_cordic_0_0' (14#1) [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_cordic_0_0/synth/soc_cordic_0_0.vhd:68]
Finished RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 589.008 ; gain = 281.082
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 589.008 ; gain = 281.082
INFO: [Device 21-403] Loading part xc7z045ffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 848.652 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:53 ; elapsed = 00:01:07 . Memory (MB): peak = 848.652 ; gain = 540.727
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:53 ; elapsed = 00:01:07 . Memory (MB): peak = 848.652 ; gain = 540.727
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:07 . Memory (MB): peak = 848.652 ; gain = 540.727
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:01:09 . Memory (MB): peak = 848.652 ; gain = 540.727
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:11 . Memory (MB): peak = 848.652 ; gain = 540.727
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:23 . Memory (MB): peak = 848.652 ; gain = 540.727
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:23 . Memory (MB): peak = 848.652 ; gain = 540.727
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:23 . Memory (MB): peak = 848.652 ; gain = 540.727
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:24 . Memory (MB): peak = 848.652 ; gain = 540.727
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:24 . Memory (MB): peak = 848.652 ; gain = 540.727
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:25 . Memory (MB): peak = 848.652 ; gain = 540.727
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:25 . Memory (MB): peak = 848.652 ; gain = 540.727
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:25 . Memory (MB): peak = 848.652 ; gain = 540.727
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:25 . Memory (MB): peak = 848.652 ; gain = 540.727

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |   114|
|2     |LUT2  |   280|
|3     |LUT3  |   169|
|4     |LUT4  |     2|
|5     |LUT5  |   147|
|6     |LUT6  |     1|
|7     |MUXCY |   368|
|8     |XORCY |   342|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:25 . Memory (MB): peak = 848.652 ; gain = 540.727
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:29 . Memory (MB): peak = 848.652 ; gain = 550.496
