 
****************************************
Report : qor
Design : khu_sensor_pad
Version: N-2017.09
Date   : Tue Sep  1 12:29:39 2020
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             7.0000
  Critical Path Length:       13.2706
  Critical Path Slack:        -9.0370
  Critical Path Clk Period:   10.0000
  Total Negative Slack:      -37.0296
  No. of Violating Paths:      7.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             7.0000
  Critical Path Length:        6.0412
  Critical Path Slack:         2.4696
  Critical Path Clk Period:   20.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.4100
  Total Hold Violation:     -136.2514
  No. of Hold Violations:    645.0000
  -----------------------------------

  Timing Path Group 'clk_pad'
  -----------------------------------
  Levels of Logic:            17.0000
  Critical Path Length:       16.4616
  Critical Path Slack:        -7.7456
  Critical Path Clk Period:   10.0000
  Total Negative Slack:    -2933.5894
  No. of Violating Paths:   1505.0000
  Worst Hold Violation:       -0.5318
  Total Hold Violation:    -1001.1240
  No. of Hold Violations:   5196.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        110
  Hierarchical Port Count:       5647
  Leaf Cell Count:              32531
  Buf/Inv Cell Count:            6836
  Buf Cell Count:                3085
  Inv Cell Count:                3751
  CT Buf/Inv Cell Count:          557
  Combinational Cell Count:     27092
  Sequential Cell Count:         5439
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      68287.3608
  Noncombinational Area:   41291.3304
  Buf/Inv Area:            10206.0066
  Total Buffer Area:        5861.6650
  Total Inverter Area:      4344.3416
  Macro/Black Box Area:        0.0000
  Net Area:                 1066.2240
  Net XLength        :  20978754.0000
  Net YLength        :  43246536.0000
  -----------------------------------
  Cell Area:              109578.6912
  Design Area:            110644.9152
  Net Length        :   64225288.0000


  Design Rules
  -----------------------------------
  Total Number of Nets:         34464
  Nets With Violations:         23787
  Max Trans Violations:          4329
  Max Cap Violations:            1504
  Max Net Length Violations:    23370
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            269.9000
  -----------------------------------------
  Overall Compile Time:            270.7289
  Overall Compile Wall Clock Time: 271.0721

  --------------------------------------------------------------------

  Design  WNS: 9.0370  TNS: 2970.6189  Number of Violating Paths: 1512


  Design (Hold)  WNS: 0.5318  TNS: 1137.3757  Number of Violating Paths: 5841

  --------------------------------------------------------------------


1
