{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623223411331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623223411359 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 09 16:23:31 2021 " "Processing started: Wed Jun 09 16:23:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623223411359 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223411359 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223411359 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623223412457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623223412457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_clock " "Found entity 1: digital_clock" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223429355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223429355 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "date.v " "Can't analyze file -- file date.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1623223429365 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "watch_date.v " "Can't analyze file -- file watch_date.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1623223429376 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bin2bcd.v(17) " "Verilog HDL information at bin2bcd.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "bin2bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin2bcd.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1623223429382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223429384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223429384 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fsm.v " "Can't analyze file -- file fsm.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1623223429395 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mode_aram.v " "Can't analyze file -- file mode_aram.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1623223429405 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "stopwatch.v " "Can't analyze file -- file stopwatch.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1623223429416 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mode_stopwatch.v(116) " "Verilog HDL warning at mode_stopwatch.v(116): extended using \"x\" or \"z\"" {  } { { "mode_stopwatch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch.v" 116 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1623223429423 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mode_stopwatch.v(121) " "Verilog HDL warning at mode_stopwatch.v(121): extended using \"x\" or \"z\"" {  } { { "mode_stopwatch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch.v" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1623223429423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file mode_stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 mode_stopwatch " "Found entity 1: mode_stopwatch" {  } { { "mode_stopwatch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223429425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223429425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "en_clk_100hz.v 1 1 " "Found 1 design units, including 1 entities, in source file en_clk_100hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk_100hz " "Found entity 1: en_clk_100hz" {  } { { "en_clk_100hz.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/en_clk_100hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223429433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223429433 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bin3bcd.v(19) " "Verilog HDL information at bin3bcd.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "bin3bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin3bcd.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1623223429441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin3bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin3bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin3bcd " "Found entity 1: bin3bcd" {  } { { "bin3bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin3bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223429443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223429443 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MUX.v " "Can't analyze file -- file MUX.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1623223429454 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DEMUX.v " "Can't analyze file -- file DEMUX.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1623223429465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rstn digital_clock.v(40) " "Verilog HDL Implicit Net warning at digital_clock.v(40): created implicit net for \"rstn\"" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223429466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "max_d digital_clock.v(100) " "Verilog HDL Implicit Net warning at digital_clock.v(100): created implicit net for \"max_d\"" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223429466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_alarm digital_clock.v(120) " "Verilog HDL Implicit Net warning at digital_clock.v(120): created implicit net for \"rst_alarm\"" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223429466 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_clock " "Elaborating entity \"digital_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623223429995 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sw_mux.v 1 1 " "Using design file sw_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sw_mux " "Found entity 1: sw_mux" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223430034 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1623223430034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_mux sw_mux:M0 " "Elaborating entity \"sw_mux\" for hierarchy \"sw_mux:M0\"" {  } { { "digital_clock.v" "M0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223430038 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sw_mux.v(19) " "Verilog HDL Case Statement information at sw_mux.v(19): all case item expressions in this case statement are onehot" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 19 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1623223430040 "|digital_clock|sw_mux:M0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out0 sw_mux.v(18) " "Verilog HDL Always Construct warning at sw_mux.v(18): inferring latch(es) for variable \"out0\", which holds its previous value in one or more paths through the always construct" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1623223430040 "|digital_clock|sw_mux:M0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out4 sw_mux.v(18) " "Verilog HDL Always Construct warning at sw_mux.v(18): inferring latch(es) for variable \"out4\", which holds its previous value in one or more paths through the always construct" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1623223430040 "|digital_clock|sw_mux:M0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out3 sw_mux.v(18) " "Verilog HDL Always Construct warning at sw_mux.v(18): inferring latch(es) for variable \"out3\", which holds its previous value in one or more paths through the always construct" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1623223430041 "|digital_clock|sw_mux:M0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out2 sw_mux.v(18) " "Verilog HDL Always Construct warning at sw_mux.v(18): inferring latch(es) for variable \"out2\", which holds its previous value in one or more paths through the always construct" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1623223430041 "|digital_clock|sw_mux:M0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out1 sw_mux.v(18) " "Verilog HDL Always Construct warning at sw_mux.v(18): inferring latch(es) for variable \"out1\", which holds its previous value in one or more paths through the always construct" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1623223430041 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] sw_mux.v(18) " "Inferred latch for \"out1\[0\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223430041 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] sw_mux.v(18) " "Inferred latch for \"out1\[1\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223430041 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] sw_mux.v(18) " "Inferred latch for \"out1\[2\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223430041 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] sw_mux.v(18) " "Inferred latch for \"out1\[3\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223430041 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[0\] sw_mux.v(18) " "Inferred latch for \"out2\[0\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223430041 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[1\] sw_mux.v(18) " "Inferred latch for \"out2\[1\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223430041 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[2\] sw_mux.v(18) " "Inferred latch for \"out2\[2\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223430041 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[3\] sw_mux.v(18) " "Inferred latch for \"out2\[3\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223430041 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[0\] sw_mux.v(18) " "Inferred latch for \"out3\[0\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223430041 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[1\] sw_mux.v(18) " "Inferred latch for \"out3\[1\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223430041 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[2\] sw_mux.v(18) " "Inferred latch for \"out3\[2\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223430041 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[3\] sw_mux.v(18) " "Inferred latch for \"out3\[3\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223430041 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[0\] sw_mux.v(18) " "Inferred latch for \"out4\[0\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223430041 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[1\] sw_mux.v(18) " "Inferred latch for \"out4\[1\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223430041 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[2\] sw_mux.v(18) " "Inferred latch for \"out4\[2\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223430041 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[3\] sw_mux.v(18) " "Inferred latch for \"out4\[3\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223430041 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[0\] sw_mux.v(18) " "Inferred latch for \"out0\[0\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223430041 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[1\] sw_mux.v(18) " "Inferred latch for \"out0\[1\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223430041 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[2\] sw_mux.v(18) " "Inferred latch for \"out0\[2\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223430042 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[3\] sw_mux.v(18) " "Inferred latch for \"out0\[3\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223430042 "|digital_clock|sw_mux:M0"}
{ "Warning" "WSGN_SEARCH_FILE" "data_demux.v 1 1 " "Using design file data_demux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 data_demux " "Found entity 1: data_demux" {  } { { "data_demux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/data_demux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223430096 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1623223430096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_demux data_demux:M1 " "Elaborating entity \"data_demux\" for hierarchy \"data_demux:M1\"" {  } { { "digital_clock.v" "M1" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223430100 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "data_demux.v(19) " "Verilog HDL Case Statement information at data_demux.v(19): all case item expressions in this case statement are onehot" {  } { { "data_demux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/data_demux.v" 19 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1623223430103 "|digital_clock|data_demux:M1"}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer_clk.v 1 1 " "Using design file debouncer_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer_clk " "Found entity 1: debouncer_clk" {  } { { "debouncer_clk.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/debouncer_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223430175 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1623223430175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_clk debouncer_clk:sw0 " "Elaborating entity \"debouncer_clk\" for hierarchy \"debouncer_clk:sw0\"" {  } { { "digital_clock.v" "sw0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223430178 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_div.v 1 1 " "Using design file clk_div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223430226 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1623223430226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div debouncer_clk:sw0\|clk_div:U0 " "Elaborating entity \"clk_div\" for hierarchy \"debouncer_clk:sw0\|clk_div:U0\"" {  } { { "debouncer_clk.v" "U0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/debouncer_clk.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223430228 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_ff.v 1 1 " "Using design file d_ff.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223430261 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1623223430261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff debouncer_clk:sw0\|d_ff:U1 " "Elaborating entity \"d_ff\" for hierarchy \"debouncer_clk:sw0\|d_ff:U1\"" {  } { { "debouncer_clk.v" "U1" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/debouncer_clk.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223430263 ""}
{ "Warning" "WSGN_SEARCH_FILE" "en_clk.v 1 1 " "Using design file en_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk " "Found entity 1: en_clk" {  } { { "en_clk.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/en_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223430366 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1623223430366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk en_clk:U0 " "Elaborating entity \"en_clk\" for hierarchy \"en_clk:U0\"" {  } { { "digital_clock.v" "U0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223430370 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(102) " "Verilog HDL warning at watch_time.v(102): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 102 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1623223430433 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(110) " "Verilog HDL warning at watch_time.v(110): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 110 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1623223430435 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(119) " "Verilog HDL warning at watch_time.v(119): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 119 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1623223430435 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(128) " "Verilog HDL warning at watch_time.v(128): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 128 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1623223430436 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(137) " "Verilog HDL warning at watch_time.v(137): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 137 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1623223430436 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(146) " "Verilog HDL warning at watch_time.v(146): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 146 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1623223430436 ""}
{ "Warning" "WSGN_SEARCH_FILE" "watch_time.v 1 1 " "Using design file watch_time.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 watch_time " "Found entity 1: watch_time" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223430442 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1623223430442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watch_time watch_time:TIME " "Elaborating entity \"watch_time\" for hierarchy \"watch_time:TIME\"" {  } { { "digital_clock.v" "TIME" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223430447 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "max_date watch_time.v(28) " "Verilog HDL warning at watch_time.v(28): the port and data declarations for array port \"max_date\" do not specify the same range for each dimension" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 28 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1623223430448 "|digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "max_date watch_time.v(40) " "HDL warning at watch_time.v(40): see declaration for object \"max_date\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 40 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223430449 "|digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 watch_time.v(50) " "Verilog HDL assignment warning at watch_time.v(50): truncated value with size 32 to match size of target (3)" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430451 "|digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 watch_time.v(52) " "Verilog HDL assignment warning at watch_time.v(52): truncated value with size 32 to match size of target (3)" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430452 "|digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "watch_time.v(93) " "Verilog HDL Case Statement warning at watch_time.v(93): can't check case statement for completeness because the case expression has too many possible states" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 93 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1623223430456 "|digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "watch_time.v(128) " "Verilog HDL Casex/Casez warning at watch_time.v(128): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 128 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1623223430456 "|digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "watch_time.v(137) " "Verilog HDL Casex/Casez warning at watch_time.v(137): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 137 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1623223430457 "|digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "watch_time.v(146) " "Verilog HDL Casex/Casez warning at watch_time.v(146): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 146 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1623223430457 "|digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mode_watch.v(123) " "Verilog HDL information at mode_watch.v(123): always construct contains both blocking and non-blocking assignments" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 123 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1623223430579 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mode_watch.v 1 1 " "Using design file mode_watch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mode_watch " "Found entity 1: mode_watch" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223430586 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1623223430586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_watch mode_watch:MODE0 " "Elaborating entity \"mode_watch\" for hierarchy \"mode_watch:MODE0\"" {  } { { "digital_clock.v" "MODE0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223430596 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gmt_day mode_watch.v(52) " "Verilog HDL warning at mode_watch.v(52): object gmt_day used but never assigned" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 52 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1623223430604 "|digital_clock|mode_watch:MODE0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mode_watch.v(109) " "Verilog HDL assignment warning at mode_watch.v(109): truncated value with size 32 to match size of target (1)" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430604 "|digital_clock|mode_watch:MODE0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch.v(115) " "Verilog HDL assignment warning at mode_watch.v(115): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430605 "|digital_clock|mode_watch:MODE0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch.v(117) " "Verilog HDL assignment warning at mode_watch.v(117): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430605 "|digital_clock|mode_watch:MODE0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch.v(119) " "Verilog HDL assignment warning at mode_watch.v(119): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430605 "|digital_clock|mode_watch:MODE0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mode_watch.v(132) " "Verilog HDL assignment warning at mode_watch.v(132): truncated value with size 32 to match size of target (5)" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430605 "|digital_clock|mode_watch:MODE0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mode_watch.v(137) " "Verilog HDL assignment warning at mode_watch.v(137): truncated value with size 32 to match size of target (5)" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430605 "|digital_clock|mode_watch:MODE0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mode_watch.v(146) " "Verilog HDL assignment warning at mode_watch.v(146): truncated value with size 32 to match size of target (1)" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430605 "|digital_clock|mode_watch:MODE0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gmt_day 0 mode_watch.v(52) " "Net \"gmt_day\" at mode_watch.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1623223430605 "|digital_clock|mode_watch:MODE0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd mode_watch:MODE0\|bin2bcd:CVT_second " "Elaborating entity \"bin2bcd\" for hierarchy \"mode_watch:MODE0\|bin2bcd:CVT_second\"" {  } { { "mode_watch.v" "CVT_second" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223430609 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(30) " "Verilog HDL assignment warning at bin2bcd.v(30): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin2bcd.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430611 "|digital_clock|mode_watch:MODE0|bin2bcd:CVT_second"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(28) " "Verilog HDL assignment warning at bin2bcd.v(28): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin2bcd.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430612 "|digital_clock|mode_watch:MODE0|bin2bcd:CVT_second"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin3bcd mode_watch:MODE0\|bin3bcd:CVT_year " "Elaborating entity \"bin3bcd\" for hierarchy \"mode_watch:MODE0\|bin3bcd:CVT_year\"" {  } { { "mode_watch.v" "CVT_year" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223430620 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin3bcd.v(40) " "Verilog HDL assignment warning at bin3bcd.v(40): truncated value with size 32 to match size of target (4)" {  } { { "bin3bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin3bcd.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430622 "|digital_clock|mode_watch_set:MODE1|bin3bcd:CVT_year"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin3bcd.v(38) " "Verilog HDL assignment warning at bin3bcd.v(38): truncated value with size 32 to match size of target (4)" {  } { { "bin3bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin3bcd.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430622 "|digital_clock|mode_watch_set:MODE1|bin3bcd:CVT_year"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin3bcd.v(36) " "Verilog HDL assignment warning at bin3bcd.v(36): truncated value with size 32 to match size of target (4)" {  } { { "bin3bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin3bcd.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430622 "|digital_clock|mode_watch_set:MODE1|bin3bcd:CVT_year"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mode_watch_set.v(108) " "Verilog HDL information at mode_watch_set.v(108): always construct contains both blocking and non-blocking assignments" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 108 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1623223430653 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mode_watch_set.v 1 1 " "Using design file mode_watch_set.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mode_watch_set " "Found entity 1: mode_watch_set" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223430656 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1623223430656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_watch_set mode_watch_set:MODE1 " "Elaborating entity \"mode_watch_set\" for hierarchy \"mode_watch_set:MODE1\"" {  } { { "digital_clock.v" "MODE1" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223430660 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gmt_day mode_watch_set.v(47) " "Verilog HDL warning at mode_watch_set.v(47): object gmt_day used but never assigned" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 47 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1623223430668 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mode_watch_set.v(54) " "Verilog HDL assignment warning at mode_watch_set.v(54): truncated value with size 32 to match size of target (1)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430668 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch_set.v(117) " "Verilog HDL assignment warning at mode_watch_set.v(117): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430668 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch_set.v(119) " "Verilog HDL assignment warning at mode_watch_set.v(119): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430668 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch_set.v(121) " "Verilog HDL assignment warning at mode_watch_set.v(121): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430668 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mode_watch_set.v(278) " "Verilog HDL assignment warning at mode_watch_set.v(278): truncated value with size 32 to match size of target (3)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430668 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mode_watch_set.v(280) " "Verilog HDL assignment warning at mode_watch_set.v(280): truncated value with size 32 to match size of target (3)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430668 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 mode_watch_set.v(283) " "Verilog HDL assignment warning at mode_watch_set.v(283): truncated value with size 32 to match size of target (12)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430668 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(285) " "Verilog HDL assignment warning at mode_watch_set.v(285): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430668 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(287) " "Verilog HDL assignment warning at mode_watch_set.v(287): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430668 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(289) " "Verilog HDL assignment warning at mode_watch_set.v(289): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430668 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(291) " "Verilog HDL assignment warning at mode_watch_set.v(291): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430669 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(293) " "Verilog HDL assignment warning at mode_watch_set.v(293): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430669 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 mode_watch_set.v(300) " "Verilog HDL assignment warning at mode_watch_set.v(300): truncated value with size 32 to match size of target (12)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430669 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(302) " "Verilog HDL assignment warning at mode_watch_set.v(302): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430669 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(304) " "Verilog HDL assignment warning at mode_watch_set.v(304): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430669 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(306) " "Verilog HDL assignment warning at mode_watch_set.v(306): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430669 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(308) " "Verilog HDL assignment warning at mode_watch_set.v(308): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430669 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(310) " "Verilog HDL assignment warning at mode_watch_set.v(310): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430669 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gmt_day 0 mode_watch_set.v(47) " "Net \"gmt_day\" at mode_watch_set.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1623223430669 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mode_alarm.v(102) " "Verilog HDL information at mode_alarm.v(102): always construct contains both blocking and non-blocking assignments" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 102 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1623223430710 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mode_alarm.v 1 1 " "Using design file mode_alarm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mode_alarm " "Found entity 1: mode_alarm" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223430716 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1623223430716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_alarm mode_alarm:MODE2 " "Elaborating entity \"mode_alarm\" for hierarchy \"mode_alarm:MODE2\"" {  } { { "digital_clock.v" "MODE2" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223430722 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "set_alarm mode_alarm.v(40) " "Verilog HDL or VHDL warning at mode_alarm.v(40): object \"set_alarm\" assigned a value but never read" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623223430730 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gmt_day mode_alarm.v(42) " "Verilog HDL warning at mode_alarm.v(42): object gmt_day used but never assigned" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 42 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1623223430730 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mode_alarm.v(50) " "Verilog HDL assignment warning at mode_alarm.v(50): truncated value with size 32 to match size of target (1)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430730 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_alarm.v(110) " "Verilog HDL assignment warning at mode_alarm.v(110): truncated value with size 8 to match size of target (5)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430730 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_alarm.v(112) " "Verilog HDL assignment warning at mode_alarm.v(112): truncated value with size 8 to match size of target (5)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430730 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_alarm.v(114) " "Verilog HDL assignment warning at mode_alarm.v(114): truncated value with size 8 to match size of target (5)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430730 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mode_alarm.v(271) " "Verilog HDL assignment warning at mode_alarm.v(271): truncated value with size 32 to match size of target (3)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430730 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mode_alarm.v(273) " "Verilog HDL assignment warning at mode_alarm.v(273): truncated value with size 32 to match size of target (3)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430730 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 mode_alarm.v(276) " "Verilog HDL assignment warning at mode_alarm.v(276): truncated value with size 32 to match size of target (12)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430730 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(278) " "Verilog HDL assignment warning at mode_alarm.v(278): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430730 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(280) " "Verilog HDL assignment warning at mode_alarm.v(280): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430730 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(282) " "Verilog HDL assignment warning at mode_alarm.v(282): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430730 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(284) " "Verilog HDL assignment warning at mode_alarm.v(284): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430730 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(286) " "Verilog HDL assignment warning at mode_alarm.v(286): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430730 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 mode_alarm.v(298) " "Verilog HDL assignment warning at mode_alarm.v(298): truncated value with size 32 to match size of target (12)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430730 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(300) " "Verilog HDL assignment warning at mode_alarm.v(300): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430730 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(302) " "Verilog HDL assignment warning at mode_alarm.v(302): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430730 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(304) " "Verilog HDL assignment warning at mode_alarm.v(304): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430730 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(306) " "Verilog HDL assignment warning at mode_alarm.v(306): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430730 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(308) " "Verilog HDL assignment warning at mode_alarm.v(308): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430730 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gmt_day 0 mode_alarm.v(42) " "Net \"gmt_day\" at mode_alarm.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1623223430730 "|digital_clock|mode_alarm:MODE2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_stopwatch mode_stopwatch:MODE3 " "Elaborating entity \"mode_stopwatch\" for hierarchy \"mode_stopwatch:MODE3\"" {  } { { "digital_clock.v" "MODE3" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223430745 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_stopwatch.v(117) " "Verilog HDL assignment warning at mode_stopwatch.v(117): truncated value with size 32 to match size of target (8)" {  } { { "mode_stopwatch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430748 "|digital_clock|mode_stopwatch:MODE3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_stopwatch.v(123) " "Verilog HDL assignment warning at mode_stopwatch.v(123): truncated value with size 32 to match size of target (8)" {  } { { "mode_stopwatch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430749 "|digital_clock|mode_stopwatch:MODE3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_stopwatch.v(129) " "Verilog HDL assignment warning at mode_stopwatch.v(129): truncated value with size 32 to match size of target (8)" {  } { { "mode_stopwatch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430749 "|digital_clock|mode_stopwatch:MODE3"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "mode_stopwatch.v(116) " "Verilog HDL Casex/Casez warning at mode_stopwatch.v(116): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "mode_stopwatch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch.v" 116 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1623223430749 "|digital_clock|mode_stopwatch:MODE3"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "mode_stopwatch.v(121) " "Verilog HDL Casex/Casez warning at mode_stopwatch.v(121): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "mode_stopwatch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch.v" 121 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1623223430750 "|digital_clock|mode_stopwatch:MODE3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mode_stopwatch.v(144) " "Verilog HDL assignment warning at mode_stopwatch.v(144): truncated value with size 32 to match size of target (1)" {  } { { "mode_stopwatch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430750 "|digital_clock|mode_stopwatch:MODE3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk_100hz mode_stopwatch:MODE3\|en_clk_100hz:STOPCLK " "Elaborating entity \"en_clk_100hz\" for hierarchy \"mode_stopwatch:MODE3\|en_clk_100hz:STOPCLK\"" {  } { { "mode_stopwatch.v" "STOPCLK" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223430753 ""}
{ "Warning" "WSGN_SEARCH_FILE" "en_clk_lcd.v 1 1 " "Using design file en_clk_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk_lcd " "Found entity 1: en_clk_lcd" {  } { { "en_clk_lcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/en_clk_lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223430795 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1623223430795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk_lcd en_clk_lcd:LCLK " "Elaborating entity \"en_clk_lcd\" for hierarchy \"en_clk_lcd:LCLK\"" {  } { { "digital_clock.v" "LCLK" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223430798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "state STATE lcd_driver.v(34) " "Verilog HDL Declaration information at lcd_driver.v(34): object \"state\" differs only in case from object \"STATE\" in the same scope" {  } { { "lcd_driver.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_driver.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623223430834 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_driver.v 1 1 " "Using design file lcd_driver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "lcd_driver.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223430839 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1623223430839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_driver:DRV " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_driver:DRV\"" {  } { { "digital_clock.v" "DRV" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223430842 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "STATE lcd_driver.v(201) " "Verilog HDL or VHDL warning at lcd_driver.v(201): object \"STATE\" assigned a value but never read" {  } { { "lcd_driver.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_driver.v" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623223430845 "|digital_clock|lcd_driver:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 lcd_driver.v(48) " "Verilog HDL assignment warning at lcd_driver.v(48): truncated value with size 32 to match size of target (22)" {  } { { "lcd_driver.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_driver.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623223430845 "|digital_clock|lcd_driver:comb_4"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "watch_time:TIME\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"watch_time:TIME\|Mod2\"" {  } { { "watch_time.v" "Mod2" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1623223434268 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "watch_time:TIME\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"watch_time:TIME\|Mod3\"" {  } { { "watch_time.v" "Mod3" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1623223434268 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "watch_time:TIME\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"watch_time:TIME\|Mod0\"" {  } { { "watch_time.v" "Mod0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1623223434268 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mode_watch:MODE0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mode_watch:MODE0\|Mod1\"" {  } { { "mode_watch.v" "Mod1" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1623223434268 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "watch_time:TIME\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"watch_time:TIME\|Div0\"" {  } { { "watch_time.v" "Div0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1623223434268 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "watch_time:TIME\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"watch_time:TIME\|Mult0\"" {  } { { "watch_time.v" "Mult0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1623223434268 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mode_alarm:MODE2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mode_alarm:MODE2\|Mod0\"" {  } { { "mode_alarm.v" "Mod0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1623223434268 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mode_alarm:MODE2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mode_alarm:MODE2\|Mod1\"" {  } { { "mode_alarm.v" "Mod1" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1623223434268 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mode_watch_set:MODE1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mode_watch_set:MODE1\|Mod0\"" {  } { { "mode_watch_set.v" "Mod0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1623223434268 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mode_watch_set:MODE1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mode_watch_set:MODE1\|Mod1\"" {  } { { "mode_watch_set.v" "Mod1" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1623223434268 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "watch_time:TIME\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"watch_time:TIME\|Mult1\"" {  } { { "watch_time.v" "Mult1" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1623223434268 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "watch_time:TIME\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"watch_time:TIME\|Div1\"" {  } { { "watch_time.v" "Div1" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1623223434268 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1623223434268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "watch_time:TIME\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_divide:Mod2\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223434359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watch_time:TIME\|lpm_divide:Mod2 " "Instantiated megafunction \"watch_time:TIME\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223434359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223434359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223434359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223434359 ""}  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623223434359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2bm " "Found entity 1: lpm_divide_2bm" {  } { { "db/lpm_divide_2bm.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/lpm_divide_2bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223434440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223434440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223434479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223434479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223434548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223434548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223434648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223434648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223434783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223434783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "watch_time:TIME\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_divide:Mod0\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223434946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watch_time:TIME\|lpm_divide:Mod0 " "Instantiated megafunction \"watch_time:TIME\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223434947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223434947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223434947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223434947 ""}  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623223434947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4bm " "Found entity 1: lpm_divide_4bm" {  } { { "db/lpm_divide_4bm.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/lpm_divide_4bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223435085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223435085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223435125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223435125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/alt_u_div_67f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223435173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223435173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mode_watch:MODE0\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"mode_watch:MODE0\|lpm_divide:Mod1\"" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223435225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mode_watch:MODE0\|lpm_divide:Mod1 " "Instantiated megafunction \"mode_watch:MODE0\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223435225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223435225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223435225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223435225 ""}  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623223435225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6bm " "Found entity 1: lpm_divide_6bm" {  } { { "db/lpm_divide_6bm.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/lpm_divide_6bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223435346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223435346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223435408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223435408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223435456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223435456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "watch_time:TIME\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_divide:Div0\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223435527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watch_time:TIME\|lpm_divide:Div0 " "Instantiated megafunction \"watch_time:TIME\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223435527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223435527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223435527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223435527 ""}  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623223435527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1jm " "Found entity 1: lpm_divide_1jm" {  } { { "db/lpm_divide_1jm.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/lpm_divide_1jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223435662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223435662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "watch_time:TIME\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult0\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223435859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watch_time:TIME\|lpm_mult:Mult0 " "Instantiated megafunction \"watch_time:TIME\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223435859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223435859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223435859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223435859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223435859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223435859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223435859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223435859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223435859 ""}  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623223435859 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "watch_time:TIME\|lpm_mult:Mult0\|multcore:mult_core watch_time:TIME\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223436035 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "watch_time:TIME\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder watch_time:TIME\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223436116 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "watch_time:TIME\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] watch_time:TIME\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223436240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223436323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223436323 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "watch_time:TIME\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add watch_time:TIME\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223436349 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "watch_time:TIME\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] watch_time:TIME\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223436377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/add_sub_mgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223436545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223436545 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "watch_time:TIME\|lpm_mult:Mult0\|altshift:external_latency_ffs watch_time:TIME\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223436660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "watch_time:TIME\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult1\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223437162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watch_time:TIME\|lpm_mult:Mult1 " "Instantiated megafunction \"watch_time:TIME\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223437163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223437163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223437163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223437163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223437163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223437163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223437163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223437163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223437163 ""}  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623223437163 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "watch_time:TIME\|lpm_mult:Mult1\|multcore:mult_core watch_time:TIME\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223437199 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "watch_time:TIME\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder watch_time:TIME\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223437256 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "watch_time:TIME\|lpm_mult:Mult1\|altshift:external_latency_ffs watch_time:TIME\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223437418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "watch_time:TIME\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_divide:Div1\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223437433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watch_time:TIME\|lpm_divide:Div1 " "Instantiated megafunction \"watch_time:TIME\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223437433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223437433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223437433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623223437433 ""}  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623223437433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223437512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223437512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223437558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223437558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623223437622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223437622 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "24 " "24 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1623223438632 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 131 -1 0 } } { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 76 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1623223438696 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1623223438696 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623223448023 "|digital_clock|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1623223448023 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623223448210 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623223453821 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/output_files/digital_clock.map.smsg " "Generated suppressed messages file C:/Users/cube_/OneDrive/Github/Verilog_watch_second/output_files/digital_clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223453990 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623223454558 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623223454558 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3971 " "Implemented 3971 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623223454882 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623223454882 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3942 " "Implemented 3942 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623223454882 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623223454882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623223454954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 09 16:24:14 2021 " "Processing ended: Wed Jun 09 16:24:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623223454954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623223454954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623223454954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623223454954 ""}
