head	1.1;
branch	1.1.1;
access;
symbols
	tg-mergetmp-2:1.1.1.3
	cvs-200410241530:1.1.1.3
	cvs-200410012000:1.1.1.3
	cvs-200407141120:1.1.1.3
	cvs-200406231010:1.1.1.3
	MIRBSD_7quater:1.1.1.2
	cvs-200405271510:1.1.1.3
	XFree86_4_4_0:1.1.9.1
	cvs-200403021700:1.1.1.3
	XFREE86_20040213:1.1.9.1
	xc:1.1.9
	cvs-200401291925:1.1.1.2
	MIRBSD_7_ALPHA:1.1.1.2.0.4
	MIRBSD_7:1.1.1.2.0.2
	MIRBSD_7ter:1.1.1.2
	cvs-20011091815:1.1.1.2
	cvs-200309162130:1.1.1.2
	cvs-200308302005:1.1.1.2
	ctmx-0387:1.1.1.2
	ctmx-0384:1.1.1.2
	MIRBSD_5:1.1.1.2
	ctmx-0375:1.1.1.2
	ctmx-0373:1.1.1.2
	ctm-0371:1.1.1.2
	ctm-0370:1.1.1.2
	MIRBSD_4:1.1.1.2
	ctm-0363:1.1.1.2
	ctm-0359:1.1.1.2
	ctm-0349:1.1.1.1
	openbsd:1.1.1;
locks; strict;
comment	@ * @;


1.1
date	2003.03.22.20.04.16;	author tg;	state Exp;
branches
	1.1.1.1
	1.1.9.1;
next	;

1.1.1.1
date	2003.03.22.20.04.16;	author tg;	state Exp;
branches;
next	1.1.1.2;

1.1.1.2
date	2003.04.08.18.31.26;	author tg;	state Exp;
branches;
next	1.1.1.3;

1.1.1.3
date	2004.03.02.17.58.23;	author tg;	state Stab;
branches;
next	;

1.1.9.1
date	2004.02.14.19.17.55;	author tg;	state Exp;
branches;
next	;


desc
@@


1.1
log
@Initial revision
@
text
@/**************************************************************************

Copyright 2001 VA Linux Systems Inc., Fremont, California.

All Rights Reserved.

Permission is hereby granted, free of charge, to any person obtaining a
copy of this software and associated documentation files (the "Software"),
to deal in the Software without restriction, including without limitation
on the rights to use, copy, modify, merge, publish, distribute, sub
license, and/or sell copies of the Software, and to permit persons to whom
the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice (including the next
paragraph) shall be included in all copies or substantial portions of the
Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
ATI, VA LINUX SYSTEMS AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
USE OR OTHER DEALINGS IN THE SOFTWARE.

**************************************************************************/

/* $XFree86: xc/lib/GL/mesa/src/drv/i830/i830_ioctl.c,v 1.1 2001/10/04 18:28:21 alanh Exp $ */

/*
 * Author:
 *   Jeff Hartmann <jhartmann@@valinux.com>
 *
 * Heavily based on the I810 driver, which was written by:
 *   Keith Whitwell <keithw@@valinux.com>
 */

#include <stdio.h>
#include <unistd.h>

#include "types.h"
#include "pb.h"
#include "dd.h"

#include "mm.h"
#include "i830_drv.h"
#include "i830_ioctl.h"

#include "drm.h"
#include <sys/ioctl.h>

drmBufPtr i830_get_buffer_ioctl( i830ContextPtr imesa )
{
   drm_i830_dma_t dma;
   drmBufPtr buf;
   int retcode;
   
   if (I830_DEBUG&DEBUG_VERBOSE_IOCTL)
      fprintf(stderr,  "Getting dma buffer\n");

   while (1) {
      retcode = ioctl(imesa->driFd, DRM_IOCTL_I830_GETBUF, &dma);

      if (dma.granted == 1 && retcode == 0) 
	 break;

      if (I830_DEBUG&DEBUG_VERBOSE_IOCTL)
	 fprintf(stderr, "Retcode : %d, granted : %d\n", retcode, dma.granted);

      ioctl(imesa->driFd, DRM_IOCTL_I830_FLUSH);
   }

   if (I830_DEBUG&DEBUG_VERBOSE_IOCTL)
      fprintf(stderr, 
	      "imesa->i830Screen->bufs->list : %p, "
	      "dma.request_idx : %d\n", 
	      imesa->i830Screen->bufs->list, dma.request_idx);

   buf = &(imesa->i830Screen->bufs->list[dma.request_idx]);
   buf->idx = dma.request_idx;
   buf->used = 4;		/* leave room for instruction header */
   buf->total = dma.request_size;

   if(imesa->i830Screen->use_copy_buf != 1) 
       buf->address = (drmAddress)dma.virtual;
   return buf;
}


static void i830ClearDrawQuad(i830ContextPtr imesa, float left, 
				 float right,
				 float bottom, float top, GLubyte red,
				 GLubyte green, GLubyte blue, GLubyte alpha)
{
    GLuint *vb = i830AllocDwordsInlineLocked( imesa, 32 );
    i830Vertex tmp;
    int i;

    /* PRIM3D_TRIFAN */

    /* initial vertex, left bottom */
    tmp.v.x = left;
    tmp.v.y = bottom;
    tmp.v.z = 1.0;
    tmp.v.oow = 1.0;
    tmp.v.color.red = red;
    tmp.v.color.green = green;
    tmp.v.color.blue = blue;
    tmp.v.color.alpha = alpha;
    tmp.v.specular.red = 0;
    tmp.v.specular.green = 0;
    tmp.v.specular.blue = 0;
    tmp.v.specular.alpha = 0;
    tmp.v.tu0 = 0.0f;
    tmp.v.tv0 = 0.0f;
    for (i = 0 ; i < 8 ; i++)
        vb[i] = tmp.ui[i];

    /* right bottom */
    vb += 8;
    tmp.v.x = right;
    for (i = 0 ; i < 8 ; i++)
        vb[i] = tmp.ui[i];

    /* right top */
    vb += 8;
    tmp.v.y = top;
    for (i = 0 ; i < 8 ; i++)
        vb[i] = tmp.ui[i];

    /* left top */
    vb += 8;
    tmp.v.x = left;
    for (i = 0 ; i < 8 ; i++)
        vb[i] = tmp.ui[i];
}

static void i830ClearWithTris(GLcontext *ctx, GLbitfield mask,
				 GLboolean all,
				 GLint cx, GLint cy, GLint cw, GLint ch)
{
   i830ContextPtr imesa = I830_CONTEXT( ctx );
   __DRIdrawablePrivate *dPriv = imesa->driDrawable;
   i830ScreenPrivate *i830Screen = imesa->i830Screen;
   I830SAREAPtr sarea = imesa->sarea;
   GLuint old_vertex_prim;
   GLuint old_dirty;
   int x0, y0, x1, y1;

   if(I830_DEBUG&DEBUG_VERBOSE_IOCTL)
     fprintf(stderr, "Clearing with triangles\n");

   old_dirty = imesa->dirty & ~I830_UPLOAD_CLIPRECTS;
   /* Discard all the dirty flags except the cliprect one, reset later */
   imesa->dirty &= I830_UPLOAD_CLIPRECTS;

   if(!all) {
      x0 = cx;
      y0 = cy;
      x1 = x0 + cw;
      y1 = y0 + ch;
   } else {
      x0 = 0;
      y0 = 0;
      x1 = x0 + dPriv->w;
      y1 = y0 + dPriv->h;
   }

   /* Clip to Screen */
   if (x0 < 0) x0 = 0;
   if (y0 < 0) y0 = 0;
   if (x1 > i830Screen->width-1) x1 = i830Screen->width-1;
   if (y1 > i830Screen->height-1) y1 = i830Screen->height-1;

   LOCK_HARDWARE(imesa);
   memcpy(sarea->ContextState,
	  imesa->Init_Setup,
	  sizeof(imesa->Setup) );
   memcpy(sarea->BufferState,
	  imesa->BufferSetup,
	  sizeof(imesa->BufferSetup) );

   old_vertex_prim = imesa->vertex_prim;
   imesa->vertex_prim = PRIM3D_TRIFAN;

   if(mask & DD_FRONT_LEFT_BIT) {
      GLuint tmp = sarea->ContextState[I830_CTXREG_ENABLES_2];

      sarea->dirty |= (I830_UPLOAD_CTX | I830_UPLOAD_BUFFERS |
		       I830_UPLOAD_TEXBLEND0);

      sarea->TexBlendState[0][0] = (STATE3D_MAP_BLEND_OP_CMD(0) |
				    TEXPIPE_COLOR |
				    ENABLE_TEXOUTPUT_WRT_SEL |
				    TEXOP_OUTPUT_CURRENT |
				    DISABLE_TEX_CNTRL_STAGE |
				    TEXOP_SCALE_1X |
				    TEXOP_MODIFY_PARMS |
				    TEXOP_LAST_STAGE |
				    TEXBLENDOP_ARG1);
      sarea->TexBlendState[0][1] = (STATE3D_MAP_BLEND_OP_CMD(0) |
				    TEXPIPE_ALPHA |
				    ENABLE_TEXOUTPUT_WRT_SEL |
				    TEXOP_OUTPUT_CURRENT |
				    TEXOP_SCALE_1X |
				    TEXOP_MODIFY_PARMS |
				    TEXBLENDOP_ARG1);
      sarea->TexBlendState[0][2] = (STATE3D_MAP_BLEND_ARG_CMD(0) |
				    TEXPIPE_COLOR |
				    TEXBLEND_ARG1 |
				    TEXBLENDARG_MODIFY_PARMS |
				    TEXBLENDARG_CURRENT);
      sarea->TexBlendState[0][3] = (STATE3D_MAP_BLEND_ARG_CMD(0) |
				    TEXPIPE_ALPHA |
				    TEXBLEND_ARG1 |
				    TEXBLENDARG_MODIFY_PARMS |
				    TEXBLENDARG_CURRENT);
      sarea->TexBlendStateWordsUsed[0] = 4;

      tmp &= ~(ENABLE_STENCIL_WRITE | ENABLE_DEPTH_WRITE);
      tmp |= (DISABLE_STENCIL_WRITE | 
	      DISABLE_DEPTH_WRITE |
	      (imesa->mask_red << WRITEMASK_RED_SHIFT) |
	      (imesa->mask_green << WRITEMASK_GREEN_SHIFT) |
	      (imesa->mask_blue << WRITEMASK_BLUE_SHIFT) |
	      (imesa->mask_alpha << WRITEMASK_ALPHA_SHIFT));
      sarea->ContextState[I830_CTXREG_ENABLES_2] = tmp;

      if(0)
	fprintf(stderr, "fcdq : r_mask(%d) g_mask(%d) b_mask(%d) a_mask(%d)\n",
		imesa->mask_red, imesa->mask_green, imesa->mask_blue,
		imesa->mask_alpha);

      sarea->BufferState[I830_DESTREG_CBUFADDR] = i830Screen->fbOffset;

      if(0)
	fprintf(stderr, "fcdq : x0(%d) x1(%d) y0(%d) y1(%d)\n"
		"r(0x%x) g(0x%x) b(0x%x) a(0x%x)\n",
		x0, x1, y0, y1, imesa->clear_red, imesa->clear_green,
		imesa->clear_blue, imesa->clear_alpha);

      i830ClearDrawQuad(imesa, (float)x0, (float)x1, (float)y0, (float)y1,
			   imesa->clear_red, imesa->clear_green,
		   imesa->clear_blue, imesa->clear_alpha);
      i830FlushVerticesLocked(imesa);
   }

   if(mask & DD_BACK_LEFT_BIT) {
      GLuint tmp = sarea->ContextState[I830_CTXREG_ENABLES_2];

      sarea->dirty |= (I830_UPLOAD_CTX | I830_UPLOAD_BUFFERS |
		       I830_UPLOAD_TEXBLEND0);

      sarea->TexBlendState[0][0] = (STATE3D_MAP_BLEND_OP_CMD(0) |
				    TEXPIPE_COLOR |
				    ENABLE_TEXOUTPUT_WRT_SEL |
				    TEXOP_OUTPUT_CURRENT |
				    DISABLE_TEX_CNTRL_STAGE |
				    TEXOP_SCALE_1X |
				    TEXOP_MODIFY_PARMS |
				    TEXOP_LAST_STAGE |
				    TEXBLENDOP_ARG1);
      sarea->TexBlendState[0][1] = (STATE3D_MAP_BLEND_OP_CMD(0) |
				    TEXPIPE_ALPHA |
				    ENABLE_TEXOUTPUT_WRT_SEL |
				    TEXOP_OUTPUT_CURRENT |
				    TEXOP_SCALE_1X |
				    TEXOP_MODIFY_PARMS |
				    TEXBLENDOP_ARG1);
      sarea->TexBlendState[0][2] = (STATE3D_MAP_BLEND_ARG_CMD(0) |
				    TEXPIPE_COLOR |
				    TEXBLEND_ARG1 |
				    TEXBLENDARG_MODIFY_PARMS |
				    TEXBLENDARG_CURRENT);
      sarea->TexBlendState[0][3] = (STATE3D_MAP_BLEND_ARG_CMD(0) |
				    TEXPIPE_ALPHA |
				    TEXBLEND_ARG2 |
				    TEXBLENDARG_MODIFY_PARMS |
				    TEXBLENDARG_CURRENT);
      sarea->TexBlendStateWordsUsed[0] = 4;

      tmp &= ~(ENABLE_STENCIL_WRITE | ENABLE_DEPTH_WRITE);
      tmp |= (DISABLE_STENCIL_WRITE | 
	      DISABLE_DEPTH_WRITE |
	      (imesa->mask_red << WRITEMASK_RED_SHIFT) |
	      (imesa->mask_green << WRITEMASK_GREEN_SHIFT) |
	      (imesa->mask_blue << WRITEMASK_BLUE_SHIFT) |
	      (imesa->mask_alpha << WRITEMASK_ALPHA_SHIFT));

      if(0)
	fprintf(stderr, "bcdq : r_mask(%d) g_mask(%d) b_mask(%d) a_mask(%d)\n",
		imesa->mask_red, imesa->mask_green, imesa->mask_blue,
		imesa->mask_alpha);

      sarea->ContextState[I830_CTXREG_ENABLES_2] = tmp;

      sarea->BufferState[I830_DESTREG_CBUFADDR] = i830Screen->backOffset;

      if(0)
	fprintf(stderr, "bcdq : x0(%d) x1(%d) y0(%d) y1(%d)\n"
		"r(0x%x) g(0x%x) b(0x%x) a(0x%x)\n",
		x0, x1, y0, y1, imesa->clear_red, imesa->clear_green,
		imesa->clear_blue, imesa->clear_alpha);

      i830ClearDrawQuad(imesa, (float)x0, (float)x1, (float)y0, (float)y1,
		      imesa->clear_red, imesa->clear_green,
		      imesa->clear_blue, imesa->clear_alpha);
      i830FlushVerticesLocked(imesa);
   }

   if(mask & DD_STENCIL_BIT) {
      GLuint s_mask = ctx->Stencil.WriteMask;

      sarea->dirty |= (I830_UPLOAD_CTX | I830_UPLOAD_BUFFERS |
		       I830_UPLOAD_TEXBLEND0);

      sarea->TexBlendState[0][0] = (STATE3D_MAP_BLEND_OP_CMD(0) |
				    TEXPIPE_COLOR |
				    ENABLE_TEXOUTPUT_WRT_SEL |
				    TEXOP_OUTPUT_CURRENT |
				    DISABLE_TEX_CNTRL_STAGE |
				    TEXOP_SCALE_1X |
				    TEXOP_MODIFY_PARMS |
				    TEXOP_LAST_STAGE |
				    TEXBLENDOP_ARG1);
      sarea->TexBlendState[0][1] = (STATE3D_MAP_BLEND_OP_CMD(0) |
				    TEXPIPE_ALPHA |
				    ENABLE_TEXOUTPUT_WRT_SEL |
				    TEXOP_OUTPUT_CURRENT |
				    TEXOP_SCALE_1X |
				    TEXOP_MODIFY_PARMS |
				    TEXBLENDOP_ARG1);
      sarea->TexBlendState[0][2] = (STATE3D_MAP_BLEND_ARG_CMD(0) |
				    TEXPIPE_COLOR |
				    TEXBLEND_ARG1 |
				    TEXBLENDARG_MODIFY_PARMS |
				    TEXBLENDARG_CURRENT);
      sarea->TexBlendState[0][3] = (STATE3D_MAP_BLEND_ARG_CMD(0) |
				    TEXPIPE_ALPHA |
				    TEXBLEND_ARG2 |
				    TEXBLENDARG_MODIFY_PARMS |
				    TEXBLENDARG_CURRENT);
      sarea->TexBlendStateWordsUsed[0] = 4;

      sarea->ContextState[I830_CTXREG_ENABLES_1] |= (ENABLE_STENCIL_TEST |
						     ENABLE_DEPTH_TEST);

      sarea->ContextState[I830_CTXREG_ENABLES_2] &= ~(ENABLE_STENCIL_WRITE |
						     ENABLE_DEPTH_WRITE |
						     ENABLE_COLOR_WRITE);

      sarea->ContextState[I830_CTXREG_ENABLES_2] |= (ENABLE_STENCIL_WRITE |
					    DISABLE_DEPTH_WRITE |
					    (1 << WRITEMASK_RED_SHIFT) |
					    (1 << WRITEMASK_GREEN_SHIFT) |
					    (1 << WRITEMASK_BLUE_SHIFT) |
					    (1 << WRITEMASK_ALPHA_SHIFT) |
					    ENABLE_COLOR_WRITE);

      sarea->ContextState[I830_CTXREG_STATE4] &= ~MODE4_ENABLE_STENCIL_MASK;
      sarea->ContextState[I830_CTXREG_STATE4] |= (ENABLE_STENCIL_TEST_MASK |
						 ENABLE_STENCIL_WRITE_MASK |
						 STENCIL_TEST_MASK(s_mask) |
						 STENCIL_WRITE_MASK(s_mask));

      sarea->ContextState[I830_CTXREG_STENCILTST] &= ~(STENCIL_OPS_MASK |
					       STENCIL_REF_VALUE_MASK |
					       ENABLE_STENCIL_TEST_FUNC_MASK);
      sarea->ContextState[I830_CTXREG_STENCILTST] |= (ENABLE_STENCIL_PARMS |
			      ENABLE_STENCIL_REF_VALUE |
			      ENABLE_STENCIL_TEST_FUNC |
			      STENCIL_FAIL_OP(STENCILOP_REPLACE) |
			      STENCIL_PASS_DEPTH_FAIL_OP(STENCILOP_REPLACE) |
			      STENCIL_PASS_DEPTH_PASS_OP(STENCILOP_REPLACE) |
			      STENCIL_REF_VALUE((ctx->Stencil.Clear & 0xff)) |
			      STENCIL_TEST_FUNC(COMPAREFUNC_ALWAYS));

      if(0) 
	fprintf(stderr, "Enables_1 (0x%x) Enables_2 (0x%x) StenTst (0x%x)\n"
		"Modes_4 (0x%x)\n",
		sarea->ContextState[I830_CTXREG_ENABLES_1],
		sarea->ContextState[I830_CTXREG_ENABLES_2],
		sarea->ContextState[I830_CTXREG_STENCILTST],
		sarea->ContextState[I830_CTXREG_STATE4]);

      sarea->BufferState[I830_DESTREG_CBUFADDR] = i830Screen->fbOffset;
      
      i830ClearDrawQuad(imesa, (float)x0, (float)x1, (float)y0, (float)y1,
			   255, 255, 255, 255);
      i830FlushVerticesLocked(imesa);
   }

   UNLOCK_HARDWARE(imesa);
   imesa->dirty = old_dirty;
   imesa->dirty |= (I830_UPLOAD_CTX |
		    I830_UPLOAD_BUFFERS |
		    I830_UPLOAD_TEXBLEND0);

   imesa->vertex_prim = old_vertex_prim;
}

GLbitfield i830Clear( GLcontext *ctx, GLbitfield mask, GLboolean all,
		      GLint cx, GLint cy, GLint cw, GLint ch )
{
   i830ContextPtr imesa = I830_CONTEXT( ctx );
   __DRIdrawablePrivate *dPriv = imesa->driDrawable;
   const GLuint colorMask = *((GLuint *) &ctx->Color.ColorMask);
   drm_i830_clear_t clear;
   GLbitfield tri_mask = 0;
   int i;

   FLUSH_BATCH( imesa );

   /* flip top to bottom */
   cy = dPriv->h-cy-ch;
   cx += imesa->drawX;
   cy += imesa->drawY;

   clear.flags = 0;
   clear.clear_color = imesa->ClearColor;
   clear.clear_depth = 0;
   clear.clear_colormask = 0;
   clear.clear_depthmask = 0;

   if (mask & DD_FRONT_LEFT_BIT) {
      if(colorMask == ~0) {
	 clear.flags |= I830_FRONT;
      } else {
	 tri_mask |= DD_FRONT_LEFT_BIT;
      }
      mask &= ~DD_FRONT_LEFT_BIT;
   }

   if (mask & DD_BACK_LEFT_BIT) {
      if(colorMask == ~0) {
	 clear.flags |= I830_BACK;
      } else {
	 tri_mask |= DD_BACK_LEFT_BIT;
      }
      mask &= ~DD_BACK_LEFT_BIT;
   }

   if (mask & DD_DEPTH_BIT) {
      clear.flags |= I830_DEPTH;
      clear.clear_depthmask = imesa->depth_clear_mask;
      clear.clear_depth = (GLuint)(ctx->Depth.Clear * imesa->ClearDepth);
      mask &= ~DD_DEPTH_BIT;
   }

   if((mask & DD_STENCIL_BIT) && imesa->hw_stencil) {
      if (ctx->Stencil.WriteMask != 0xff) {
	 tri_mask |= DD_STENCIL_BIT;
      } else {
	 clear.flags |= I830_DEPTH;
	 clear.clear_depthmask |= imesa->stencil_clear_mask;
	 clear.clear_depth |= ((ctx->Stencil.Clear<<24) & 
			       imesa->stencil_clear_mask);
      }
      mask &= ~DD_STENCIL_BIT;
   }

   /* First check for clears that need to happen with triangles */

   if(tri_mask) {
      i830ClearWithTris(ctx, tri_mask, all, cx, cy, cw, ch);
   }

   if (!clear.flags)
      return mask;

   LOCK_HARDWARE( imesa );

   if (I830_DEBUG&DEBUG_VERBOSE_IOCTL)
      fprintf(stderr, "Clear, bufs %x nbox %d\n", 
	      (int)clear.flags, (int)imesa->numClipRects);

   for (i = 0 ; i < imesa->numClipRects ; ) 
   { 	 
      int nr = MIN2(i + I830_NR_SAREA_CLIPRECTS, imesa->numClipRects);
      XF86DRIClipRectRec *box = imesa->pClipRects;	 
      drm_clip_rect_t *b = (drm_clip_rect_t *)imesa->sarea->boxes;
      int n = 0;

      if (!all) {
	 for ( ; i < nr ; i++) {
	    GLint x = box[i].x1;
	    GLint y = box[i].y1;
	    GLint w = box[i].x2 - x;
	    GLint h = box[i].y2 - y;

	    if (x < cx) w -= cx - x, x = cx; 
	    if (y < cy) h -= cy - y, y = cy;
	    if (x + w > cx + cw) w = cx + cw - x;
	    if (y + h > cy + ch) h = cy + ch - y;
	    if (w <= 0) continue;
	    if (h <= 0) continue;

	    b->x1 = x;
	    b->y1 = y;
	    b->x2 = x + w;
	    b->y2 = y + h;
	    b++;
	    n++;
	 }
      } else {
	 for ( ; i < nr ; i++) {
	    *b++ = *(drm_clip_rect_t *)&box[i];
	    n++;
	 }
      }

      imesa->sarea->nbox = n;
      ioctl(imesa->driFd, DRM_IOCTL_I830_CLEAR, &clear);
   }

   UNLOCK_HARDWARE( imesa );
   imesa->dirty |= I830_UPLOAD_CLIPRECTS;

   return mask;
}

/*
 * Copy the back buffer to the front buffer. 
 */
void i830SwapBuffers( i830ContextPtr imesa ) 
{
   __DRIdrawablePrivate *dPriv = imesa->driDrawable;
   XF86DRIClipRectPtr pbox;
   int nbox;
   int i;
   int tmp;

   FLUSH_BATCH( imesa );
   LOCK_HARDWARE( imesa );
   
   pbox = dPriv->pClipRects;
   nbox = dPriv->numClipRects;

   for (i = 0 ; i < nbox ; )
   {
      int nr = MIN2(i + I830_NR_SAREA_CLIPRECTS, dPriv->numClipRects);
      XF86DRIClipRectRec *b = (XF86DRIClipRectRec *)imesa->sarea->boxes;

      imesa->sarea->nbox = nr - i;

      for ( ; i < nr ; i++) 
	 *b++ = pbox[i];

      ioctl(imesa->driFd, DRM_IOCTL_I830_SWAP);
   }

   tmp = GET_ENQUEUE_AGE(imesa);
   UNLOCK_HARDWARE( imesa );

   if (GET_DISPATCH_AGE(imesa) < imesa->lastSwap)
      i830WaitAge(imesa, imesa->lastSwap);

   imesa->lastSwap = tmp;
   imesa->dirty |= I830_UPLOAD_CLIPRECTS;
}






/* This waits for *everybody* to finish rendering -- overkill.
 */
void i830DmaFinish( i830ContextPtr imesa  ) 
{
   FLUSH_BATCH( imesa );


   if (1 || imesa->sarea->last_quiescent != imesa->sarea->last_enqueue) {
     
      if (I830_DEBUG&DEBUG_VERBOSE_IOCTL) 
	 fprintf(stderr, "i830DmaFinish\n");

      LOCK_HARDWARE( imesa );
      i830RegetLockQuiescent( imesa );
      UNLOCK_HARDWARE( imesa );
      imesa->sarea->last_quiescent = imesa->sarea->last_enqueue;
   }
}


void i830RegetLockQuiescent( i830ContextPtr imesa  ) 
{
   if (1 || imesa->sarea->last_quiescent != imesa->sarea->last_enqueue) {
      if (I830_DEBUG&DEBUG_VERBOSE_IOCTL)
	 fprintf(stderr, "i830RegetLockQuiescent\n");

      drmUnlock(imesa->driFd, imesa->hHWContext);
      i830GetLock( imesa, DRM_LOCK_QUIESCENT ); 
      imesa->sarea->last_quiescent = imesa->sarea->last_enqueue;
   }
}

void i830WaitAgeLocked( i830ContextPtr imesa, int age  ) 
{
   int i = 0;


   while (++i < 500000 && GET_DISPATCH_AGE(imesa) < age) {
      ioctl(imesa->driFd, DRM_IOCTL_I830_GETAGE);
   }

   if (GET_DISPATCH_AGE(imesa) < age) {
      if (0)
	 fprintf(stderr, "wait locked %d %d\n", age, GET_DISPATCH_AGE(imesa));
      ioctl(imesa->driFd, DRM_IOCTL_I830_FLUSH);
   }
}


void i830WaitAge( i830ContextPtr imesa, int age  ) 
{
   int i = 0;

   while (++i < 500000 && GET_DISPATCH_AGE(imesa) < age) {
      ioctl(imesa->driFd, DRM_IOCTL_I830_GETAGE);
   }

   if (GET_DISPATCH_AGE(imesa) >= age)
      return;

   i = 0;
   while (++i < 1000 && GET_DISPATCH_AGE(imesa) < age) {
      ioctl(imesa->driFd, DRM_IOCTL_I830_GETAGE);
      usleep(1000);
   }
   
   /* To be effective at letting other clients at the hardware,
    * particularly the X server which regularly needs quiescence to
    * touch the framebuffer, we really need to sleep *beyond* the
    * point where our last buffer clears the hardware.  
    */
   if (imesa->any_contend) {
      usleep(3000); 
   }

   imesa->any_contend = 0;

   if (GET_DISPATCH_AGE(imesa) < age) {
      LOCK_HARDWARE(imesa);
      if (GET_DISPATCH_AGE(imesa) < age) 
	 ioctl(imesa->driFd, DRM_IOCTL_I830_FLUSH);
      UNLOCK_HARDWARE(imesa);
   }
}

void i830FlushVertices( i830ContextPtr imesa ) 
{
   if (!imesa->vertex_dma_buffer) return;

   LOCK_HARDWARE( imesa );
   i830FlushVerticesLocked( imesa );
   UNLOCK_HARDWARE( imesa );
}

static void age_imesa( i830ContextPtr imesa, int age )
{
   if (imesa->CurrentTexObj[0]) imesa->CurrentTexObj[0]->age = age;
   if (imesa->CurrentTexObj[1]) imesa->CurrentTexObj[1]->age = age;
}

void i830FlushVerticesLocked( i830ContextPtr imesa )
{
   drm_clip_rect_t *pbox = (drm_clip_rect_t *)imesa->pClipRects;
   int nbox = imesa->numClipRects;
   drmBufPtr buffer = imesa->vertex_dma_buffer;
   drm_i830_vertex_t vertex;
   int i;

   if (I830_DEBUG&DEBUG_VERBOSE_IOCTL)
      fprintf(stderr, "i830FlushVerticesLocked, buf->used %d\n", 
	      buffer->used);

   if (!buffer)
      return;

   if (imesa->dirty & ~I830_UPLOAD_CLIPRECTS)
      i830EmitHwStateLocked( imesa );

   if (I830_DEBUG&DEBUG_VERBOSE_IOCTL)
      fprintf(stderr, "i830FlushVerticesLocked, used %d\n",
	      buffer->used);
   
   imesa->vertex_dma_buffer = 0;

   vertex.idx = buffer->idx;
   vertex.used = buffer->used;
   vertex.discard = 0;

   if (!nbox)
      vertex.used = 0;

   if (nbox > I830_NR_SAREA_CLIPRECTS)
      imesa->dirty |= I830_UPLOAD_CLIPRECTS;
   
   if(imesa->i830Screen->use_copy_buf == 1 && vertex.used) {
      drm_i830_copy_t copy;
      
      copy.idx = buffer->idx;
      copy.used = buffer->used;
      copy.address = buffer->address;
      ioctl(imesa->driFd, DRM_IOCTL_I830_COPY, &copy);
   }


   imesa->sarea->vertex_prim = imesa->vertex_prim;

   if (!nbox || !(imesa->dirty & I830_UPLOAD_CLIPRECTS)) 
   {
      if (nbox == 1) 
	 imesa->sarea->nbox = 0;
      else
	 imesa->sarea->nbox = nbox;

      if (I830_DEBUG&DEBUG_VERBOSE_IOCTL)
	 fprintf(stderr, "DRM_IOCTL_I830_VERTEX CASE1 nbox %d used %d\n", 
		 nbox, vertex.used);

      vertex.discard = 1;
      ioctl(imesa->driFd, DRM_IOCTL_I830_VERTEX, &vertex);
      age_imesa(imesa, imesa->sarea->last_enqueue);
   }
   else 
   {
      for (i = 0 ; i < nbox ; )
      {
	 int nr = MIN2(i + I810_NR_SAREA_CLIPRECTS, nbox);
	 drm_clip_rect_t *b = (drm_clip_rect_t *)imesa->sarea->boxes;

	 imesa->sarea->nbox = nr - i;
	 for ( ; i < nr ; i++, b++) {
	    *b++ = pbox[i];
	    if(0) fprintf(stderr, "x1: %d y1: %d x2: %d y2: %d\n",
			  pbox[i].x1,
			  pbox[i].y1,
			  pbox[i].x2,
			  pbox[i].y2);
	 }

	 /* Finished with the buffer?
	  */
	 if (nr == nbox) 
	    vertex.discard = 1;

     	 if (I830_DEBUG&DEBUG_VERBOSE_IOCTL)
	    fprintf(stderr, "DRM_IOCTL_I830_VERTEX nbox %d used %d\n", 
		    nbox, vertex.used);

	 ioctl(imesa->driFd, DRM_IOCTL_I830_VERTEX, &vertex);
	 age_imesa(imesa, imesa->sarea->last_enqueue);
      }
   }

   imesa->dirty = 0;
   if (I830_DEBUG&DEBUG_VERBOSE_IOCTL)
      fprintf(stderr, "finished i830FlushVerticesLocked\n");
}


GLuint *i830AllocDwords( i830ContextPtr imesa, int dwords )
{
   GLuint *start;

   if (!imesa->vertex_dma_buffer) 
   {
      LOCK_HARDWARE(imesa);
      imesa->vertex_dma_buffer = i830_get_buffer_ioctl( imesa );
      UNLOCK_HARDWARE(imesa);
   } 
   else if (imesa->vertex_dma_buffer->used + dwords * 4 > 
	    imesa->vertex_dma_buffer->total) 
   {
      LOCK_HARDWARE(imesa);
      i830FlushVerticesLocked( imesa );
      imesa->vertex_dma_buffer = i830_get_buffer_ioctl( imesa );
      UNLOCK_HARDWARE(imesa);
   }

   start = (GLuint *)((char *)imesa->vertex_dma_buffer->address + 
		      imesa->vertex_dma_buffer->used);

   imesa->vertex_dma_buffer->used += dwords * 4;
   return start;
}

int i830_check_copy(int fd)
{
   return(ioctl(fd, DRM_IOCTL_I830_DOCOPY));
}

static void i830DDFlush( GLcontext *ctx )
{
   i830ContextPtr imesa = I830_CONTEXT( ctx );
   FLUSH_BATCH( imesa );
}

static void i830DDFinish( GLcontext *ctx  ) 
{
   i830ContextPtr imesa = I830_CONTEXT( ctx );
   i830DmaFinish( imesa );
}

void i830DDInitIoctlFuncs( GLcontext *ctx )
{
   ctx->Driver.Flush = i830DDFlush;
   ctx->Driver.Finish = i830DDFinish;
}
@


1.1.9.1
log
@OpenBSD just has imported exactly this tree into their vendor branch,
called the same tag, in XF4/xc
This is, apparently, the last XFree86 snapshot before the licence change
(ie, addition of the advertising clause)

Since the developers don't see any problems with that, and we would like
to integrate improvements done by the remaining one or two (or so) XFree86
developers (j/k), this prepares enabling us to update X-Window in the future.
@
text
@a0 1

d28 1
a28 1
/* $XFree86: xc/lib/GL/mesa/src/drv/i830/i830_ioctl.c,v 1.6 2003/09/28 20:15:14 alanh Exp $ */
d32 1
a32 3
 *   Jeff Hartmann <jhartmann@@2d3d.com>
 *   Graeme Fisher <graeme@@2d3d.co.za>
 *   Abraham vd Merwe <abraham@@2d3d.co.za>
d35 1
a35 1
 *   Keith Whitwell <keith@@tungstengraphics.com>
a39 1
#include <errno.h>
d41 2
a42 3
#include "glheader.h"
#include "mtypes.h"
#include "macros.h"
a43 1
#include "swrast/swrast.h"
d46 1
a46 5

#include "i830_screen.h"
#include "i830_dri.h"

#include "i830_context.h"
a47 2
#include "i830_state.h"
#include "i830_debug.h"
d50 1
d52 1
a52 1
static drmBufPtr i830_get_buffer_ioctl( i830ContextPtr imesa )
d54 1
a54 1
   drmI830DMA dma;
d56 5
a60 1
   int retcode,i = 0;
d62 9
a70 12
      retcode = drmCommandWriteRead(imesa->driFd, 
				    DRM_I830_GETBUF, 
				    &dma, 
				    sizeof(drmI830DMA));
      if (dma.granted == 1 && retcode == 0)
	break;

      if (++i > 1000) {
	 imesa->sarea->perf_boxes |= I830_BOX_WAIT;
	 retcode = drmCommandNone(imesa->driFd, DRM_I830_FLUSH);
	 i = 0;
      }
d73 6
d81 1
a81 1
   buf->used = 0;
a82 1
   buf->address = (drmAddress)dma.virtual;
d84 2
d89 1
d95 1
a95 1
    GLuint *vb = i830AllocDmaLowLocked( imesa, 128 );
d105 1
a105 1
    tmp.v.w = 1.0;
d114 2
a115 2
    tmp.v.u0 = 0.0f;
    tmp.v.v0 = 0.0f;
d150 1
a150 1
   if (I830_DEBUG & DEBUG_IOCTL) 
a181 1
   sarea->StippleState[I830_STPREG_ST1] = 0;
d183 2
a184 2
   old_vertex_prim = imesa->hw_primitive;
   imesa->hw_primitive = PRIM3D_TRIFAN;
d243 3
a245 3
                        imesa->clear_red, imesa->clear_green,
                        imesa->clear_blue, imesa->clear_alpha);
      i830FlushPrimsLocked( imesa );
d308 1
a308 1
      i830FlushPrimsLocked( imesa );
d312 1
a312 1
      GLuint s_mask = ctx->Stencil.WriteMask[0];
d352 25
a376 30
      sarea->ContextState[I830_CTXREG_ENABLES_2] |= 
	 (ENABLE_STENCIL_WRITE |
	  DISABLE_DEPTH_WRITE |
	  (1 << WRITEMASK_RED_SHIFT) |
	  (1 << WRITEMASK_GREEN_SHIFT) |
	  (1 << WRITEMASK_BLUE_SHIFT) |
	  (1 << WRITEMASK_ALPHA_SHIFT) |
	  ENABLE_COLOR_WRITE);

      sarea->ContextState[I830_CTXREG_STATE4] &= 
	 ~MODE4_ENABLE_STENCIL_WRITE_MASK;

      sarea->ContextState[I830_CTXREG_STATE4] |= 
	 (ENABLE_STENCIL_WRITE_MASK |
	  STENCIL_WRITE_MASK(s_mask));

      sarea->ContextState[I830_CTXREG_STENCILTST] &= 
	 ~(STENCIL_OPS_MASK |
	   STENCIL_REF_VALUE_MASK |
	   ENABLE_STENCIL_TEST_FUNC_MASK);

      sarea->ContextState[I830_CTXREG_STENCILTST] |= 
	 (ENABLE_STENCIL_PARMS |
	  ENABLE_STENCIL_REF_VALUE |
	  ENABLE_STENCIL_TEST_FUNC |
	  STENCIL_FAIL_OP(STENCILOP_REPLACE) |
	  STENCIL_PASS_DEPTH_FAIL_OP(STENCILOP_REPLACE) |
	  STENCIL_PASS_DEPTH_PASS_OP(STENCILOP_REPLACE) |
	  STENCIL_REF_VALUE((ctx->Stencil.Clear & 0xff)) |
	  STENCIL_TEST_FUNC(COMPAREFUNC_ALWAYS));
d390 1
a390 1
      i830FlushPrimsLocked( imesa );
d399 1
a399 1
   imesa->hw_primitive = old_vertex_prim;
d402 2
a403 2
static void i830Clear(GLcontext *ctx, GLbitfield mask, GLboolean all,
		      GLint cx1, GLint cy1, GLint cw, GLint ch)
d408 1
a408 1
   drmI830Clear clear;
d411 2
a412 1
   GLint cx, cy;
d415 2
a416 2
   cy = dPriv->h-cy1-ch;
   cx = cx1 + imesa->drawX;
a418 2
   if(0) fprintf(stderr, "\nClearColor : 0x%08x\n", imesa->ClearColor);
   
a424 2
   I830_FIREVERTICES( imesa );

d451 1
a451 1
      if (ctx->Stencil.WriteMask[0] != 0xff) {
d456 2
a457 1
	 clear.clear_depth |= (ctx->Stencil.Clear & 0xff) << 24;
d463 1
d468 2
a469 2
   if (clear.flags) {
      LOCK_HARDWARE( imesa );
d471 1
a471 6
      for (i = 0 ; i < imesa->numClipRects ; ) 
      { 	 
	 int nr = MIN2(i + I830_NR_SAREA_CLIPRECTS, imesa->numClipRects);
	 XF86DRIClipRectRec *box = imesa->pClipRects;	 
	 drm_clip_rect_t *b = (drm_clip_rect_t *)imesa->sarea->boxes;
	 int n = 0;
d473 36
a508 26
	 if (!all) {
	    for ( ; i < nr ; i++) {
	       GLint x = box[i].x1;
	       GLint y = box[i].y1;
	       GLint w = box[i].x2 - x;
	       GLint h = box[i].y2 - y;

	       if (x < cx) w -= cx - x, x = cx; 
	       if (y < cy) h -= cy - y, y = cy;
	       if (x + w > cx + cw) w = cx + cw - x;
	       if (y + h > cy + ch) h = cy + ch - y;
	       if (w <= 0) continue;
	       if (h <= 0) continue;

	       b->x1 = x;
	       b->y1 = y;
	       b->x2 = x + w;
	       b->y2 = y + h;
	       b++;
	       n++;
	    }
	 } else {
	    for ( ; i < nr ; i++) {
	       *b++ = *(drm_clip_rect_t *)&box[i];
	       n++;
	    }
a509 4

	 imesa->sarea->nbox = n;
	 drmCommandWrite(imesa->driFd, DRM_I830_CLEAR,
			 &clear, sizeof(drmI830Clear));
d512 2
a513 2
      UNLOCK_HARDWARE( imesa );
      imesa->upload_cliprects = GL_TRUE;
d516 4
a519 2
   if (mask)
      _swrast_Clear( ctx, mask, all, cx1, cy1, cw, ch );
a521 2


d525 1
a525 1
void i830CopyBuffer( const __DRIdrawablePrivate *dPriv ) 
d527 1
a527 1
   i830ContextPtr imesa;
d529 3
a531 7
   int nbox, i, tmp;

   assert(dPriv);
   assert(dPriv->driContextPriv);
   assert(dPriv->driContextPriv->driverPrivate);

   imesa = (i830ContextPtr) dPriv->driContextPriv->driverPrivate;
d533 1
a533 1
   I830_FIREVERTICES( imesa );
d535 1
a535 4

   imesa->sarea->perf_boxes |= imesa->perf_boxes;
   imesa->perf_boxes = 0;

d548 2
a549 1
      drmCommandNone(imesa->driFd, DRM_I830_SWAP);
d555 1
a555 3
   /* multiarb will suck the life out of the server without this throttle:
    */
   if (GET_DISPATCH_AGE(imesa) < imesa->lastSwap) {
a556 1
   }
d559 1
a559 1
   imesa->upload_cliprects = GL_TRUE;
a561 7
/* Flip the front & back buffes
 */
void i830PageFlip( const __DRIdrawablePrivate *dPriv )
{
#if 0
   i830ContextPtr imesa;
   int tmp, ret;
a562 2
   if (I830_DEBUG & DEBUG_IOCTL)
      fprintf(stderr, "%s\n", __FUNCTION__);
a563 3
   assert(dPriv);
   assert(dPriv->driContextPriv);
   assert(dPriv->driContextPriv->driverPrivate);
a564 1
   imesa = (i830ContextPtr) dPriv->driContextPriv->driverPrivate;
a565 2
   I830_FIREVERTICES( imesa );
   LOCK_HARDWARE( imesa );
d567 6
a572 2
   imesa->sarea->perf_boxes |= imesa->perf_boxes;
   imesa->perf_boxes = 0;
d574 4
a577 4
   if (dPriv->pClipRects) {
      *(XF86DRIClipRectRec *)imesa->sarea->boxes = dPriv->pClipRects[0];
      imesa->sarea->nbox = 1;
   }
d579 2
a580 3
   ret = drmCommandNone(imesa->driFd, DRM_I830_FLIP); 
   if (ret) {
      fprintf(stderr, "%s: %d\n", __FUNCTION__, ret);
d582 1
a582 1
      exit(1);
d584 2
d587 5
a591 2
   tmp = GET_ENQUEUE_AGE(imesa);
   UNLOCK_HARDWARE( imesa );
d593 3
a595 4
   /* multiarb will suck the life out of the server without this throttle:
    */
   if (GET_DISPATCH_AGE(imesa) < imesa->lastSwap) {
      i830WaitAge(imesa, imesa->lastSwap);
a596 5

   i830SetDrawBuffer( imesa->glCtx, imesa->glCtx->Color.DriverDrawBuffer );
   imesa->upload_cliprects = GL_TRUE;
   imesa->lastSwap = tmp;
#endif
d599 1
a599 3
/* This waits for *everybody* to finish rendering -- overkill.
 */
void i830DmaFinish( i830ContextPtr imesa  )
d601 12
a612 3
   I830_FIREVERTICES( imesa );
   LOCK_HARDWARE_QUIESCENT( imesa );
   UNLOCK_HARDWARE( imesa );
a614 5
void i830RegetLockQuiescent( i830ContextPtr imesa )
{
   drmUnlock(imesa->driFd, imesa->hHWContext);
   i830GetLock( imesa, DRM_LOCK_QUIESCENT );
}
d616 1
a616 1
void i830WaitAgeLocked( i830ContextPtr imesa, int age )
d619 12
a630 8
   while (++i < 5000) {
      drmCommandNone(imesa->driFd, DRM_I830_GETAGE);
      if (GET_DISPATCH_AGE(imesa) >= age) return;
      imesa->sarea->perf_boxes |= I830_BOX_WAIT;
      UNLOCK_HARDWARE( imesa );
      if (I830_DEBUG & DEBUG_SLEEP) fprintf(stderr, ".");
      usleep(1);
      LOCK_HARDWARE( imesa );
d632 5
a636 1
   /* If that didn't work, just do a flush:
d638 12
a649 1
   drmCommandNone(imesa->driFd, DRM_I830_FLUSH); 
d652 1
a652 1
void i830WaitAge( i830ContextPtr imesa, int age  ) 
d654 1
a654 2
   int i = 0;
   if (GET_DISPATCH_AGE(imesa) >= age) return;
d656 3
a658 29
   while (1) {
      drmCommandNone(imesa->driFd, DRM_I830_GETAGE);
      if (GET_DISPATCH_AGE(imesa) >= age) return;
      imesa->perf_boxes |= I830_BOX_WAIT;

      if (imesa->do_irqs) {
	 drmI830IrqEmit ie;
	 drmI830IrqWait iw;
	 int ret;
      
	 ie.irq_seq = &iw.irq_seq;
	 
	 LOCK_HARDWARE( imesa ); 
	 ret = drmCommandWriteRead( imesa->driFd, DRM_I830_IRQ_EMIT, &ie, sizeof(ie) );
	 if ( ret ) {
	    fprintf( stderr, "%s: drmI830IrqEmit: %d\n", __FUNCTION__, ret );
	    exit(1);
	 }
	 UNLOCK_HARDWARE(imesa);
	 
	 ret = drmCommandWrite( imesa->driFd, DRM_I830_IRQ_WAIT, &iw, sizeof(iw) );
	 if ( ret ) {
	    fprintf( stderr, "%s: drmI830IrqWait: %d\n", __FUNCTION__, ret );
	    exit(1);
	 }
      } else {
	 if (++i > 5000) usleep(1); 
      }
   }
d663 2
a664 2
   if (imesa->CurrentTexObj[0]) imesa->CurrentTexObj[0]->base.timestamp = age;
   if (imesa->CurrentTexObj[1]) imesa->CurrentTexObj[1]->base.timestamp = age;
d667 1
a667 1
void i830FlushPrimsLocked( i830ContextPtr imesa )
d669 1
a669 1
   XF86DRIClipRectPtr pbox = (XF86DRIClipRectPtr)imesa->pClipRects;
d671 7
a677 4
   drmBufPtr buffer = imesa->vertex_buffer;
   I830SAREAPtr sarea = imesa->sarea;
   drmI830Vertex vertex;
   int i, nr;
d679 2
a680 2
   if (I830_DEBUG & DEBUG_IOCTL) 
      fprintf(stderr, "%s dirty: %08x\n", __FUNCTION__, imesa->dirty);
d682 8
d692 1
a692 1
   vertex.used = imesa->vertex_low;
a693 1
   sarea->vertex_prim = imesa->hw_primitive;
d695 22
a716 11
   /* Reset imesa vars:
    */
   imesa->vertex_buffer = 0;
   imesa->vertex_addr = 0;
   imesa->vertex_low = 0;
   imesa->vertex_high = 0;
   imesa->vertex_last_prim = 0;

   if (imesa->dirty) {
      if (I830_DEBUG & DEBUG_SANITY)
	 i830EmitHwStateLockedDebug(imesa);
d718 1
a718 2
	 i830EmitHwStateLocked(imesa);
   }
d720 3
a722 3
   if (I830_DEBUG & DEBUG_IOCTL)
      fprintf(stderr,"%s: Vertex idx %d used %d discard %d\n", 
	      __FUNCTION__, vertex.idx, vertex.used, vertex.discard);
a723 2
   if (!nbox) {
      vertex.used = 0;
d725 2
a726 7
      if (drmCommandWrite (imesa->driFd, DRM_I830_VERTEX, 
			   &vertex, sizeof(drmI830Vertex))) {
	 fprintf(stderr, "DRM_I830_VERTEX: %d\n",  -errno);
	 UNLOCK_HARDWARE(imesa);
	 exit(1);
      }
      return;
d728 6
d735 9
a743 3
   for (i = 0 ; i < nbox ; i = nr ) {
      XF86DRIClipRectPtr b = sarea->boxes;
      int j;
d745 8
a752 6
      nr = MIN2(i + I830_NR_SAREA_CLIPRECTS, nbox);
      sarea->nbox = nr - i;

      for ( j = i ; j < nr ; j++) {
	 b[j-i] = pbox[j];
      }
d754 2
a755 13
      /* Finished with the buffer?
       */
      if (nr == nbox)
	 vertex.discard = 1;

      /* Do a bunch of sanity checks on the vertices sent to the hardware */
      if (I830_DEBUG & DEBUG_SANITY) {
	 i830VertexSanity(imesa, vertex);
      
	 for ( j = 0 ; j < sarea->nbox ; j++) {
	    fprintf(stderr, "box %d/%d %d,%d %d,%d\n",
		    j, sarea->nbox, b[j].x1, b[j].y1, b[j].x2, b[j].y2);
	 }
a756 4

      drmCommandWrite (imesa->driFd, DRM_I830_VERTEX, 
		       &vertex, sizeof(drmI830Vertex));
      age_imesa(imesa, imesa->sarea->last_enqueue);
d760 2
a761 1
   imesa->upload_cliprects = GL_FALSE;
d764 2
a765 1
void i830FlushPrimsGetBufferLocked( i830ContextPtr imesa )
d767 1
a767 4
   if (imesa->vertex_buffer)
     i830FlushPrimsLocked( imesa );
   imesa->vertex_buffer = i830_get_buffer_ioctl( imesa );
   imesa->vertex_addr = (char *)imesa->vertex_buffer->address;
d769 14
a782 13
   /* leave room for instruction header & footer:
    */
   imesa->vertex_high = imesa->vertex_buffer->total - 4; 
   imesa->vertex_low = 4;	
   imesa->vertex_last_prim = imesa->vertex_low;
}

void i830FlushPrimsGetBuffer( i830ContextPtr imesa )
{
   LOCK_HARDWARE(imesa);
   i830FlushPrimsGetBufferLocked( imesa );
   UNLOCK_HARDWARE(imesa);
}
d784 2
d787 2
a788 7
void i830FlushPrims( i830ContextPtr imesa )
{
   if (imesa->vertex_buffer) {
      LOCK_HARDWARE( imesa );
      i830FlushPrimsLocked( imesa );
      UNLOCK_HARDWARE( imesa );
   }
d793 1
a793 1
   return drmCommandNone(fd, DRM_I830_DOCOPY);
d799 1
a799 1
   I830_FIREVERTICES( imesa );
a810 1
   ctx->Driver.Clear = i830Clear;
a812 1

@


1.1.1.1
log
@Import OpenBSD 3.3 XF4 repository from CTM 3132 the first time
This finalizes starting an OpenBSD-mirabile (aka MirBSD) repository.

### MirBSD is:
# Copyright (c) 1982-2003 by Thorsten "mirabile" Glaser <x86@@ePost.de>
# Copyright © 1968-2003  The authors of And contributors to UNIX®, the
#       C Language, BSD/Berkeley Unix; 386BSD, NetBSD 1.1 and OpenBSD.
#
# Anyone who obtained a copy of this work is hereby permitted to freely use,
# distribute, modify, merge, sublicence, give away or sell it as long as the
# authors are given due credit and the following notice is retained:
#
# This work is provided "as is", with no explicit or implicit warranty what-
# soever. Use it only at your own risk. In no event may an author or contri-
# butor be held liable for any damage, directly or indirectly, that origina-
# ted through or is caused by creation or modification of this work.

MirBSD is my private tree. MirBSD does not differ very much from OpenBSD
and intentionally tracks OpenBSD. That's why it _is_ OpenBSD, just not the
official one. It's like with DarrenBSD.

At time of this writing, no advertising for MirBSD must be done,
because the advertising clause has not yet been sorted out.

http://templeofhate.com/tglaser/MirBSD/index.php
@
text
@@


1.1.1.2
log
@The X-Windowing System

Import XFree86 4.3 from OpenBSD by CTM, in the hope it's stable
@
text
@a0 1

d28 1
a28 1
/* $XFree86: xc/lib/GL/mesa/src/drv/i830/i830_ioctl.c,v 1.5 2002/12/10 01:26:53 dawes Exp $ */
d32 1
a32 3
 *   Jeff Hartmann <jhartmann@@2d3d.com>
 *   Graeme Fisher <graeme@@2d3d.co.za>
 *   Abraham vd Merwe <abraham@@2d3d.co.za>
d35 1
a35 1
 *   Keith Whitwell <keith@@tungstengraphics.com>
a39 1
#include <errno.h>
d41 2
a42 3
#include "glheader.h"
#include "mtypes.h"
#include "macros.h"
a43 1
#include "swrast/swrast.h"
d46 1
a46 5

#include "i830_screen.h"
#include "i830_dri.h"

#include "i830_context.h"
a47 2
#include "i830_state.h"
#include "i830_debug.h"
d50 1
d52 1
a52 1
static drmBufPtr i830_get_buffer_ioctl( i830ContextPtr imesa )
d54 1
a54 1
   drmI830DMA dma;
d56 5
a60 1
   int retcode,i = 0;
d62 9
a70 12
      retcode = drmCommandWriteRead(imesa->driFd, 
				    DRM_I830_GETBUF, 
				    &dma, 
				    sizeof(drmI830DMA));
      if (dma.granted == 1 && retcode == 0)
	break;

      if (++i > 1000) {
	 imesa->sarea->perf_boxes |= I830_BOX_WAIT;
	 retcode = drmCommandNone(imesa->driFd, DRM_I830_FLUSH);
	 i = 0;
      }
d73 6
d81 1
a81 1
   buf->used = 0;
a82 1
   buf->address = (drmAddress)dma.virtual;
d84 2
d89 1
d95 1
a95 1
    GLuint *vb = i830AllocDmaLowLocked( imesa, 128 );
d105 1
a105 1
    tmp.v.w = 1.0;
d114 2
a115 2
    tmp.v.u0 = 0.0f;
    tmp.v.v0 = 0.0f;
d150 1
a150 1
   if (I830_DEBUG & DEBUG_IOCTL)
a181 1
   sarea->StippleState[I830_STPREG_ST1] = 0;
d183 2
a184 2
   old_vertex_prim = imesa->hw_primitive;
   imesa->hw_primitive = PRIM3D_TRIFAN;
d245 1
a245 1
      i830FlushPrimsLocked( imesa );
d308 1
a308 1
      i830FlushPrimsLocked( imesa );
d390 1
a390 1
      i830FlushPrimsLocked( imesa );
d399 1
a399 1
   imesa->hw_primitive = old_vertex_prim;
d402 2
a403 2
static void i830Clear(GLcontext *ctx, GLbitfield mask, GLboolean all,
		      GLint cx1, GLint cy1, GLint cw, GLint ch)
d408 1
a408 1
   drmI830Clear clear;
d411 2
a412 1
   GLint cx, cy;
d415 2
a416 2
   cy = dPriv->h-cy1-ch;
   cx = cx1 + imesa->drawX;
a418 2
   if(0) fprintf(stderr, "\nClearColor : 0x%08x\n", imesa->ClearColor);
   
a424 2
   I830_FIREVERTICES( imesa );

d456 2
a457 1
	 clear.clear_depth |= imesa->stencil_clear_mask;
d463 1
a465 2
   } else {
      mask |= tri_mask;
d468 2
a469 2
   if (clear.flags) {
      LOCK_HARDWARE( imesa );
d471 1
a471 6
      for (i = 0 ; i < imesa->numClipRects ; ) 
      { 	 
	 int nr = MIN2(i + I830_NR_SAREA_CLIPRECTS, imesa->numClipRects);
	 XF86DRIClipRectRec *box = imesa->pClipRects;	 
	 drm_clip_rect_t *b = (drm_clip_rect_t *)imesa->sarea->boxes;
	 int n = 0;
d473 36
a508 26
	 if (!all) {
	    for ( ; i < nr ; i++) {
	       GLint x = box[i].x1;
	       GLint y = box[i].y1;
	       GLint w = box[i].x2 - x;
	       GLint h = box[i].y2 - y;

	       if (x < cx) w -= cx - x, x = cx; 
	       if (y < cy) h -= cy - y, y = cy;
	       if (x + w > cx + cw) w = cx + cw - x;
	       if (y + h > cy + ch) h = cy + ch - y;
	       if (w <= 0) continue;
	       if (h <= 0) continue;

	       b->x1 = x;
	       b->y1 = y;
	       b->x2 = x + w;
	       b->y2 = y + h;
	       b++;
	       n++;
	    }
	 } else {
	    for ( ; i < nr ; i++) {
	       *b++ = *(drm_clip_rect_t *)&box[i];
	       n++;
	    }
a509 4

	 imesa->sarea->nbox = n;
	 drmCommandWrite(imesa->driFd, DRM_I830_CLEAR,
			 &clear, sizeof(drmI830Clear));
d512 2
a513 2
      UNLOCK_HARDWARE( imesa );
      imesa->upload_cliprects = GL_TRUE;
d516 4
a519 2
   if (mask)
      _swrast_Clear( ctx, mask, all, cx1, cy1, cw, ch );
a521 2


d525 1
a525 1
void i830CopyBuffer( const __DRIdrawablePrivate *dPriv ) 
d527 1
a527 1
   i830ContextPtr imesa;
d529 3
a531 5
   int nbox, i, tmp;

   assert(dPriv);
   assert(dPriv->driContextPriv);
   assert(dPriv->driContextPriv->driverPrivate);
d533 1
a533 3
   imesa = (i830ContextPtr) dPriv->driContextPriv->driverPrivate;

   I830_FIREVERTICES( imesa );
d535 1
a535 4

   imesa->sarea->perf_boxes |= imesa->perf_boxes;
   imesa->perf_boxes = 0;

d548 2
a549 1
      drmCommandNone(imesa->driFd, DRM_I830_SWAP);
d555 1
a555 3
   /* multiarb will suck the life out of the server without this throttle:
    */
   if (GET_DISPATCH_AGE(imesa) < imesa->lastSwap) {
a556 1
   }
d559 1
a559 1
   imesa->upload_cliprects = GL_TRUE;
a561 6
/* Flip the front & back buffes
 */
void i830PageFlip( const __DRIdrawablePrivate *dPriv )
{
   i830ContextPtr imesa;
   int tmp, ret;
a562 2
   if (I830_DEBUG & DEBUG_IOCTL)
      fprintf(stderr, "%s\n", __FUNCTION__);
a563 3
   assert(dPriv);
   assert(dPriv->driContextPriv);
   assert(dPriv->driContextPriv->driverPrivate);
a564 1
   imesa = (i830ContextPtr) dPriv->driContextPriv->driverPrivate;
a565 2
   I830_FIREVERTICES( imesa );
   LOCK_HARDWARE( imesa );
d567 6
a572 2
   imesa->sarea->perf_boxes |= imesa->perf_boxes;
   imesa->perf_boxes = 0;
d574 4
a577 4
   if (dPriv->pClipRects) {
      *(XF86DRIClipRectRec *)imesa->sarea->boxes = dPriv->pClipRects[0];
      imesa->sarea->nbox = 1;
   }
d579 2
a580 3
   ret = drmCommandNone(imesa->driFd, DRM_I830_FLIP); 
   if (ret) {
      fprintf(stderr, "%s: %d\n", __FUNCTION__, ret);
d582 1
a582 1
      exit(1);
d584 1
a585 2
   tmp = GET_ENQUEUE_AGE(imesa);
   UNLOCK_HARDWARE( imesa );
d587 9
a595 4
   /* multiarb will suck the life out of the server without this throttle:
    */
   if (GET_DISPATCH_AGE(imesa) < imesa->lastSwap) {
      i830WaitAge(imesa, imesa->lastSwap);
a596 4

   i830SetDrawBuffer( imesa->glCtx, imesa->glCtx->Color.DriverDrawBuffer );
   imesa->upload_cliprects = GL_TRUE;
   imesa->lastSwap = tmp;
d599 1
a599 3
/* This waits for *everybody* to finish rendering -- overkill.
 */
void i830DmaFinish( i830ContextPtr imesa  )
d601 12
a612 3
   I830_FIREVERTICES( imesa );
   LOCK_HARDWARE_QUIESCENT( imesa );
   UNLOCK_HARDWARE( imesa );
a614 5
void i830RegetLockQuiescent( i830ContextPtr imesa )
{
   drmUnlock(imesa->driFd, imesa->hHWContext);
   i830GetLock( imesa, DRM_LOCK_QUIESCENT );
}
d616 1
a616 1
void i830WaitAgeLocked( i830ContextPtr imesa, int age )
d619 12
a630 8
   while (++i < 5000) {
      drmCommandNone(imesa->driFd, DRM_I830_GETAGE);
      if (GET_DISPATCH_AGE(imesa) >= age) return;
      imesa->sarea->perf_boxes |= I830_BOX_WAIT;
      UNLOCK_HARDWARE( imesa );
      if (I830_DEBUG & DEBUG_SLEEP) fprintf(stderr, ".");
      usleep(1);
      LOCK_HARDWARE( imesa );
d632 5
a636 1
   /* If that didn't work, just do a flush:
d638 12
a649 1
   drmCommandNone(imesa->driFd, DRM_I830_FLUSH); 
d652 1
a652 1
void i830WaitAge( i830ContextPtr imesa, int age  ) 
d654 1
a654 2
   int i = 0;
   if (GET_DISPATCH_AGE(imesa) >= age) return;
d656 3
a658 29
   while (1) {
      drmCommandNone(imesa->driFd, DRM_I830_GETAGE);
      if (GET_DISPATCH_AGE(imesa) >= age) return;
      imesa->perf_boxes |= I830_BOX_WAIT;

      if (imesa->do_irqs) {
	 drmI830IrqEmit ie;
	 drmI830IrqWait iw;
	 int ret;
      
	 ie.irq_seq = &iw.irq_seq;
	 
	 LOCK_HARDWARE( imesa ); 
	 ret = drmCommandWriteRead( imesa->driFd, DRM_I830_IRQ_EMIT, &ie, sizeof(ie) );
	 if ( ret ) {
	    fprintf( stderr, "%s: drmI830IrqEmit: %d\n", __FUNCTION__, ret );
	    exit(1);
	 }
	 UNLOCK_HARDWARE(imesa);
	 
	 ret = drmCommandWrite( imesa->driFd, DRM_I830_IRQ_WAIT, &iw, sizeof(iw) );
	 if ( ret ) {
	    fprintf( stderr, "%s: drmI830IrqWait: %d\n", __FUNCTION__, ret );
	    exit(1);
	 }
      } else {
	 if (++i > 5000) usleep(1); 
      }
   }
d667 1
a667 1
void i830FlushPrimsLocked( i830ContextPtr imesa )
d669 1
a669 1
   XF86DRIClipRectPtr pbox = (XF86DRIClipRectPtr)imesa->pClipRects;
d671 10
a680 4
   drmBufPtr buffer = imesa->vertex_buffer;
   I830SAREAPtr sarea = imesa->sarea;
   drmI830Vertex vertex;
   int i, nr;
d682 2
a683 2
   if (I830_DEBUG & DEBUG_IOCTL) 
      fprintf(stderr, "%s dirty: %08x\n", __FUNCTION__, imesa->dirty);
d685 5
d692 1
a692 1
   vertex.used = imesa->vertex_low;
a693 1
   sarea->vertex_prim = imesa->hw_primitive;
d695 22
a716 11
   /* Reset imesa vars:
    */
   imesa->vertex_buffer = 0;
   imesa->vertex_addr = 0;
   imesa->vertex_low = 0;
   imesa->vertex_high = 0;
   imesa->vertex_last_prim = 0;

   if (imesa->dirty) {
      if (I830_DEBUG & DEBUG_SANITY)
	 i830EmitHwStateLockedDebug(imesa);
d718 1
a718 2
	 i830EmitHwStateLocked(imesa);
   }
d720 3
a722 3
   if (I830_DEBUG & DEBUG_IOCTL)
      fprintf(stderr,"%s: Vertex idx %d used %d discard %d\n", 
	      __FUNCTION__, vertex.idx, vertex.used, vertex.discard);
a723 2
   if (!nbox) {
      vertex.used = 0;
d725 2
a726 7
      if (drmCommandWrite (imesa->driFd, DRM_I830_VERTEX, 
			   &vertex, sizeof(drmI830Vertex))) {
	 fprintf(stderr, "DRM_I830_VERTEX: %d\n",  -errno);
	 UNLOCK_HARDWARE(imesa);
	 exit(1);
      }
      return;
d728 6
d735 9
a743 6
   for (i = 0 ; i < nbox ; i = nr ) {
      XF86DRIClipRectPtr b = sarea->boxes;
      int j;

      nr = MIN2(i + I830_NR_SAREA_CLIPRECTS, nbox);
      sarea->nbox = nr - i;
d745 8
a752 3
      for ( j = i ; j < nr ; j++) {
	 b[j-i] = pbox[j];
      }
d754 2
a755 13
      /* Finished with the buffer?
       */
      if (nr == nbox)
	 vertex.discard = 1;

      /* Do a bunch of sanity checks on the vertices sent to the hardware */
      if (I830_DEBUG & DEBUG_SANITY) {
	 i830VertexSanity(imesa, vertex);
      
	 for ( j = 0 ; j < sarea->nbox ; j++) {
	    fprintf(stderr, "box %d/%d %d,%d %d,%d\n",
		    j, sarea->nbox, b[j].x1, b[j].y1, b[j].x2, b[j].y2);
	 }
a756 4

      drmCommandWrite (imesa->driFd, DRM_I830_VERTEX, 
		       &vertex, sizeof(drmI830Vertex));
      age_imesa(imesa, imesa->sarea->last_enqueue);
d760 2
a761 1
   imesa->upload_cliprects = GL_FALSE;
d764 2
a765 1
void i830FlushPrimsGetBufferLocked( i830ContextPtr imesa )
d767 1
a767 4
   if (imesa->vertex_buffer)
     i830FlushPrimsLocked( imesa );
   imesa->vertex_buffer = i830_get_buffer_ioctl( imesa );
   imesa->vertex_addr = (char *)imesa->vertex_buffer->address;
d769 14
a782 6
   /* leave room for instruction header & footer:
    */
   imesa->vertex_high = imesa->vertex_buffer->total - 4; 
   imesa->vertex_low = 4;	
   imesa->vertex_last_prim = imesa->vertex_low;
}
d784 2
a785 6
void i830FlushPrimsGetBuffer( i830ContextPtr imesa )
{
   LOCK_HARDWARE(imesa);
   i830FlushPrimsGetBufferLocked( imesa );
   UNLOCK_HARDWARE(imesa);
}
d787 2
a788 8

void i830FlushPrims( i830ContextPtr imesa )
{
   if (imesa->vertex_buffer) {
      LOCK_HARDWARE( imesa );
      i830FlushPrimsLocked( imesa );
      UNLOCK_HARDWARE( imesa );
   }
d793 1
a793 1
   return drmCommandNone(fd, DRM_I830_DOCOPY);
d799 1
a799 1
   I830_FIREVERTICES( imesa );
a810 1
   ctx->Driver.Clear = i830Clear;
a812 1

@


1.1.1.3
log
@That's what OpenBSD will, probably, ship as XF4 in 3.5
their last sync against XFree86 4.3-current has been
imported into our vendor branch, too
@
text
@d29 1
a29 1
/* $XFree86: xc/lib/GL/mesa/src/drv/i830/i830_ioctl.c,v 1.6 2003/09/28 20:15:14 alanh Exp $ */
d152 1
a152 1
   if (I830_DEBUG & DEBUG_IOCTL) 
d246 2
a247 2
                        imesa->clear_red, imesa->clear_green,
                        imesa->clear_blue, imesa->clear_alpha);
d315 1
a315 1
      GLuint s_mask = ctx->Stencil.WriteMask[0];
d355 25
a379 30
      sarea->ContextState[I830_CTXREG_ENABLES_2] |= 
	 (ENABLE_STENCIL_WRITE |
	  DISABLE_DEPTH_WRITE |
	  (1 << WRITEMASK_RED_SHIFT) |
	  (1 << WRITEMASK_GREEN_SHIFT) |
	  (1 << WRITEMASK_BLUE_SHIFT) |
	  (1 << WRITEMASK_ALPHA_SHIFT) |
	  ENABLE_COLOR_WRITE);

      sarea->ContextState[I830_CTXREG_STATE4] &= 
	 ~MODE4_ENABLE_STENCIL_WRITE_MASK;

      sarea->ContextState[I830_CTXREG_STATE4] |= 
	 (ENABLE_STENCIL_WRITE_MASK |
	  STENCIL_WRITE_MASK(s_mask));

      sarea->ContextState[I830_CTXREG_STENCILTST] &= 
	 ~(STENCIL_OPS_MASK |
	   STENCIL_REF_VALUE_MASK |
	   ENABLE_STENCIL_TEST_FUNC_MASK);

      sarea->ContextState[I830_CTXREG_STENCILTST] |= 
	 (ENABLE_STENCIL_PARMS |
	  ENABLE_STENCIL_REF_VALUE |
	  ENABLE_STENCIL_TEST_FUNC |
	  STENCIL_FAIL_OP(STENCILOP_REPLACE) |
	  STENCIL_PASS_DEPTH_FAIL_OP(STENCILOP_REPLACE) |
	  STENCIL_PASS_DEPTH_PASS_OP(STENCILOP_REPLACE) |
	  STENCIL_REF_VALUE((ctx->Stencil.Clear & 0xff)) |
	  STENCIL_TEST_FUNC(COMPAREFUNC_ALWAYS));
d457 1
a457 1
      if (ctx->Stencil.WriteMask[0] != 0xff) {
d462 1
a462 1
	 clear.clear_depth |= (ctx->Stencil.Clear & 0xff) << 24;
d470 2
a579 1
#if 0
a621 1
#endif
d694 2
a695 2
   if (imesa->CurrentTexObj[0]) imesa->CurrentTexObj[0]->base.timestamp = age;
   if (imesa->CurrentTexObj[1]) imesa->CurrentTexObj[1]->base.timestamp = age;
@


