@STRING{ACM = "ACM"}
@STRING{AMS = "American Mathematical Society"}
@STRING{ADDISON_WESLEY = "Addison-Wesley"}
@STRING{CAMBRIDGE = "Cambridge University Press"}
@STRING{CRCPRESS = "CRC Press"}
@STRING{DEGRUYTER = "De Gruyter Oldenbourg"}
@STRING{ELSEVIER = "Elsevier"}
@STRING{IEEE = "IEEE"}
@STRING{KAUFMANN = "Morgan Kaufmann Publishers Inc."}
@STRING{KLUWER = "Kluwer Academic Publishers"} 
@STRING{MIT_PRESS = "MIT Press"}
@STRING{PEARSON = "Pearson Studium, Deutschland"}
@STRING{PRENTICE_HALL = "Prentice-Hall, Inc."}
@STRING{SPEKTRUM = "Spektrum Akademischer Verlag"}
@STRING{SPRINGER = "Springer"} 
@STRING{TEUBNER = "Teubner"}
@STRING{WILEY = "John Wiley \& Sons, Inc."}

@STRING{ACM_CS = "ACM Computing Surveys"}
@STRING{ACM_SIGPLAN = "ACM SIGPLAN Notices"}
@STRING{ACM_TECS = "ACM Transactions on Embedded Computing Systems (TECS)"}
@STRING{ACM_TOCL = "ACM Transactions on Computational Logic (TOCL)"}
@STRING{ACM_TODAES = "ACM Transactions on Design Automation of Electronic Systems (TODAES)"}
@STRING{ACM_TOPLAS = "ACM Transactions on Programming Languages and Systems (TOPLAS)"}
@STRING{ACM_TRETS = "Transactions on Reconfigurable Technology and Systems (TRETS)"}
@STRING{BSTJ = "Bell Systems Technical Journal"} 
@STRING{COMM_ACM = "Communications of the ACM"}
@STRING{EURASIP_JES = "EURASIP Journal on Embedded Systems (JES)"}
@STRING{IBM_JRD = "IBM Journal of Research and Development"}
@STRING{IEE_PCDT = "IEE Proceedings on Computers and Digital Techniques"}
@STRING{IEEE_COMPUTER = "IEEE Computer"}
@STRING{IEEE_MICRO = "IEEE Micro"}
@STRING{IEEE_TAC = "IEEE Transactions on Automatic Control"}
@STRING{IEEE_TCAD = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"}
@STRING{IEEE_TCOM = "IEEE  Transactions on Communications"}
@STRING{IEEE_TDSC = "IEEE Transactions on Dependable and Secure Computing"}
@STRING{IEEE_TEC = "IEEE Transactions on Evolutionary Computing"}
@STRING{IEEE_TIT = "IEEE Transactions on Information Theory"}
@STRING{IEEE_TIM = "IEEE Transactions on Instrumentation and Measurement"}
@STRING{IEEE_TOC = "IEEE Transactions on Computers"}
@STRING{IEEE_TPDS = "IEEE Transactions on Parallel and Distributed Systems"}
@STRING{IEEE_TPS = "IEEE Transactions on Power Systems"}
@STRING{IEEE_TR = "IEEE Transactions on Reliability"}
@STRING{IEEE_TSE = "IEEE Transactions on Software Engineering"}
@STRING{IEEE_TEC = "IEEE Transactions on Evolutionary Computation"}
@STRING{IEEE_JSAC = "IEEE Journal on Selected Areas in Communications"}
@STRING{IEEE_TVLSI = "IEEE Transactions on Very Large Scale Integrated Systems"}
@STRING{IT = "it - Information Technology"}



@STRING{JACM = "Journal of the ACM"}
@STRING{JCSC = "Journal of Circuits, Systems, and Computers"}
@STRING{JCSS = "Journal of Computer and System Sciences"}
@STRING{JDC = "Journal of Distributed Computing"}
@STRING{JFMSD = "Journal of Formal Methods in System Design"},
@STRING{JPP = "International Journal of Parallel Programming"}
@STRING{JVSPS = "Journal of VLSI Signal Processing Systems"}
@STRING{PROC_IEEE = "Proceedings of the IEEE"}
@STRING{SCP = "Science of Computer Programming"}
@STRING{STTT = "International Journal on Software Tools for Technology Transfer (STTT)"}
@STRING{RESS = "Reliability Engineering \& System Safety"}

@STRING{ACSD = "Proceedings of the International Conference on Application of Concurrency to System Design (ACSD)"}
@STRING{AHS = "Proceedings of the Conference on Adaptive Hardware and Systems (AHS)"}
@STRING{AINA = "Proceedings of the International Conference on Advanced Information Networking and Applications (AINA)"}
@STRING{AFIPS = "Conference Proceedings of American Federation of Information Processing Societies (AFIPS)"}

@STRING{ARCS = "Proceedings of the International Conference on Architecture of Computing Systems (ARCS)"}
@STRING{ASSC = "Proceedings of the Asilomar Conference on Signals, Systems, and Computers (ASSC)"}
@STRING{ASAP = "Proceedings of the Conference on Application-Specific Systems, Architectures and Processors (ASAP)"}
@STRING{ASPDAC = "Proceedings of the Asia and South Pacific Design Automation Conference (ASPDAC)"}
@STRING{ATPN = "Proceedings of the Conference on Application and Theory of Petri Nets"}
@STRING{CADE = "Proceedings of the International Conference on Automated Deduction (CADE)"}
@STRING{CASES = "Proceedings of the  International Conference on Compilers, Architecture,
	and Synthesis for Embedded Systems (CASES)"}
@STRING{CAV = "Proceedings of the International Conference on Computer Aided Verification (CAV)"}
@STRING{CCS = "Proceedings of the Conference on Computer and Communications Security (CCS)"}
@STRING{CEC = "Proceedings of the Congress on Evolutionary Computation (CEC)"}
@STRING{CHARME = "Proceedings of Conference on Correct Hardware Design and Verification Methods (CHARME)"}
@STRING{CODES = "Proceedings of the Conference on Hardware/Software Codesign (CODES)"}
@STRING{CODES+ISSS = "Proceedings of the Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)"}
@STRING{CRYPTO = "Proceedings of the Annual International Cryptology	Conference (CRYPTO)"}
@STRING{CSAW = "Proceedings of the ACM Workshop on Computer Security Architecture (CSAW)"}

@STRING{DAC = "Proceedings of the Design Automation Conference (DAC)"}
@STRING{DASC = "Proceedings of the Digital Avionics Systems Conference (DASC)"}

@STRING{DATE = "Proceedings of the Design, Automation and Test in Europe (DATE)"}
@STRING{DSD = "Proceedings of the Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD)"},
@STRING{DSN = "Proceedings of the International Conference on Dependable Systems and Networks (DSN)"}
@STRING{ECDA = "Proceedings of the European Conference on Design Automation (ECDA)"}
@STRING{EDTC = "Proceedings of the European Conference on Design and Test (EDTC)"}
@STRING{EMSOFT = "Proceedings of the International Conference on Embedded Software (EMSOFT)"}
@STRING{EMO = "Proceedings of the International Conference on Evolutionary Multi-Criterion Optimization (EMO)"}
@STRING{FCCM = "Proceedings of the Symposium on Field-Programmable Custom Computing Machine (FCCM)"}
@STRING{FCST = "International Conference on Frontier of Computer Science and
	Technology (FCST)"}
@STRING{FCS = "Proceedings of the Symposium on Foundations of Computer Science (FCS)"}
@STRING{FDL = "Proceedings of the Forum on Design Languages (FDL)"}
@STRING{FMCAD = "Proceedings of the International Conference on Formal Methods in Computer-Aided Design (FMCAD)"}
@STRING{FORMATS = "Proceedings of the International Conference on Formal Modeling and Analysis of Timed Systmes (FORMATS)"}
@STRING{FOSSACS = "Proceedings of the International Conference on Foundations of Software Science and Computation Structures (FoSSaCS)"}
@STRING{FPL = "Proceedings of the International Conference on Field Programmable Logic and Applications (FPL)"}
@STRING{FPT = "Proceedings of the International Conference on Field Programmable Technology (FPT)"}

@STRING{FTCS = "Proceedings of the International Symposium on Fault-Tolerant Computing (FTCS)"}
@STRING{GECCO = "Proceedings of the Genetic and Evolutionary Computation Conference (GECCO)"}
@STRING{GLSVLSI = "Proceedings of the Great Lakes symposium on VLSI (GLSVLSI)"}
@STRING{HLDVT = "Proceedings of the High-Level Design Validation and Test Workshop (HLDVT)"}, 
@STRING{ICCAD = "Proceedings of the International Conference on Computer-Aided Design (ICCAD)"}
@STRING{ICCD = "Proceedings of the International Conference on Computer Design (ICCD)"}
@STRING{ICPP = "Proceedings of the International Conference on Parallel Processing (ICPP)"}
@STRING{ICT = "Proceedings of the International Conference on Telecommunications and Networking (ICT)"}
@STRING{ICSE = "Proceedings of the International Conference on Software Engineering (ICSE)"}
@STRING{IFM = "Proceedings of the International Conference on Integrated Formal Methods (IFM)"}
@STRING{ISCAS = "Proceedings of the International Symposium on Circuits and Systems (ISCAS)"}
@STRING{ISMVL = "Proceedings of the International Symposium on Multiple-Valued Logic (ISMVL)"}
@STRING{ISORC = "Proceedings of the International Symposium on Object-Oriented Real-Time Distributed Computing (ISORC)"}
@STRING{ISQED = "Proceedings of the International Symposium on Quality of Electronic Design (ISQED)"}
@STRING{ISSOC = "Proceedings of the International Symposium on System-on-Chip (ISSOC)"}

@STRING{IWLS = "Proceedings of the International Workshop on Logic Synthesis (IWLS)"}
@STRING{ISVLSI = "Proceedings of IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"}
@STRING{LATIN = "Proceedings of the Latin American Symposium on Theoretical Informatics (LATIN)"}  
@STRING{LICS = "Proceedings of the Symposium on Logic in Computer Science (LICS)"}
@STRING{MEMOCODE = "Proceedings of the International Conference on Formal Methods and Models for Co-Design (MEMOCODE)"}
@STRING{MICRO = "Proceedings of the International Symposium on Microarchitecture (MICRO)"}
@STRING{MOMAC = "Proceedings of the  International Workshop on Multi-Objective Many-Core Design (MOMAC)"}
@STRING{MCSOC = "Proceedings of the international Symposium on Embedded Multicore/Many-core
	Systems-on-Chip"}
@STRING{NOCS = "Proceedings of the International Symposium on Networks-on-Chip (NOCS)"}
@STRING{PASTE = "Proceedings of the Workshop on Program Analysis for Software Tools and Engineering (PASTE)"}
@STRING{PDP = "Proceedings of the Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP)"} 
@STRING{POPL = "Proceedings of the Symposium on Principles of Programming Languages (POPL)"}
@STRING{PLDI = "Proceedings of the  ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)"}
@STRING{PPSN = "Proceedings of the International Conference on Parallel Problem Solving from Nature (PPSN)"}
@STRING{RAMS = "Proceedings of the Annual Reliability and Maintainability Symposium (RAMS)"}
@STRING{RAW = "International Parallel and Distributed Processing Symposium Workshops PhD Forum (IPDPSW)"}
@STRING{RTAS = "Proceedings of Real-Time and Embedded Technology and Applications Symposium (RTAS)"}

@STRING{RTSS = "Proceedings of the Real-Time Systems Symposium (RTSS)"}
@STRING{SAT = "Proceedings of the International Conference on Theory and Applications of Satisfiability Testing (SAT)"}
@STRING{SBCCI = "Proceedings of the Symposium on Integrated Circuits and Systems Design  (SBCCI)"}
@STRING{SCOPES = "Proceedings of the Conference on Languages, Compilers and Tools for Embedded Systems (SCOPES)"}
@STRING{SDA = "Proceedings of the Workshop on System Design Automation (SDA)"}
@STRING{SORT = "Proceedings of the Workshop on Self-Organizing Real-Time Systems (SORT)"}
@STRING{SPIN = "Proceedings of the International SPIN Workshop (SPIN)"},
@STRING{TACS = "Proceedings of the International Conference on Theoretical Aspects of Computer Software (TACS)"}
@STRING{TACAS = "Proceedings of the International Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS)"}
@STRING{TOOLS = "Proceedings of the International Conference on Computer Performance Evaluation, Modelling Techniques and Tools (TOOLS)"}
@STRING{VLSI = "Proceedings of the International Conference on Very Large Scale Integration (VLSI)"}
@STRING{VLSID = "Proceedings of the International Conference on VLSI Design (VLSID)"}
@STRING{X10 = "Proceedings of ACM SIGPLAN X10 Workshop (X10)"}


@inproceedings{Tetris,
	author = {Goens, Andr{\'e}s and Khasanov, Robert and Castrillon, Jeronimo and H\"{a}hnel, Marcus and Smejkal, Till and H\"{a}rtig, Hermann},
	title = {TETRiS: A Multi-Application Run-Time System for Predictable Execution of Static Mappings},
	booktitle = SCOPES,
	 publisher = {{ACM}},
	year = {2017},
 pages = {11--20},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/3078659.3078663},
 doi = {10.1145/3078659.3078663},
	month = jun,
	location = {St. Goar, Germany}
} 


@article{Singh:2017,
	author = {Singh, Amit Kumar and Dziurzanski, Piotr and Mendis, Hashan Roshantha and Indrusiak, Leandro Soares},
	title = {A Survey and Comparative Study of Hard and Soft Real-Time Dynamic Resource Allocation Strategies for Multi-/Many-Core Systems},
	journal = ACM_CS,
	volume = {50},
	number = {2},
	month = apr,
	year = {2017},
	issn = {0360-0300},
	pages = {24:1--24:40},
	articleno = {24},
	numpages = {40},
	url = {http://doi.acm.org/10.1145/3057267},
	doi = {10.1145/3057267},
	acmid = {3057267},
	publisher = ACM,
	address = {New York, NY, USA},
} 


@inproceedings{PGT17,
	author    = {Behnaz Pourmohseni and
	Michael Gla{\ss} and
	J{\"{u}}rgen Teich},
	title     = {Automatic operating point distillation for hybrid mapping methodologies},
	booktitle =DATE,
	publisher =IEEE,
	url       = {https://doi.org/10.23919/DATE.2017.7927160},
	doi       = {10.23919/DATE.2017.7927160},
	pages     = {1135--1140},
	year      = {2017}
}

@Article{ZHW:17,	
	title={Efficient Task Spawning for Shared Memory and Message Passing in Many-core Architectures},
	author={Zaib, Aurang and Heisswolf, Jan and Weichslgartner, Andreas and  Wild, Thomas and Teich, J{\"u}rgen and Becker, J{\"u}rgen and Herkersdorf, Andreas},
	journal={Journal of Systems Architecture (JSA)},
	year = {2017},
	url ={https://doi.org/10.1016/j.sysarc.2017.03.004},
	doi = {10.1016/j.sysarc.2017.03.004},
	publisher = ELSEVIER
}


@ARTICLE{SWGWBT:17,
	author = {Tobias Schwarzer and Andreas Weichslgartner and Michael Gla{\ss} and Stefan Wildermann and Peter Brand and J{\"u}rgen Teich},
	journal=IEEE_TCAD,
	title = {{Symmetry}-{eliminating} {Design} {Space} {Exploration} for {Hybrid} {Application} {Mapping} on {Many}-{Core} {Architectures}},
	year = {2017},
	number={99}, 
	volume={PP}, 
	pages={1-14}, 
	doi={10.1109/TCAD.2017.2695894},
	url={https://doi.org/10.1109/TCAD.2017.2695894}
}




@phdthesis{Diss,
	author    = {{Weichslgartner}, {Andreas}},
	title     = {Application Mapping Methodologies for Invasive NoC-Based Architectures},
	school    = {Hardware/Software Co-Design, Department of Computer Science, Friedrich-Alexander-Universit{\"a}t Erlangen-N{\"u}rnberg, Germany},
	year      = {2017},
	type      = {Dissertation},
}

@ARTICLE{ITPredict:2016,
	author        = {{Wildermann}, {Stefan} and {Bader}, {Michael} and {Bauer}, {Lars} and {Damschen}, {Marvin} and {Gabriel}, {Dirk} and {Gerndt}, {Michael} and {Gla\ss}, {Michael} and
	{Henkel}, {J{\"o}rg} and {Paul}, {Johny} and {P{\"o}ppl}, {Alexander} and {Roloff}, {Sascha} and {Schwarzer}, {Tobias} and {Snelting}, {Gregor} and {Stechele}, {Walter} and
	{Teich}, {J{\"u}rgen} and {Weichslgartner}, {Andreas} and {Zwinkau}, {Andreas}},
	booktitle     = {it - Special issue on Invasive Computing},
	title         = {Invasive Computing for Timing-Predictable Stream Processing on {MPSoCs}},
	JOURNAL            = IT,
	PUBLISHER          = DEGRUYTER,
	month = dec,
	YEAR               = {2016},
	VOLUME  = 58,
	NUMBER  = 6,
	  url       = {https://doi.org/10.1515/itit-2016-0021},
	PAGES   = {267-280},
	DOI = {10.1515/itit-2016-0021}
}

@ARTICLE{ITSecurity:2016,
	author        = {{Drescher}, {Gabor} and {Erhardt}, {Christoph} and {Freiling}, {Felix} and {G{\"o}tzfried}, {Johannes} and {Lohmann}, {Daniel} and {Maene}, {Pieter} and {M{\"u}ller}, {Tilo}
	and {Verbauwhede}, {Ingrid} and {Weichslgartner}, {Andreas} and {Wildermann}, {Stefan}},
	JOURNAL            = IT,
	publisher          =DEGRUYTER,
	booktitle     = {it - Special issue on Invasive Computing},
	TITLE              = {Providing Security on Demand Using Invasive Computing},
	month = dec,
	VOLUME = 58,
	NUMBER = 6,
	PAGES = {281-295},
	url       ={https://doi.org/10.1515/itit-2016-0032},
	DOI = {10.1515/itit-2016-0032},
	YEAR               = {2016}
}

@ARTICLE{ITFaultTolerance:2016,
	AUTHOR             = {Lari, Vahid and Weichslgartner, Andreas and Tanase, Alex and    Witterauf, Michael and    Khosravi, Faramarz and  Teich, J\"{u}rgen  and  Becker, J\"{u}rgen and   {Hei{\ss}wolf}, Jan and   Friederich, Stephanie},
	JOURNAL            = IT,
	PUBLISHER          = DEGRUYTER,
	booktitle     = {it - Special issue on Invasive Computing},
	TITLE              = {Providing Fault Tolerance Through Invasive Computing},
	volume    = {58},
	number    = {6},
	pages     = {309--328},
	year      = {2016},
	url       = {https://doi.org/10.1515/itit-2016-0022},
	doi       = {10.1515/itit-2016-0022},
	month = dec,
	YEAR               = {2016}
	
}


@INPROCEEDINGS{TGR:2016,
	AUTHOR={J{\"u}rgen Teich and Michael Gla{\ss} and Sascha Roloff and Wolfgang
	Schr\"oder Preikschat and Gregor Snelting and Andreas Weichslgartner and
	Stefan Wildermann},
	TITLE={Language and Compilation of Parallel Programs for *-Predictable {MPSoC}
	Execution using Invasive Computing},
	BOOKTITLE=MCSOC,
	publisher = IEEE,
	location={Ecole Centrale de Lyon, Lyon, France},
	DAYS=21,
	MONTH=sep,
	YEAR=2016,
	doi={10.1109/MCSoC.2016.30},
	 url       = {https://doi.org/10.1109/MCSoC.2016.30},
	pages={313-320}
}



@article{WWGGT:2016,
	author ={Weichslgartner, Andreas and Wildermann, Stefan and Gangadharan, Deepak and Gla\ss, Michael and Teich, J\"{u}rgen},
	title ={A Hybrid Application Mapping Methodology for Predictable Execution
	and Higher Utilization in Many-Core Systems}, 
	journal = ACM_TECS,
	publisher = {ACM},
	year = 2016,
	note = {Submitted}
}

@article{HZW13trets,
	author = {Heisswolf, Jan and Zaib, Aurang and Weichslgartner, Andreas and K\"{o}nig, Ralf and Wild, Thomas and Teich, J\"{u}rgen and Herkersdorf, Andreas and Becker, J\"{u}rgen},
	title = {Virtual Networks -- Distributed Communication Resource Management},
	journal = ACM_TRETS,
	publisher = {ACM},
	volume = {6},
	number = {2},
	month = aug,
	year = {2013},
	issn = {1936-7406},
	pages = {8:1--8:14},
	articleno = {8},
	numpages = {14},
	url = {http://doi.acm.org/10.1145/2492186},
	doi = {10.1145/2492186},
	acmid = {2492186},
	address = {New York, NY, USA},
	keywords = {Network-on-Chip, hardware, quality-of-service, region-based, subnetworks, virtual network},
} 


@INPROCEEDINGS{WWG16,
	author = {Weichslgartner, Andreas and  Wildermann, Stefan and  G{\"o}tzfried, Johannes and  Freiling, Felix and  Gla{\ss}, Michael and  Teich,  J{\"u}rgen},
	title = {Design-Time/Run-Time Mapping of Security-Critical Applications in Heterogeneous {MPSoCs}},
	booktitle = SCOPES,
	pages = {153-162},
	publisher = {ACM},
	year      = {2016},
	  url       = {http://doi.acm.org/10.1145/2906363.2906370},
	  doi       = {10.1145/2906363.2906370},
	month=may,
	location = {St. Goar, Germany}
}

@INPROCEEDINGS{HFM16,
	AUTHOR       = {Heisswolf, Jan and Friederich, Stephanie and Masing, Leonard and Weichslgartner, Aandreas and Zaib, Aurang M.  and Stein, Carsten and Duden, Marco and Teich, J{\"u}rgen and Wild, Thomas and Herkersdorf, Andreas and Becker, J{\"u}rgen},
	BOOKTITLE    =MOMAC,
	LOCATION     = {Nuremberg, Germany},
	PUBLISHER    = {VDE},
	TITLE        = {A Novel {NoC}-Architecture for Fault Tolerance and Power Saving},
	year      = {2016},
	month=apr,
	pages={1-8},
}

@INPROCEEDINGS{WT16,
	AUTHOR       = {Weichslgartner, Andreas and Teich, J{\"u}rgen},
	BOOKTITLE    = MOMAC,
	LOCATION     = {Nuremberg, Germany},
	PUBLISHER    = {VDE},
	TITLE        = {Position Paper: Towards Redundant Communication through Hybrid Application Mapping},
	year      = {2016},
	url={http://ieeexplore.ieee.org/document/7499234/},
	month=apr,
	pages={1-4},
}


@INPROCEEDINGS{WWT:2015,
	author    = {Stefan Wildermann and Andreas Weichslgartner and J\"urgen Teich},
	title     = {Design Methodology and Run-time Management for Predictable Many-Core Systems},
	booktitle = SORT,
	year      = {2015},
	publisher = IEEE,
	url       = {https://doi.org/10.1109/ISORCW.2015.48},
	doi       = {10.1109/ISORCW.2015.48},
	month=apr,
	pages={103-110}
}

@INPROCEEDINGS{AHS:2015,
	author={Heisswolf, Jan and Weichslgartner, Andreas and Zaib, Aurang and Friederich, Stephanie and Masing, Leonard and Stein, Carsten and Duden, Marco and Klopfer, Roman and Teich, J{\"urgen} and Wild, Thomas and Herkersdorf, Andreas and Becker, J{\"urgen}},
	booktitle=AHS,
	title={Fault-tolerant communication in invasive networks on chip},
	year={2015},
	pages={1-8},
	keywords={fault tolerant computing;integrated circuit reliability;network-on-chip;aging effects;defect detection;defect localization scheme;fault map;fault tolerance network layer;fault-tolerant communication;faulty routers;i-NoC;invasive network on chip;lightweight network layer;process fluctuations;technology nodes;transient faults;transparent bypass scheme;Containers;Fault tolerance;Fault tolerant systems;Ports (Computers);Routing;Switches;Testing},
	doi={10.1109/AHS.2015.7231156},
	url       = {https://doi.org/10.1109/AHS.2015.7231156},
	publisher = IEEE,
	month={June},}


@INPROCEEDINGS{zhw15,	
	title={Network Interface with Task Spawning Support for {NoC}-based {DSM} Architectures},
	author={Zaib, Aurang and Heisswolf, Jan and Weichslgartner, Andreas and  Wild, Thomas and Teich, J{\"u}rgen and Becker, J{\"u}rgen and Herkersdorf, Andreas},
	LOCATION     = {Porto, Portugal},
	Year         = {2015},
	publisher=SPRINGER,
	isbn={978-3-319-16085-6},
	booktitle=ARCS,
	volume={9017},
	url       = {https://doi.org/10.1007/978-3-319-16086-3_15},
	doi       = {10.1007/978-3-319-16086-3_15},
	month = mar,
	series={Lecture Notes in Computer Science},
	doi={10.1007/978-3-319-16086-3_15},
	pages={186-198}
}


@INPROCEEDINGS{WHZ:2015,
	AUTHOR       = {Weichslgartner, Andreas and Heisswolf, Jan and Zaib, Aurang  and Wild, Thomas and Herkersdorf, Andreas
	and Becker, J{\"u}rgen and Teich, J{\"u}rgen},
	BOOKTITLE    = MOMAC,
	LOCATION     = {Porto, Portugal},
	PUBLISHER    = {VDE},
	month = mar,
	TITLE        = {Position Paper: Towards Hardware-Assisted Decentralized Mapping of Applications for Heterogeneous {NoC} Architectures},
	year         = 2015,
	url ={http://ieeexplore.ieee.org/document/7107099/},
	pages={1-4},
}


@inproceedings{cap14dac,
	title = {{CAP}: Communication Aware Programming},
	booktitle=DAC, 
	year = {2014},
	author = {Jan Heisswolf and Aurang Zaib and Andreas Zwinkau and Sebastian Kobbe and Andreas Weichslgartner and J{\"u}rgen Teich and J{\"o}rg Henkel and Gregor Snelting and and Andreas Herkersdorf and  J{\"u}rgen Becker},
	pages = {105:1--105:6},
	url = {http://doi.acm.org/10.1145/2593069.2593103},
	doi = {10.1145/2593069.2593103},
	publisher = ACM
}



@inproceedings{WGWGT:2014,
	author = {Weichslgartner, Andreas and Gangadharan, Deepak and Wildermann, Stefan and Gla\ss, Michael and Teich, J\"{u}rgen},
	title = {{DAARM}: Design-time Application Analysis and Run-time Mapping for Predictable Execution in Many-core Systems},
	booktitle =CODES+ISSS,
	year = {2014},
	location = {New Delhi, India},
	pages = {34:1--34:10},
	url       = {http://doi.acm.org/10.1145/2656075.2656083},
	doi       = {10.1145/2656075.2656083},
	month = oct,
	articleno = {34},
	publisher = ACM,
	acmid = {2656083},
}


@INPROCEEDINGS{hzw:14a,
	AUTHOR       = {Heisswolf, Jan and Zaib, Aurang and Weichslgartner, Andreas and Karle, Martin and Singh, Maximilian and Wild, Thomas and Teich, J{\"u}rgen and Herkersdorf, Andreas
	and Becker, J{\"u}rgen},
	BOOKTITLE    = MOMAC,
	LOCATION     = {L{\"u}beck, Germany},
	PUBLISHER    = {VDE},
	TITLE        = {The Invasive Network on Chip - A Multi-Objective Many-Core Communication Infrastructure},
	year         = {2014},
	url={http://ieeexplore.ieee.org/document/6775072/},
	month = mar,
	pages={1-8},
}

@inproceedings{ZHW13,
	author = {Zaib, Aurang and Heisswolf, Jan and Weichslgartner, Andreas and Wild, Thomas and Teich, J{\"u}rgen and Becker, J{\"u}rgen and Herkersdorf, Andreas},
	title = {{AUTO-GS}: Self-optimization of {NoC} Traffic Through Hardware Managed Virtual Connections},
	booktitle = DSD,
	 url       = {https://doi.org/10.1109/DSD.2013.87},
	 doi       = {10.1109/DSD.2013.87},
	year = {2013},
	publisher = IEEE,
	month = sep,
	location = {Santander, Spain}
}


@INPROCEEDINGS{RWHHT13,
	author = {{Roloff}, {Sascha} and {Weichslgartner}, {Andreas} and {Hei{\ss}wolf}, {Jan} and {Hannig}, {Frank} and {Teich}, {J{\"u}rgen}},
	title = {{NoC} Simulation in Heterogeneous Architectures for {PGAS} Programming Model},
	booktitle = SCOPES,
	pages = {77--85},
	url       = {http://doi.acm.org/10.1145/2463596.2463606},
	doi       = {10.1145/2463596.2463606},
	publisher = {ACM},
	year = {2013},
	month = jun,
	date = {2013-06-19/2013-06-21},
	location = {St. Goar, Germany},
}


@inproceedings{HWZ13,
	author={Heisswolf, Jan and Weichslgartner, Andreas and Zaib, Aurang and Konig, Ralf and Wild, Thomas and Herkersdorf, Andreas and Teich, J{\"urgen} and Becker, J{\"urgen}}, 
	booktitle=RAW, 
	title={Hardware Supported Adaptive Data Collection for Networks on Chip}, 
	year={2013}, 
	publisher = IEEE,
	month = may,
	pages={153-162}, 
	keywords={multiprocessing systems;network-on-chip;NoC utilization;communication overhead;distributed management;energy consumption;hardware supported adaptive data collection;large system;many-core architectures;mapping decision;meshed networks on chip;multiple applications;task synchronization;timing impact;Computer architecture;Data collection;Hardware;Ports (Computers);Routing;Software;System recovery;1000 cores;Adaptive data collection;Hamilton cycle;Networks on Chip;aggregation;region-based management}, 
	doi={10.1109/IPDPSW.2013.124},
	url       = {https://doi.org/10.1109/IPDPSW.2013.124}}


@INPROCEEDINGS{TWOS:12,
	AUTHOR       = {{Teich}, {J{\"u}rgen} and {Weichslgartner}, {Andreas} and {Oechslein}, {Benjamin} and {Schr{\"o}der-Preikschat}, {Wolfgang}},
	TITLE        = {Invasive Computing - Concepts and Overheads},
	BOOKTITLE    = FDL,
	PAGES        = {193--200},
	LOCATION     = {Vienna, Austria},
	DATE         = {2012-09-18/2012-09-20},
	MONTH        = sep,
	PUBLISHER			= IEEE,
	YEAR         = {2012},
	ISBN         = {978-2-9530504-5-5},
	url       = {http://ieeexplore.ieee.org/document/6337014/},
	DOI          = {},
}


@inproceedings{HZW:12,
	author={Heisswolf, Jan and Zaib, Aurang and Weichslgartner, Andreas and Konig, Ralf and Wild, Thomas and Teich, J{\"urgen} and Herkersdorf, Andreas and Becker, J{\"urgen}}, 
	booktitle=RAW,
	title={Hardware-assisted Decentralized Resource Management for Networks on Chip with {QoS}}, 
	year={2012}, 
	month=may, 
	publisher = {{IEEE}},
	volume={}, 
	number={}, 
	pages={234 -241}, 
	keywords={QoS;communication resource allocation;computation resources;concurrent applications;decentralized reconfigurable resource management policies;hardware supported decentralized NoC resource management strategy;hardware-assisted decentralized resource management;many-core systems on chip;networks on chip;concurrency control;multiprocessing systems;network-on-chip;quality of service;resource allocation;}, 
	doi={10.1109/IPDPSW.2012.25}, 
	ISSN={},}


@inproceedings{ZWOWT:11,
	AUTHOR       = { Daniel Ziener and Stefan Wildermann and Andreas Oetken and Andreas Wei\-chslgartner and J\"urgen Teich},
	BOOKTITLE    = {Proceedings of the Workshop on Computer Vision on Low-Power Reconfigurable Architectures at the FPL},
	TITLE        = {A Flexible Smart Camera System based on a Partially Reconfigurable Dynamic {FPGA-SoC}},
	PAGES        = {29--30},
	MONTH = sep,
	YEAR         = {2011}
}


@inproceedings{WWT:2011,
	author    = {Weichslgartner, Andreas and Wildermann, Stefan and Teich, J{\"u}rgen },
	title     = {Dynamic decentralized mapping of tree-structured applications on {NoC} architectures},
	booktitle = NOCS,
	year      = {2011},
	 url       = {http://ieeexplore.ieee.org/document/5948565/},
	 doi={10.1145/1999946.1999979}, 
	MONTH = may,
	publisher = ACM,
	pages     = {201-208}
}


@article{Mariani:2013:DER:2514641.2514647,
	author = {Mariani, Giovanni and Palermo, Gianluca and Zaccaria, Vittorio and Silvano, Cristina},
	title = {Design-space Exploration and Runtime Resource Management for Multicores},
	journal =ACM_TECS,
	issue_date = {September 2013},
	volume = {13},
	number = {2},
	month = sep,
	year = {2013},
	issn = {1539-9087},
	pages = {20:1--20:27},
	articleno = {20},
	numpages = {27},
	url = {http://doi.acm.org/10.1145/2514641.2514647},
	doi = {10.1145/2514641.2514647},
	acmid = {2514647},
	publisher = {ACM},
	keywords = {Multicore architectures, application-specific platforms, design-space exploration, genetic algorithms, operating systems, resource reservation, runtime resource management, throughput maximization},
} 


@inproceedings{silvano2011multicube,
 author    = {Cristina Silvano and
 William Fornaciari and
 Gianluca Palermo and
 Vittorio Zaccaria and
 Fabrizio Castro and
 Marcos Mart{\'{\i}}nez and
 Sara Bocchio and
 Roberto Zafalon and
 Prabhat Avasare and
 Geert Vanmeerbeeck and
 Chantal Ykman{-}Couvreur and
 Maryse Wouters and
 Carlos Kavka and
 Luka Onesti and
 Alessandro Turco and
 Umberto Bondi and
 Giovanni Mariani and
 Hector Posadas and
 Eugenio Villar and
 Chris Wu and
 Dongrui Fan and
 Hao Zhang and
 Shibin Tang},
 title     = {{MULTICUBE:} {M}ulti-Objective Design Space Exploration of Multi-Core
 Architectures},
 booktitle = {Proceedings of {VLSI} Annual Symposium - Selected papers},
 url       = {https://doi.org/10.1007/978-94-007-1488-5_4},
 doi       = {10.1007/978-94-007-1488-5_4},
 pages     = {47--63},
 year      = {2010},
	publisher={Springer}
}


@article{radetzki_methods_2013,
  author    = {Martin Radetzki and
               Chaochao Feng and
               Xueqian Zhao and
               Axel Jantsch},
  title     = {Methods for fault tolerance in networks-on-chip},
  journal   = ACM_CS ,
  volume    = {46},
  number    = {1},
  pages     = {8},
  year      = {2013},
  url       = {http://doi.acm.org/10.1145/2522968.2522976},
  doi       = {10.1145/2522968.2522976},
  timestamp = {Tue, 19 Nov 2013 19:55:23 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/csur/RadetzkiFZJ13},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}


@article{oddeven,
	author    = {Ge{-}Ming Chiu},
	title     = {The Odd-Even Turn Model for Adaptive Routing},
	journal   = IEEE_TPDS,
	 publisher = {IEEE},
	volume    = {11},
	number    = {7},
	pages     = {729--738},
	year      = {2000},
	url       = {http://dx.doi.org/10.1109/71.877831},
	doi       = {10.1109/71.877831},
	timestamp = {Fri, 04 Mar 2016 19:56:58 +0100},
	biburl    = {http://dblp.uni-trier.de/rec/bib/journals/tpds/Chiu00},
	bibsource = {dblp computer science bibliography, http://dblp.org}
}

@INPROCEEDINGS{Cha94latchdesign,
	author = {Hungse Cha and Janak H. Patel},
	title = {Latch design for transient pulse tolerance},
	booktitle = ICCD,
	year = {1994},
	pages = {385--388}
}

@Article{Teich2001,
	author="Teich, J{\"u}rgen
	and Fekete, S{\'a}ndor P.
	and Schepers, J{\"o}rg",
	title="Optimization of Dynamic Hardware Reconfigurations",
	journal="The Journal of Supercomputing",
	year="2001",
	volume="19",
	number="1",
	pages="57--75",
	issn="1573-0484",
	doi="10.1023/A:1011188411132",
	url="http://dx.doi.org/10.1023/A:1011188411132"
}


@CONFERENCE{TFS99b,
	author="Teich, J{\"u}rgen
	and Fekete, S{\'a}ndor P.
	and Schepers, J{\"o}rg",

	BOOKTITLE          = {Proceeding of the International Conference on Parallel and Distributed Processing Techniques and Applications (PDPTA)},
	MONTH              = jun,
	PAGES              = {1097-1103},
	TITLE              = {Compile-Time Optimization of Dynamic Hardware Reconfigurations},
	YEAR               = {1999}
}


@article{herkersdorf2012multicore,
	title={Multicore enablement for automotive cyber physical systems},
	author={Herkersdorf, Andreas and Michel, Hans-Ulrich and Rauchfuss, Holm and Wild, Thomas},
	journal=IT,
	volume={54},
	number={6},
	pages={280--287},
	year={2012}
}

@INPROCEEDINGS{avionic,
	author={Larry M. Kinnan},
	booktitle=DASC,
	title={Use of multicore processors in avionics systems and its potential impact on implementation and certification},
	year={2009},
	pages={1.E.4-1-1.E.4-6},
	keywords={avionics;microprocessor chips;shared memory systems;avionics systems;hardware aspect;multicore processors;multiple core processor;software aspect;Aerospace electronics;Certification;Field programmable gate arrays;Hardware;Integrated circuit interconnections;Military aircraft;Military computing;Multicore processing;Rivers;Space heating},
	doi={10.1109/DASC.2009.5347560},
	ISSN={2155-7195},
	month=oct,
	}

@inproceedings{glass2010TSS,
	author = {Gla{\ss} , Michael and Lukasiewycz, Martin and Haubelt, Christian and Teich, J\"{u}rgen},
	title = {Towards Scalable System-level Reliability Analysis},
	booktitle = DAC,
	year = {2010},
	isbn = {978-1-4503-0002-5},
	location = {Anaheim, California},
	pages = {234--239},
	numpages = {6},
	url = {http://doi.acm.org/10.1145/1837274.1837334},
	doi = {10.1145/1837274.1837334},
	acmid = {1837334},
	publisher = {ACM},
	keywords = {SAT-assisted simulation, early quantification, reliability analysis},
}

@inproceedings{glass2010symbolic,
	title={Symbolic system level reliability analysis},
	author={Gla{\ss}, Michael and Lukasiewycz, Martin and Reimann, Felix and Haubelt, Christian and Teich, J{\"u}rgen},
	booktitle=ICCAD,
	 url       = {https://doi.org/10.1109/ICCAD.2010.5654134},
	 doi       = {10.1109/ICCAD.2010.5654134},
	pages={185--189},
	year={2010},
	organization={IEEE}
}

@inproceedings{Holzenspies08,
	author    = {Philip K. F. H{\"{o}}lzenspies and
	Johann Hurink and
	Jan Kuper and
	Gerard J. M. Smit},
	title     = {Run-time Spatial Mapping of Streaming Applications to a Heterogeneous
	Multi-Processor System-on-Chip {(MPSOC)}},
	booktitle = DATE,
	pages     = {212--217},
	publisher = {{ACM}},
	month = mar,
	year      = {2008},
	url       = {http://dx.doi.org/10.1109/DATE.2008.4484688},
	doi       = {10.1109/DATE.2008.4484688},
	timestamp = {Wed, 11 Nov 2015 09:56:29 +0100},
	biburl    = {http://dblp.uni-trier.de/rec/bib/conf/date/HolzenspiesHKS08},
	bibsource = {dblp computer science bibliography, http://dblp.org}
}


@ARTICLE{Constantinescu2003,
	author = {Constantinescu, Cristian},
	title = {Trends and challenges in {VLSI} circuit reliability},
	month = jul,
	journal =IEEE_MICRO,
	year = {2003},
	volume = {23},
	pages = {14--19},
	number = {4},
	doi = {10.1109/MM.2003.1225959},
	issn = {0272-1732},
	keywords = {VLSI;fault tolerance;integrated circuit reliability;VLSI;circuit reliability;deep-submicron
	technology;faults;intermittent faults;permanent faults;transient
	faults;Circuit faults;Copper;Electromigration;Frequency;Integrated
	circuit interconnections;Microprocessors;Random access memory;Semiconductor
	device manufacture;Very large scale integration;Voltage}
}

@inproceedings{wu_fault-tolerant_2002, 
author    = {Jie Wu and
               Dajin Wang},
  title     = {Fault-Tolerant and Deadlock-Free Routing in {2-D} Meshes Using Rectilinear-Monotone
               Polygonal Fault Blocks},
  booktitle = ICPP,
  pages     = {247--256},
  publisher = {{IEEE} Computer Society},
  year      = {2002},
  url       = {http://dx.doi.org/10.1109/ICPP.2002.1040880},
  doi       = {10.1109/ICPP.2002.1040880},
  timestamp = {Fri, 25 Jul 2014 14:09:06 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/icpp/WuW02},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@inproceedings{feng_reconfigurable_2010, 
author    = {Chaochao Feng and
               Zhonghai Lu and
               Axel Jantsch and
               Jinwen Li and
               Minxuan Zhang},
  title     = {A reconfigurable fault-tolerant deflection routing algorithm based
               on reinforcement learning for network-on-chip},
  booktitle = {Proceedings of the International Workshop on Network on Chip Architectures (NoCArc)},
  pages     = {11--16},
  month = dec,
  publisher = {{ACM}},
  year      = {2010},
  url       = {http://doi.acm.org/10.1145/1921249.1921254},
  doi       = {10.1145/1921249.1921254},
  timestamp = {Thu, 02 Jan 2014 12:44:09 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/micro/FengLJLZ10},
  bibsource = {dblp computer science bibliography, http://dblp.org}
 }
  
  


@article{murali_analysis_2005, 
	title = {Analysis of error recovery schemes for networks on chips}, 
	volume = {22}, 
	number = {5}, 
	journal = {{IEEE} Design Test of Computers}, 
	 author = {Murali, Srinivasan and Theocharides, Theocharis and Vijaykrishnan, N. and Irwin, Mary Jane and Benini, Luca and Micheli, Giovanni De},
	 month = sep,
	  publisher = {IEEE},
	year = {2005}, 
	pages = {434--442} 
} 

@article{dark:silicon,
	author = {Santiago Pagani and Lars Bauer and Qingqing Chen and Elisabeth Glocker and Frank Hannig and Andreas Herkersdorf and Heba Khdr and Anuj Pathania and Ulf Schlichtmann and Doris Schmitt-Landsiedel and Mark Sagi and {\'Ericles} Sousa and Philipp Wagner and Volker Wenzel and Thomas Wild and {J\"org} Henkel},
	journal =IT,
	volume    = {58},
	number    = {6},
	pages     = {297--307},
	year      = {2016},
	url       = {https://doi.org/10.1515/itit-2016-0028},
	doi       = {10.1515/itit-2016-0028},
	month = aug,
	pages = {1-11},
	title = {Dark Silicon Management: An Integrated and Coordinated Cross-Layer Approach},
	year = {2016},
	publisher = {De Gruyter Oldenbourg}
}


@INPROCEEDINGS{cic,
	author = {Ravi Kumar Pujari and Thomas Wild and Andreas Herkersdorf and Benjamin
	Vogel and J{\"o}rg Henkel},
	title = {Hardware Assisted Thread Assignment for {RISC} based {MPSoC}s in
	Invasive Computing},
	booktitle = {Proceedings of the International Symposium on Integrated Circuits
	(ISIC)},
	pages = {106-109},
	date = {2011-12-12/2011-12-14},
	year = 2011,
	month = dec,
	publisher = IEEE,
	doi = {10.1109/ISICir.2011.6131920},
	location = {Singapore},
}

@article{Hamiltonian,
	author = {Christina Zamfirescu and Tudor Zamfirescu},
	title = {Hamiltonian Properties of Grid Graphs},
	journal = {SIAM Journal on Discrete Mathematics},
	volume = {5},
	number = {4},
	pages = {564-570},
	year = {1992},
	doi = {10.1137/0405046},
	URL = { 
	http://dx.doi.org/10.1137/0405046
	},
	eprint = { 
	http://dx.doi.org/10.1137/0405046
	}
}

@article{Reineke:2007,
	author    = {Jan Reineke and
	Daniel Grund and
	Christoph Berg and
	Reinhard Wilhelm},
	title     = {Timing predictability of cache replacement policies},
	journal   = {Real-Time Systems},
	volume    = {37},
	number    = {2},
	pages     = {99--122},
	year      = {2007},
	url       = {http://dx.doi.org/10.1007/s11241-007-9032-3},
	doi       = {10.1007/s11241-007-9032-3},
	timestamp = {Thu, 20 Sep 2007 15:42:26 +0200},
	biburl    = {http://dblp.uni-trier.de/rec/bib/journals/rts/ReinekeGBW07},
	bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{rerouting,
	author    = {Jan Heisswolf and
	Maximilian Singh and
	Martin Kupper and
	Ralf K{\"{o}}nig and
	J{\"{u}}rgen Becker},
	title     = {Rerouting: Scalable {NoC} self-optimization by distributed hardware-based
	connection reallocation},
	booktitle = {Proceedings of the International Conference on Reconfigurable Computing and FPGAs
	(ReConFig)},
	month = dec,
	pages     = {1--8},
	publisher = {{IEEE}},
	year      = {2013},
	url       = {http://dx.doi.org/10.1109/ReConFig.2013.6732328},
	doi       = {10.1109/ReConFig.2013.6732328},
	timestamp = {Tue, 21 Oct 2014 16:16:12 +0200},
	biburl    = {http://dblp.uni-trier.de/rec/bib/conf/reconfig/HeisswolfSKKB13},
	bibsource = {dblp computer science bibliography, http://dblp.org}
}

@Phdthesis{thesis_heisswolf,
	title = {A Scalable and Adaptive Network on Chip for Many-Core Architectures},
	author = {Jan  Heisswolf},
	year = {2014},
	url ={https://publikationen.bibliothek.kit.edu/1000045305/3388180},
	month = nov,
	school = {Karlsruher Institut für Technologie (KIT)},
	note = {Karlsruhe, KIT, Dissertation, 2014},
}

@article{Shi2010,
	author    = {Zheng Shi and
	Alan Burns},
	title     = {Schedulability analysis and task mapping for real-time on-chip communication},
	journal   = {Real-Time Systems},
	volume    = {46},
	number    = {3},
	pages     = {360--385},
	year      = {2010},
	url       = {http://dx.doi.org/10.1007/s11241-010-9108-3},
	doi       = {10.1007/s11241-010-9108-3},
	timestamp = {Fri, 03 Dec 2010 10:19:15 +0100},
	biburl    = {http://dblp.uni-trier.de/rec/bib/journals/rts/ShiB10},
	bibsource = {dblp computer science bibliography, http://dblp.org}
}
@incollection{invasic:13:c1,
 author = {Wolfgang Schr{\"o}der-Preikschat and J{\"o}rg Henkel and Lars Bauer
and Daniel Lohmann},
 crossref = {invasic:13:fp},
 pages = {227--252},
 title = {C1: Invasive Run-Time Support System ($i$RTSS)},
 type = {Subproject Proposal}
}

@incollection{invasic:13:a4,
	author = {Michael Gla{\ss} and Michael Bader},
	crossref = {invasic:13:fp},
	pages = {97--118},
	title = {A4: Design-Time Characterisation and Analysis of Invasive Algorithmic Patterns},
	type = {Subproject Proposal}
}

@incollection{invasic:13:b5,
	author = {	J{\"{u}}rgen Becker and Andreas Herkersdorf and J{\"{u}}rgen Teich },
	crossref = {invasic:13:fp},
	pages = {205--226},
	title = {B5: Invasive {NoCs} – Autonomous, Self-Optimising Communication Infrastructures for {MPSoCs}},
	type = {Subproject Proposal}
}

@incollection{invasic:13:b1,
 author = {J{\"o}rg Henkel and Lars Bauer
and J\"urgen Becker},
 crossref = {invasic:13:fp},
 pages = {119--140},
 title = {B1: Adaptive Application-Specific Invasive Microarchitecture},
 type = {Subproject Proposal}
}


@book{invasic:13:fp,
  title = {Invasive Computing},
  booktitle = {Invasive Computing},
  publisher = {DFG Transregional Collaborative Research Centre 89},
  editor = {J{\"u}rgen Teich and J{\"u}rgen Klein{\"o}der and Katja Lohmann},
  series = {Funding Proposal 2014/2–2018/1},
  address = {Erlangen, Germany},
  month = dec,
  year = {2013}
}

@inproceedings{Roloff:2015,
  author    = {Sascha Roloff and
               David Schafhauser and
               Frank Hannig and
               J{\"{u}}rgen {Teich}},
  title     = {Execution-driven parallel simulation of {PGAS} applications on heterogeneous
               tiled architectures},
  booktitle = DAC,
  pages     = {44:1--44:6},
  publisher = {{ACM}},
  year      = {2015},
  url       = {http://doi.acm.org/10.1145/2744769.2744840},
  doi       = {10.1145/2744769.2744840},
  timestamp = {Tue, 30 Jun 2015 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/dac/RoloffSHT15},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@inproceedings{Bell:2006,
 acmid = {1151817},
 author = {Bell, Ron},
 booktitle = {Proceedings of the Australian Workshop on Safety Critical Systems and Software (SCS)},
 isbn = {1-920-68237-6},
 keyword = {IEC 61508, SIL, functional safety, safety integrity level},
 link = {http://dl.acm.org/citation.cfm?id=1151816.1151817},
 location = {Sydney, Australia},
 numpages = {10},
 pages = {3--12},
 publisher = {Australian Computer Society, Inc.},
 title = {Introduction to {IEC} 61508},
 year = {2006}
}

@inproceedings{constantinides_bulletproof:_2006, 
	author    = {Kypros Constantinides and
               Stephen Plaza and
               Jason A. Blome and
               Bin Zhang and
               Valeria Bertacco and
               Scott A. Mahlke and
               Todd M. Austin and
               Michael Orshansky},
  title     = {BulletProof: a defect-tolerant {CMP} switch architecture},
  booktitle = {12th International Symposium on High-Performance Computer Architecture,
               {HPCA-12} 2006, Austin, Texas, February 11-15, 2006},
  pages     = {5--16},
  publisher = {{IEEE} Computer Society},
  year      = {2006},
  url       = {http://dx.doi.org/10.1109/HPCA.2006.1598108},
  doi       = {10.1109/HPCA.2006.1598108},
  timestamp = {Tue, 07 Oct 2014 17:26:19 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/hpca/ConstantinidesPBZBMAO06},
  bibsource = {dblp computer science bibliography, http://dblp.org}
  } 

  @inproceedings{raik_test_2007, 
  author    = {Jaan Raik and
               Raimund Ubar and
               Vineeth Govind},
  title     = {Test Configurations for Diagnosing Faulty Links in NoC Switches},
  booktitle = {12th European Test Symposium, {ETS} 2007, Freiburg, Germany, May 20,
               2007},
  pages     = {29--34},
  publisher = {{IEEE} Computer Society},
  year      = {2007},
  url       = {http://dx.doi.org/10.1109/ETS.2007.41},
  doi       = {10.1109/ETS.2007.41},
  timestamp = {Tue, 18 Aug 2015 20:06:20 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/ets/RaikUG07},
  bibsource = {dblp computer science bibliography, http://dblp.org}
  }
  
  @inproceedings{kakoee_distributed_2011, 
   author    = {Mohammad Reza Kakoee and
               Valeria Bertacco and
               Luca Benini},
  title     = {A distributed and topology-agnostic approach for on-line {NoC} testing},
  booktitle = NOCS,
  pages     = {113--120},
  month = may,
  publisher = {{IEEE}},
  year      = {2011},
  url       = {http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5948552},
  timestamp = {Fri, 19 Jun 2015 14:12:03 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/nocs/KakoeeBB11},
  bibsource = {dblp computer science bibliography, http://dblp.org}
  }
  @inproceedings{schafer_deadlock-free_2005, 
  author    = {Martin K. F. Schafer and
               Thomas Hollstein and
               Heiko Zimmer and
               Manfred Glesner},
  title     = {Deadlock-free routing and component placement for irregular mesh-based
               networks-on-chip},
  booktitle = ICCAD,
  pages     = {238--245},
  publisher = {{IEEE}},
  year      = {2005},
  url       = {http://dx.doi.org/10.1109/ICCAD.2005.1560071},
  doi       = {10.1109/ICCAD.2005.1560071},
  timestamp = {Fri, 01 May 2015 13:35:01 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/iccad/SchaferHZG05},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
  
 @inproceedings{bobda_dynoc:_2005,  
  author    = {Christophe Bobda and
               Ali Ahmadinia and
               Mateusz Majer and
               J{\"{u}}rgen Teich and
               S{\'{a}}ndor P. Fekete and
               Jan van der Veen},
  title     = {{DyNoC}: {A} Dynamic Infrastructure for Communication in Dynamically
               Reconfigurable Devices},
  booktitle = FPL,
  pages     = {153--158},
  publisher = {{IEEE}},
  month = apr,
  year      = {2005},
  url       = {http://dx.doi.org/10.1109/FPL.2005.1515715},
  doi       = {10.1109/FPL.2005.1515715},
  timestamp = {Tue, 26 Apr 2016 14:19:51 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/fpl/BobdaAMTFV05},
  bibsource = {dblp computer science bibliography, http://dblp.org}
  }
  
@article{cota_high-fault-coverage_2008, 
 author    = {{\'{E}}rika F. Cota and
               Fernanda Gusm{\~{a}}o de Lima Kastensmidt and
               Maico Cassel and
               Marcos Herve and
               Pedro Almeida and
               Paulo Meirelles and
               Alexandre M. Amory and
               Marcelo Lubaszewski},
  title     = {A High-Fault-Coverage Approach for the Test of Data, Control and Handshake
               Interconnects in Mesh Networks-on-Chip},
  journal   = IEEE_TOC ,
  volume    = {57},
  number    = {9},
  pages    = {1202--1215},
  year      = {2008},
  url       = {http://dx.doi.org/10.1109/TC.2008.62},
  doi       = {10.1109/TC.2008.62},
  timestamp = {Tue, 22 Dec 2015 15:14:06 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/tc/CotaKCHAMAL08},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
 
@inproceedings{shamshiri_end--end_2011, 
	author    = {Saeed Shamshiri and
               Amirali Ghofrani and
               Kwang{-}Ting Cheng},
  title     = {End-to-end error correction and online diagnosis for on-chip networks},
  booktitle = {Proceedings of International Test Conference (ITC)},
  pages     = {1--10},
  month = sep,
  publisher = {{IEEE}},
  year      = {2011},
  url       = {http://dx.doi.org/10.1109/TEST.2011.6139156},
  doi       = {10.1109/TEST.2011.6139156},
  timestamp = {Wed, 26 Aug 2015 09:28:48 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/itc/ShamshiriGC11},
  bibsource = {dblp computer science bibliography, http://dblp.org}
  } 

@inproceedings{Murali_2006,
  author    = {Srinivasan Murali and
               David Atienza and
               Luca Benini and
               Giovanni De Micheli},
  title     = {A multi-path routing strategy with guaranteed in-order packet delivery
               and fault-tolerance for networks on chip},
  booktitle = DAC,
  pages     = {845--848},
  publisher = {{ACM}},
  year      = {2006},
  url       = {http://doi.acm.org/10.1145/1146909.1147124},
  doi       = {10.1145/1146909.1147124},
  timestamp = {Wed, 30 Nov 2011 16:28:52 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/dac/MuraliABM06},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@INPROCEEDINGS{XYX, 
	author={Patooghy, Ahmad and Miremadi, Seyed Ghassem}, 
	booktitle=PDP, 
	title={{XYX}: A Power and Performance Efficient Fault-Tolerant Routing Algorithm for Network on Chip}, 
	year={2009}, 
	month = feb,
	pages={245-251}, 
	keywords={fault tolerance;logic design;network routing;network-on-chip;Reliability;deep-sub micron technology;fault-tolerant routing algorithm;network-on-chip design;redundant packet;traffic load;Computer networks;Concurrent computing;DSL;Distributed computing;Energy consumption;Fault tolerance;Network-on-a-chip;Redundancy;Routing;Switches;Deadlock Freedom.;NoC;Reliability;Routing Algorithm}, 
	doi={10.1109/PDP.2009.30}, 
	url={https://doi.org/10.1109/PDP.2009.30},
	publisher = {IEEE},
	ISSN={1066-6192},}

@INPROCEEDINGS{oeioe, 
	 author = {Pasricha, Sudeep and Zou, Yong and Connors, Dan and Siegel, Howard Jay}, 
	booktitle=CODES+ISSS, 
	title={{OE+IOE}: A novel turn model based fault tolerant routing scheme for networks-on-chip}, 
	year={2010}, 
	publisher = ACM,
	pages={85-93}, 
	url       = {http://doi.acm.org/10.1145/1878961.1878979},
	doi       = {10.1145/1878961.1878979},
	keywords={fault tolerance;microprocessor chips;multiprocessing systems;multiprocessor interconnection networks;network-on-chip;N-random walk;OE+IOE routing scheme;dual virtual channel based routing scheme;fault distribution pattern;fault tolerant routing scheme;interconnect core;inverted odd-even turn model;network-on-chip communication architecture;on chip multiprocessor;permanent fault;turn model approach;ultra deep submicron technology;Circuit faults;Fault tolerant systems;Redundancy;Routing;Runtime;System recovery;Fault-tolerant routing;Networks-on-chip}}


@inproceedings{iomp:2012,
  author    = {Michael Gerndt and
               Andreas Hollmann and
               Marcel Meyer and
               Martin Schreiber and
               Josef Weidendorfer},
  title     = {Invasive computing with {iOMP}},
  booktitle = FDL,
  month = sep,
  pages     = {225--231},
  publisher = {{IEEE}},
  year      = {2012},
  url       = {http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=6337015},
  timestamp = {Mon, 12 Nov 2012 12:46:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/fdl/GerndtHMSW12},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{Hewitt:1973,
  author    = {Carl Hewitt and
               Peter Bishop and
               Richard Steiger},
  title     = {A Universal Modular {ACTOR} Formalism for Artificial Intelligence},
  booktitle = {Proceedings of the International Joint Conference on Artificial
               Intelligence (IJCAI)},
  pages     = {235--245},
  publisher = {William Kaufmann},
  year      = {1973},
  url       = {http://ijcai.org/Proceedings/73/Papers/027B.pdf},
  timestamp = {Tue, 19 Jul 2016 10:02:56 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/ijcai/HewittBS73},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@book{Lari2016,
  author    = {Lari, Vahid},
  title     = {Invasive Tightly Coupled Processor Arrays},
    series    = {Springer book series on Computer Architecture and Design Methodologies},
    publisher = {Springer},
  year      = {2016},
  doi       = {10.1007/978-981-10-1058-3},
  
}

@book{Agha:1990,
  author    = {Gul A. Agha},
  title     = {{ACTORS} - a model of concurrent computation in distributed systems},
  series    = {{MIT} Press series in artificial intelligence},
  publisher = {{MIT} Press},
  year      = {1990},
  month = jun,
  isbn      = {978-0-262-01092-4},
  timestamp = {Thu, 05 May 2011 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/books/daglib/0066897},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@inproceedings{Roloff:2016,
 acmid = {2931033},
 author = {Roloff, Sascha and P\"{o}ppl, Alexander and Schwarzer, Tobias and Wildermann, Stefan and Bader, Michael and Gla\ss, Michael and Hannig, Frank and Teich, J\"{u}rgen},
 booktitle = X10,
 doi = {10.1145/2931028.2931033},
 isbn = {978-1-4503-4386-2},
 keyword = {Parallel programming, actor-based programming, high performance computing, stream processing},
 link = {http://doi.acm.org/10.1145/2931028.2931033},
 location = {Santa Barbara, CA, USA},
 numpages = {6},
 pages = {24--29},
 publisher = {ACM},
 title = {{ActorX10}: An Actor Library for {X10}},
 year = {2016}
}


@article{security:2003,
 author={Matt Bishop},
	journal={IEEE Security Privacy},
	title={What is computer security?},
	year={2003},
	volume={1},
	number={1},
	pages={67-69},
	keywords={computer network management;data integrity;security of data;cybersecurity;cyberspace;domain name servers;infrastructure;network security;routers;security assurances;security components;security mechanisms;security policy;security requirements},
	doi={10.1109/MSECP.2003.1176998},
	  url       = {https://doi.org/10.1109/MSECP.2003.1176998},
	ISSN={1540-7993},
}

@inproceedings{KGVA:2016,
  author    = {Manfred Kr{\"{o}}hnert and
               Raphael Grimm and
               Nikolaus Vahrenkamp and
               Tamim Asfour},
  title     = {Resource-aware motion planning},
  booktitle = {Proceedings of the International Conference on Robotics and Automation (ICRA)},
  pages     = {32--39},
	  month = may,
  publisher = {{IEEE}},
  year      = {2016},
  url       = {http://dx.doi.org/10.1109/ICRA.2016.7487114},
  doi       = {10.1109/ICRA.2016.7487114},
  timestamp = {Tue, 14 Jun 2016 19:34:09 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/icra/KrohnertGVA16},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{darksilicon,
  author    = {Hadi Esmaeilzadeh and
               Emily R. Blem and
               Ren{\'{e}}e St. Amant and
               Karthikeyan Sankaralingam and
               Doug Burger},
  title     = {Dark Silicon and the End of Multicore Scaling},
  journal   =IEEE_MICRO,
  volume    = {32},
  number    = {3},
  pages     = {122--134},
  year      = {2012},
  url       = {http://dx.doi.org/10.1109/MM.2012.17},
  doi       = {10.1109/MM.2012.17},
  timestamp = {Wed, 09 Dec 2015 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/micro/EsmaeilzadehBASB12},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@inproceedings{liu2010pret,
 author = {Liu, Isaac and Reineke, Jan and Lee, Edward A},
 booktitle =ASSC,
 organization = {IEEE},
 pages = {2111--2115},
 title = {A {PRET} architecture supporting concurrent programs with composable timing properties},
 year = {2010}
}


@inproceedings{heartbeats,
  author    = {Henry Hoffmann and
               Jonathan Eastep and
               Marco D. Santambrogio and
               Jason E. Miller and
               Anant Agarwal},
  title     = {Application heartbeats: a generic interface for specifying program
               performance and goals in autonomous computing environments},
  booktitle = {Proceedings of the International Conference on Autonomic Computing (ICAC)},
  pages     = {79--88},
  publisher = {{ACM}},
  month = jun,
  year      = {2010},
  url       = {http://doi.acm.org/10.1145/1809049.1809065},
  doi       = {10.1145/1809049.1809065},
  timestamp = {Thu, 28 Jan 2016 09:44:06 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/icac/HoffmannESMA10},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@inproceedings{HBHG_ERSA11,
 author = {J{\"o}rg Henkel and Lars Bauer and Michael H{\"u}bner and Artjom Grudnitsky},
 booktitle = {Proceedings of the International Conference on Engineering of Reconfigurable
Systems and Algorithms (ERSA)},
 date = {2011-07},
 location = {Las Vegas, NV, USA},
 month = {July},
 note = {Invited paper},
 subprojects = {b1},
 title = {{i-Core}: A run-time adaptive processor for embedded multi-core systems},
 year = {2011}
}


@inproceedings{Gangadharan:2014,
  author    = {Deepak Gangadharan and
               Ericles Rodrigues Sousa and
               Vahid Lari and
               Frank Hannig and
               J{\"{u}}rgen Teich},
  title     = {Application-driven reconfiguration of shared resources for timing
               predictability of {MPSoC} platforms},
  booktitle = ASSC,
  pages     = {398--403},
  month = nov,
  publisher = {{IEEE}},
  year      = {2014},
  url       = {http://dx.doi.org/10.1109/ACSSC.2014.7094471},
  doi       = {10.1109/ACSSC.2014.7094471},
  timestamp = {Wed, 02 Mar 2016 12:05:13 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/acssc/GangadharanSLHT14},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@misc{karlrupp,
	title={40 Years of Microprocessor Trend Data},
	author={Rupp, Karl},
	year={2015},
	howpublished={\url{	https://www.karlrupp.net/2015/06/40-years-of-microprocessor-trend-data/}},
	note = {Accessed: 2017-06-10}}



@misc{aeroflex2009leon,
	title={Leon3 processor},
	author={Gaisler, Aeroflex},
	year={2010},
    howpublished={\url{	http://www.gaisler.com/doc/leon3_product_sheet.pdf}},
     note = {Accessed: 2016-09-25}}


@incollection{Danek2013,
	author={Dan{\v{e}}k, Martin
	and Kafka, Leo{\v{s}}
	and Kohout, Luk{\'a}{\v{s}}
	and S{\'y}kora, Jaroslav
	and Bartosi{\'{n}}ski, Roman},
	title={The LEON3 Processor},
	bookTitle={{UTLEON3}: Exploring Fine-Grain Multi-Threading in {FPGAs}},
	chapter = {2},
	year={2013},
	publisher={Springer},
	pages={9--14}
}


@inproceedings{buchwald:2015,
  author    = {Sebastian Buchwald and
               Manuel Mohr and
               Andreas Zwinkau},
  title     = {Malleable Invasive Applications},
  booktitle = {Gemeinsamer Tagungsband der Workshops der Tagung Software Engineering},
  series    = {{CEUR} Workshop Proceedings},
  volume    = {1337},
  month = mar,
  pages     = {123--126},
  publisher = {CEUR-WS.org},
  year      = {2015},
  url       = {http://ceur-ws.org/Vol-1337/paper22.pdf},
  timestamp = {Mon, 30 May 2016 16:28:37 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/se/BuchwaldMZ15},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{Tei01,
  author    = {J{\"{u}}rgen Teich},
  title     = {Pareto-Front Exploration with Uncertain Objectives},
  booktitle = EMO,
  series    = {Lecture Notes in Computer Science},
  volume    = {1993},
  pages     = {314--328},
  publisher = {Springer},
  year      = {2001},
  url       = {http://dx.doi.org/10.1007/3-540-44719-9_22},
  doi       = {10.1007/3-540-44719-9_22},
  timestamp = {Wed, 22 Jun 2011 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/emo/Teich01},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{PRET1,
  author    = {Ben Lickly and
               Isaac Liu and
               Sungjun Kim and
               Hiren D. Patel and
               Stephen A. Edwards and
               Edward A. Lee},
  title     = {Predictable programming on a precision timed architecture},
  booktitle =CASES,
  pages     = {137--146},
  publisher = {{ACM}},
  year      = {2008},
  url       = {http://doi.acm.org/10.1145/1450095.1450117},
  doi       = {10.1145/1450095.1450117},
  timestamp = {Mon, 27 Oct 2008 10:28:03 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/cases/LicklyLKPEL08},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}


@article{MERASA,
  author    = {Theo Ungerer and
               Francisco J. Cazorla and
               Pascal Sainrat and
               Guillem Bernat and
               Zlatko Petrov and
               Christine Rochange and
               Eduardo Qui{\~{n}}ones and
               Mike Gerdes and
               Marco Paolieri and
               Julian Wolf and
               Hugues Cass{\'{e}} and
               Sascha Uhrig and
               Irakli Guliashvili and
               Michael Houston and
               Florian Kluge and
               Stefan Metzlaff and
               J{\"{o}}rg Mische},
  title     = {Merasa: Multicore Execution of Hard Real-Time Applications Supporting
               Analyzability},
  journal   = IEEE_MICRO,
  volume    = {30},
  number    = {5},
  pages     = {66--75},
  year      = {2010},
  url       = {http://dx.doi.org/10.1109/MM.2010.78},
  doi       = {10.1109/MM.2010.78},
  timestamp = {Wed, 09 Dec 2015 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/micro/UngererCSBPRQGPWCUGHKMM10},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}



@article{TCPA:TODAES,
  author    = {Frank Hannig and
               Vahid Lari and
               Srinivas Boppu and
               Alexandru Tanase and
               Oliver Reiche},
  title     = {Invasive Tightly-Coupled Processor Arrays: {A} Domain-Specific Architecture/Compiler
               Co-Design Approach},
  journal   = ACM_TECS,
  volume    = {13},
  number    = {4s},
  pages     = {133:1--133:29},
  year      = {2014},
  url       = {http://doi.acm.org/10.1145/2584660},
  doi       = {10.1145/2584660},
  timestamp = {Thu, 07 May 2015 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/tecs/HannigLBTR14},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{Lari:power,
  author    = {Vahid Lari and
               Shravan Muddasani and
               Srinivas Boppu and
               Frank Hannig and
               Moritz Schmid and
               J{\"{u}}rgen Teich},
  title     = {Hierarchical power management for adaptive tightly-coupled processor
               arrays},
  journal   = ACM_TODAES,
  volume    = {18},
  number    = {1},
  pages     = {2},
  year      = {2012},
  url       = {http://doi.acm.org/10.1145/2390191.2390193},
  doi       = {10.1145/2390191.2390193},
  timestamp = {Wed, 13 Feb 2013 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/todaes/LariMBHST12},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{TCPA:FSM,
  author    = {Vahid Lari and
               Frank Hannig and
               J{\"{u}}rgen Teich},
  title     = {Distributed Resource Reservation in Massively Parallel Processor Arrays},
  booktitle = RAW,
  pages     = {318--321},
  month = may,
  publisher = {{IEEE}},
  year      = {2011},
  url       = {http://dx.doi.org/10.1109/IPDPS.2011.157},
  doi       = {10.1109/IPDPS.2011.157},
  timestamp = {Sun, 03 Aug 2014 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/ipps/LariHT11},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{TCPA:controller2011,
  author    = {Vahid Lari and
               Andriy Narovlyanskyy and
               Frank Hannig and
               J{\"{u}}rgen Teich},
  title     = {Decentralized dynamic resource management support for massively parallel
               processor arrays},
  booktitle = ASAP,
  pages     = {87--94},
  publisher = {{IEEE}},
  year      = {2011},
  url       = {http://dx.doi.org/10.1109/ASAP.2011.6043240},
  doi       = {10.1109/ASAP.2011.6043240},
  timestamp = {Thu, 03 Dec 2015 16:23:39 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/asap/LariNHT11},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@techreport{TaihuLight,
 author = {Dongarra, Jack},
 institution = {University of Tennessee},
 month = jun,
 title = {Report on the {Sunway TaihuLight} System},
 year = {2016}
}

@misc{Top500,
 author = {Strohmaier, Erich and Dongarra, Jack and Simon, Horst},
 howpublished = {\url{http://www.top500.org/lists/2016/06/}},
 note = {Accessed: 2016-07-18},
 publisher = {ISC},
 title = {TOP 10 Sites for {June} 2016},
 year = {2016}
}

@inproceedings{kilocore,
 author = {Bohnenstiehl, Brent and  Stillmaker, Aaron and   Pimentel, Jon and   Andreas, Timothy and   Liu, Bin and  Tran, Anh and   Adeagbo, Emmanuel and  Baas, Bevan},
 booktitle = {Proceedings of the IEEE HotChips Symposium on High-Performance Chips (HotChips)},
 month = aug,
 publisher = IEEE,	
 title = {KiloCore: A 32 nm 1000-Processor Array},
 doi={10.1145/1999946.1999979}, 
 url={https://doi.org/10.1109/HOTCHIPS.2016.7936218},
 year = {2016}
}

@incollection{Bader2013,
 author = {Bader, Michael
and Bungartz, Hans-Joachim
and Schreiber, Martin},
 doi = {10.1007/978-3-642-35893-7_1},
 isbn = {978-3-642-35893-7},
 pages = {1--12},
 title = {Invasive Computing on High Performance Shared Memory Systems},
 year = {2013},
 crossref = {MulticoreChallenge},
}


@book{MulticoreChallenge,
   booktitle = {Facing the multicore-challenge: {A}spects of new paradigms and technologies in parallel computing},
   editor = {Keller, Rainer and Kramer, David and Weiss, Jan-Philipp},
   publisher = {Springer},
   isbn = {978-3-642-16232-9},
   month = mar,
   year = {2013}
}

@inproceedings{uncore,
  author    = {Hsiang{-}Yun Cheng and
               Jia Zhan and
               Jishen Zhao and
               Yuan Xie and
               Jack Sampson and
               Mary Jane Irwin},
  title     = {Core vs. uncore: {T}he heart of darkness},
  booktitle = DAC,
  pages     = {121:1--121:6},
  publisher = {{ACM}},
  year      = {2015},
  url       = {http://doi.acm.org/10.1145/2744769.2747916},
  doi       = {10.1145/2744769.2747916},
  timestamp = {Tue, 30 Jun 2015 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/dac/ChengZZ0SI15},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@misc{Tilera_100,
 author = {Bob Doud},
 howpublished = {\url{www.tilera.com/files/drim__EZchip_LinleyDataCenterConference_Feb2015_7671.pdf}},
 note = {Accessed: 2016-04-26},
 title = {Accelerating the Data Plane With the {TILE-Mx} Manycore Processor},
 year = {2015}
}

@misc{batten2014energy,
 author = {Batten, Christopher},
 title = {Energy-Efficient Parallel Computer Architecture},
 year = {2014},
 howpublished = {\url{ www.csl.cornell.edu/~cbatten/pdfs/batten-xloops-afrl2014.pdf}},
  note = {Accessed: 2016-08-08}

}


@article{Danowitz:20122,
  author    = {Andrew Danowitz and
               Kyle Kelley and
               James Mao and
               John P. Stevenson and
               Mark Horowitz},
  title     = {{CPU} {DB:} {R}ecording microprocessor history},
  journal   = COMM_ACM,
  volume    = {55},
  number    = {4},
  pages     = {55--63},
  year      = {2012},
  url       = {http://doi.acm.org/10.1145/2133806.2133822},
  doi       = {10.1145/2133806.2133822},
  timestamp = {Fri, 20 Apr 2012 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/cacm/DanowitzKMSH12},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{KnightsLanding16,
  author    = {Avinash Sodani and
               Roger Gramunt and
               Jes{\'{u}}s Corbal and
               Ho{-}Seop Kim and
               Krishna Vinod and
               Sundaram Chinthamani and
               Steven Hutsell and
               Rajat Agarwal and
               Yen{-}Chen Liu},
  title     = {Knights Landing: Second-Generation {Intel Xeon Phi} Product},
  journal   = IEEE_MICRO,
  volume    = {36},
  number    = {2},
  pages     = {34--46},
  year      = {2016},
  url       = {http://dx.doi.org/10.1109/MM.2016.25},
  doi       = {10.1109/MM.2016.25},
  timestamp = {Wed, 27 Apr 2016 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/micro/SodaniGCKVCHAL16},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@inproceedings{dally:2001,
 author = {Dally, William James and Towles, Brian},
  title = {Route Packets, Not Wires: On-chip Inteconnection Networks},
  booktitle =DAC,
  year = {2001},
  isbn = {1-58113-297-2},
  month = jun,
  location = {Las Vegas, Nevada, USA},
  pages = {684--689},
  numpages = {6},
  url = {http://doi.acm.org/10.1145/378239.379048},
  doi = {10.1145/378239.379048},
  acmid = {379048},
  publisher = {ACM}
}


@inproceedings{Schor:2012,
  author    = {Lars Schor and
               Iuliana Bacivarov and
               Devendra Rai and
               Hoeseok Yang and
               Shin{-}Haeng Kang and
               Lothar Thiele},
  title     = {Scenario-based design flow for mapping streaming applications onto
               on-chip many-core systems},
  booktitle = CASES,
  pages     = {71--80},
  month = oct,
  publisher = {{ACM}},
  year      = {2012},
  url       = {http://doi.acm.org/10.1145/2380403.2380422},
  doi       = {10.1145/2380403.2380422},
  timestamp = {Sun, 06 Jan 2013 11:58:11 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/cases/SchorBRYKT12},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{Orsila:2007,
  author    = {Heikki Orsila and
               Tero Kangas and
               Erno Salminen and
               Timo D. H{\"{a}}m{\"{a}}l{\"{a}}inen and
               Marko H{\"{a}}nnik{\"{a}}inen},
  title     = {Automated memory-aware application distribution for Multi-processor
               System-on-Chips},
  journal   = {Journal of Systems Architecture},
  volume    = {53},
  number    = {11},
  pages     = {795--815},
  year      = {2007},
  url       = {http://dx.doi.org/10.1016/j.sysarc.2007.01.013},
  doi       = {10.1016/j.sysarc.2007.01.013},
  timestamp = {Thu, 30 Aug 2007 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/jsa/OrsilaKSHH07},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{Choi:2012,
  author    = {Junchul Choi and
               Hyunok Oh and
               Sungchan Kim and
               Soonhoi Ha},
  title     = {Executing synchronous dataflow graphs on a {SPM}-based multicore architecture},
  booktitle = DAC,
  pages     = {664--671},
  publisher = {{ACM}},
  year      = {2012},
  url       = {http://doi.acm.org/10.1145/2228360.2228480},
  doi       = {10.1145/2228360.2228480},
  timestamp = {Fri, 01 Jun 2012 10:36:29 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/dac/ChoiOKH12},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{bbw08,
  author    = {Eduardo Wenzel Bri{\~{a}}o and
               Daniel Barcelos and
               Fl{\'{a}}vio Rech Wagner},
  title     = {Dynamic Task Allocation Strategies in {MPSoC} for Soft Real-time Applications},
  booktitle = DATE,
  publisher = {{ACM}},
  year      = {2008},
  pages = {1386--1389},
  month 	=mar,
  url       = {http://dx.doi.org/10.1109/DATE.2008.4484934},
  doi       = {10.1109/DATE.2008.4484934},
  timestamp = {Wed, 11 Nov 2015 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/date/BriaoBW08},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{Chou:2008,
  author    = {Chen{-}Ling Chou and
               {\"{U}}mit Y. Ogras and
               Radu Marculescu},
  title     = {Energy- and Performance-Aware Incremental Mapping for Networks on
               Chip With Multiple Voltage Levels},
  journal   = IEEE_TCAD,
  volume    = {27},
  number    = {10},
  pages     = {1866--1879},
  year      = {2008},
  url       = {http://dx.doi.org/10.1109/TCAD.2008.2003301},
  doi       = {10.1109/TCAD.2008.2003301},
  timestamp = {Fri, 20 Mar 2009 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/tcad/ChouOM08},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{weija:2010,
  author    = {Weijia Che and
  Karam S. Chatha},
  title     = {Scheduling of synchronous data flow models on scratchpad memory based
  embedded processors},
  booktitle = ICCAD,
  month = nov,
  pages     = {205--212},
  publisher = {{IEEE}},
  year      = {2010},
  url       = {http://dx.doi.org/10.1109/ICCAD.2010.5654150}
}

@article{ngo2015move,
title={Move Based Algorithm for Runtime Mapping of Dataflow Actors on Heterogeneous {MPSoCs}},
author={Ngo, Thanh Dinh and Martin, Kevin JM and Diguet, Jean-Philippe},
journal={Journal of Signal Processing Systems},
pages={1--18},
year={2015},
publisher={Springer}
}

@article{Wilhelm:2008,
 acmid = {1347389},
 address = {New York, NY, USA},
 articleno = {36},
 author = {Wilhelm, Reinhard and Engblom, Jakob and Ermedahl, Andreas and Holsti, Niklas and Thesing, Stephan and Whalley, David and Bernat, Guillem and Ferdinand, Christian and Heckmann, Reinhold and Mitra, Tulika and Mueller, Frank and Puaut, Isabelle and Puschner, Peter and Staschulat, Jan and Stenstr\"{o}m, Per},
 doi = {10.1145/1347375.1347389},
   url       = {http://doi.acm.org/10.1145/1347375.1347389},
 issn = {1539-9087},
 issue_date = {April 2008},
 journal =ACM_TECS,
 keyword = {Hard real time, worst-case execution times},
 link = {http://doi.acm.org/10.1145/1347375.1347389},
 month = may,
 number = {3},
 numpages = {53},
 pages = {36:1--36:53},
 publisher = ACM
 title = {The Worst-case Execution-time Problem - Overview of Methods and Survey of Tools},
 volume = {7},
 year = {2008}
}


@inproceedings{LGH:2008,
  author    = {Martin Lukasiewycz and
               Michael Gla{\ss} and
               Christian Haubelt and
               J{\"{u}}rgen Teich},
  title     = {Efficient symbolic multi-objective design space exploration},
  booktitle = ASPDAC,
  pages     = {691--696},
  publisher = {{IEEE}},
  year      = {2008},
  url       = {http://dx.doi.org/10.1109/ASPDAC.2008.4484040},
  doi       = {10.1109/ASPDAC.2008.4484040},
  timestamp = {Fri, 20 May 2016 11:45:51 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/aspdac/LukasiewyczGHT08},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{thermal_channel,
  author    = {Ramya Jayaram Masti and
               Devendra Rai and
               Aanjhan Ranganathan and
               Christian M{\"{u}}ller and
               Lothar Thiele and
               Srdjan Capkun},
  title     = {Thermal Covert Channels on Multi-core Platforms},
  booktitle = {Proceedings of the {USENIX} Security Symposium (USENIX)},
  pages     = {865--880},
  month = aug,
  publisher = {{USENIX}},
  year      = {2015},
  url       = {https://www.usenix.org/conference/usenixsecurity15/technical-sessions/presentation/masti},
  timestamp = {Thu, 20 Aug 2015 14:06:34 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/uss/MastiRRMTC15},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{thiele2000real,
	title={Real-time calculus for scheduling hard real-time systems},
	author={Thiele, Lothar and Chakraborty, Samarjit and Naedele, Martin},
	booktitle=ISCAS,
	volume={4},
	pages={101--104},
	year={2000},
	url={https://doi.org/10.1109/ISCAS.2000.858698},
	doi={10.1109/ISCAS.2000.858698},
	organization=IEEE
}

@inproceedings{de_souza_carvalho_dynamic_2010,
  author    = {Marcelo Mandelli and
               Luciano Ost and
               Everton Carara and
               Guilherme Guindani and
               Thiago Gouvea and
               Guilherme Medeiros and
               Fernando Gehm Moraes},
  title     = {Energy-aware dynamic task mapping for {NoC}-based {MPSoCs}},
  booktitle = ISCAS,
  publisher = {{IEEE}},
  year      = {2011},
  url       = {http://dx.doi.org/10.1109/ISCAS.2011.5937903},
  doi       = {10.1109/ISCAS.2011.5937903},
  timestamp = {Fri, 20 May 2016 09:36:47 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/iscas/MandelliOCGGMM11},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{bertels_providing_2006,
  author    = {Nikolay Kavaldjiev and
               Gerard J. M. Smit and
               Pascal T. Wolkotte and
               Pierre G. Jansen},
  title     = {Providing {QoS} Guarantees in a {NoC} by Virtual Channel Reservation},
  booktitle = {Proceedings of the International
  Workshop  on Reconfigurable Computing: Architectures and Applications (ARC)},
               month = mar,
  series    = {Lecture Notes in Computer Science},
  volume    = {3985},
  pages     = {299--310},
  publisher = {Springer},
  year      = {2006},
  url       = {http://dx.doi.org/10.1007/11802839_38},
  doi       = {10.1007/11802839_38},
  timestamp = {Thu, 28 Jun 2007 14:49:48 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/arc/KavaldjievSWJ06},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{diemer_efficient_2010,
  author    = {Jonas Diemer and
               Rolf Ernst and
               Michael Kauschke},
  title     = {Efficient throughput-guarantees for latency-sensitive networks-on-chip},
  booktitle = ASPDAC,
  pages     = {529--534},
  publisher = {{IEEE}},
  year      = {2010},
  url       = {http://dx.doi.org/10.1109/ASPDAC.2010.5419828},
  doi       = {10.1109/ASPDAC.2010.5419828},
  timestamp = {Fri, 20 May 2016 11:34:47 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/aspdac/DiemerEK10},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{KHKT06c,
  author    = {Dmitrij Kissler and
               Frank Hannig and
               Alexey Kupriyanov and
               J{\"{u}}rgen Teich},

  title     = {A highly parameterizable parallel processor array architecture},
  booktitle = FPT,
  pages     = {105--112},
  month = dec,
  publisher = {{IEEE}},
  year      = {2006},
  url       = {http://dx.doi.org/10.1109/FPT.2006.270293},
  doi       = {10.1109/FPT.2006.270293},
  timestamp = {Thu, 22 Nov 2012 17:50:15 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/fpt/KisslerHKT06},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{mello_virtual_2005,
  author    = {Aline Mello and
               Leonel Tedesco and
               Ney Calazans and
               Fernando Moraes},
  title     = {Virtual channels in networks on chip: implementation and evaluation
               on hermes {NoC}},
  booktitle =SBCCI,
  pages     = {178--183},
  publisher = {{ACM}},
  year      = {2005},
  url       = {http://doi.acm.org/10.1145/1081081.1081128},
  doi       = {10.1145/1081081.1081128},
  timestamp = {Thu, 24 May 2007 09:32:11 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/sbcci/MelloTCM05},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{Dall'Osso:2003,
  author    = {Matteo Dall'Osso and
               Gianluca Biccari and
               Luca Giovannini and
               Davide Bertozzi and
               Luca Benini},
  title     = {Xpipes: {A} latency insensitive parameterized network-on-chip architecture
               for multi-processor SoCs},
  booktitle = ICCD,
  pages     = {45--48},
  publisher = {{IEEE} Computer Society},
  year      = {2012},
  url       = {http://dx.doi.org/10.1109/ICCD.2012.6378615},
  doi       = {10.1109/ICCD.2012.6378615},
  timestamp = {Mon, 22 Sep 2014 16:50:06 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/iccd/DallOssoBGBB12},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{Zvika:2007,
  author    = {Zvika Guz and
               Isask'har Walter and
               Evgeny Bolotin and
               Israel Cidon and
               Ran Ginosar and
               Avinoam Kolodny},
  title     = {Network Delays and Link Capacities in Application-Specific Wormhole
               {NoCs}},
  journal   = {{VLSI} Design},
  volume    = {2007},
  pages     = {90941:1--90941:15},
  year      = {2007},
  url       = {http://dx.doi.org/10.1155/2007/90941},
  doi       = {10.1155/2007/90941},
  timestamp = {Mon, 01 Jun 2015 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/vlsi/GuzWBCGK07},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{Kumar:2002,
  author    = {Kun{-}Chih Chen and
               Shu{-}Yen Lin and
               Wen{-}Chung Shen and
               An{-}Yeu Wu},
  title     = {A scalable built-in self-recovery {(BISR)} {VLSI} architecture and
               design methodology for 2D-mesh based on-chip networks},
  journal   = {Design Autom. for Emb. Sys.},
  volume    = {15},
  number    = {2},
  pages     = {111--132},
  year      = {2011},
  url       = {http://dx.doi.org/10.1007/s10617-011-9074-6},
  doi       = {10.1007/s10617-011-9074-6},
  timestamp = {Tue, 29 Nov 2011 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/dafes/ChenLSW11},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}


@inproceedings{Kavaldjiev04avirtual,
    author = {Nikolay Kavaldjiev and Gerard J. M. Smit and Pierre G. Jansen},
    title = {A virtual channel router for on-chip networks},
    booktitle = {Proceedings of IEEE International SOC Conference},
    year = {2004},
    publisher = {Society Press}
}

@incollection{Tei11,
  author    = {J{\"{u}}rgen Teich and
               J{\"{o}}rg Henkel and
               Andreas Herkersdorf and
               Doris Schmitt{-}Landsiedel and
               Wolfgang Schr{\"{o}}der{-}Preikschat and
               Gregor Snelting},
  editor    = {Michael H{\"{u}}bner and
               J{\"{u}}rgen Becker},
  title     = {Invasive Computing: An Overview},
  booktitle = {Multiprocessor System-on-Chip - Hardware Design and Tool Integration},
  pages     = {241--268},
  publisher = {Springer},
  year      = {2011},
  url       = {http://dx.doi.org/10.1007/978-1-4419-6460-1_11},
  doi       = {10.1007/978-1-4419-6460-1_11},
  timestamp = {Wed, 02 Nov 2011 21:46:54 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/books/sp/hubner2011/TeichHHSSS11},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}


@article{goossens_aethereal_2005,
 abstract = {Many {SoC} applications require guaranteed levels of service and performance. Can networks on chips {(NoCs)} enable such guarantees? Here, the authors demonstrate that the {\AE}thereal network can. Thisparticular {NoC,} developed at Philips Research Laboratories, encompasses hardware, a programming model, and a design flow.},
 author = {Kees Goossens and John Dielissen and Andrei Radulescu},
 doi = {10.1109/MDT.2005.99},
 issn = {0740-7475},
 journal = {{IEEE} Design \& Test},
 shorttitle = {AEthereal Network on Chip},
 title = {{\AE}thereal Network on Chip: Concepts, Architectures, and Implementations},
 url       = {https://doi.org/10.1109/MDT.2005.99},
 doi       = {10.1109/MDT.2005.99},
 year = {2005}
}


@inproceedings{bjerregaard_router_2005,
  author    = {Tobias Bjerregaard and
               Jens Spars{\o}},
  title     = {A Router Architecture for Connection-Oriented Service Guarantees in
               the {MANGO} Clockless Network-on-Chip},
  booktitle =DATE,
  pages     = {1226--1231},
  publisher = {{IEEE}},
month 		=mar,
  year      = {2005},
  url       = {http://dx.doi.org/10.1109/DATE.2005.36},
  doi       = {10.1109/DATE.2005.36},
  timestamp = {Thu, 23 Jun 2016 15:53:29 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/date/BjerregaardS05},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}


@article{dally_virtual-channel_1992,
title = {Virtual-channel flow control},
	issn = {1045-9219},
	  url       = {https://doi.org/10.1109/71.127260},
	doi = {10.1109/71.127260},
	abstract = {{{\textless}p{\textgreater}Network} throughput can be increased by dividing the buffer storage{\textless}br/{\textgreater}associated with each network channel into several virtual channels. Each{\textless}br/{\textgreater}physical channel is associated with several small queues, virtual{\textless}br/{\textgreater}channels, rather than a single deep queue. The virtual channels{\textless}br/{\textgreater}associated with one physical channel are allocated independently but{\textless}br/{\textgreater}compete with each other for physical bandwidth. Virtual channels{\textless}br/{\textgreater}decouple buffer resources from transmission resources. This decoupling{\textless}br/{\textgreater}allows active messages to pass blocked messages using network bandwidth{\textless}br/{\textgreater}that would otherwise be left idle. The paper studies the performance of{\textless}br/{\textgreater}networks using virtual channels using both analysis and {simulation.{\textless}br/{\textgreater}These} studies show that virtual channels increase network throughput, by{\textless}br/{\textgreater}a factor of four for 10-stage networks, and reduce the dependence of{\textless}br/{\textgreater}throughput on the depth of the network{\textless}/p{\textgreater}},
	journal = {Parallel and Distributed Systems},
	author = {Dally, William James },
	year = {1992},
	keywords = {active messages, buffer resources, buffer storage, flow control, multiprocessor interconnection networks, network bandwidth, network channel, network throughput, performance, performance evaluation, physical bandwidth, physical channel, queueing theory, queues, simulation, storage allocation, storage management, transmission resources, virtual channels, virtual storage},
}

@article{benini_networks_2002,
  author    = {Luca Benini and
               Giovanni De Micheli},
  title     = {Networks on Chips: {A} New {SoC} Paradigm},
  journal   = {{IEEE} Computer},
  volume    = {35},
  number    = {1},
  pages     = {70--78},
  year      = {2002},
  url       = {http://dx.doi.org/10.1109/2.976921},
  doi       = {10.1109/2.976921},
  timestamp = {Wed, 16 Dec 2015 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/computer/BeniniM02},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{howard_48-core_2010,
  author    = {Jason Howard and
               Saurabh Dighe and
               Yatin Hoskote and
               Sriram R. Vangal and
               David Finan and
               Gregory Ruhl and
               David Jenkins and
               Howard Wilson and
               Nitin Borkar and
               Gerhard Schrom and
               Fabric Pailet and
               Shailendra Jain and
               Tiju Jacob and
               Satish Yada and
               Sraven Marella and
               Praveen Salihundam and
               Vasantha Erraguntla and
               Michael Konow and
               Michael Riepen and
               Guido Droege and
               Joerg Lindemann and
               Matthias Gries and
               Thomas Apel and
               Kersten Henriss and
               Tor Lund{-}Larsen and
               Sebastian Steibl and
               Shekhar Borkar and
               Vivek De and
               Rob F. Van der Wijngaart and
               Timothy G. Mattson},
  title     = {A 48-Core {IA-32} message-passing processor with {DVFS} in 45nm {CMOS}},
  booktitle = {{IEEE} International Solid-State Circuits Conference, {ISSCC} 2010,
               Digest of Technical Papers, San Francisco, CA, USA, 7-11 February,
               2010},
  pages     = {108--109},
  publisher = {{IEEE}},
  year      = {2010},
  url       = {http://dx.doi.org/10.1109/ISSCC.2010.5434077},
  doi       = {10.1109/ISSCC.2010.5434077},
  timestamp = {Tue, 18 Oct 2011 15:16:07 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/isscc/HowardDHVFRJWBSPJJYMSEKRDLGAHLSBDWM10},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@book{voros_dynamic_2009,
 author = {Nikolaos Voros and Alberto Rosti and Michael H\"{u}bner},
 isbn = {9789048124268},
 publisher = {Springer},
 shorttitle = {Dynamic System Reconfiguration in Heterogeneous Platforms},
 title = {Dynamic System Reconfiguration in Heterogeneous Platforms: The {MORPHEUS} Approach},
 year = {2009}
}

@inproceedings{smit_overview_2005,
 abstract = {{{\textless}p{\textgreater}In} this paper an overview of the {EU-FP6} "smart chips for smart surroundings" {(4S)} project is given. The overall mission of the {4S} project is to define and develop efficient (ultra low-power), flexible, reconfigurable core building blocks, including the supporting tools, for future ambient systems. Dynamic reconfiguration offers the flexibility and adaptability needed for future ambient devices, it provides the efficiency needed for these systems, it enables systems that can adapt to rapidly changing environmental conditions, it enables communication over heterogeneous wireless networks, and it reduces risks: reconfigurable systems can adapt to standards that may vary from place to place or standards that have changed during and after product development.{\textless}/p{\textgreater}},
 author = {G. Smit and E. Schuler and J. Becker and J. Quevremont and W. Brugger},
 booktitle = {ISSOC},
 doi = {10.1109/ISSOC.2005.1595647},
 title = {Overview of the {4S} Project},
 year = {2005}
}

@conference{carvalho2009evaluation,
 author = {Carvalho, E. and Marcon, C. and Calazans, N. and Moraes, F.},
 booktitle = {System-on-Chip, 2009. SOC 2009. International Symposium on},
 organization = {IEEE},
 title = {Evaluation of static and dynamic task mapping algorithms in {NoC}-based {MPSoCs}},
 year = {2009}
}


@inproceedings{FaruqueKH08,
  author    = {Mohammad Abdullah Al Faruque and
               Rudolf Krist and
               J{\"{o}}rg Henkel},
  title     = {{ADAM:} run-time agent-based distributed application mapping for on-chip
               communication},
  booktitle =DAC,
  pages     = {760--765},
  publisher = {{ACM}},
  year      = {2008},
  url       = {http://doi.acm.org/10.1145/1391469.1391664},
  doi       = {10.1145/1391469.1391664},
  timestamp = {Wed, 30 Nov 2011 16:28:52 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/dac/FaruqueKH08},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{li2010random,
  author    = {Keqin Li},
  title     = {A Random-Walk-Based Dynamic Tree Evolution Algorithm with Exponential
               Speed of Convergence to Optimality on Regular Networks},
  booktitle = FCST,
  pages     = {80--85},
  publisher = {{IEEE}},
  year      = {2009},
  url       = {http://dx.doi.org/10.1109/FCST.2009.74},
  doi       = {10.1109/FCST.2009.74},
  timestamp = {Mon, 23 May 2016 12:39:14 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/fcst/Li09},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{wang2005power,
  author    = {Hangsheng Wang and
               Li{-}Shiuan Peh and
               Sharad Malik},
  title     = {Power-driven Design of Router Microarchitectures in On-chip Networks},
  booktitle = MICRO,
  pages     = {105--116},
  publisher = {{ACM/IEEE} Computer Society},
  year      = {2003},
  url       = {http://dx.doi.org/10.1109/MICRO.2003.1253187},
  doi       = {10.1109/MICRO.2003.1253187},
  timestamp = {Thu, 18 Sep 2014 16:58:21 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/micro/WangPM03},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@conference{vangal200780,
 author = {Vangal, S. and Howard, J. and Ruhl, G. and Dighe, S. and Wilson, H. and Tschanz, J. and Finan, D. and Iyer, P. and Singh, A. and Jacob, T. and others},
 booktitle = {Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International},
 isbn = {1424408539},
 issn = {0193-6530},
 organization = {IEEE},
 title = {An 80-tile 1.28 TFLOPS network-on-chip in 65nm CMOS},
 year = {2007}
}


@article{Chou_Marculescu_2010,
  author    = {Chen{-}Ling Chou and
               Radu Marculescu},
  title     = {Run-Time Task Allocation Considering User Behavior in Embedded Multiprocessor
               Networks-on-Chip},
  journal   = IEEE_TCAD,
  volume    = {29},
  number    = {1},
  pages     = {78--91},
  year      = {2010},
  url       = {http://dx.doi.org/10.1109/TCAD.2009.2034348},
  doi       = {10.1109/TCAD.2009.2034348},
  timestamp = {Wed, 17 Feb 2010 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/tcad/ChouM10},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{skk91,
  author    = {Dipak Sitaram and
               Israel Koren and
               C. Mani Krishna},
  title     = {A Random Distributed Algorithm to Embed Trees in Partially Faulty
               Processor Arrays},
  journal   = {J. Parallel Distrib. Comput.},
  volume    = {12},
  number    = {1},
  pages     = {1--11},
  year      = {1991},
  url       = {http://dx.doi.org/10.1016/0743-7315(91)90024-4},
  doi       = {10.1016/0743-7315(91)90024-4},
  timestamp = {Fri, 09 Sep 2011 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/jpdc/SitaramKK91},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{lk05,
  author    = {Keqin Li},
  title     = {Design and analysis of asymptotically optimal randomized tree embedding
               algorithms in static networks},
  journal   = {Perform. Eval.},
  volume    = {60},
  number    = {1-4},
  pages     = {141--163},
  year      = {2005},
  url       = {http://dx.doi.org/10.1016/j.peva.2004.10.014},
  doi       = {10.1016/j.peva.2004.10.014},
  timestamp = {Thu, 07 Jul 2005 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/pe/Li05},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@phdthesis{johnson1973near,
 author = {Johnson, D.S.},
 school = {Massachusetts Institute of Technology},
 title = {Near-optimal bin packing algorithms},
 year = {1973}
}


@inproceedings{zhu2007performance,
  author    = {Haibo Zhu and
               Partha Pratim Pande and
               Cristian Grecu},
  title     = {Performance Evaluation of Adaptive Routing Algorithms for achieving
               Fault Tolerance in {NoC} Fabrics},
  booktitle =ASAP,
  pages     = {42--47},
  publisher = {{IEEE} Computer Society},
  year      = {2007},
  url       = {http://dx.doi.org/10.1109/ASAP.2007.4429956},
  doi       = {10.1109/ASAP.2007.4429956},
  timestamp = {Thu, 03 Dec 2015 16:23:37 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/asap/ZhuPG07},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{dick1998tgff,
  author    = {Robert P. Dick and
               David L. Rhodes and
               Wayne H. Wolf},
  title     = {{TGFF:} task graphs for free},
  booktitle = CODES,
  pages     = {97--101},
  month = mar,
  publisher = {{IEEE}},
  year      = {1998},
  url       = {http://doi.acm.org/10.1145/278241.278309},
  doi       = {10.1145/278241.278309},
  timestamp = {Tue, 02 Aug 2016 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/codes/DickRW98},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{BTT:98,
  author    = {Tobias Blickle and
               J{\"{u}}rgen Teich and
               Lothar Thiele},
  title     = {System-Level Synthesis Using Evolutionary Algorithms},
  journal   = {Design Automation for Embedded Systems},
  volume    = {3},
  number    = {1},
  pages     = {23--58},
  year      = {1998},
  month =jan,
  url       = {http://dx.doi.org/10.1023/A:1008899229802},
  doi       = {10.1023/A:1008899229802},
  timestamp = {Thu, 01 Dec 2011 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/dafes/BlickleTT98},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}



@article{benini2002networks,
  author    = {Luca Benini and
               Giovanni De Micheli},
  title     = {Networks on Chips: {A} New SoC Paradigm},
  journal   = {{IEEE} Computer},
  volume    = {35},
  number    = {1},
  pages     = {70--78},
  year      = {2002},
  url       = {http://dx.doi.org/10.1109/2.976921},
  doi       = {10.1109/2.976921},
  timestamp = {Wed, 16 Dec 2015 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/computer/BeniniM02},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{pande2005design,
  author    = {Partha Pratim Pande and
               Cristian Grecu and
               Andr{\'{e}} Ivanov and
               Resve A. Saleh and
               Giovanni De Micheli},
  title     = {Design, Synthesis, and Test of Networks on Chips},
  journal   = {{IEEE} Design {\&} Test of Computers},
  volume    = {22},
  number    = {5},
  pages     = {404--413},
  year      = {2005},
  url       = {http://doi.ieeecomputersociety.org/10.1109/MDT.2005.108},
  doi       = {10.1109/MDT.2005.108},
  timestamp = {Mon, 26 Jun 2006 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/dt/PandeGISM05},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{jantsch2002network,
author={S. Kumar and A. Jantsch and J. P. Soininen and M. Forsell and M. Millberg and J. Oberg and K. Tiensyrja and A. Hemani},
booktitle=ISVLSI,
title={A network on chip architecture and design methodology},
year={2002},
pages={105-112},
keywords={application specific integrated circuits;integrated circuit design;multiprocessor interconnection networks;parallel architectures;resource allocation;FPGA;OSI protocol stack;architectural level design integration;custom hardware block;data link layer;design methodology;direct 2-D mesh switch layout;high performance multi-processors;intellectual property block;memory;mesh interconnection topology;network layer;network on chip architecture;packet switched platform;physical layer;processor core;processor like resources;single chip systems;Communication switching;Computer architecture;Concrete;Design methodology;Field programmable gate arrays;Hardware;Network-on-a-chip;Packet switching;Shape;Switches},
doi={10.1109/ISVLSI.2002.1016885},
month={}
}

@inproceedings{sylvester1998getting,
  author    = {Dennis Sylvester and
               Kurt Keutzer},
  title     = {Getting to the bottom of deep submicron {II:} a global wiring paradigm},
  booktitle = {{ISPD}},
  pages     = {193--200},
  year      = {1999},
  url       = {http://doi.acm.org/10.1145/299996.300073},
  doi       = {10.1145/299996.300073},
  timestamp = {Wed, 21 Aug 2002 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/ispd/SylvesterK99},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@article{allan2008international,
 author = {Allan, A.},
 title = {International Technology Roadmap for Semiconductors},
 year = {2008}
}


@article{Tei08,
  AUTHOR             = {{Teich}, {J{\"u}rgen}},
  JOURNAL            = IT,
  PUBLISHER          = {Oldenbourg, M{\"u}nchen},
  TITLE              = {Invasive Algorithms and Architectures},
  VOLUME             = {50},
  NUMBER            = {5},
  PAGES              = {300-310},
   url       = {https://doi.org/10.1524/itit.2008.0499},
   doi       = {10.1524/itit.2008.0499},
  YEAR               = {2008}
}

@inproceedings{routing03,
  author    = {Jingcao Hu and
               Radu Marculescu},
  title     = {Exploiting the Routing Flexibility for Energy/Performance Aware Mapping
               of Regular {NoC} Architectures},
  booktitle =DATE,
month =mar,
  pages     = {10688--10693},
  publisher = {{IEEE}},
  year      = {2003},
  url       = {http://doi.ieeecomputersociety.org/10.1109/DATE.2003.10214},
  doi       = {10.1109/DATE.2003.10214},
  timestamp = {Mon, 09 Nov 2015 15:56:24 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/date/HuM03},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{vitkovski2004low,
  author    = {Arseni Vitkovski and
               Axel Jantsch and
               Robert Lauter and
               Raimo Haukilahti and
               Erland Nilsson},
  title     = {Low-power and error protection coding for network-on-chip traffic},
  journal   = {{IET} Computers {\&} Digital Techniques},
  volume    = {2},
  number    = {6},
  pages     = {483--492},
  year      = {2008},
  url       = {http://dx.doi.org/10.1049/iet-cdt:20050060},
  doi       = {10.1049/iet-cdt:20050060},
  timestamp = {Wed, 22 Jun 2011 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/iet-cdt/VitkovskiJLHN08},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@article{kumar2004packet,
 author = {Kumar, S.},
 journal = {Networks on chip},
 publisher = {Springer},
 title = {On packet switched networks for on-chip communication},
 year = {2004}
}


@article{grecu2005timing,
  author    = {Cristian Grecu and
               Partha Pratim Pande and
               Andr{\'{e}} Ivanov and
               Res Saleh},
  title     = {Timing analysis of network on chip architectures for {MP-SoC} platforms},
  journal   = {Microelectronics Journal},
  volume    = {36},
  number    = {9},
  pages     = {833--845},
  year      = {2005},
  url       = {http://dx.doi.org/10.1016/j.mejo.2005.03.006},
  doi       = {10.1016/j.mejo.2005.03.006},
  timestamp = {Mon, 26 Mar 2007 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/mj/GrecuPIS05},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{karim,
  author    = {Faraydon Karim and
               Anh Nguyen and
               Sujit Dey},
  title     = {An Interconnect Architecture for Networking Systems on Chips},
  journal   = {{IEEE} Micro},
  volume    = {22},
  number    = {5},
  pages     = {36--45},
  year      = {2002},
  url       = {http://dx.doi.org/10.1109/MM.2002.1044298},
  doi       = {10.1109/MM.2002.1044298},
  timestamp = {Wed, 09 Dec 2015 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/micro/KarimND02},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@article{bertozzi2004xpipes,
 author = {Bertozzi, D. and Benini, L.},
 journal = {IEEE Circuits and Systems Magazine},
 number = {2},
 title = {Xpipes: A network-on-chip architecture for gigascale systems-on-chip},
 volume = {4},
 year = {2004}
}


@inproceedings{carvalho2007heuristics,
  author    = {Ewerson Carvalho and
               Ney Calazans and
               Fernando Moraes},
  title     = {Heuristics for Dynamic Task Mapping in {NoC}-based Heterogeneous {MPSoCs}},
  booktitle = {Proceedings of the International Workshop on Rapid System Prototyping (RSP)},
  pages     = {34--40},
  month = may,
  publisher = {{IEEE}},
  year      = {2007},
  url       = {http://dx.doi.org/10.1109/RSP.2007.26},
  doi       = {10.1109/RSP.2007.26},
  timestamp = {Tue, 19 May 2015 17:01:11 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/rsp/CarvalhoCM07},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{faruque08,
  author    = {Mohammad Abdullah Al Faruque and
               Rudolf Krist and
               J{\"{o}}rg Henkel},
  title     = {{ADAM:} run-time agent-based distributed application mapping for on-chip
               communication},
  booktitle = DAC,
  pages     = {760--765},
  publisher = {{ACM}},
  year      = {2008},
  url       = {http://doi.acm.org/10.1145/1391469.1391664},
  doi       = {10.1145/1391469.1391664},
  timestamp = {Wed, 30 Nov 2011 16:28:52 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/dac/FaruqueKH08},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{faruque07,
  author    = {Mohammad Abdullah Al Faruque and
               Thomas Ebi and
               J{\"{o}}rg Henkel},
  title     = {Run-time adaptive on-chip communication scheme},
  booktitle = ICCAD,
  pages     = {26--31},
  month = nov,
  publisher = {{IEEE}},
  year      = {2007},
  url       = {http://dx.doi.org/10.1109/ICCAD.2007.4397239},
  doi       = {10.1109/ICCAD.2007.4397239},
  timestamp = {Thu, 30 Apr 2015 18:34:23 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/iccad/FaruqueEH07},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}



@inproceedings{nollet05,
  author    = {Vincent Nollet and
               Th{\'{e}}odore Marescaux and
               Prabhat Avasare and
               Jean{-}Yves Mignolet},
  title     = {Centralized Run-Time Resource Management in a Network-on-Chip Containing
               Reconfigurable Hardware Tiles},
  booktitle = DATE,
  pages     = {234--239},
  publisher = {{IEEE}},
 month = mar,
  year      = {2005},
  url       = {http://dx.doi.org/10.1109/DATE.2005.91},
  doi       = {10.1109/DATE.2005.91},
  timestamp = {Thu, 23 Jun 2016 15:53:29 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/date/NolletMAM05},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{briao-dynamic,
  author    = {Eduardo Wenzel Bri{\~{a}}o and
               Daniel Barcelos and
               Fl{\'{a}}vio Rech Wagner},
  title     = {Dynamic Task Allocation Strategies in {MPSoC} for Soft Real-time Applications},
  booktitle = DATE,
  pages     = {1386--1389},
  month =mar,
  publisher = {{ACM}},
  year      = {2008},
  url       = {http://dx.doi.org/10.1109/DATE.2008.4484934},
  doi       = {10.1109/DATE.2008.4484934},
  timestamp = {Wed, 11 Nov 2015 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/date/BriaoBW08},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{li05,
  author    = {Keqin Li},
  title     = {Design and analysis of asymptotically optimal randomized tree embedding algorithms in static networks},
  journal   = {Perform. Eval.},
  volume    = {60},
  number    = {1-4},
  pages     = {141--163},
  year      = {2005},
  url       = {http://dx.doi.org/10.1016/j.peva.2004.10.014},
  doi       = {10.1016/j.peva.2004.10.014},
  timestamp = {Thu, 07 Jul 2005 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/pe/Li05},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{abdallah07,
  author    = {Sherief Abdallah and
               Victor R. Lesser},
  title     = {Multiagent reinforcement learning and self-organization in a network
               of agents},
  booktitle = {Proceedings of International Joint Conference on Autonomous Agents and Multiagent
               Systems (AAMAS)},
  pages     = {39},
  month = may,
  publisher = {{IFAAMAS}},
  year      = {2007},
  url       = {http://doi.acm.org/10.1145/1329125.1329172},
  doi       = {10.1145/1329125.1329172},
  timestamp = {Tue, 05 Feb 2008 12:29:51 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/atal/AbdallahL07},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{sitaram91,
  author    = {Dipak Sitaram and
               Israel Koren and
               C. Mani Krishna},
  title     = {A Random Distributed Algorithm to Embed Trees in Partially Faulty
               Processor Arrays},
  journal   = {J. Parallel Distrib. Comput.},
  volume    = {12},
  number    = {1},
  pages     = {1--11},
  year      = {1991},
  url       = {http://dx.doi.org/10.1016/0743-7315(91)90024-4},
  doi       = {10.1016/0743-7315(91)90024-4},
  timestamp = {Fri, 09 Sep 2011 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/jpdc/SitaramKK91},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{hossein09,
  author    = {Mohammad Hosseinabady and
               Jos{\'{e}} L. N{\'{u}}{\~{n}}ez{-}Y{\'{a}}{\~{n}}ez},
  title     = {Run-time resource management in fault-tolerant network on reconfigurable
               chips},
  booktitle = FPL,
  pages     = {574--577},
  publisher = {{IEEE}},
  month = aug,
  year      = {2009},
  url       = {http://dx.doi.org/10.1109/FPL.2009.5272400},
  doi       = {10.1109/FPL.2009.5272400},
  timestamp = {Tue, 26 Apr 2016 13:21:50 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/fpl/HosseinabadyN09},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@conference{WZT2009fpt,
 address = {Sydney, Australia},
 author = {Wildermann, Stefan and Ziermann, Tobias and Teich, J\"urgen},
 booktitle = {The 2009 International Conference on
Field-Programmable Technology (FPT'09)},
 title = {Run-time Mapping of Adaptive Applications onto Homogeneous {NoC}-based Reconfigurable Architectures},
 year = {2009}
}




@inproceedings{chou07,
  author    = {Chen{-}Ling Chou and
               Radu Marculescu},
  title     = {Incremental run-time application mapping for homogeneous NoCs with
               multiple voltage levels},
  booktitle = CODES+ISSS,
  pages     = {161--166},
  month = sep,
  publisher = {{ACM}},
  year      = {2007},
  url       = {http://doi.acm.org/10.1145/1289816.1289857},
  doi       = {10.1145/1289816.1289857},
  timestamp = {Tue, 08 Apr 2008 13:55:54 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/codes/ChouM07},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@unpublished{jFreeChart,
 author = {David Gilbert and Thomas Morgner},
 note = {http://www.jfree.org/},
 title = {Embedded System Synthesis Benchmarks Suite},
 year = {2010}
}

@misc{x10intro,
 author = {Saraswat, Vijay A. and
Tardieu, Olivier and
Grove, David and
Cunningham, David and
Takeuchi, Mikio and
Herta,Benjamin},
 howpublished = {\url{http://x10.sourceforge.net/documentation/intro/2.4.0/html/node5.html}},
 title = {A Brief Introduction To {X10}},
 year = {2013},
 note = {Accessed: 2016-08-26},
}


@article{dasgupta2002,
  author    = {Sanjoy Dasgupta and
               Philip M. Long},
  title     = {Performance guarantees for hierarchical clustering},
  journal   = {Journal of Computer and System Sciences},
  volume    = {70},
  number    = {4},
  pages     = {555--569},
  year      = {2005},
  url       = {http://dx.doi.org/10.1016/j.jcss.2004.10.006},
  doi       = {10.1016/j.jcss.2004.10.006},
  timestamp = {Tue, 19 Jul 2005 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/jcss/DasguptaL05},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@article{kmeans,
 author = {Kanungo, Tapas and Mount, David M. and Netanyahu, Nathan S. and Piatko, Christine D. and Silverman, Ruth and Wu, Angela Y.},
 title = {An Efficient k-Means Clustering Algorithm: Analysis and Implementation},
 journal = {"IEEE Transactions on Pattern Analysis and Machine Intelligence"},
 issue_date = {July 2002},
 volume = {24},
 number = {7},
 month = jul,
 year = {2002},
 issn = {0162-8828},
 pages = {881--892},
 numpages = {12},
 url = {http://dx.doi.org/10.1109/TPAMI.2002.1017616},
 doi = {10.1109/TPAMI.2002.1017616},
 acmid = {628801},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {Pattern recognition, machine learning, data mining, k-means clustering, nearest-neighbor searching, k-d tree, computational geometry, knowledge discovery.},

}


@article{frah06,
  author    = {Gereon Frahling and
               Christian Sohler},
  title     = {A Fast k-Means Implementation Using Coresets},
  journal   = {International Journal of Computational Geometry \& Applications},
  volume    = {18},
  number    = {6},
  pages     = {605--625},
  year      = {2008},
  url       = {http://dx.doi.org/10.1142/S0218195908002787},
  doi       = {10.1142/S0218195908002787},
  timestamp = {Wed, 22 Apr 2009 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/ijcga/FrahlingS08},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@inproceedings{xy09,
 address = {Washington, DC, USA},
 author = {Zhang, Wang and Hou, Ligang and Wang, Jinhui and Geng, Shuqin and Wu, Wuchen},
 booktitle = {GCIS '09: Proceedings of the 2009 WRI Global Congress on Intelligent Systems},
 doi = {http://dx.doi.org/10.1109/GCIS.2009.110},
 isbn = {978-0-7695-3571-5},
 publisher = {IEEE Computer Society},
 title = {Comparison Research between XY and Odd-Even Routing Algorithm of a 2-Dimension 3X3 Mesh Topology Network-on-Chip},
 year = {2009}
}


@inproceedings{Glass92adaptiverouting,
  author    = {Christopher J. Glass and
               Lionel M. Ni},
  title     = {Adaptive Routing in Mesh-Connected Networks},
  booktitle = {Proceedings of the 12th International Conference on Distributed Computing
               Systems, Yokohama, Japan, June 9-12, 1992},
  pages     = {12--19},
  publisher = {{IEEE} Computer Society},
  year      = {1992},
  url       = {http://dx.doi.org/10.1109/ICDCS.1992.235060},
  doi       = {10.1109/ICDCS.1992.235060},
  timestamp = {Wed, 27 Nov 2013 16:54:39 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/icdcs/GlassN92},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{wu2003fault,
  author    = {Jie Wu},
  title     = {A Fault-Tolerant and Deadlock-Free Routing Protocol in 2D Meshes Based
               on Odd-Even Turn Model},
  journal   = IEEE_TOC,
  volume    = {52},
  number    = {9},
  pages     = {1154--1169},
  year      = {2003},
  url       = {http://dx.doi.org/10.1109/TC.2003.1228511},
  doi       = {10.1109/TC.2003.1228511},
  timestamp = {Tue, 22 Dec 2015 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/tc/Wu03},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{glassTurn,
author    = {Christopher J. Glass and
Lionel M. Ni},
title     = {The Turn Model for Adaptive Routing},
journal   = {Journal of the {ACM}},
volume    = {41},
number    = {5},
pages     = {874--902},
year      = {1994},
url       = {http://doi.acm.org/10.1145/185675.185682},
doi       = {10.1145/185675.185682},
timestamp = {Thu, 20 Nov 2003 12:28:09 +0100},
biburl    = {http://dblp.uni-trier.de/rec/bib/journals/jacm/GlassN94},
bibsource = {dblp computer science bibliography, http://dblp.org}

}

@inproceedings{pirretti2004fault,
  author    = {Matthew Pirretti and
               Greg M. Link and
               Richard R. Brooks and
               Narayanan Vijaykrishnan and
               Mahmut T. Kandemir and
               Mary Jane Irwin},
  title     = {Fault Tolerant Algorithms for Network-On-Chip Interconnect},
  booktitle = ISVLSI,
  pages     = {46--51},
  month =feb,
  publisher = {{IEEE}},
  year      = {2004},
  url       = {http://dx.doi.org/10.1109/ISVLSI.2004.1339507},
  doi       = {10.1109/ISVLSI.2004.1339507},
  timestamp = {Tue, 26 May 2015 18:40:54 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/isvlsi/PirrettiLBVKI04},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@TECHREPORT{Rantala06networkon,
 author = {Ville Rantala and Teijo Lehtonen and Juha Plosila},
 title = {Network on Chip Routing Algorithms},
 year = {2006}
}


@article{Bolotin:2004,
  author    = {Evgeny Bolotin and
               Israel Cidon and
               Ran Ginosar and
               Avinoam Kolodny},
  title     = {Cost considerations in network on chip},
  journal   = {Integration},
  volume    = {38},
  number    = {1},
  pages     = {19--42},
  year      = {2004},
  url       = {http://dx.doi.org/10.1016/j.vlsi.2004.03.006},
  doi       = {10.1016/j.vlsi.2004.03.006},
  timestamp = {Tue, 21 Jun 2005 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/integration/BolotinCGK04},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@inproceedings{tilera,
 author = {Anant Agarwal},
 booktitle = {HPEC},
 title = {The Tile Processor: A 64-Core Multicore for Embedded Processing},
 year = {2007}
}


@inproceedings{Nostrum_2004,
  author    = {Mikael Millberg and
               Erland Nilsson and
               Rikard Thid and
               Axel Jantsch},
  title     = {Guaranteed Bandwidth Using Looped Containers in Temporally Disjoint
               Networks within the Nostrum Network on Chip},
  booktitle = DATE,
  pages     = {890--895},
month 		=feb,
  publisher = {{IEEE}},
  year      = {2004},
  url       = {http://dx.doi.org/10.1109/DATE.2004.1269001},
  doi       = {10.1109/DATE.2004.1269001},
  timestamp = {Tue, 05 Apr 2016 18:04:59 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/date/MillbergNTJ04},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@inproceedings{Borkar:2007,
 author = {Borkar, Shekhar},
 booktitle = DAC,
 title = {Thousand core chips: a technology perspective},
 year = {2007}
}


@inproceedings{henkel:2012,
  author    = {J{\"{o}}rg Henkel and
               Andreas Herkersdorf and
               Lars Bauer and
               Thomas Wild and
               Michael H{\"{u}}bner and
               Ravi Kumar Pujari and
               Artjom Grudnitsky and
               Jan Heisswolf and
               Aurang Zaib and
               Benjamin Vogel and
               Vahid Lari and
               Sebastian Kobbe},
  title     = {Invasive manycore architectures},
  booktitle =ASPDAC,
  pages     = {193--200},
  publisher = {{IEEE}},
  year      = {2012},
  url       = {http://dx.doi.org/10.1109/ASPDAC.2012.6164944},
  doi       = {10.1109/ASPDAC.2012.6164944},
  timestamp = {Mon, 12 Mar 2012 12:30:03 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/aspdac/HenkelHBWHPGHZVLK12},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{Heisswolf2013,
  author    = {Jan Heisswolf and
               Ralf K{\"{o}}nig and
               Martin Kupper and
               J{\"{u}}rgen Becker},
  title     = {Providing multiple hard latency and throughput guarantees for packet
               switching networks on chip},
  journal   = {Computers {\&} Electrical Engineering},
  volume    = {39},
  number    = {8},
  pages     = {2603--2622},
  year      = {2013},
  url       = {http://dx.doi.org/10.1016/j.compeleceng.2013.06.005},
  doi       = {10.1016/j.compeleceng.2013.06.005},
  timestamp = {Fri, 10 Jan 2014 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/cee/HeisswolfKKB13},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}




@misc{Gaiesler:2001:Online,
 author = {Gaiesler, Jiri},
 month = {jul},
 title = {The LEON Processor User’s Manual},
 year = {2001},
 howpublished = {\url{www.cs.ucr.edu/~dalton/leon/downloads/leon-2.3.5.pdf}},
 note = {Accessed: 2016-04-26},
}


@inproceedings{Kobbe:2011,
  author    = {Sebastian Kobbe and
               Lars Bauer and
               Daniel Lohmann and
               Wolfgang Schr{\"{o}}der{-}Preikschat and
               J{\"{o}}rg Henkel},
  title     = {{DistRM}: {D}istributed resource management for on-chip many-core systems},
  booktitle = CODES+ISSS,
  pages     = {119--128},
  publisher = {{ACM}},
  year      = {2011},
  month = oct,
  url       = {http://doi.acm.org/10.1145/2039370.2039392},
  doi       = {10.1145/2039370.2039392},
  timestamp = {Thu, 20 Oct 2011 21:28:53 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/codes/KobbeBLSH11},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{bfh2012,
  author    = {J{\"{u}}rgen Becker and
               Stephanie Friederich and
               Jan Heisswolf and
               Ralf K{\"{o}}nig and
               David May},
  title     = {Hardware prototyping of novel invasive multicore architectures},
  booktitle = ASPDAC,
  pages     = {201--206},
  publisher = {{IEEE}},
  year      = {2012},
  url       = {http://dx.doi.org/10.1109/ASPDAC.2012.6164945},
  doi       = {10.1109/ASPDAC.2012.6164945},
  timestamp = {Mon, 12 Mar 2012 12:30:03 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/aspdac/BeckerFHKM12},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{SCC,
  author    = {Jason Howard and
               Saurabh Dighe and
               Sriram R. Vangal and
               Gregory Ruhl and
               Nitin Borkar and
               Shailendra Jain and
               Vasantha Erraguntla and
               Michael Konow and
               Michael Riepen and
               Matthias Gries and
               Guido Droege and
               Tor Lund{-}Larsen and
               Sebastian Steibl and
               Shekhar Borkar and
               Vivek K. De and
               Rob F. Van der Wijngaart},
  title     = {A 48-Core {IA-32} Processor in 45 nm {CMOS} Using On-Die Message-Passing
               and {DVFS} for Performance and Power Scaling},
  journal   = {J. Solid-State Circuits},
  volume    = {46},
  number    = {1},
  pages     = {173--183},
  year      = {2011},
  url       = {http://dx.doi.org/10.1109/JSSC.2010.2079450},
  doi       = {10.1109/JSSC.2010.2079450},
  timestamp = {Wed, 28 Mar 2012 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/jssc/HowardDVRBJEKRGDLSBDW11},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{Ascia:2008,
  author    = {Giuseppe Ascia and
               Vincenzo Catania and
               Maurizio Palesi and
               Davide Patti},
  title     = {Implementation and Analysis of a New Selection Strategy for Adaptive
               Routing in Networks-on-Chip},
  journal   = IEEE_TOC,
  volume    = {57},
  number    = {6},
  pages     = {809--820},
  year      = {2008},
  url       = {http://dx.doi.org/10.1109/TC.2008.38},
  doi       = {10.1109/TC.2008.38},
  timestamp = {Tue, 22 Dec 2015 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/tc/AsciaCPP08},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}


@book{dally2004,
 author = {Dally, William James and Towles, Brian},
 publisher = {Elsevier},
 title = {Principles and practices of interconnection networks},
 year = {2004}
}


@inproceedings{guerrier2000,
  author    = {Pierre Guerrier and
               Alain Greiner},
  title     = {A Generic Architecture for On-Chip Packet-Switched Interconnections},
  booktitle = DATE,
  pages     = {250--256},
  month=feb,
  publisher = {{IEEE}},
  year      = {2000},
  url       = {http://dx.doi.org/10.1109/DATE.2000.840047},
  doi       = {10.1109/DATE.2000.840047},
  timestamp = {Wed, 11 Nov 2015 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/date/GuerrierG00},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{ni1993,
  author    = {Lionel M. Ni and
               Philip K. McKinley},
  title     = {A Survey of Wormhole Routing Techniques in Direct Networks},
  journal   = {{IEEE} Computer},
  volume    = {26},
  number    = {2},
  pages     = {62--76},
  year      = {1993},
  url       = {http://dx.doi.org/10.1109/2.191995},
  doi       = {10.1109/2.191995},
  timestamp = {Wed, 16 Dec 2015 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/computer/NiM93},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{wolkotte2005,
  author    = {Pascal T. Wolkotte and
               Gerard J. M. Smit and
               Gerard K. Rauwerda and
               Lodewijk T. Smit},
  title     = {An Energy-Efficient Reconfigurable Circuit-Switched Network-on-Chip},
  booktitle = {19th International Parallel and Distributed Processing Symposium {(IPDPS}
               2005), {CD-ROM} / Abstracts Proceedings, 4-8 April 2005, Denver, CO,
               {USA}},
  publisher = {{IEEE} Computer Society},
  year      = {2005},
  url       = {http://dx.doi.org/10.1109/IPDPS.2005.95},
  doi       = {10.1109/IPDPS.2005.95},
  timestamp = {Sun, 03 Aug 2014 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/ipps/WolkotteSRS05},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{lorincz2008,
  author    = {Konrad Lorincz and
               Bor{-}rong Chen and
               Jason Waterman and
               Geoffrey Werner{-}Allen and
               Matt Welsh},
  editor    = {Tarek F. Abdelzaher and
               Margaret Martonosi and
               Adam Wolisz},
  title     = {Resource aware programming in the Pixie {OS}},
  booktitle = {Proceedings of the 6th International Conference on Embedded Networked
               Sensor Systems, SenSys 2008, Raleigh, NC, USA, November 5-7, 2008},
  pages     = {211--224},
  publisher = {{ACM}},
  year      = {2008},
  url       = {http://doi.acm.org/10.1145/1460412.1460434},
  doi       = {10.1145/1460412.1460434},
  timestamp = {Tue, 04 Jan 2011 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/sensys/LorinczCWAW08},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}



@article{kumar2002,
author={S. Kumar and A. Jantsch and J. P. Soininen and M. Forsell and M. Millberg and J. Oberg and K. Tiensyrja and A. Hemani},
booktitle=ISVLSI,
title={A network on chip architecture and design methodology},
year={2002},
pages={105-112},
keywords={application specific integrated circuits;integrated circuit design;multiprocessor interconnection networks;parallel architectures;resource allocation;FPGA;OSI protocol stack;architectural level design integration;custom hardware block;data link layer;design methodology;direct 2-D mesh switch layout;high performance multi-processors;intellectual property block;memory;mesh interconnection topology;network layer;network on chip architecture;packet switched platform;physical layer;processor core;processor like resources;single chip systems;Communication switching;Computer architecture;Concrete;Design methodology;Field programmable gate arrays;Hardware;Network-on-a-chip;Packet switching;Shape;Switches},
doi={10.1109/ISVLSI.2002.1016885},
month={}
}

@article{howard2011,
  author    = {Jason Howard and
               Saurabh Dighe and
               Sriram R. Vangal and
               Gregory Ruhl and
               Nitin Borkar and
               Shailendra Jain and
               Vasantha Erraguntla and
               Michael Konow and
               Michael Riepen and
               Matthias Gries and
               Guido Droege and
               Tor Lund{-}Larsen and
               Sebastian Steibl and
               Shekhar Borkar and
               Vivek K. De and
               Rob F. Van der Wijngaart},
  title     = {A 48-Core {IA-32} Processor in 45 nm {CMOS} Using On-Die Message-Passing
               and {DVFS} for Performance and Power Scaling},
  journal   = {J. Solid-State Circuits},
  volume    = {46},
  number    = {1},
  pages     = {173--183},
  year      = {2011},
  url       = {http://dx.doi.org/10.1109/JSSC.2010.2079450},
  doi       = {10.1109/JSSC.2010.2079450},
  timestamp = {Wed, 28 Mar 2012 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/jssc/HowardDVRBJEKRGDLSBDW11},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{bell2008,
  author    = {Shane Bell and
               Bruce Edwards and
               John Amann and
               Rich Conlin and
               Kevin Joyce and
               Vince Leung and
               John MacKay and
               Mike Reif and
               Liewei Bao and
               John F. Brown III and
               Matthew Mattina and
               Chyi{-}Chang Miao and
               Carl Ramey and
               David Wentzlaff and
               Walker Anderson and
               Ethan Berger and
               Nat Fairbanks and
               Durlov Khan and
               Froilan Montenegro and
               Jay Stickney and
               John Zook},
  title     = {{TILE64} - Processor: {A} 64-Core SoC with Mesh Interconnect},
  booktitle = {2008 {IEEE} International Solid-State Circuits Conference, {ISSCC}
               2008, Digest of Technical Papers, San Francisco, CA, USA, February
               3-7, 2008},
  pages     = {88--89},
  publisher = {{IEEE}},
  year      = {2008},
  url       = {http://dx.doi.org/10.1109/ISSCC.2008.4523070},
  doi       = {10.1109/ISSCC.2008.4523070},
  timestamp = {Fri, 27 Sep 2013 20:22:23 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/isscc/BellEACJLMRBBMMRWABFKMSZ08},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{kavaldjiev2006,
  author    = {Nikolay Kavaldjiev and
               Gerard J. M. Smit and
               Pierre G. Jansen and
               Pascal T. Wolkotte},
  title     = {A Virtual Channel Network-on-Chip for {GT} and {BE} traffic},
  booktitle = ISVLSI,
  month = mar,
  publisher = {{IEEE}},
  year      = {2006},
  url       = {http://dx.doi.org/10.1109/ISVLSI.2006.13},
  doi       = {10.1109/ISVLSI.2006.13},
  timestamp = {Tue, 26 May 2015 18:40:57 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/isvlsi/KavaldjievSJW06},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{dally1992,
author={Dally, William James},
pages={194-205},
journal={IEEE Transactions on Parallel and Distributed Systems},
title={Virtual-channel flow control},
year={1992},
volume={3},
number={2},
keywords={buffer storage;multiprocessor interconnection networks;performance evaluation;queueing theory;storage allocation;storage management;virtual storage;active messages;buffer resources;buffer storage;flow control;network bandwidth;network channel;network throughput;performance;physical bandwidth;physical channel;queues;simulation;transmission resources;virtual channels;Bandwidth;Buffer storage;Computer networks;Concurrent computing;Coupling circuits;Multiprocessor interconnection networks;Network topology;Resource management;Routing;Throughput},
doi={10.1109/71.127260},
ISSN={1045-9219},
month={Mar}
}

@inproceedings{klaiber1991,
  author    = {Alexander C. Klaiber and
               Henry M. Levy},
  editor    = {Zvonko G. Vranesic},
  title     = {An Architecture for Software-Controlled Data Prefetching},
  booktitle = {Proceedings of the 18th Annual International Symposium on Computer
               Architecture. Toronto, Canada, May, 27-30 1991},
  pages     = {43--53},
  publisher = {{ACM}},
  year      = {1991},
  url       = {http://doi.acm.org/10.1145/115952.115958},
  doi       = {10.1145/115952.115958},
  timestamp = {Thu, 16 Oct 2014 17:35:16 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/isca/KlaiberL91},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{bungartz13invasive,
  author    = {Hans{-}Joachim Bungartz and
               Christoph Riesinger and
               Martin Schreiber and
               Gregor Snelting and
               Andreas Zwinkau},
  title     = {Invasive computing in {HPC} with {X10}},
  booktitle = X10,
  pages     = {12--19},
  publisher = {{ACM}},
  year      = {2013},
  url       = {http://doi.acm.org/10.1145/2481268.2481274},
  doi       = {10.1145/2481268.2481274},
  timestamp = {Sun, 31 May 2015 14:27:46 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/pldi/BungartzRSSZ13},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@misc{X10_23,
 author = {Vijay Saraswat and Bard Bloom and Igor Peshansky and Olivier Tardieu and David Grove},
 howpublished = {\url{http://x10.sourceforge.net/documentation/languagespec/x10-230.pdf}},
 title = {{X10} Language Specification v2.3},
 note = {Accessed: 2016-09-26},
 year = {2012}
}


@article{bertozzi2005,
  author    = {Davide Bertozzi and
               Antoine Jalabert and
               Srinivasan Murali and
               Rutuparna Tamhankar and
               Stergios Stergiou and
               Luca Benini and
               Giovanni De Micheli},
  title     = {{NoC} Synthesis Flow for Customized Domain Specific Multiprocessor Systems-on-Chip},
  journal   = IEEE_TPDS,
  volume    = {16},
  number    = {2},
  pages     = {113--129},
  year      = {2005},
  url       = {http://dx.doi.org/10.1109/TPDS.2005.22},
  doi       = {10.1109/TPDS.2005.22},
  timestamp = {Fri, 04 Mar 2016 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/tpds/BertozziJMTSBM05},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@techreport{tran2012,
 author = {Anh T. Tran and Bevan Baas},
 institution = {VCL, University of California},
 title = {{NoCTweak}: a Highly Parameterizable Simulator for Early Exploration of Performance and Energy of Networks On-Chip},
 year = {2012}
}


@article{singh2010,
  author    = {Amit Kumar Singh and
               Thambipillai Srikanthan and
               Akash Kumar and
               Wu Jigang},
  title     = {Communication-aware heuristics for run-time task mapping on {NoC}-based
               {MPSoC} platforms},
  journal   = {Journal of Systems Architecture - Embedded Systems Design},
  volume    = {56},
  number    = {7},
  pages     = {242--255},
  year      = {2010},
  url       = {http://dx.doi.org/10.1016/j.sysarc.2010.04.007},
  doi       = {10.1016/j.sysarc.2010.04.007},
  timestamp = {Mon, 11 Jul 2016 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/jsa/SinghSKJ10},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}




@techreport{invadeX10v05,
 author = {Andreas Zwinkau and Sebastian Buchwald and Gregor Snelting},
 booktitle = {Karlsruhe Reports in Informatics},
 institution = {Karlsruhe Institute of Technology},
 url = {http://pp.info.uni-karlsruhe.de/~zwinkau/invadeX10-0.5/manual.pdf},
 number = {7},
 publisher = {Karlsruhe},
 title = {{InvadeX10} Documentation v0.5},
 year = {2013}
}





@inproceedings{Borkar:2007,
 author = {Borkar, Shekhar},
 booktitle = {DAC},
 title = {Thousand Core Chips: A Technology Perspective},
 year = {2007}
}


@inproceedings{ceng_maps:_2008,
  author    = {Jianjiang Ceng and
               Jer{\'{o}}nimo Castrill{\'{o}}n and
               Weihua Sheng and
               Hanno Scharw{\"{a}}chter and
               Rainer Leupers and
               Gerd Ascheid and
               Heinrich Meyr and
               Tsuyoshi Isshiki and
               Hiroaki Kunieda},
  editor    = {Limor Fix},
  title     = {{MAPS:} an integrated framework for {MPSoC} application parallelization},
  booktitle = DAC,
  pages     = {754--759},
  publisher = {{ACM}},
  year      = {2008},
  url       = {http://doi.acm.org/10.1145/1391469.1391663},
  doi       = {10.1145/1391469.1391663},
  timestamp = {Wed, 30 Nov 2011 16:28:52 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/dac/CengCSSLAMIK08},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{thies_streamit:_2002,
  author    = {William Thies and
               Michal Karczmarek and
               Saman P. Amarasinghe},
  editor    = {R. Nigel Horspool},
  title     = {{StreamIt}: {A} Language for Streaming Applications},
  booktitle = {Compiler Construction, 11th International Conference, {CC} 2002, Held
               as Part of the Joint European Conferences on Theory and Practice of
               Software, {ETAPS} 2002, Grenoble, France, April 8-12, 2002, Proceedings},
  series    = {Lecture Notes in Computer Science},
  volume    = {2304},
  pages     = {179--196},
  publisher = {Springer},
  year      = {2002},
  url       = {http://dx.doi.org/10.1007/3-540-45937-5_14},
  doi       = {10.1007/3-540-45937-5_14},
  timestamp = {Wed, 29 Jun 2011 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/cc/ThiesKA02},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{che_compilation_2010,
  author    = {Weijia Che and
               Amrit Panda and
               Karam S. Chatha},
  title     = {Compilation of stream programs for multicore processors that incorporate
               scratchpad memories},
  booktitle = DATE,
  pages     = {1118--1123},
  month = mar,
  publisher = {{IEEE}},
  year      = {2010},
  url       = {http://dx.doi.org/10.1109/DATE.2010.5456976},
  doi       = {10.1109/DATE.2010.5456976},
  timestamp = {Tue, 10 Nov 2015 12:54:15 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/date/ChePC10},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}


@techreport{braun12x10firm,
 author = {Matthias Braun and Sebastian Buchwald and Manuel Mohr and Andreas Zwinkau},
 booktitle = {Karlsruhe Reports in Informatics},
 institution = {Karlsruhe Institute of Technology},
 url = {http://digbib.ubka.uni-karlsruhe.de/volltexte/1000028112},
 number = {9},
 publisher = {Karlsruhe},
 title = {An {X10} Compiler for Invasive Architectures},
 year = {2012}
}


@inproceedings{6164944,
  author    = {J{\"{o}}rg Henkel and
               Andreas Herkersdorf and
               Lars Bauer and
               Thomas Wild and
               Michael H{\"{u}}bner and
               Ravi Kumar Pujari and
               Artjom Grudnitsky and
               Jan Heisswolf and
               Aurang Zaib and
               Benjamin Vogel and
               Vahid Lari and
               Sebastian Kobbe},
  title     = {Invasive manycore architectures},
  booktitle = ASPDAC,
  pages     = {193--200},
  publisher = {{IEEE}},
  year      = {2012},
  url       = {http://dx.doi.org/10.1109/ASPDAC.2012.6164944},
  doi       = {10.1109/ASPDAC.2012.6164944},
  timestamp = {Mon, 12 Mar 2012 12:30:03 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/aspdac/HenkelHBWHPGHZVLK12},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{6280353,
  author    = {Jan Heisswolf and
               Ralf K{\"{o}}nig and
               J{\"{u}}rgen Becker},
  title     = {A Scalable {NoC} Router Design Providing {QoS} Support Using Weighted
               Round Robin Scheduling},
  booktitle = {10th {IEEE} International Symposium on Parallel and Distributed Processing
               with Applications, {ISPA} 2012, Leganes, Madrid, Spain, July 10-13,
               2012},
  pages     = {625--632},
  publisher = {{IEEE}},
  year      = {2012},
  url       = {http://dx.doi.org/10.1109/ISPA.2012.93},
  doi       = {10.1109/ISPA.2012.93},
  timestamp = {Tue, 15 Dec 2015 11:36:31 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/ispa/HeisswolfKB12},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}



@inproceedings{Ansel2009,
  author    = {Jason Ansel and
               Cy P. Chan and
               Yee Lok Wong and
               Marek Olszewski and
               Qin Zhao and
               Alan Edelman and
               Saman P. Amarasinghe},
  title     = {{PetaBricks}: {A} language and compiler for algorithmic choice},
  booktitle = PLDI,
  pages     = {38--49},
  month = jun,
  publisher = {{ACM}},
  year      = {2009},
  url       = {http://doi.acm.org/10.1145/1542476.1542481},
  doi       = {10.1145/1542476.1542481},
  timestamp = {Wed, 08 Jul 2009 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/pldi/AnselCWOZEA09},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{peppher2011,
  author    = {Siegfried Benkner and
               Sabri Pllana and
               Jesper Larsson Tr{\"{a}}ff and
               Philippas Tsigas and
               Uwe Dolinsky and
               C{\'{e}}dric Augonnet and
               Beverly Bachmayer and
               Christoph W. Kessler and
               David Moloney and
               Vitaly Osipov},
  title     = {{PEPPHER:} {E}fficient and Productive Usage of Hybrid Computing Systems},
  journal   = {{IEEE} Micro},
  volume    = {31},
  number    = {5},
  pages     = {28--41},
  year      = {2011},
  url       = {http://dx.doi.org/10.1109/MM.2011.67},
  doi       = {10.1109/MM.2011.67},
  timestamp = {Wed, 09 Dec 2015 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/micro/BenknerPTTDABKMO11},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{Wernsing2010,
  author    = {John Robert Wernsing and
               Greg Stitt},
  title     = {Elastic computing: {A} framework for transparent, portable, and adaptive
               multi-core heterogeneous computing},
  booktitle = {Proceedings of the {ACM} {SIGPLAN/SIGBED}  conference on Languages,
               compilers, and tools for embedded systems, (LCTES)},
               month = apr,
  pages     = {115--124},
  publisher = {{ACM}},
  year      = {2010},
  url       = {http://doi.acm.org/10.1145/1755888.1755906},
  doi       = {10.1145/1755888.1755906},
  timestamp = {Tue, 22 May 2012 15:24:56 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/lctrts/WernsingS10},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{LariHT11,
  author    = {Vahid Lari and
               Frank Hannig and
               J{\"{u}}rgen Teich},
  title     = {Distributed Resource Reservation in Massively Parallel Processor Arrays},
  booktitle = {25th {IEEE} International Symposium on Parallel and Distributed Processing,
               {IPDPS} 2011, Anchorage, Alaska, USA, 16-20 May 2011 - Workshop Proceedings},
  pages     = {318--321},
  publisher = {{IEEE}},
  year      = {2011},
  url       = {http://dx.doi.org/10.1109/IPDPS.2011.157},
  doi       = {10.1109/IPDPS.2011.157},
  timestamp = {Sun, 03 Aug 2014 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/ipps/LariHT11},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{MarwedelTKBTHLXH11,
  author    = {Peter Marwedel and
               J{\"u}rgen Teich and
               Georgia Kouveli and
               Iuliana Bacivarov and
               Lothar Thiele and
               Soonhoi Ha and
               Chanhee Lee and
               Qiang Xu and
               Lin Huang},
  title     = {Mapping of applications to {MPSoCs}},
  booktitle = CODES+ISSS,
  month = oct,
  year      = {2011},
  pages     = {109-118},
  ee        = {http://doi.acm.org/10.1145/2039370.2039390},
  crossref  = {DBLP:conf/codes/2011},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@inproceedings{scopes,
  author    = {Frank Hannig and
               Sascha Roloff and
               Gregor Snelting and
               J{\"{u}}rgen Teich and
               Andreas Zwinkau},
  title     = {Resource-aware programming and simulation of {MPSoC} architectures through
               extension of {X10}},
  booktitle = SCOPES,
  month = jun,
  pages     = {48--55},
  publisher = {{ACM}},
  year      = {2011},
  url       = {http://doi.acm.org/10.1145/1988932.1988941},
  doi       = {10.1145/1988932.1988941},
  timestamp = {Thu, 10 May 2012 20:46:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/scopes/HannigRSTZ11},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{TCPA,
  author    = {Dmitrij Kissler and
               Frank Hannig and
               Alexey Kupriyanov and
               J{\"{u}}rgen Teich},

  title     = {A highly parameterizable parallel processor array architecture},
  booktitle =FPT,
  month = dec,
  pages     = {105--112},
  publisher = {{IEEE}},
  year      = {2006},
  url       = {http://dx.doi.org/10.1109/FPT.2006.270293},
  doi       = {10.1109/FPT.2006.270293},
  timestamp = {Thu, 22 Nov 2012 17:50:15 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/fpt/KisslerHKT06},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{TILE,
  author    = {David Wentzlaff and
               Patrick Griffin and
               Henry Hoffmann and
               Liewei Bao and
               Bruce Edwards and
               Carl Ramey and
               Matthew Mattina and
               Chyi{-}Chang Miao and
               John F. Brown III and
               Anant Agarwal},
  title     = {On-Chip Interconnection Architecture of the Tile Processor},
  journal   = {{IEEE} Micro},
  volume    = {27},
  number    = {5},
  pages     = {15--31},
  year      = {2007},
  url       = {http://doi.ieeecomputersociety.org/10.1109/MM.2007.89},
  doi       = {10.1109/MM.2007.89},
  timestamp = {Thu, 08 Nov 2007 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/micro/WentzlaffGHBERMMBA07},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{SCC-PROG,
  author    = {Timothy G. Mattson and
               Michael Riepen and
               Thomas Lehnig and
               Paul Brett and
               Werner Haas and
               Patrick Kennedy and
               Jason Howard and
               Sriram R. Vangal and
               Nitin Borkar and
               Gregory Ruhl and
               Saurabh Dighe},
  title     = {The 48-core {SCC} Processor: the Programmer's View},
  booktitle = {Conference on High Performance Computing Networking, Storage and Analysis,
               {SC} 2010, New Orleans, LA, USA, November 13-19, 2010},
  pages     = {1--11},
  publisher = {{IEEE}},
  year      = {2010},
  url       = {http://dx.doi.org/10.1109/SC.2010.53},
  doi       = {10.1109/SC.2010.53},
  timestamp = {Wed, 01 Jul 2015 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/sc/MattsonRLBHKHVBRD10},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{HM08,
  author    = {Xian{-}He Sun and
               Yong Chen},
  title     = {Reevaluating {Amdahl}'s law in the multicore era},
  journal   = {J. Parallel Distrib. Comput.},
  volume    = {70},
  number    = {2},
  pages     = {183--188},
  year      = {2010},
  url       = {http://dx.doi.org/10.1016/j.jpdc.2009.05.002},
  doi       = {10.1016/j.jpdc.2009.05.002},
  timestamp = {Fri, 15 Jan 2010 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/jpdc/SunC10},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{SN90,
   author = {Sun, Xian-He and  Ni, Lionel},
 title = {Another view on parallel speedup},
 journal ={SC Conference},
 isbn = {0-8186-2056-0},
 year = {1990},
 pages = {324-333},
 doi = {http://doi.ieeecomputersociety.org/10.1109/SUPERC.1990.130037},
 publisher = {IEEE Computer Society},
 address = {Los Alamitos, CA, USA},
}

@article{GUS88,
author    = {John L. Gustafson},
  title     = {Reevaluating {Amdahl's} Law},
  journal   = COMM_ACM,
  volume    = {31},
  number    = {5},
  year      = {1988},
  pages     = {532-533},
  ee        = {http://doi.acm.org/10.1145/42411.42415},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@inproceedings{LariNHT11,
  author    = {Vahid Lari and
               Andriy Narovlyanskyy and
               Frank Hannig and
               J{\"{u}}rgen Teich},
  editor    = {Joseph R. Cavallaro and
               Milos D. Ercegovac and
               Frank Hannig and
               Paolo Ienne and
               Earl E. Swartzlander Jr. and
               Alexandre F. Tenca},
  title     = {Decentralized dynamic resource management support for massively parallel
               processor arrays},
  booktitle = ASAP,
  pages     = {87--94},
  publisher = {{IEEE} Computer Society},
  year      = {2011},
  url       = {http://dx.doi.org/10.1109/ASAP.2011.6043240},
  doi       = {10.1109/ASAP.2011.6043240},
  timestamp = {Thu, 03 Dec 2015 16:23:39 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/asap/LariNHT11},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{JH12aspdac,
  author    = {J{\"{o}}rg Henkel and
               Andreas Herkersdorf and
               Lars Bauer and
               Thomas Wild and
               Michael H{\"{u}}bner and
               Ravi Kumar Pujari and
               Artjom Grudnitsky and
               Jan Heisswolf and
               Aurang Zaib and
               Benjamin Vogel and
               Vahid Lari and
               Sebastian Kobbe},
  title     = {Invasive manycore architectures},
  booktitle =ASPDAC,
  pages     = {193--200},
  publisher = {{IEEE}},
  year      = {2012},
  url       = {http://dx.doi.org/10.1109/ASPDAC.2012.6164944},
  doi       = {10.1109/ASPDAC.2012.6164944},
  timestamp = {Mon, 12 Mar 2012 12:30:03 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/aspdac/HenkelHBWHPGHZVLK12},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{RHT12a,
  author    = {Sascha Roloff and
               Frank Hannig and
               J{\"{u}}rgen Teich},
  title     = {Approximate time functional simulation of resource-aware programming
               concepts for heterogeneous {MPSoCs}},
  booktitle =ASPDAC,
  pages     = {187--192},
  publisher = {{IEEE}},
  year      = {2012},
  month = feb,
  url       = {http://dx.doi.org/10.1109/ASPDAC.2012.6164943},
  doi       = {10.1109/ASPDAC.2012.6164943},
  timestamp = {Mon, 12 Mar 2012 12:30:03 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/aspdac/RoloffHT12},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@inproceedings{oechslein2011,
 title = {{OctoPOS}: A Parallel Operating System for Invasive Computing},
 author = {Benjamin Oechslein and Jens Schedel and J{\"u}rgen Klein{\"o}der and Lars Bauer and J{\"o}rg Henkel and Daniel Lohmann and Wolfgang Schr{\"o}der-Preikschat},
 booktitle = {Proceedings of the International Workshop on Systems for Future Multi-Core Architectures (SFMA)},
 keyword = {invasive computing; operating system; multi core; many core},
 location = {Salzburg},
 pages = {9--14},
month = apr,
 year = {2011}
}


@inproceedings{AMD67,
  author    = {Gene M. Amdahl},
  title     = {Validity of the single processor approach to achieving large scale
               computing capabilities},
  booktitle = AFIPS,
  volume    = {30},
  month = apr,
  pages     = {483--485},
  publisher = {ACM},
  year      = {1967},
  url       = {http://doi.acm.org/10.1145/1465482.1465560},
  doi       = {10.1145/1465482.1465560},
  timestamp = {Fri, 28 Mar 2014 11:30:15 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/afips/Amdahl67},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@inproceedings{BHK96,
 author = {Haring, G{\"u}nter and Braun, M. and Kotsis, Gabriele},
 bibsource = {CS.UNIVIE, http://www.cs.univie.ac.at},
 booktitle = {Procceedings of the International Conference of Telecommunication, Distribution, Parallelism (PDPTA)},
 month = jun,
 pages = {455},
 title = {Deriving Parallelism Profiles from Structured Parallelism Graphs},
 year = {1996}
}


@inproceedings{BMS03,
  author    = {Robert Bell and
               Allen D. Malony and
               Sameer Shende},
  title     = {{ParaProf}: {A} Portable, Extensible, and Scalable Tool for Parallel
               Performance Profile Analysis},
  booktitle = {Proceedings of International Conference on Parallel and Distributed Computing (Euro-Par)},
  series    = {Lecture Notes in Computer Science},
  volume    = {2790},
  month 	=aug,
  pages     = {17--26},
  publisher = {Springer},
  year      = {2003},
  url       = {http://dx.doi.org/10.1007/978-3-540-45209-6_7},
  doi       = {10.1007/978-3-540-45209-6_7},
  timestamp = {Tue, 05 Jul 2011 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/europar/BellMS03},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{SGHT07,
        AUTHOR             = {{Teich}, {J{\"u}rgen}},
        JOURNAL            = IT,
        VOLUME             = {49},
        NUMBER             = {3},
        PUBLISHER          = {Oldenbourg, M\"unchen},
        TITLE              = {Reconfigurable Computing Systems},
        PAGES              = {139-142},
        YEAR               = {2007}
}
@misc{IEEEexample:IEEEwebsite,
 link = {http://www.ieee.org/},
 title = {The {IEEE} Website},
 year = {2007}
}

@misc{icore:web,
 link = {http://invasic.informatik.uni-erlangen.de/en/tp_b1_PhII.php/},
 title = {Adaptive Application-Specific Invasive Microarchitecture},
 year = {2016}
}

@misc{SPPwebsite09,
 link = {http://www12.informatik.uni-erlangen.de/SPPRR},
 title = {{DFG Priority Programme 1148 Reconfigurable Computing}, official website}
}


@book{SPPbook10,
  editor    = {Marco Platzner and
               J{\"{u}}rgen Teich and
               Norbert Wehn},
  title     = {Dynamically Reconfigurable Systems - Architectures, Design Methods
               and Applications},
  booktitle = {Dynamically Reconfigurable Systems},
  publisher = {Springer},
  year      = {2010},
  url       = {http://dx.doi.org/10.1007/978-90-481-3485-4},
  doi       = {10.1007/978-90-481-3485-4},
  isbn      = {978-9-04-813484-7},
  timestamp = {Wed, 02 Nov 2011 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/books/sp/platzner10},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{KMS09,
  author    = {Shah Mostafa Khaled and
               Md. Saiful Islam and
               Md. Golam Rabbani and
               Mirza Rehenuma Tabassum and
               Alim Ul Gias and
               Md. Mostafa Kamal and
               Hossain Muhammad Muctadir and
               Asif Khan Shakir and
               Asif Imran and
               Saiful Islam},
  editor    = {Halimah Badioze Zaman and
               Peter Robinson and
               Maria Petrou and
               Patrick Olivier and
               Heiko Schr{\"{o}}der and
               Timothy K. Shih},
  title     = {Combinatorial Color Space Models for Skin Detection in Sub-continental
               Human Images},
  booktitle = {Visual Informatics: Bridging Research and Practice, First International
               Visual Informatics Conference, {IVIC} 2009, Kuala Lumpur, Malaysia,
               November 11-13, 2009, Proceedings},
  series    = {Lecture Notes in Computer Science},
  volume    = {5857},
  pages     = {532--542},
  publisher = {Springer},
  year      = {2009},
  url       = {http://dx.doi.org/10.1007/978-3-642-05036-7_50},
  doi       = {10.1007/978-3-642-05036-7_50},
  timestamp = {Thu, 25 Sep 2014 10:17:33 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/ivic/KhaledIRTGKMSII09},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@article{gaisler2005grlib,
 author = {Gaisler, Jiri},
 journal = {Gaisler Research},
 title = {GRLIB IP Library User's Manual (Version 1.1. 0)},
 year = {2010}
}




@article{stro90,
  author    = {Peter Strobach},
  title     = {Tree-structured scene adaptive coder},
  journal   = IEEE_TCOM,
  volume    = {38},
  number    = {4},
  pages     = {477--486},
  year      = {1990},
  url       = {http://dx.doi.org/10.1109/26.52659},
  doi       = {10.1109/26.52659},
  timestamp = {Wed, 09 Mar 2016 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/tcom/Strobach90},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}


@conference{vangal200780,
 author = {Vangal, S. and Howard, J. and Ruhl, G. and Dighe, S. and Wilson, H. and Tschanz, J. and Finan, D. and Iyer, P. and Singh, A. and Jacob, T. and others},
 booktitle = {Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International},
 isbn = {1424408539},
 issn = {0193-6530},
 organization = {IEEE},
 pages = {98--589},
 title = {An 80-tile 1.28 {TFLOPS} network-on-chip in 65nm {CMOS}},
 year = {2007}
}


@article{skk91,
  author    = {Dipak Sitaram and
               Israel Koren and
               C. Mani Krishna},
  title     = {A Random Distributed Algorithm to Embed Trees in Partially Faulty
               Processor Arrays},
  journal   = {J. Parallel Distrib. Comput.},
  volume    = {12},
  number    = {1},
  pages     = {1--11},
  year      = {1991},
  url       = {http://dx.doi.org/10.1016/0743-7315(91)90024-4},
  doi       = {10.1016/0743-7315(91)90024-4},
  timestamp = {Fri, 09 Sep 2011 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/jpdc/SitaramKK91},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{lk05,
  author    = {Keqin Li},
  title     = {Design and analysis of asymptotically optimal randomized tree embedding
               algorithms in static networks},
  journal   = {Perform. Eval.},
  volume    = {60},
  number    = {1-4},
  pages     = {141--163},
  year      = {2005},
  url       = {http://dx.doi.org/10.1016/j.peva.2004.10.014},
  doi       = {10.1016/j.peva.2004.10.014},
  timestamp = {Thu, 07 Jul 2005 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/pe/Li05},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{masti2014isolated,
  author    = {Ramya Jayaram Masti and
               Devendra Rai and
               Claudio Marforio and
               Srdjan Capkun},
  title     = {Isolated Execution on Many-core Architectures},
  journal   = {{IACR} Cryptology ePrint Archive},
  volume    = {2014},
  pages     = {136},
  year      = {2014},
  url       = {http://eprint.iacr.org/2014/136},
  timestamp = {Wed, 26 Feb 2014 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/iacr/MastiRMC14},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@phdthesis{johnson1973near,
 author = {Johnson, D.S.},
 school = {Massachusetts Institute of Technology},
 title = {Near-optimal bin packing algorithms},
 year = {1973}
}


@inproceedings{zhu2007performance,
  author    = {Haibo Zhu and
               Partha Pratim Pande and
               Cristian Grecu},
  title     = {Performance Evaluation of Adaptive Routing Algorithms for achieving
               Fault Tolerance in {NoC} Fabrics},
  booktitle =ASAP,
  pages     = {42--47},
  publisher = {{IEEE} Computer Society},
  year      = {2007},
  url       = {http://dx.doi.org/10.1109/ASAP.2007.4429956},
  doi       = {10.1109/ASAP.2007.4429956},
  timestamp = {Thu, 03 Dec 2015 16:23:37 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/asap/ZhuPG07},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}




@article{pande2005design,
  author    = {Partha Pratim Pande and
               Cristian Grecu and
               Andr{\'{e}} Ivanov and
               Resve A. Saleh and
               Giovanni De Micheli},
  title     = {Design, Synthesis, and Test of Networks on Chips},
  journal   = {{IEEE} Design {\&} Test of Computers},
  volume    = {22},
  number    = {5},
  pages     = {404--413},
  year      = {2005},
  url       = {http://doi.ieeecomputersociety.org/10.1109/MDT.2005.108},
  doi       = {10.1109/MDT.2005.108},
  timestamp = {Mon, 26 Jun 2006 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/dt/PandeGISM05},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{jantsch2002network,
title={{A network on chip architecture and design methodology}},
	author={Kumar, S. and Jantsch, A. and Soininen, J.P. and Forsell, M. and Millberg, M. and Oberg, J. and Tiensyrja, K. and Hemani, A.},
	booktitle={IEEE Symposium on VLSI},
	pages={117--124},
	year={2002}
}

@inproceedings{sylvester1998getting,
  author    = {Dennis Sylvester and
               Kurt Keutzer},
  title     = {Getting to the bottom of deep submicron {II:} a global wiring paradigm},
  booktitle = {{ISPD}},
  pages     = {193--200},
  year      = {1999},
  url       = {http://doi.acm.org/10.1145/299996.300073},
  doi       = {10.1145/299996.300073},
  timestamp = {Wed, 21 Aug 2002 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/ispd/SylvesterK99},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@article{allan2008international,
 author = {Allan, A.},
 title = {International Technology Roadmap for Semiconductors},
 year = {2008}
}


@inproceedings{routing03,
  author    = {Jingcao Hu and
               Radu Marculescu},
  title     = {Exploiting the Routing Flexibility for Energy/Performance Aware Mapping
               of Regular NoC Architectures},
  booktitle =DATE,
  month = mar,
  pages     = {10688--10693},
  publisher = {{IEEE}},
  year      = {2003},
  url       = {http://doi.ieeecomputersociety.org/10.1109/DATE.2003.10214},
  doi       = {10.1109/DATE.2003.10214},
  timestamp = {Mon, 09 Nov 2015 15:56:24 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/date/HuM03},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{vitkovski2004low,
  author    = {Arseni Vitkovski and
               Axel Jantsch and
               Robert Lauter and
               Raimo Haukilahti and
               Erland Nilsson},
  title     = {Low-power and error protection coding for network-on-chip traffic},
  journal   = {{IET} Computers {\&} Digital Techniques},
  volume    = {2},
  number    = {6},
  pages     = {483--492},
  year      = {2008},
  url       = {http://dx.doi.org/10.1049/iet-cdt:20050060},
  doi       = {10.1049/iet-cdt:20050060},
  timestamp = {Wed, 22 Jun 2011 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/iet-cdt/VitkovskiJLHN08},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@article{kumar2004packet,
 author = {Kumar, S.},
 journal = {Networks on chip},
 pages = {85--106},
 publisher = {Springer},
 title = {On packet switched networks for on-chip communication},
 year = {2004}
}


@article{grecu2005timing,
  author    = {Cristian Grecu and
               Partha Pratim Pande and
               Andr{\'{e}} Ivanov and
               Res Saleh},
  title     = {Timing analysis of network on chip architectures for {MP-SoC} platforms},
  journal   = {Microelectronics Journal},
  volume    = {36},
  number    = {9},
  pages     = {833--845},
  year      = {2005},
  url       = {http://dx.doi.org/10.1016/j.mejo.2005.03.006},
  doi       = {10.1016/j.mejo.2005.03.006},
  timestamp = {Mon, 26 Mar 2007 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/mj/GrecuPIS05},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{karim,
  author    = {Faraydon Karim and
               Anh Nguyen and
               Sujit Dey},
  title     = {An Interconnect Architecture for Networking Systems on Chips},
  journal   = {{IEEE} Micro},
  volume    = {22},
  number    = {5},
  pages     = {36--45},
  year      = {2002},
  url       = {http://dx.doi.org/10.1109/MM.2002.1044298},
  doi       = {10.1109/MM.2002.1044298},
  timestamp = {Wed, 09 Dec 2015 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/micro/KarimND02},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@article{bertozzi2004xpipes,
 author = {Bertozzi, D. and Benini, L.},
 journal = {IEEE Circuits and Systems Magazine},
 number = {2},
 pages = {18--31},
 title = {{Xpipes}: A network-on-chip architecture for gigascale systems-on-chip},
 volume = {4},
 year = {2004}
}


@inproceedings{faruque08,
  author    = {Mohammad Abdullah Al Faruque and
               Rudolf Krist and
               J{\"{o}}rg Henkel},
  editor    = {Limor Fix},
  title     = {{ADAM:}  {R}un-time agent-based distributed application mapping for on-chip
               communication},
  booktitle = DAC,
  pages     = {760--765},
  publisher = {{ACM}},
  year      = {2008},
  url       = {http://doi.acm.org/10.1145/1391469.1391664},
  doi       = {10.1145/1391469.1391664},
  timestamp = {Wed, 30 Nov 2011 16:28:52 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/dac/FaruqueKH08},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}






@unpublished{jFreeChart,
 author = {David Gilbert and Thomas Morgner},
 note = {http://www.jfree.org/},
 title = {Embedded System Synthesis Benchmarks Suite},
 year = {2010}
}

@misc{kmeans,
 author = {Tapas Kanungo and David M. Mount and Nathan S. Netanyahu and Christine Piatko and Ruth Silverman and Angela Y. Wu},
 title = {An Efficient k-Means Clustering Algorithm: Analysis and Implementation},
 year = {2000}
}

@inproceedings{xy09,
 address = {Washington, DC, USA},
 author = {Zhang, Wang and Hou, Ligang and Wang, Jinhui and Geng, Shuqin and Wu, Wuchen},
 booktitle = {GCIS '09: Proceedings of the 2009 WRI Global Congress on Intelligent Systems},
 doi = {http://dx.doi.org/10.1109/GCIS.2009.110},
 isbn = {978-0-7695-3571-5},
 pages = {329--333},
 publisher = {IEEE Computer Society},
 title = {Comparison Research between XY and Odd-Even Routing Algorithm of a 2-Dimension 3X3 Mesh Topology Network-on-Chip},
 year = {2009}
}


@inproceedings{Glass92adaptiverouting,
  author    = {Christopher J. Glass and
               Lionel M. Ni},
  title     = {Adaptive Routing in Mesh-Connected Networks},
  booktitle = {Proceedings of the 12th International Conference on Distributed Computing
               Systems, Yokohama, Japan, June 9-12, 1992},
  pages     = {12--19},
  publisher = {{IEEE} Computer Society},
  year      = {1992},
  url       = {http://dx.doi.org/10.1109/ICDCS.1992.235060},
  doi       = {10.1109/ICDCS.1992.235060},
  timestamp = {Wed, 27 Nov 2013 16:54:39 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/icdcs/GlassN92},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}





@misc{Rantala06networkon,
 author = {Ville Rantala and Teijo Lehtonen and Juha Plosila},
 title = {Network on Chip Routing Algorithms},
 year = {2006}
}


@inproceedings{palesi2006methodology,
  author    = {Maurizio Palesi and
               Rickard Holsmark and
               Shashi Kumar and
               Vincenzo Catania},
  title     = {A methodology for design of application specific deadlock-free routing
               algorithms for {NoC} systems},
  booktitle = CODES+ISSS,
  month = oct,
  pages     = {142--147},
  publisher = {{ACM}},
  year      = {2006},
  url       = {http://doi.acm.org/10.1145/1176254.1176289},
  doi       = {10.1145/1176254.1176289},
  timestamp = {Mon, 18 Dec 2006 13:55:12 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/codes/PalesiHKC06},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{le2010sat4j,
  author    = {Daniel Le Berre and
               Anne Parrain},
  title     = {The {Sat4j} library, release 2.2},
  journal   = {Journal on Satisfiability, Boolean Modeling and Computation (JSAT)},
  volume    = {7},
  number    = {2-3},
  pages     = {59--6},
  year      = {2010},
  url       = {http://jsat.ewi.tudelft.nl/content/volume7/JSAT7_4_LeBerre.pdf},
  timestamp = {Wed, 06 Apr 2011 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/jsat/BerreP10},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}


@article{tdma,
  author    = {Faisal Shad and
               Terence D. Todd and
               Vytas Kezys and
               John Litva},
  title     = {Dynamic slot allocation {(DSA)} in indoor {SDMA/TDMA} using smart
               antenna basestation},
  journal   = {{IEEE/ACM Transactions on Networking}},
  volume    = {9},
  number    = {1},
  pages     = {69--81},
  year      = {2001},
  url       = {http://dx.doi.org/10.1109/90.909025},
  doi       = {10.1109/90.909025},
  timestamp = {Thu, 03 Nov 2011 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/ton/ShadTKL01},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{kocher1996timing,
  author    = {Paul C. Kocher},
  title     = {Timing Attacks on Implementations of {Diffie-Hellman}, {RSA}, {DSS}, and
               Other Systems},
  booktitle = CRYPTO,
  series    = {Lecture Notes in Computer Science},
	month =aug,
  volume    = {1109},
  pages     = {104--113},
  publisher = {Springer},
  year      = {1996},
  url       = {http://dx.doi.org/10.1007/3-540-68697-5_9},
  doi       = {10.1007/3-540-68697-5_9},
  timestamp = {Fri, 18 Sep 2009 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/crypto/Kocher96},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{Henkel:2013,
  author    = {J{\"{o}}rg Henkel and
               Lars Bauer and
               Nikil Dutt and
               Puneet Gupta and
               Sani R. Nassif and
               Muhammad Shafique and
               Mehdi Baradaran Tahoori and
               Norbert Wehn},
  title     = {Reliable on-chip systems in the nano-era: lessons learnt and future
               trends},
  booktitle =DAC,
  pages     = {99:1--99:10},
  publisher = {{ACM}},
  year      = {2013},
  url       = {http://doi.acm.org/10.1145/2463209.2488857},
  doi       = {10.1145/2463209.2488857},
  timestamp = {Wed, 27 May 2015 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/dac/HenkelBDGNSTW13},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{Graf:2014,
  author    = {Sebastian Graf and
               Felix Reimann and
               Michael Gla{\ss} and
               J{\"{u}}rgen Teich},
  title     = {Towards scalable symbolic routing for multi-objective networked embedded
               system design and optimization},
  booktitle = CODES+ISSS,
  month = oct,
  pages     = {2:1--2:10},
  publisher = {{ACM}},
  year      = {2014},
  url       = {http://doi.acm.org/10.1145/2656075.2656102},
  doi       = {10.1145/2656075.2656102},
  timestamp = {Tue, 19 Apr 2016 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/codes/GrafRGT14},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{ahmadinia2004task,
  author    = {Ali Ahmadinia and
               Christophe Bobda and
               Dirk Koch and
               Mateusz Majer and
               J{\"{u}}rgen Teich},
  title     = {Task scheduling for heterogeneous reconfigurable computers},
  booktitle = SBCCI, 
  month = sep,
  pages     = {22--27},
  publisher = {{ACM}},
  year      = {2004},
  url       = {http://doi.acm.org/10.1145/1016568.1016582},
  doi       = {10.1145/1016568.1016582},
  timestamp = {Mon, 04 Jun 2007 15:14:14 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/sbcci/AhmadiniaBKMT04},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{Diguet:2007,
  author    = {Jean{-}Philippe Diguet and
               Samuel Evain and
               Romain Vaslin and
               Guy Gogniat and
               Emmanuel Juin},
  title     = {{NOC}-centric Security of Reconfigurable {SoC}},
  booktitle = NOCS,
  pages     = {223--232},
  publisher = {{IEEE}},
  year      = {2007},
  month = may,
  url       = {http://dx.doi.org/10.1109/NOCS.2007.32},
  doi       = {10.1109/NOCS.2007.32},
  timestamp = {Fri, 19 Jun 2015 14:12:02 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/nocs/DiguetEVGJ07},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{Wei:15,
  author    = {Wei Quan and
               Andy D. Pimentel},
  title     = {A Hybrid Task Mapping Algorithm for Heterogeneous {MPSoCs}},
  journal   = {{ACM} Transactions on Embedded Computing Systems (TECS)},
  volume    = {14},
  number    = {1},
  pages     = {14:1--14:25},
  year      = {2015},
  url       = {http://doi.acm.org/10.1145/2680542},
  doi       = {10.1145/2680542},
  timestamp = {Mon, 20 Apr 2015 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/tecs/QuanP15},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{Singh:2013b,
  author    = {Amit Kumar Singh and
               Akash Kumar and
               Thambipillai Srikanthan},
  title     = {Accelerating throughput-aware runtime mapping for heterogeneous MPSoCs},
  journal   =ACM_TODAES,
  volume    = {18},
  number    = {1},
  pages     = {9},
  year      = {2012},
  url       = {http://doi.acm.org/10.1145/2390191.2390200},
  doi       = {10.1145/2390191.2390200},
  timestamp = {Mon, 11 Jul 2016 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/todaes/SinghKS12},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{Biswas:2015,
  author = {Biswas, Arnab Kumar and Nandy, S. K. and Narayan, Ranjani},
  title = {Router Attack Toward {NoC}-enabled {MPSoC} and Monitoring Countermeasures Against Such Threat},
  journal = {Circuits, Systems and Signal Processing},
  issue_date = {October   2015},
  volume = {34},
  number = {10},
  month = oct,
  year = {2015},
  issn = {0278-081X},
  pages = {3241--3290},
  numpages = {50},
  url = {http://dx.doi.org/10.1007/s00034-015-9980-0},
  doi = {10.1007/s00034-015-9980-0},
  acmid = {2814501},
  publisher = {Birkhauser Boston Inc.},
}

@article{Bazargan,
  author    = {Kia Bazargan and
               Ryan Kastner and
               Majid Sarrafzadeh},
  title     = {Fast Template Placement for Reconfigurable Computing Systems},
  journal   = {{IEEE} Design {\&} Test of Computers},
  volume    = {17},
  number    = {1},
  pages     = {68--83},
  year      = {2000},
  url       = {http://dx.doi.org/10.1109/54.825678},
  doi       = {10.1109/54.825678},
  timestamp = {Wed, 09 Mar 2016 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/dt/BazarganKS00},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}



@article{qnoc04,
  author    = {Evgeny Bolotin and
               Israel Cidon and
               Ran Ginosar and
               Avinoam Kolodny},
  title     = {{QNoC}: {QoS} architecture and design process for network on chip},
  journal   = {Journal of Systems Architecture},
  volume    = {50},
  number    = {2-3},
  pages     = {105--128},
  year      = {2004},
  url       = {http://dx.doi.org/10.1016/j.sysarc.2003.07.004},
  doi       = {10.1016/j.sysarc.2003.07.004},
  timestamp = {Wed, 28 Feb 2007 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/jsa/BolotinCGK04},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{wang2012efficient,
  author    = {Yao Wang and
               G. Edward Suh},
  title     = {Efficient Timing Channel Protection for On-Chip Networks},
  booktitle = NOCS,
  pages     = {142--151},
  month = may,
  publisher = {{IEEE}},
  year      = {2012},
  url       = {http://dx.doi.org/10.1109/NOCS.2012.24},
  doi       = {10.1109/NOCS.2012.24},
  timestamp = {Fri, 19 Jun 2015 14:12:02 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/nocs/WangS12},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{KeesGoossens:2010,
  author    = {Kees Goossens and
               Andreas Hansson},
  title     = {The {Aethereal} network on chip after ten years: {G}oals, evolution, lessons,
               and future},
  booktitle = DAC,
  pages     = {306--311},
  publisher = {{ACM}},
  year      = {2010},
  url       = {http://doi.acm.org/10.1145/1837274.1837353},
  doi       = {10.1145/1837274.1837353},
  timestamp = {Wed, 30 Nov 2011 16:28:52 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/dac/GoossensH10},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{SvenGoossens:2013,
 	author = {Goossens, Sven and Akesson, Benny and Koedam, Martijn and Nejad, Ashkan Beyranvand and Nelson, Andrew and Goossens, Kees},
	title = {The {CompSOC} Design Flow for Virtual Execution Platforms},
	booktitle = {Proceedings of the 10th FPGAworld Conference},
	series = {FPGAworld '13},
	year = {2013},
	isbn = {978-1-4503-2496-0},
	location = {Stockholm, Sweden},
	pages = {7:1--7:6},
	articleno = {7},
	numpages = {6},
	doi = {10.1145/2513683.2513690},
	acmid = {2513690},
	publisher = {ACM},
	address = {New York, NY, USA},
	keywords = {CompSOC, FPGA, composability, predictability, virtual execution platform}
}
@inproceedings{intel22nm,
 author = {Chen, G. and Anders, M.A. and Kaul, H. and Satpathy, S.K. and Mathew, S.K. and Hsu, S.K. and Agarwal, A. and Krishnamurthy, R.K.
and
Borkar, S. and De, V.},
 booktitle = {ISSCC},
 pages = {276-277},
 title = {16.1 A 340mV-to-0.9V 20.2Tb/s source-synchronous hybrid packet/circuit-switched 16 x 16 network-on-chip in 22nm tri-gate CMOS},
 year = {2014}
}


@inproceedings{cacheattack,
  author    = {Onur Acii{\c{c}}mez},
  title     = {Yet another MicroArchitectural Attack:  exploiting {I}-Cache},
  booktitle = CSAW, 
  pages     = {11--18},
  publisher = {{ACM}},
  month = nov,
  location = {Fairfax},
  year      = {2007},
  url       = {http://doi.acm.org/10.1145/1314466.1314469},
  doi       = {10.1145/1314466.1314469},
  timestamp = {Thu, 10 Apr 2008 07:42:33 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/ccs/Aciicmez07},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{kalray,
  author    = {Beno{\^{\i}}t Dupont de Dinechin and
               Renaud Ayrignac and
               Pierre{-}Edouard Beaucamps and
               Patrice Couvert and
               Benoit Ganne and
               Pierre Guironnet de Massas and
               Fran{\c{c}}ois Jacquet and
               Samuel Jones and
               Nicolas Morey Chaisemartin and
               Fr{\'{e}}d{\'{e}}ric Riss and
               Thierry Strudel},
  title     = {A clustered manycore processor architecture for embedded and accelerated
               applications},
  booktitle = {{IEEE} High Performance Extreme Computing Conference, {HPEC} 2013,
               Waltham, MA, USA, September 10-12, 2013},
  pages     = {1--6},
  publisher = {{IEEE}},
  year      = {2013},
  url       = {http://dx.doi.org/10.1109/HPEC.2013.6670342},
  doi       = {10.1109/HPEC.2013.6670342},
  timestamp = {Tue, 17 Nov 2015 12:33:14 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/hpec/DinechinABCGMJJCRS13},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{wentzlaff2007chip,
  author    = {David Wentzlaff and
               Patrick Griffin and
               Henry Hoffmann and
               Liewei Bao and
               Bruce Edwards and
               Carl Ramey and
               Matthew Mattina and
               Chyi{-}Chang Miao and
               John F. Brown III and
               Anant Agarwal},
  title     = {On-Chip Interconnection Architecture of the Tile Processor},
  journal   = {{IEEE} Micro},
  volume    = {27},
  number    = {5},
  pages     = {15--31},
  year      = {2007},
  url       = {http://doi.ieeecomputersociety.org/10.1109/MM.2007.89},
  doi       = {10.1109/MM.2007.89},
  timestamp = {Thu, 08 Nov 2007 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/micro/WentzlaffGHBERMMBA07},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{Benini02,
  author    = {Luca Benini and
               Giovanni De Micheli},
  title     = {Networks on Chips: {A} New {SoC} Paradigm},
  journal   = {{IEEE} Computer},
  volume    = {35},
  number    = {1},
  pages     = {70--78},
  year      = {2002},
  url       = {http://dx.doi.org/10.1109/2.976921},
  doi       = {10.1109/2.976921},
  timestamp = {Wed, 16 Dec 2015 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/computer/BeniniM02},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{KeesGoossens:2013,
 author = {Goossens, Kees and Azevedo, Arnaldo and Chandrasekar, Karthik and Gomony, Manil Dev and Goossens, Sven and Koedam, Martijn and Li, Yonghui and Mirzoyan, Davit and Molnos, Anca and Nejad, Ashkan Beyranvand and Nelson, Andrew and Sinha, Shubhendu},
	title = {Virtual Execution Platforms for Mixed-time-criticality Systems: The {CompSOC} Architecture and Design Flow},
	journal = {SIGBED Rev.},
	issue_date = {October 2013},
	volume = {10},
	number = {3},
	month = oct,
	year = {2013},
	pages = {23--34},
	numpages = {12},
	doi = {10.1145/2544350.2544353},
	acmid = {2544353},
	publisher = {ACM},
	address = {New York, NY, USA},
}

@incollection{Akesson:2010,
  author    = {Benny Akesson and
               Anca Mariana Molnos and
               Andreas Hansson and
               Jude Angelo Ambrose and
               Kees Goossens},
  editor    = {Michael H{\"{u}}bner and
               J{\"{u}}rgen Becker},
  title     = {Composability and Predictability for Independent Application Development,
               Verification, and Execution},
  booktitle = {Multiprocessor System-on-Chip - Hardware Design and Tool Integration},
  pages     = {25--56},
  publisher = {Springer},
  year      = {2011},
  url       = {http://dx.doi.org/10.1007/978-1-4419-6460-1_2},
  doi       = {10.1007/978-1-4419-6460-1_2},
  timestamp = {Wed, 02 Nov 2011 21:46:54 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/books/sp/hubner2011/AkessonMHAG11},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@book{Kopetz:1997,
  author    = {Hermann Kopetz},
  title     = {Real-Time Systems - Design Principles for Distributed Embedded Applications},
  series    = {Real-Time Systems Series},
  publisher = {Springer},
  year      = {2011},
  url       = {http://dx.doi.org/10.1007/978-1-4419-8237-7},
  doi       = {10.1007/978-1-4419-8237-7},
  isbn      = {978-1-4419-8236-0},
  timestamp = {Mon, 13 Oct 2014 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/books/sp/Kopetz11},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{Hansson:2009,
  author    = {Andreas Hansson and
               Kees Goossens and
               Marco Bekooij and
               Jos Huisken},
  title     = {{CoMPSoC}: {A} template for composable and predictable multi-processor
               system on chips},
  journal   = ACM_TODAES,
  volume    = {14},
  number    = {1},
  year      = {2009},
  url       = {http://doi.acm.org/10.1145/1455229.1455231},
  doi       = {10.1145/1455229.1455231},
  timestamp = {Tue, 14 Apr 2009 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/todaes/HanssonGBH09},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}



@inproceedings{Stierand:2013,
  author    = {Ingo Stierand and
               Philipp Reinkemeier and
               Tayfun Gezgin and
               Purandar Bhaduri},
  title     = {Real-time scheduling interfaces and contracts for the design of distributed
               embedded systems},
  booktitle = {8th {IEEE} International Symposium on Industrial Embedded Systems,
               {SIES} 2013, Porto, Portugal, June 19-21, 2013},
  pages     = {130--139},
  publisher = {{IEEE}},
  year      = {2013},
  url       = {http://dx.doi.org/10.1109/SIES.2013.6601485},
  doi       = {10.1109/SIES.2013.6601485},
  timestamp = {Fri, 22 Jan 2016 09:29:23 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/sies/StierandRGB13},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{Stuijk:2010,
  author    = {Sander Stuijk and
               Marc Geilen and
               Twan Basten},
  title     = {A Predictable Multiprocessor Design Flow for Streaming Applications
               with Dynamic Behaviour},
  booktitle = DSD,
  pages     = {548--555},
	month= sep,
  publisher = {{IEEE}},
  year      = {2010},
  url       = {http://dx.doi.org/10.1109/DSD.2010.31},
  doi       = {10.1109/DSD.2010.31},
  timestamp = {Fri, 16 Jan 2015 15:08:27 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/dsd/StuijkGB10},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@inproceedings{Scheickl:2010,
 author = {Oliver Scheickl, Christoph Ainhauser and Michael Rudofer},
 booktitle = {Proceedings of Embedded Real Time Software and Systems (ERTS)},
 pages = {},
 title = {Distributed Development of Automotive Real-Time Systems Based on Function -Triggere Timing Constraints},
 year = {2010}
}


@inproceedings{Nelson:2011,
  author    = {Andrew Nelson and
               Anca Mariana Molnos and
               Kees Goossens},
  editor    = {Luigi Carro and
               Andy D. Pimentel},
  title     = {Composable power management with energy and power budgets per application},
  booktitle = {2011 International Conference on Embedded Computer Systems: Architectures,
               Modeling, and Simulation, {SAMOS} XI, Samos, Greece, July 18-21, 2011},
  pages     = {396--403},
  publisher = {{IEEE}},
  year      = {2011},
  url       = {http://dx.doi.org/10.1109/SAMOS.2011.6045490},
  doi       = {10.1109/SAMOS.2011.6045490},
  timestamp = {Sat, 29 Oct 2011 18:55:01 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/samos/NelsonMG11},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{Blickle:1998,
  author    = {Tobias Blickle and
               J{\"{u}}rgen Teich and
               Lothar Thiele},
  title     = {System-Level Synthesis Using Evolutionary Algorithms},
  journal   = {Design Autom. for Emb. Sys.},
  volume    = {3},
  number    = {1},
  pages     = {23--58},
  year      = {1998},
  url       = {http://dx.doi.org/10.1023/A:1008899229802},
  doi       = {10.1023/A:1008899229802},
  timestamp = {Thu, 01 Dec 2011 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/dafes/BlickleTT98},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{li2007chronos,
  author    = {Xianfeng Li and
               Liang Yun and
               Tulika Mitra and
               Abhik Roychoudhury},
  title     = {Chronos: {A} timing analyzer for embedded software},
  journal   = {Science of Computer Programming},
  volume    = {69},
  number    = {1-3},
  pages     = {56--67},
  year      = {2007},
  url       = {http://dx.doi.org/10.1016/j.scico.2007.01.014},
  doi       = {10.1016/j.scico.2007.01.014},
  timestamp = {Thu, 31 Jan 2008 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/scp/LiLMR07},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@article{FreeLunchIsOver,
 author = {Sutter, Herb},
 journal = {Dr. Dobb's Journal},
 keyword = {Concurrency PhD Proposal},
 number = {3},
 pages = {202--210},
 timestamp = {2008-09-03T09:42:11.000+0200},
 title = {The Free Lunch Is Over: A Fundamental Turn Toward Concurrency in Software},
 volume = {30}
}

@inproceedings{Borkar:2007,
 author = {Borkar, Shekhar},
 booktitle =DAC,
 location = {San Diego, California},
 pages = {746--749},
 title = {Thousand core chips: a technology perspective},
 year = {2007}
}


@article{Greedroid:2011,
  author    = {Steven Swanson and
               Michael Bedford Taylor},
  title     = {Greendroid: Exploring the next evolution in smartphone application
               processors},
  journal   = {{IEEE} Communications Magazine},
  volume    = {49},
  number    = {4},
  pages     = {112--119},
  year      = {2011},
  url       = {http://dx.doi.org/10.1109/MCOM.2011.5741155},
  doi       = {10.1109/MCOM.2011.5741155},
  timestamp = {Mon, 13 Feb 2012 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/cm/SwansonT11},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{Wildermann:2013,
  author    = {Stefan Wildermann and
               Tobias Ziermann and
               J{\"{u}}rgen Teich},
  title     = {Game-theoretic analysis of decentralized core allocation schemes on
               many-core systems},
  booktitle = DATE,
  pages     = {1498--1503},
  month = mar,
  publisher = {{ACM}},
  year      = {2013},
  url       = {http://dx.doi.org/10.7873/DATE.2013.305},
  doi       = {10.7873/DATE.2013.305},
  timestamp = {Wed, 11 Nov 2015 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/date/WildermannZT13},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{Singh:2013a,
  author    = {Amit Kumar Singh and
               Muhammad Shafique and
               Akash Kumar and
               J{\"{o}}rg Henkel},
  title     = {Mapping on multi/many-core systems: {S}urvey of current and emerging
               trends},
  booktitle = DAC,
  pages     = {1:1--1:10},
  publisher = {{ACM}},
  year      = {2013},
  url       = {http://doi.acm.org/10.1145/2463209.2488734},
  doi       = {10.1145/2463209.2488734},
  timestamp = {Mon, 11 Jul 2016 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/dac/SinghSKH13},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{Stralen:2010,
  author    = {Peter van Stralen and
               Andy D. Pimentel},
  title     = {Scenario-based design space exploration of {MPSoCs}},
  booktitle = ICCD,
  pages     = {305--312},
  publisher = {{IEEE}},
  year      = {2010},
  url       = {http://dx.doi.org/10.1109/ICCD.2010.5647727},
  doi       = {10.1109/ICCD.2010.5647727},
  timestamp = {Mon, 22 Sep 2014 16:50:07 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/iccd/StralenP10},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{Wildermann:2011,
  author    = {Stefan Wildermann and
               Felix Reimann and
               Daniel Ziener and
               J{\"{u}}rgen Teich},
  title     = {Symbolic design space exploration for multi-mode reconfigurable systems},
  booktitle = CODES+ISSS,
  month = oct,
  pages     = {129--138},
  publisher = {{ACM}},
  year      = {2011},
  url       = {http://doi.acm.org/10.1145/2039370.2039393},
  doi       = {10.1145/2039370.2039393},
  timestamp = {Thu, 20 Oct 2011 21:28:53 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/codes/WildermannRZT11},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{2parma:2012,
  author    = {Giovanni Mariani and
               Vlad Mihai Sima and
               Gianluca Palermo and
               Vittorio Zaccaria and
               Cristina Silvano and
               Koen Bertels},
  title     = {Using multi-objective design space exploration to enable run-time
               resource management for reconfigurable architectures},
  booktitle =DATE,
  pages     = {1379--1384},
  month = mar,
  publisher = {{IEEE}},
  year      = {2012},
  url       = {http://dx.doi.org/10.1109/DATE.2012.6176578},
  doi       = {10.1109/DATE.2012.6176578},
  timestamp = {Wed, 11 Nov 2015 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/date/MarianiSPZSB12},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@inproceedings{Ykman-Couvreur:2006,
 author = {Ykman-Couvreur, Chantal and Nollet, Vincent and Catthoor, Francky and Corporaal, Henk},
 booktitle = ISSOC,
 pages = {1-4},
 title = {Fast Multi-Dimension Multi-Choice Knapsack Heuristic for {MP-SoC} Run-Time Management},
 url={https://doi.org/10.1109/ISSOC.2006.321966},
 doi ={10.1109/ISSOC.2006.321966},
 year = {2006}
}


@ARTICLE{hscd,
	author={J{\"u}rgen Teich},
	journal={Proceedings of the IEEE},
	title={Hardware/Software Codesign: The Past, the Present, and Predicting the Future},
	year={2012},
	volume={100},
	number={Special Centennial Issue},
	pages={1411-1430},
	keywords={electronic design automation;embedded systems;hardware-software codesign;virtual prototyping;complex electronic systems;concurrent design;design constraints;hardware components;hardware-software codesign;software components;time-to-market frame;Complexity theory;Computer architecture;Consumer electronics;Hardware design languages;Simulation;Software development;System-on-a-chip;Cosimulation;cosynthesis;coverification;design space exploration;electronic system level (ESL);hardware/software codesign;virtual prototyping},
	doi={10.1109/JPROC.2011.2182009},
	url       = {https://doi.org/10.1109/JPROC.2011.2182009},
	ISSN={0018-9219},
	month={May}}

@article{Shojaei:2013,
  author    = {Hamid Shojaei and
               Twan Basten and
               Marc Geilen and
               Azadeh Davoodi},
  title     = {A fast and scalable multidimensional multiple-choice knapsack heuristic},
  journal   = ACM_TODAES,
  volume    = {18},
  number    = {4},
  pages     = {51},
  year      = {2013},
  url       = {http://doi.acm.org/10.1145/2541012.2541014},
  doi       = {10.1145/2541012.2541014},
  timestamp = {Fri, 13 Dec 2013 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/todaes/ShojaeiBGD13},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{actors:2011,
  author    = {Enrico Bini and
               Giorgio C. Buttazzo and
               Johan Eker and
               Stefan Schorr and
               Raphael Guerra and
               Gerhard Fohler and
               Karl{-}Erik {\AA}rz{\'{e}}n and
               Vanessa Romero and
               Claudio Scordino},
  title     = {Resource Management on Multicore Systems: The {ACTORS} Approach},
  journal   = {{IEEE} Micro},
  volume    = {31},
  number    = {3},
  pages     = {72--81},
  year      = {2011},
  url       = {http://dx.doi.org/10.1109/MM.2011.1},
  doi       = {10.1109/MM.2011.1},
  timestamp = {Wed, 09 Dec 2015 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/micro/BiniBESGFARS11},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{WGT:2014,
  author    = {Stefan Wildermann and
               Michael Gla{\ss} and
               J{\"{u}}rgen Teich},
  month = mar,
  title     = {Multi-objective distributed run-time resource management for many-cores},
  booktitle = DATE,
  pages     = {1--6},
  publisher = {EDAA},
  year      = {2014},
  url       = {http://dx.doi.org/10.7873/DATE.2014.234},
  doi       = {10.7873/DATE.2014.234},
  timestamp = {Tue, 10 Nov 2015 12:54:15 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/date/WildermannGT14},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@article{Goossens:2005,
 acmid = {1092305},
 address = {Los Alamitos, CA, USA},
 author = {Goossens, Kees and Dielissen, John and Radulescu, Andrei},
 url       = {https://doi.org/10.1109/MDT.2005.99},
 doi       = {10.1109/MDT.2005.99},
 issue_date = {September 2005},
 journal = {IEEE Design and Test of Computers},
 number = {5},
 numpages = {8},
 pages = {414--421},
 title = {{\AE}thereal Network on Chip: Concepts, Architectures, and Implementations},
 volume = {22},
 year = {2005}
}


@inproceedings{Carara:2011,
  author    = {Everton Carara and
               Gabriel Marchesan Almeida and
               Gilles Sassatelli and
               Fernando Gehm Moraes},
  title     = {Achieving composability in {NoC}-based {MPSoCs} through {QoS} management
               at software level},
  booktitle = DATE,
            month = mar,   
  pages     = {407--412},
  publisher = {{IEEE}},
  year      = {2011},
  url       = {http://dx.doi.org/10.1109/DATE.2011.5763071},
  doi       = {10.1109/DATE.2011.5763071},
  timestamp = {Wed, 11 Nov 2015 10:09:32 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/date/CararaASM11},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{absinth,
  author    = {Christian Ferdinand and
               Reinhold Heckmann},
  title     = {{aiT}: {W}orst case execution time prediction by static program analysis},
  booktitle = {Proceedings of the IFIP World Computer Congress, Topical Sessions},
  series    = {{IFIP}},
  month = aug,
  volume    = {156},
  pages     = {377--383},
  publisher = {Kluwer/Springer},
  year      = {2004},
  url       = {http://dx.doi.org/10.1007/978-1-4020-8157-6_29},
  doi       = {10.1007/978-1-4020-8157-6_29},
  timestamp = {Wed, 16 Jul 2014 09:06:15 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/ifip/FerdinandH04},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{akesson:2015,
  author    = {Benny Akesson and
               Anna Minaeva and
               Premysl Sucha and
               Andrew Nelson and
               Zdenek Hanz{\'{a}}lek},
  title     = {An efficient configuration methodology for time-division multiplexed
               single resources},
  booktitle = RTAS,
  pages     = {161--171},
  month = apr,
  publisher = {{IEEE}},
  year      = {2015},
  url       = {http://dx.doi.org/10.1109/RTAS.2015.7108439},
  doi       = {10.1109/RTAS.2015.7108439},
  timestamp = {Mon, 02 May 2016 11:34:59 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/rtas/AkessonMSNH15},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}



@article{Tarjan72,
	author    = {Robert Endre Tarjan},
	title     = {Depth-First Search and Linear Graph Algorithms},
	journal   = {SIAM Journal on Computing},
	volume    = {1},
	number    = {2},
	pages     = {146--160},
	year      = {1972},
	url       = {http://dx.doi.org/10.1137/0201010},
	doi       = {10.1137/0201010},
	timestamp = {Tue, 01 Feb 2011 14:01:01 +0100},
	biburl    = {http://dblp.uni-trier.de/rec/bib/journals/siamcomp/Tarjan72},
	bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{Tsang93,
 	author = {Edward Tsang},
	title = {Foundations of Constraint Satisfaction},
	year = {1993},
	PUBLISHER    = {Academic Press},
	ADDRESS      = {London and San Diego},
}

@inproceedings{decouple:2006,
  author    = {Chee Wei Tan and
               Daniel P. Palomar and
               Mung Chiang},
  title     = {Distributed Optimization of Coupled Systems With Applications to Network
               Utility Maximization},
  booktitle = {2006 {IEEE} International Conference on Acoustics Speech and Signal
               Processing, {ICASSP} 2006, Toulouse, France, May 14-19, 2006},
  pages     = {981--984},
  publisher = {{IEEE}},
  year      = {2006},
  url       = {http://dx.doi.org/10.1109/ICASSP.2006.1661442},
  doi       = {10.1109/ICASSP.2006.1661442},
  timestamp = {Wed, 16 Apr 2014 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/icassp/TanPC06},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{adam:2008,
  author    = {Mohammad Abdullah Al Faruque and
               Rudolf Krist and
               J{\"{o}}rg Henkel},
  title     = {{ADAM:} {R}un-time agent-based distributed application mapping for on-chip
               communication},
  booktitle =DAC,
  pages     = {760--765},
  publisher = {{ACM}},
  year      = {2008},
  url       = {http://doi.acm.org/10.1145/1391469.1391664},
  doi       = {10.1145/1391469.1391664},
  timestamp = {Wed, 30 Nov 2011 16:28:52 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/dac/FaruqueKH08},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@misc{hw_jungle,
 author = {Sutter, Herb},
 link = {\url{http://herbsutter.com/welcome-to-the-jungle/}},
  note = {Accessed: 2016-07-18},
 year = {2011}
}




@inproceedings{WildermannRZT11,
  author    = {Stefan Wildermann and
               Felix Reimann and
               Daniel Ziener and
               J{\"{u}}rgen Teich},
  editor    = {Robert P. Dick and
               Jan Madsen},
  title     = {Symbolic design space exploration for multi-mode reconfigurable systems},
  booktitle = CODES+ISSS,
  month = oct,
  pages     = {129--138},
  publisher = {{ACM}},
  year      = {2011},
  url       = {http://doi.acm.org/10.1145/2039370.2039393},
  doi       = {10.1145/2039370.2039393},
  timestamp = {Thu, 20 Oct 2011 21:28:53 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/codes/WildermannRZT11},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{WRZT:2012,
  author    = {Stefan Wildermann and
               Felix Reimann and
               Daniel Ziener and
               J{\"{u}}rgen Teich},
  title     = {Symbolic system-level design methodology for multi-mode reconfigurable
               systems},
  journal   = {Design Autom. for Emb. Sys.},
  volume    = {17},
  number    = {2},
  pages     = {343--375},
  year      = {2013},
  url       = {http://dx.doi.org/10.1007/s10617-012-9102-1},
  doi       = {10.1007/s10617-012-9102-1},
  timestamp = {Mon, 04 Aug 2014 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/dafes/WildermannRZT13},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{Schmitz:2005,
  author    = {Marcus T. Schmitz and
               Bashir M. Al{-}Hashimi and
               Petru Eles},
  title     = {Cosynthesis of energy-efficient multimode embedded systems with consideration
               of mode-execution probabilities},
  journal   = IEEE_TCAD,
  volume    = {24},
  number    = {2},
  pages     = {153--169},
  year      = {2005},
  url       = {http://dx.doi.org/10.1109/TCAD.2004.837729},
  doi       = {10.1109/TCAD.2004.837729},
  timestamp = {Wed, 19 Apr 2006 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/tcad/SchmitzAE05},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{Strahlen:2010,
  author    = {Peter van Stralen and
               Andy D. Pimentel},
  title     = {Scenario-based design space exploration of MPSoCs},
  booktitle = ICCD,
  pages     = {305--312},
  publisher = {{IEEE} Computer Society},
  year      = {2010},
  url       = {http://dx.doi.org/10.1109/ICCD.2010.5647727},
  doi       = {10.1109/ICCD.2010.5647727},
  timestamp = {Mon, 22 Sep 2014 16:50:07 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/iccd/StralenP10},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{Gheorghita:2009,
  author    = {Stefan Valentin Gheorghita and
               Martin Palkovic and
               Juan Hamers and
               Arnout Vandecappelle and
               Stelios Mamagkakis and
               Twan Basten and
               Lieven Eeckhout and
               Henk Corporaal and
               Francky Catthoor and
               Frederik Vandeputte and
               Koen De Bosschere},
  title     = {System-scenario-based design of dynamic embedded systems},
  journal   =ACM_TODAES,
  volume    = {14},
  number    = {1},
  year      = {2009},
  url       = {http://doi.acm.org/10.1145/1455229.1455232},
  doi       = {10.1145/1455229.1455232},
  timestamp = {Tue, 14 Apr 2009 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/todaes/GheorghitaPHVMBECCVB09},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{kang:2012,
  author    = {Shin{-}Haeng Kang and
               Hoeseok Yang and
               Lars Schor and
               Iuliana Bacivarov and
               Soonhoi Ha and
               Lothar Thiele},
  title     = {Multi-objective mapping optimization via problem decomposition for
               many-core systems},
  booktitle = {{IEEE} 10th Symposium on Embedded Systems for Real-time Multimedia,
               ESTIMedia 2012, Tampere, Finland, October 11-12, 2012},
  pages     = {28--37},
  publisher = {{IEEE} Computer Society},
  year      = {2012},
  url       = {http://dx.doi.org/10.1109/ESTIMedia.2012.6507026},
  doi       = {10.1109/ESTIMedia.2012.6507026},
  timestamp = {Fri, 08 May 2015 15:30:10 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/estimedia/KangYSBHT12},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{WZT:2013,
  author    = {Stefan Wildermann and
               Tobias Ziermann and
               J{\"{u}}rgen Teich},
  editor    = {Enrico Macii},
  title     = {Game-theoretic analysis of decentralized core allocation schemes on
               many-core systems},
  booktitle = {Design, Automation and Test in Europe, {DATE} 13, Grenoble, France,
               March 18-22, 2013},
  pages     = {1498--1503},
  publisher = {{EDA} Consortium San Jose, CA, {USA} / {ACM} {DL}},
  year      = {2013},
  url       = {http://dx.doi.org/10.7873/DATE.2013.305},
  doi       = {10.7873/DATE.2013.305},
  timestamp = {Wed, 11 Nov 2015 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/date/WildermannZT13},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{autotune2011,
  author    = {Ananta Tiwari and
               Jeffrey K. Hollingsworth and
               Chun Chen and
               Mary W. Hall and
               Chunhua Liao and
               Daniel J. Quinlan and
               Jacqueline Chame},
  title     = {Auto-tuning full applications: {A} case study},
  journal   = {{IJHPCA}},
  volume    = {25},
  number    = {3},
  pages     = {286--294},
  year      = {2011},
  url       = {http://dx.doi.org/10.1177/1094342011414744},
  doi       = {10.1177/1094342011414744},
  timestamp = {Mon, 29 Aug 2011 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/ijhpca/TiwariHCHLQC11},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{Grewe:2011,
  author    = {Dominik Grewe and
               Zheng Wang and
               Michael F. P. O'Boyle},
  editor    = {Manolis Katevenis and
               Margaret Martonosi and
               Christos Kozyrakis and
               Olivier Temam},
  title     = {A workload-aware mapping approach for data-parallel programs},
  booktitle = {High Performance Embedded Architectures and Compilers, 6th International
               Conference, HiPEAC 2011, Heraklion, Crete, Greece, January 24-26,
               2011. Proceedings},
  pages     = {117--126},
  publisher = {{ACM}},
  year      = {2011},
  url       = {http://doi.acm.org/10.1145/1944862.1944881},
  doi       = {10.1145/1944862.1944881},
  timestamp = {Fri, 08 Jul 2016 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/hipeac/GreweWO11},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@book{boyd2004,
title={Convex optimization},
	author = {Boyd, S. and Vandenberghe, L.},
	year={2004},
	publisher={Cambridge University Press}
	
}

@book{bertsekas:1999,
 author = {Bertsekas, Dimitri P. },
	edition = {2nd},
	howpublished = {Hardcover},
	keywords = {nonlinear-programming, optimization, programming},
	title = {{Nonlinear Programming}},
	year = {1999}
}

@inproceedings{autotune:2009,
  author    = {Yinan Li and
               Jack Dongarra and
               Stanimire Tomov},
  editor    = {Gabrielle Allen and
               Jaroslaw Nabrzyski and
               Edward Seidel and
               G. Dick van Albada and
               Jack Dongarra and
               Peter M. A. Sloot},
  title     = {A Note on Auto-tuning {GEMM} for {GPU}s},
  booktitle = {Computational Science - {ICCS} 2009, 9th International Conference,
               Baton Rouge, LA, USA, May 25-27, 2009, Proceedings, Part {I}},
  series    = {Lecture Notes in Computer Science},
  volume    = {5544},
  pages     = {884--892},
  publisher = {Springer},
  year      = {2009},
  url       = {http://dx.doi.org/10.1007/978-3-642-01970-8_89},
  doi       = {10.1007/978-3-642-01970-8_89},
  timestamp = {Fri, 22 May 2009 14:05:36 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/iccS/LiDT09},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{tutDecomp2006,
  author    = {Daniel P{\'{e}}rez Palomar and
               Mung Chiang},
  title     = {A Tutorial on Decomposition Methods for Network Utility Maximization},
  journal   = {{IEEE} Journal on Selected Areas in Communications},
  volume    = {24},
  number    = {8},
  pages     = {1439--1451},
  year      = {2006},
  url       = {http://dx.doi.org/10.1109/JSAC.2006.879350},
  doi       = {10.1109/JSAC.2006.879350},
  timestamp = {Fri, 18 Mar 2016 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/jsac/PalomarC06},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{knapsack:2012,
  author    = {Patrick Bellasi and
               Giuseppe Massari and
               William Fornaciari},
  title     = {A {RTRM} proposal for multi/many-core platforms and reconfigurable
               applications},
  booktitle = {Proceedings of the International Workshop on Reconfigurable and Communication-Centric
               Systems-on-Chip (ReCoSoC)},
               month = jul,
  pages     = {1--8},
  publisher = {{IEEE}},
  year      = {2012},
  url       = {http://dx.doi.org/10.1109/ReCoSoC.2012.6322885},
  doi       = {10.1109/ReCoSoC.2012.6322885},
  timestamp = {Tue, 23 Oct 2012 15:05:13 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/recosoc/BellasiMF12},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{dse:2006,
  author    = {Chantal Ykman{-}Couvreur and
               Vincent Nollet and
               Th{\'{e}}odore Marescaux and
               Erik Brockmeyer and
               Francky Catthoor and
               Henk Corporaal},
  editor    = {Georgi Gaydadjiev and
               C. John Glossner and
               Jarmo Takala and
               Stamatis Vassiliadis},
  title     = {Pareto-Based Application Specification for MP-SoC Customized Run-Time
               Management},
  booktitle = {Proceedings of 2006 International Conference on Embedded Computer
               Systems: Architectures, Modeling and Simulation {(IC-SAMOS} 2006),
               Samos, Greece, July 17-20, 2006},
  pages     = {78--84},
  publisher = {{IEEE}},
  year      = {2006},
  url       = {http://dx.doi.org/10.1109/ICSAMOS.2006.300812},
  doi       = {10.1109/ICSAMOS.2006.300812},
  timestamp = {Mon, 10 Sep 2007 15:05:02 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/samos/Ykman-CouvreurNMBCC06},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{dse2parma:2012,
  author    = {Giovanni Mariani and
               Vlad Mihai Sima and
               Gianluca Palermo and
               Vittorio Zaccaria and
               Cristina Silvano and
               Koen Bertels},
  title     = {Using multi-objective design space exploration to enable run-time
               resource management for reconfigurable architectures},
  booktitle = DATE,
  pages     = {1379--1384},
  publisher = {{IEEE}},
  year      = {2012},
  url       = {http://dx.doi.org/10.1109/DATE.2012.6176578},
  doi       = {10.1109/DATE.2012.6176578},
  timestamp = {Wed, 11 Nov 2015 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/date/MarianiSPZSB12},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{Singh:2011,
  author    = {Amit Kumar Singh and
               Akash Kumar and
               Thambipillai Srikanthan},
  editor    = {Rajesh K. Gupta and
               Vincent John Mooney},
  title     = {A hybrid strategy for mapping multiple throughput-constrained applications
               on {MPSoCs}},
  booktitle = CASES,
  pages     = {175--184},
  publisher = {{ACM}},
  year      = {2011},
  url       = {http://doi.acm.org/10.1145/2038698.2038726},
  doi       = {10.1145/2038698.2038726},
  timestamp = {Mon, 11 Jul 2016 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/cases/SinghKS11},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{schranzhofer:2009,
  author    = {Andreas Schranzhofer and
               Jian{-}Jia Chen and
               Lothar Thiele},
  title     = {Power-Aware Mapping of Probabilistic Applications onto Heterogeneous
               MPSoC Platforms},
  booktitle = RTAS,
  pages     = {151--160},
  publisher = {{IEEE}},
  year      = {2009},
  month = apr,
  url       = {http://dx.doi.org/10.1109/RTAS.2009.24},
  doi       = {10.1109/RTAS.2009.24},
  timestamp = {Wed, 01 Oct 2014 16:34:22 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/rtas/SchranzhoferCT09},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{Zipf:2009,
  author    = {Peter Zipf and
               Gilles Sassatelli and
               Nurten Utlu and
               Nicolas Saint{-}Jean and
               Pascal Benoit and
               Manfred Glesner},
  title     = {A Decentralised Task Mapping Approach for Homogeneous Multiprocessor
               Network-On-Chips},
  journal   = {Int. J. Reconfig. Comp.},
  volume    = {2009},
  pages     = {453970:1--453970:14},
  year      = {2009},
  url       = {http://dx.doi.org/10.1155/2009/453970},
  doi       = {10.1155/2009/453970},
  timestamp = {Mon, 01 Jun 2015 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/ijrc/ZipfSUSBG09},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{Yuan:2003,
  author    = {Wanghong Yuan and
               Klara Nahrstedt},
  editor    = {Michael L. Scott and
               Larry L. Peterson},
  title     = {Energy-efficient soft real-time {CPU} scheduling for mobile multimedia
               systems},
  booktitle = {Proceedings of the 19th {ACM} Symposium on Operating Systems Principles
               2003, {SOSP} 2003, Bolton Landing, NY, USA, October 19-22, 2003},
  pages     = {149--163},
  publisher = {{ACM}},
  year      = {2003},
  url       = {http://doi.acm.org/10.1145/945445.945460},
  doi       = {10.1145/945445.945460},
  timestamp = {Mon, 22 Jun 2015 17:24:47 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/sosp/YuanN03},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@misc{e3s,
 author = {Dick, Robert},
 howpublished = {\url{http://ziyang.eecs.umich.edu/dickrp/e3s/}},
 title = {Embedded System Synthesis Benchmarks Suite {(E3S)}},
  note = {Accessed: 2016-09-25},
 year = {2010}
}


@inproceedings{opt4jpaper,
  author    = {Martin Lukasiewycz and
               Michael Gla{\ss} and
               Felix Reimann and
               J{\"{u}}rgen Teich},
  title     = {{Opt4J}: a modular framework for meta-heuristic optimization},
  booktitle = GECCO,
  pages     = {1723--1730},
  month = jul,
  publisher = {{ACM}},
  year      = {2011},
  url       = {http://doi.acm.org/10.1145/2001576.2001808},
  doi       = {10.1145/2001576.2001808},
  timestamp = {Fri, 15 Jul 2011 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/gecco/LukasiewyczGRT11},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}
@conference{opt4jpaperBLIND,
 author = {omitted for blind review},
 title = {}
}


@inproceedings{Hu:2003,
  author    = {Jingcao Hu and
               Radu Marculescu},
  title     = {Energy-aware mapping for tile-based {NoC} architectures under performance
               constraints},
  booktitle =ASPDAC,
  pages     = {233--239},
  publisher = {{ACM}},
  year      = {2003},
  url       = {http://doi.acm.org/10.1145/1119772.1119818},
  doi       = {10.1145/1119772.1119818},
  timestamp = {Fri, 20 May 2016 12:19:10 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/aspdac/HuM03},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

Nikolay Kavaldjiev and
Gerard J. M. Smit and
Pierre G. Jansen and


@inproceedings{Wolkotte:2005,
 author = {Pascal T. Wolkotte and Gerard J. M. Smit and Nikolay Kavaldjiev and Jens E. Becker and J\"urgen Becker},
 booktitle = ISSOC,
 pages = {82-85},
 month = nov,
 publisher = IEEE,
 title = {Energy Model of Networks-on-Chip and a Bus},
 url ={https://doi.org/10.1109/ISSOC.2005.1595650},
 doi ={10.1109/ISSOC.2005.1595650}
 year = {2005}
}


@article{ACMTCS::Kemmerer1983,
  	title =	"Shared Resource Matrix Methodology: An Approach to
	Identifying Storage and Timing Channels",
	author =	"Richard A. Kemmerer",
	journal =	"ACM Transactions on Computer Systems",
	pages =	"256--277",
	 url       = {http://doi.acm.org/10.1145/357369.357374},
	 doi       = {10.1145/357369.357374},
	year = 	"1983",
	volume =	"1",
	number =	"3",}

@article{Lampson73,
  author    = {Butler W. Lampson},
  title     = {A Note on the Confinement Problem},
  journal   =COMM_ACM,
  volume    = {16},
  number    = {10},
  pages     = {613--615},
  year      = {1973},
  url       = {http://doi.acm.org/10.1145/362375.362389},
  doi       = {10.1145/362375.362389},
  timestamp = {Tue, 07 Jun 2011 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/cacm/Lampson73},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{journals/jcs/Jacob92,
  author    = {Jeremy Jacob},
  title     = {Basic Theorems About Security},
  journal   = {Journal of Computer Security},
  volume    = {1},
  number    = {3-4},
  pages     = {385--412},
  year      = {1992},
  month 	= may,
  url       = {http://dx.doi.org/10.3233/JCS-1992-13-409},
  doi       = {10.3233/JCS-1992-13-409},
  timestamp = {Tue, 16 Apr 2013 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/jcs/Jacob92},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}


