`include "metron_tools.sv"

// Structs can be used as input/output ports to submodules.
// ...but they have to be public member variables because Yosys...

package TL;
  parameter int PutFullData = 0;
  parameter int PutPartialData = 1;
  parameter int Get = 4;
  parameter int AccessAck = 0;
  parameter int AccessAckData = 1;
endpackage

typedef struct packed {
  logic[2:0]  a_opcode;
  logic[31:0] a_address;
  logic[3:0]  a_mask;
  logic[31:0] a_data;
  logic  a_valid;
} tilelink_a;

typedef struct packed {
  logic[2:0]  d_opcode;
  logic[31:0] d_data;
  logic  d_valid;
} tilelink_d;

//------------------------------------------------------------------------------

module TilelinkDevice (
  // global clock
  input logic clock,
  // input signals
  input tilelink_a tla,
  // output signals
  output tilelink_d tld
);
/*public:*/

  initial begin
    test_reg = 0;
    oe = 0;
  end


  always_comb begin : tock
    if (oe) begin
      tld.d_opcode = TL::AccessAckData;
      tld.d_data   = test_reg;
      tld.d_valid  = 1;
    end
    else begin
      tld.d_opcode = TL::AccessAckData;
      tld.d_data   = 'x;
      tld.d_valid  = 0;
    end
  end

  always_ff @(posedge clock) begin : tick
    if (tla.a_address == 16'h1234) begin
      if (tla.a_opcode == TL::PutFullData && tla.a_valid) begin
        test_reg <= tla.a_data;
      end else if (tla.a_opcode == TL::Get) begin
        oe <= 1;
      end
    end
  end

/*private:*/
  logic[31:0] test_reg;
  logic  oe;
endmodule

//------------------------------------------------------------------------------

module TilelinkCPU (
  // global clock
  input logic clock,
  // input signals
  input tilelink_d tld,
  // output signals
  output tilelink_a tla
);
/*public:*/


  initial begin
    addr = 16'h1234;
    data = 16'h4321;
  end

  always_comb begin : tock
    if (data & 1) begin
      tla.a_opcode  = TL::Get;
      tla.a_address = addr;
      tla.a_mask    = 4'b1111;
      tla.a_data    = 'x;
      tla.a_valid   = 1;
    end else begin
      tla.a_opcode  = TL::PutFullData;
      tla.a_address = addr;
      tla.a_mask    = 4'b1111;
      tla.a_data    = 32'hDEADBEEF;
      tla.a_valid   = 1;
    end
  end

  always_ff @(posedge clock) begin : tick
    if (tld.d_opcode == TL::AccessAckData && tld.d_valid) begin
      data <= tld.d_data;
    end
  end

/*private:*/
  logic[31:0] addr;
  logic[31:0] data;
endmodule

//------------------------------------------------------------------------------

module Top (
  // global clock
  input logic clock
);
/*public:*/
  always_comb begin : tock

    cpu_tld = dev_tld;
    dev_tla = cpu_tla;

  end

  TilelinkCPU cpu(
    // Global clock
    .clock(clock),
    // Input signals
    .tld(cpu_tld),
    // Output signals
    .tla(cpu_tla)
  );
  tilelink_d cpu_tld;
  tilelink_a cpu_tla;

  TilelinkDevice dev(
    // Global clock
    .clock(clock),
    // Input signals
    .tla(dev_tla),
    // Output signals
    .tld(dev_tld)
  );
  tilelink_a dev_tla;
  tilelink_d dev_tld;

endmodule

//------------------------------------------------------------------------------
