// Seed: 739845604
module module_0 (
    id_1,
    id_2,
    id_3#(
        .id_4(-1),
        .id_5(-1'b0),
        .id_6(1 == -1'b0),
        .id_7(-1'd0)
    ),
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_25;
  supply0 id_26 = -1'b0;
  wire id_27, id_28;
endmodule
module module_1 (
    output wire  id_0,
    input  wire  id_1,
    input  tri   id_2,
    input  logic id_3,
    output logic id_4,
    output logic id_5,
    output wand  id_6,
    input  wand  id_7,
    output tri   id_8,
    id_14,
    input  logic id_9,
    input  tri0  id_10,
    input  tri1  id_11,
    output tri1  id_12
);
  always begin : LABEL_0
    id_4 <= 1;
  end
  always id_5.id_9 <= id_3;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
  integer id_15;
endmodule
