

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_206_1'
================================================================
* Date:           Sun Oct 12 09:48:09 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32775|    32775|  0.328 ms|  0.328 ms|  32775|  32775|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_206_1  |    32773|    32773|         7|          1|          1|  32768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i22"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_9 = load i16 %i" [activation_accelerator.cpp:207]   --->   Operation 13 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.10ns)   --->   "%icmp_ln206 = icmp_eq  i16 %i_9, i16 32768" [activation_accelerator.cpp:206]   --->   Operation 15 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.85ns)   --->   "%add_ln206 = add i16 %i_9, i16 1" [activation_accelerator.cpp:206]   --->   Operation 17 'add' 'add_ln206' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %icmp_ln206, void %for.inc.i22.split, void %for.inc34.preheader.exitStub" [activation_accelerator.cpp:206]   --->   Operation 18 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_18_cast28 = zext i16 %i_9" [activation_accelerator.cpp:207]   --->   Operation 19 'zext' 'i_18_cast28' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln9 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %i_9, i32 2, i32 14" [activation_accelerator.cpp:207]   --->   Operation 20 'partselect' 'lshr_ln9' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i13 %lshr_ln9" [activation_accelerator.cpp:207]   --->   Operation 21 'zext' 'zext_ln207' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln207" [activation_accelerator.cpp:207]   --->   Operation 22 'getelementptr' 'x_addr' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln207" [activation_accelerator.cpp:207]   --->   Operation 23 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln207" [activation_accelerator.cpp:207]   --->   Operation 24 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln207" [activation_accelerator.cpp:207]   --->   Operation 25 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln207 = trunc i16 %i_9" [activation_accelerator.cpp:207]   --->   Operation 26 'trunc' 'trunc_ln207' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.23ns)   --->   "%x_load = load i13 %x_addr" [activation_accelerator.cpp:207]   --->   Operation 27 'load' 'x_load' <Predicate = (!icmp_ln206)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 28 [2/2] (1.23ns)   --->   "%x_2_load = load i13 %x_2_addr" [activation_accelerator.cpp:207]   --->   Operation 28 'load' 'x_2_load' <Predicate = (!icmp_ln206)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 29 [2/2] (1.23ns)   --->   "%x_4_load = load i13 %x_4_addr" [activation_accelerator.cpp:207]   --->   Operation 29 'load' 'x_4_load' <Predicate = (!icmp_ln206)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 30 [2/2] (1.23ns)   --->   "%x_6_load = load i13 %x_6_addr" [activation_accelerator.cpp:207]   --->   Operation 30 'load' 'x_6_load' <Predicate = (!icmp_ln206)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 %i_18_cast28" [activation_accelerator.cpp:207]   --->   Operation 31 'getelementptr' 'y_addr' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%y_load = load i15 %y_addr" [activation_accelerator.cpp:207]   --->   Operation 32 'load' 'y_load' <Predicate = (!icmp_ln206)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln207" [activation_accelerator.cpp:209]   --->   Operation 33 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln207" [activation_accelerator.cpp:209]   --->   Operation 34 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln207" [activation_accelerator.cpp:209]   --->   Operation 35 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln207" [activation_accelerator.cpp:209]   --->   Operation 36 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.44ns)   --->   "%switch_ln209 = switch i2 %trunc_ln207, void %arrayidx41.i.case.3, i2 0, void %arrayidx41.i.case.0, i2 1, void %arrayidx41.i.case.1, i2 2, void %arrayidx41.i.case.2" [activation_accelerator.cpp:209]   --->   Operation 37 'switch' 'switch_ln209' <Predicate = (!icmp_ln206)> <Delay = 0.44>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln206 = store i16 %add_ln206, i16 %i" [activation_accelerator.cpp:206]   --->   Operation 38 'store' 'store_ln206' <Predicate = (!icmp_ln206)> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln206 = br void %for.inc.i22" [activation_accelerator.cpp:206]   --->   Operation 39 'br' 'br_ln206' <Predicate = (!icmp_ln206)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 40 [1/2] (1.23ns)   --->   "%x_load = load i13 %x_addr" [activation_accelerator.cpp:207]   --->   Operation 40 'load' 'x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 41 [1/2] (1.23ns)   --->   "%x_2_load = load i13 %x_2_addr" [activation_accelerator.cpp:207]   --->   Operation 41 'load' 'x_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 42 [1/2] (1.23ns)   --->   "%x_4_load = load i13 %x_4_addr" [activation_accelerator.cpp:207]   --->   Operation 42 'load' 'x_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 43 [1/2] (1.23ns)   --->   "%x_6_load = load i13 %x_6_addr" [activation_accelerator.cpp:207]   --->   Operation 43 'load' 'x_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 44 [1/1] (0.52ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i2 %trunc_ln207" [activation_accelerator.cpp:207]   --->   Operation 44 'mux' 'tmp_1' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/2] (1.23ns)   --->   "%y_load = load i15 %y_addr" [activation_accelerator.cpp:207]   --->   Operation 45 'load' 'y_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 46 [4/4] (6.43ns)   --->   "%sum = fadd i32 %tmp_1, i32 %y_load" [activation_accelerator.cpp:207]   --->   Operation 46 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 47 [3/4] (6.43ns)   --->   "%sum = fadd i32 %tmp_1, i32 %y_load" [activation_accelerator.cpp:207]   --->   Operation 47 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 48 [2/4] (6.43ns)   --->   "%sum = fadd i32 %tmp_1, i32 %y_load" [activation_accelerator.cpp:207]   --->   Operation 48 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln206 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [activation_accelerator.cpp:206]   --->   Operation 49 'specloopname' 'specloopname_ln206' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/4] (6.43ns)   --->   "%sum = fadd i32 %tmp_1, i32 %y_load" [activation_accelerator.cpp:207]   --->   Operation 50 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln209 = bitcast i32 %sum" [activation_accelerator.cpp:209]   --->   Operation 51 'bitcast' 'bitcast_ln209' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln209, i32 16, i32 31" [activation_accelerator.cpp:209]   --->   Operation 52 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 53 [1/1] (1.23ns)   --->   "%store_ln209 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30" [activation_accelerator.cpp:209]   --->   Operation 53 'store' 'store_ln209' <Predicate = (trunc_ln207 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln209 = br void %arrayidx41.i.exit" [activation_accelerator.cpp:209]   --->   Operation 54 'br' 'br_ln209' <Predicate = (trunc_ln207 == 2)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (1.23ns)   --->   "%store_ln209 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29" [activation_accelerator.cpp:209]   --->   Operation 55 'store' 'store_ln209' <Predicate = (trunc_ln207 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln209 = br void %arrayidx41.i.exit" [activation_accelerator.cpp:209]   --->   Operation 56 'br' 'br_ln209' <Predicate = (trunc_ln207 == 1)> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (1.23ns)   --->   "%store_ln209 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28" [activation_accelerator.cpp:209]   --->   Operation 57 'store' 'store_ln209' <Predicate = (trunc_ln207 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln209 = br void %arrayidx41.i.exit" [activation_accelerator.cpp:209]   --->   Operation 58 'br' 'br_ln209' <Predicate = (trunc_ln207 == 0)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (1.23ns)   --->   "%store_ln209 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31" [activation_accelerator.cpp:209]   --->   Operation 59 'store' 'store_ln209' <Predicate = (trunc_ln207 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln209 = br void %arrayidx41.i.exit" [activation_accelerator.cpp:209]   --->   Operation 60 'br' 'br_ln209' <Predicate = (trunc_ln207 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                                                            (alloca           ) [ 01000000]
store_ln0                                                                    (store            ) [ 00000000]
br_ln0                                                                       (br               ) [ 00000000]
i_9                                                                          (load             ) [ 00000000]
specpipeline_ln0                                                             (specpipeline     ) [ 00000000]
icmp_ln206                                                                   (icmp             ) [ 01111110]
empty                                                                        (speclooptripcount) [ 00000000]
add_ln206                                                                    (add              ) [ 00000000]
br_ln206                                                                     (br               ) [ 00000000]
i_18_cast28                                                                  (zext             ) [ 00000000]
lshr_ln9                                                                     (partselect       ) [ 00000000]
zext_ln207                                                                   (zext             ) [ 00000000]
x_addr                                                                       (getelementptr    ) [ 01100000]
x_2_addr                                                                     (getelementptr    ) [ 01100000]
x_4_addr                                                                     (getelementptr    ) [ 01100000]
x_6_addr                                                                     (getelementptr    ) [ 01100000]
trunc_ln207                                                                  (trunc            ) [ 01111111]
y_addr                                                                       (getelementptr    ) [ 01100000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28 (getelementptr    ) [ 01111111]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29 (getelementptr    ) [ 01111111]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30 (getelementptr    ) [ 01111111]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31 (getelementptr    ) [ 01111111]
switch_ln209                                                                 (switch           ) [ 00000000]
store_ln206                                                                  (store            ) [ 00000000]
br_ln206                                                                     (br               ) [ 00000000]
x_load                                                                       (load             ) [ 00000000]
x_2_load                                                                     (load             ) [ 00000000]
x_4_load                                                                     (load             ) [ 00000000]
x_6_load                                                                     (load             ) [ 00000000]
tmp_1                                                                        (mux              ) [ 01011110]
y_load                                                                       (load             ) [ 01011110]
specloopname_ln206                                                           (specloopname     ) [ 00000000]
sum                                                                          (fadd             ) [ 00000000]
bitcast_ln209                                                                (bitcast          ) [ 00000000]
trunc_ln                                                                     (partselect       ) [ 01000001]
store_ln209                                                                  (store            ) [ 00000000]
br_ln209                                                                     (br               ) [ 00000000]
store_ln209                                                                  (store            ) [ 00000000]
br_ln209                                                                     (br               ) [ 00000000]
store_ln209                                                                  (store            ) [ 00000000]
br_ln209                                                                     (br               ) [ 00000000]
store_ln209                                                                  (store            ) [ 00000000]
br_ln209                                                                     (br               ) [ 00000000]
ret_ln0                                                                      (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4f32.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="x_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="13" slack="0"/>
<pin id="72" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="x_2_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="13" slack="0"/>
<pin id="79" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_2_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="x_4_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="13" slack="0"/>
<pin id="86" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_4_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="x_6_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="13" slack="0"/>
<pin id="93" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_6_addr/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="13" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="13" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2_load/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="13" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_4_load/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="13" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_6_load/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="y_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="16" slack="0"/>
<pin id="124" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="15" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="13" slack="0"/>
<pin id="137" dir="1" index="3" bw="13" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="13" slack="0"/>
<pin id="144" dir="1" index="3" bw="13" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="13" slack="0"/>
<pin id="151" dir="1" index="3" bw="13" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="13" slack="0"/>
<pin id="158" dir="1" index="3" bw="13" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln209_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="13" slack="6"/>
<pin id="163" dir="0" index="1" bw="16" slack="1"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/7 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln209_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="13" slack="6"/>
<pin id="168" dir="0" index="1" bw="16" slack="1"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/7 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln209_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="13" slack="6"/>
<pin id="173" dir="0" index="1" bw="16" slack="1"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/7 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln209_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="13" slack="6"/>
<pin id="178" dir="0" index="1" bw="16" slack="1"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/7 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="0" index="1" bw="32" slack="1"/>
<pin id="184" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln0_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="16" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="i_9_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_9/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln206_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln206_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln206/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="i_18_cast28_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_18_cast28/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="lshr_ln9_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="13" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="0"/>
<pin id="213" dir="0" index="2" bw="3" slack="0"/>
<pin id="214" dir="0" index="3" bw="5" slack="0"/>
<pin id="215" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln9/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln207_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="13" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln207/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="trunc_ln207_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln207/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln206_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln206/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="0" index="2" bw="32" slack="0"/>
<pin id="245" dir="0" index="3" bw="32" slack="0"/>
<pin id="246" dir="0" index="4" bw="32" slack="0"/>
<pin id="247" dir="0" index="5" bw="2" slack="1"/>
<pin id="248" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="bitcast_ln209_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln209/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="trunc_ln_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="6" slack="0"/>
<pin id="262" dir="0" index="3" bw="6" slack="0"/>
<pin id="263" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="268" class="1005" name="i_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="275" class="1005" name="icmp_ln206_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="5"/>
<pin id="277" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln206 "/>
</bind>
</comp>

<comp id="279" class="1005" name="x_addr_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="13" slack="1"/>
<pin id="281" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="284" class="1005" name="x_2_addr_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="13" slack="1"/>
<pin id="286" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_2_addr "/>
</bind>
</comp>

<comp id="289" class="1005" name="x_4_addr_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="13" slack="1"/>
<pin id="291" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_4_addr "/>
</bind>
</comp>

<comp id="294" class="1005" name="x_6_addr_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="13" slack="1"/>
<pin id="296" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_6_addr "/>
</bind>
</comp>

<comp id="299" class="1005" name="trunc_ln207_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="2" slack="1"/>
<pin id="301" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln207 "/>
</bind>
</comp>

<comp id="304" class="1005" name="y_addr_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="15" slack="1"/>
<pin id="306" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="y_addr "/>
</bind>
</comp>

<comp id="309" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="13" slack="6"/>
<pin id="311" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28 "/>
</bind>
</comp>

<comp id="314" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="13" slack="6"/>
<pin id="316" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29 "/>
</bind>
</comp>

<comp id="319" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="13" slack="6"/>
<pin id="321" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30 "/>
</bind>
</comp>

<comp id="324" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="13" slack="6"/>
<pin id="326" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31 "/>
</bind>
</comp>

<comp id="329" class="1005" name="tmp_1_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="334" class="1005" name="y_load_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_load "/>
</bind>
</comp>

<comp id="339" class="1005" name="trunc_ln_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="1"/>
<pin id="341" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="44" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="44" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="44" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="44" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="68" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="75" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="82" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="89" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="44" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="44" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="14" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="44" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="44" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="197"><net_src comp="190" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="30" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="190" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="36" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="190" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="216"><net_src comp="38" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="190" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="40" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="42" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="223"><net_src comp="210" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="226"><net_src comp="220" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="227"><net_src comp="220" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="228"><net_src comp="220" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="229"><net_src comp="220" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="231"><net_src comp="220" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="235"><net_src comp="190" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="199" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="249"><net_src comp="52" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="96" pin="3"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="102" pin="3"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="108" pin="3"/><net_sink comp="241" pin=3"/></net>

<net id="253"><net_src comp="114" pin="3"/><net_sink comp="241" pin=4"/></net>

<net id="257"><net_src comp="181" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="58" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="254" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="60" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="62" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="271"><net_src comp="64" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="274"><net_src comp="268" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="278"><net_src comp="193" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="68" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="287"><net_src comp="75" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="292"><net_src comp="82" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="297"><net_src comp="89" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="302"><net_src comp="232" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="241" pin=5"/></net>

<net id="307"><net_src comp="120" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="312"><net_src comp="133" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="317"><net_src comp="140" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="322"><net_src comp="147" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="327"><net_src comp="154" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="332"><net_src comp="241" pin="6"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="337"><net_src comp="127" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="342"><net_src comp="258" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="346"><net_src comp="339" pin="1"/><net_sink comp="176" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {7 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {7 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {7 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {7 }
 - Input state : 
	Port: activation_accelerator_Pipeline_VITIS_LOOP_206_1 : x | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_206_1 : x_2 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_206_1 : x_4 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_206_1 : x_6 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_206_1 : y | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_9 : 1
		icmp_ln206 : 2
		add_ln206 : 2
		br_ln206 : 3
		i_18_cast28 : 2
		lshr_ln9 : 2
		zext_ln207 : 3
		x_addr : 4
		x_2_addr : 4
		x_4_addr : 4
		x_6_addr : 4
		trunc_ln207 : 2
		x_load : 5
		x_2_load : 5
		x_4_load : 5
		x_6_load : 5
		y_addr : 3
		y_load : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28 : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29 : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30 : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31 : 4
		switch_ln209 : 3
		store_ln206 : 3
	State 2
		tmp_1 : 1
	State 3
	State 4
	State 5
	State 6
		bitcast_ln209 : 1
		trunc_ln : 2
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_181     |    2    |   227   |   214   |
|----------|--------------------|---------|---------|---------|
|    add   |  add_ln206_fu_199  |    0    |    0    |    23   |
|----------|--------------------|---------|---------|---------|
|    mux   |    tmp_1_fu_241    |    0    |    0    |    20   |
|----------|--------------------|---------|---------|---------|
|   icmp   |  icmp_ln206_fu_193 |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|   zext   | i_18_cast28_fu_205 |    0    |    0    |    0    |
|          |  zext_ln207_fu_220 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|   lshr_ln9_fu_210  |    0    |    0    |    0    |
|          |   trunc_ln_fu_258  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  | trunc_ln207_fu_232 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    2    |   227   |   270   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------------------------------------------+--------+
|                                                                                    |   FF   |
+------------------------------------------------------------------------------------+--------+
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_reg_309|   13   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_reg_314|   13   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30_reg_319|   13   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31_reg_324|   13   |
|                                      i_reg_268                                     |   16   |
|                                 icmp_ln206_reg_275                                 |    1   |
|                                    tmp_1_reg_329                                   |   32   |
|                                 trunc_ln207_reg_299                                |    2   |
|                                  trunc_ln_reg_339                                  |   16   |
|                                  x_2_addr_reg_284                                  |   13   |
|                                  x_4_addr_reg_289                                  |   13   |
|                                  x_6_addr_reg_294                                  |   13   |
|                                   x_addr_reg_279                                   |   13   |
|                                   y_addr_reg_304                                   |   15   |
|                                   y_load_reg_334                                   |   32   |
+------------------------------------------------------------------------------------+--------+
|                                        Total                                       |   218  |
+------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_96 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_102 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_108 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_114 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_127 |  p0  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   134  ||  2.135  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   227  |   270  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   218  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    2   |   445  |   315  |
+-----------+--------+--------+--------+--------+
