// Seed: 3506246257
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  inout id_5;
  input id_4;
  inout id_3;
  inout id_2;
  output id_1;
  type_8 id_6 (
      .id_0(1),
      .id_1(id_1),
      .id_2(id_2),
      .id_3((id_5)),
      .id_4(1),
      .id_5(""),
      .id_6(1'h0)
  );
  logic id_7;
  assign id_1 = id_4;
endmodule
