Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date             : Wed Apr  7 16:37:47 2021
| Host             : cad114.naist.jp running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file /home/hoailuan/TestFPGA/SHA-2/SHA-2/Hong_sensei_BCA/BCA_64PE_SAME_CTRL_HRAM_Simulation/Simulation/Simulation.runs/synth_1/syn_power.rpt
| Design           : BCA_CHIP
| Device           : xcu280-fsvh2892-2L-e
| Design State     : synthesized
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 11.697       |
|   FPGA Power (W)         | 11.447       |
|   HBM Power (W)          | 0.249        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 8.383        |
| Device Static (W)        | 3.314        |
| Effective TJA (C/W)      | 0.4          |
| Max Ambient (C)          | 94.8         |
| Junction Temperature (C) | 30.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     3.982 |        3 |       --- |             --- |
| CLB Logic                |     2.486 |   820053 |       --- |             --- |
|   LUT as Logic           |     1.637 |   207974 |   1303680 |           15.95 |
|   LUT as Distributed RAM |     0.491 |    20672 |    600960 |            3.44 |
|   Register               |     0.228 |   512770 |   2607360 |           19.67 |
|   CARRY8                 |     0.129 |    11524 |    162960 |            7.07 |
|   LUT as Shift Register  |    <0.001 |       20 |    600960 |           <0.01 |
|   BUFG                   |    <0.001 |       11 |        96 |           11.46 |
|   Others                 |     0.000 |     3489 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |       36 |   1303680 |           <0.01 |
| Signals                  |     1.902 |   634955 |       --- |             --- |
| I/O                      |     0.013 |       88 |       624 |           14.10 |
| Static Power             |     3.314 |          |           |                 |
| Total                    |    11.697 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.850 |    11.312 |       9.847 |      1.464 |
| Vccint_io  |       0.850 |     0.256 |       0.001 |      0.255 |
| Vccbram    |       0.850 |     0.035 |       0.000 |      0.035 |
| Vccaux     |       1.800 |     0.813 |       0.000 |      0.813 |
| Vccaux_io  |       1.800 |     0.040 |       0.005 |      0.035 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.001 |       0.001 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.024 |       0.000 |      0.024 |
| VCC_IO_HBM |       1.200 |     0.083 |       0.000 |      0.083 |
| VCC_HBM    |       1.200 |     0.081 |       0.000 |      0.081 |
| VCCAUX_HBM |       2.500 |     0.022 |       0.000 |      0.022 |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                                  | Accuracy of the tool is not optimal until design is fully placed and routed                                        |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| CLK   | CLK    |             2.5 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| BCA_CHIP                  |     8.383 |
|   C1_HRAM_1               |     0.001 |
|   C1_HRAM_2               |     0.001 |
|   C1_HRAM_3               |     0.001 |
|   C1_HRAM_4               |     0.001 |
|   C2_HRAM_1               |     0.002 |
|   C2_HRAM_2               |     0.002 |
|   C2_HRAM_3               |     0.002 |
|   C2_HRAM_4               |     0.002 |
|   GRAM                    |     0.006 |
|   PE_CTRL_CELL1           |     0.209 |
|   PE_CTRL_CELL2           |     0.015 |
|   genblk1[0].pe_bca       |     0.124 |
|     cell1                 |     0.048 |
|       ALU_SHA2            |     0.020 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.076 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_1            |     0.002 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[10].pe_bca      |     0.118 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.072 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[11].pe_bca      |     0.116 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.070 |
|       ALU_SHA2            |     0.027 |
|       REG_IN              |     0.020 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[12].pe_bca      |     0.121 |
|     cell1                 |     0.050 |
|       ALU_SHA2            |     0.020 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.006 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.004 |
|       SREGO_2             |     0.004 |
|       SREGO_3             |     0.004 |
|       SREGO_4             |     0.004 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.072 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[13].pe_bca      |     0.118 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.072 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[14].pe_bca      |     0.118 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[15].pe_bca      |     0.118 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[16].pe_bca      |     0.118 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[17].pe_bca      |     0.118 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.072 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[18].pe_bca      |     0.118 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[19].pe_bca      |     0.121 |
|     cell1                 |     0.050 |
|       ALU_SHA2            |     0.021 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.006 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.004 |
|       SREGO_2             |     0.004 |
|       SREGO_3             |     0.004 |
|       SREGO_4             |     0.004 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[1].pe_bca       |     0.122 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.075 |
|       ALU_SHA2            |     0.029 |
|       REG_IN              |     0.022 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[20].pe_bca      |     0.122 |
|     cell1                 |     0.050 |
|       ALU_SHA2            |     0.021 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.006 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.004 |
|       SREGO_2             |     0.004 |
|       SREGO_3             |     0.004 |
|       SREGO_4             |     0.004 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.072 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[21].pe_bca      |     0.121 |
|     cell1                 |     0.050 |
|       ALU_SHA2            |     0.021 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.006 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.004 |
|       SREGO_2             |     0.004 |
|       SREGO_3             |     0.004 |
|       SREGO_4             |     0.004 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[22].pe_bca      |     0.121 |
|     cell1                 |     0.050 |
|       ALU_SHA2            |     0.021 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.006 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.004 |
|       SREGO_2             |     0.004 |
|       SREGO_3             |     0.004 |
|       SREGO_4             |     0.004 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[23].pe_bca      |     0.121 |
|     cell1                 |     0.050 |
|       ALU_SHA2            |     0.021 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.006 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.004 |
|       SREGO_2             |     0.004 |
|       SREGO_3             |     0.004 |
|       SREGO_4             |     0.004 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[24].pe_bca      |     0.121 |
|     cell1                 |     0.050 |
|       ALU_SHA2            |     0.021 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.006 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.004 |
|       SREGO_2             |     0.004 |
|       SREGO_3             |     0.004 |
|       SREGO_4             |     0.004 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[25].pe_bca      |     0.130 |
|     cell1                 |     0.050 |
|       ALU_SHA2            |     0.021 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.006 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.004 |
|       SREGO_2             |     0.004 |
|       SREGO_3             |     0.004 |
|       SREGO_4             |     0.004 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.080 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.015 |
|   genblk1[26].pe_bca      |     0.121 |
|     cell1                 |     0.049 |
|       ALU_SHA2            |     0.020 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.006 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.004 |
|       SREGO_2             |     0.004 |
|       SREGO_3             |     0.004 |
|       SREGO_4             |     0.004 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[27].pe_bca      |     0.121 |
|     cell1                 |     0.049 |
|       ALU_SHA2            |     0.020 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.006 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.004 |
|       SREGO_2             |     0.004 |
|       SREGO_3             |     0.004 |
|       SREGO_4             |     0.004 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[28].pe_bca      |     0.121 |
|     cell1                 |     0.049 |
|       ALU_SHA2            |     0.020 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.006 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.004 |
|       SREGO_2             |     0.004 |
|       SREGO_3             |     0.004 |
|       SREGO_4             |     0.004 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.072 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[29].pe_bca      |     0.121 |
|     cell1                 |     0.049 |
|       ALU_SHA2            |     0.020 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.006 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.004 |
|       SREGO_2             |     0.004 |
|       SREGO_3             |     0.004 |
|       SREGO_4             |     0.004 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[2].pe_bca       |     0.121 |
|     cell1                 |     0.049 |
|       ALU_SHA2            |     0.020 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.006 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.004 |
|       SREGO_2             |     0.004 |
|       SREGO_3             |     0.004 |
|       SREGO_4             |     0.004 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[30].pe_bca      |     0.121 |
|     cell1                 |     0.049 |
|       ALU_SHA2            |     0.020 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.006 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.004 |
|       SREGO_2             |     0.004 |
|       SREGO_3             |     0.004 |
|       SREGO_4             |     0.004 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[31].pe_bca      |     0.121 |
|     cell1                 |     0.049 |
|       ALU_SHA2            |     0.020 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.006 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.004 |
|       SREGO_2             |     0.004 |
|       SREGO_3             |     0.004 |
|       SREGO_4             |     0.004 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[32].pe_bca      |     0.121 |
|     cell1                 |     0.050 |
|       ALU_SHA2            |     0.020 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.006 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.004 |
|       SREGO_2             |     0.004 |
|       SREGO_3             |     0.004 |
|       SREGO_4             |     0.004 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[33].pe_bca      |     0.121 |
|     cell1                 |     0.050 |
|       ALU_SHA2            |     0.020 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.006 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.004 |
|       SREGO_2             |     0.004 |
|       SREGO_3             |     0.004 |
|       SREGO_4             |     0.004 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.072 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[34].pe_bca      |     0.121 |
|     cell1                 |     0.050 |
|       ALU_SHA2            |     0.020 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.006 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.004 |
|       SREGO_2             |     0.004 |
|       SREGO_3             |     0.004 |
|       SREGO_4             |     0.004 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[35].pe_bca      |     0.121 |
|     cell1                 |     0.050 |
|       ALU_SHA2            |     0.020 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.006 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.004 |
|       SREGO_2             |     0.004 |
|       SREGO_3             |     0.004 |
|       SREGO_4             |     0.004 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[36].pe_bca      |     0.121 |
|     cell1                 |     0.050 |
|       ALU_SHA2            |     0.020 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.006 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.004 |
|       SREGO_2             |     0.004 |
|       SREGO_3             |     0.004 |
|       SREGO_4             |     0.004 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.072 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[37].pe_bca      |     0.121 |
|     cell1                 |     0.050 |
|       ALU_SHA2            |     0.020 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.006 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.004 |
|       SREGO_2             |     0.004 |
|       SREGO_3             |     0.004 |
|       SREGO_4             |     0.004 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[38].pe_bca      |     0.118 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[39].pe_bca      |     0.118 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.072 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[3].pe_bca       |     0.118 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.072 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[40].pe_bca      |     0.118 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.072 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[41].pe_bca      |     0.124 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.078 |
|       ALU_SHA2            |     0.027 |
|       REG_IN              |     0.020 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.015 |
|   genblk1[42].pe_bca      |     0.116 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.070 |
|       ALU_SHA2            |     0.027 |
|       REG_IN              |     0.020 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[43].pe_bca      |     0.116 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.070 |
|       ALU_SHA2            |     0.027 |
|       REG_IN              |     0.020 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[44].pe_bca      |     0.116 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.070 |
|       ALU_SHA2            |     0.027 |
|       REG_IN              |     0.020 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[45].pe_bca      |     0.116 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.070 |
|       ALU_SHA2            |     0.027 |
|       REG_IN              |     0.020 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[46].pe_bca      |     0.118 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[47].pe_bca      |     0.116 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.070 |
|       ALU_SHA2            |     0.027 |
|       REG_IN              |     0.020 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[48].pe_bca      |     0.118 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[49].pe_bca      |     0.116 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.070 |
|       ALU_SHA2            |     0.027 |
|       REG_IN              |     0.020 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[4].pe_bca       |     0.118 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.072 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[50].pe_bca      |     0.118 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[51].pe_bca      |     0.118 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[52].pe_bca      |     0.118 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[53].pe_bca      |     0.118 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[54].pe_bca      |     0.118 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.072 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[55].pe_bca      |     0.118 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.072 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[56].pe_bca      |     0.118 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.072 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[57].pe_bca      |     0.184 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.137 |
|       ALU_SHA2            |     0.041 |
|       REG_IN              |     0.021 |
|       SREGIN_1            |     0.003 |
|       SREGIN_2            |     0.004 |
|       SREGIN_3            |     0.004 |
|       SREGIN_4            |     0.022 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.032 |
|   genblk1[58].pe_bca      |     0.118 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[59].pe_bca      |     0.118 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[5].pe_bca       |     0.118 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[60].pe_bca      |     0.118 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[61].pe_bca      |     0.118 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[62].pe_bca      |     0.118 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[63].pe_bca      |     0.272 |
|     cell1                 |     0.058 |
|       ALU_SHA2            |     0.022 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_1            |     0.002 |
|       SREGIN_2            |     0.003 |
|       SREGIN_3            |     0.003 |
|       SREGIN_4            |     0.004 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.214 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_1            |     0.007 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[6].pe_bca       |     0.118 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[7].pe_bca       |     0.118 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[8].pe_bca       |     0.118 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.071 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.007 |
|   genblk1[9].pe_bca       |     0.126 |
|     cell1                 |     0.046 |
|       ALU_SHA2            |     0.019 |
|       RAM_PORTS_MUX_CELL1 |     0.002 |
|       REG_IN              |     0.005 |
|       SREGIN_2            |     0.001 |
|       SREGIN_3            |     0.001 |
|       SREGIN_4            |     0.001 |
|       SREGO_1             |     0.003 |
|       SREGO_2             |     0.003 |
|       SREGO_3             |     0.003 |
|       SREGO_4             |     0.003 |
|       WRAM_1              |     0.001 |
|       WRAM_2              |     0.001 |
|       WRAM_3              |     0.001 |
|       WRAM_4              |     0.001 |
|     cell2                 |     0.079 |
|       ALU_SHA2            |     0.028 |
|       REG_IN              |     0.021 |
|       SREGIN_2            |     0.002 |
|       SREGIN_3            |     0.002 |
|       SREGIN_4            |     0.002 |
|       WRAM_1              |     0.002 |
|       WRAM_2              |     0.002 |
|       WRAM_3              |     0.002 |
|       WRAM_4              |     0.002 |
|       compare             |     0.015 |
+---------------------------+-----------+


