Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,478
design__inferred_latch__count,0
design__instance__count,23382
design__instance__area,153038
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,10
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,825
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.007551589049398899
power__switching__total,0.006460819859057665
power__leakage__total,1.5880917203503486E-7
power__total,0.01401256863027811
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.556008366196861
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5370137819759506
timing__hold__ws__corner:nom_tt_025C_1v80,0.317127222347369
timing__setup__ws__corner:nom_tt_025C_1v80,13.24274061225915
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.317127
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,16.100842
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,265
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,825
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.8035772275043551
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.7594527444103322
timing__hold__ws__corner:nom_ss_100C_1v60,0.8372613950241357
timing__setup__ws__corner:nom_ss_100C_1v60,5.713374823849234
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.837261
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,5.713375
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,825
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4470251240146909
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.4373622421354297
timing__hold__ws__corner:nom_ff_n40C_1v95,0.108807743672589
timing__setup__ws__corner:nom_ff_n40C_1v95,13.748554683870092
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.108808
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,20.536568
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,327
design__max_fanout_violation__count,825
design__max_cap_violation__count,3
clock__skew__worst_hold,-0.4391156729189618
clock__skew__worst_setup,0.427288966303509
timing__hold__ws,0.1069061536222304
timing__setup__ws,5.468752716577041
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.106906
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,5.468753
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 477.045 487.765
design__core__bbox,5.52 10.88 471.5 476.0
design__io,411
design__die__area,232686
design__core__area,216737
design__instance__count__stdcell,23382
design__instance__area__stdcell,153038
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.706101
design__instance__utilization__stdcell,0.706101
design__instance__count__class:buffer,17
design__instance__count__class:inverter,154
design__instance__count__class:sequential_cell,2059
design__instance__count__class:multi_input_combinational_cell,6754
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,10361
design__instance__count__class:tap_cell,3114
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
floorplan__design__io,409
design__io__hpwl,64976763
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,38466.4
design__instance__displacement__mean,1.621
design__instance__displacement__max,32.2
route__wirelength__estimated,368286
design__violations,0
design__instance__count__class:timing_repair_buffer,2999
design__instance__count__class:clock_buffer,258
design__instance__count__class:clock_inverter,143
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1758
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
design__instance__count__class:antenna_cell,7884
route__net,12298
route__net__special,2
route__drc_errors__iter:1,8366
route__wirelength__iter:1,452042
route__drc_errors__iter:2,3800
route__wirelength__iter:2,448336
route__drc_errors__iter:3,3510
route__wirelength__iter:3,447476
route__drc_errors__iter:4,608
route__wirelength__iter:4,446360
route__drc_errors__iter:5,73
route__wirelength__iter:5,446301
route__drc_errors__iter:6,2
route__wirelength__iter:6,446311
route__drc_errors__iter:7,2
route__wirelength__iter:7,446312
route__drc_errors__iter:8,2
route__wirelength__iter:8,446311
route__drc_errors__iter:9,2
route__wirelength__iter:9,446316
route__drc_errors__iter:10,2
route__wirelength__iter:10,446317
route__drc_errors__iter:11,1
route__wirelength__iter:11,446323
route__drc_errors__iter:12,1
route__wirelength__iter:12,446324
route__drc_errors__iter:13,1
route__wirelength__iter:13,446323
route__drc_errors__iter:14,1
route__wirelength__iter:14,446323
route__drc_errors__iter:15,1
route__wirelength__iter:15,446323
route__drc_errors__iter:16,1
route__wirelength__iter:16,446323
route__drc_errors__iter:17,1
route__wirelength__iter:17,446323
route__drc_errors__iter:18,1
route__wirelength__iter:18,446285
route__drc_errors__iter:19,0
route__wirelength__iter:19,446286
route__drc_errors,0
route__wirelength,446286
route__vias,105690
route__vias__singlecut,105690
route__vias__multicut,0
design__disconnected_pin__count,67
design__critical_disconnected_pin__count,0
route__wirelength__max,1323.8
timing__unannotated_net__count__corner:nom_tt_025C_1v80,328
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,328
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,328
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,10
design__max_fanout_violation__count__corner:min_tt_025C_1v80,825
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.544700855393558
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.522787050669137
timing__hold__ws__corner:min_tt_025C_1v80,0.312167855956108
timing__setup__ws__corner:min_tt_025C_1v80,13.297541222304515
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.312168
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,16.226028
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,328
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,197
design__max_fanout_violation__count__corner:min_ss_100C_1v60,825
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.7800846855942675
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.7377452191297206
timing__hold__ws__corner:min_ss_100C_1v60,0.828438674442521
timing__setup__ws__corner:min_ss_100C_1v60,5.964287010867641
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.828439
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,5.964287
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,328
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,825
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4391156729189618
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.427288966303509
timing__hold__ws__corner:min_ff_n40C_1v95,0.1069061536222304
timing__setup__ws__corner:min_ff_n40C_1v95,13.784595188803978
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.106906
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,20.577019
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,328
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,42
design__max_fanout_violation__count__corner:max_tt_025C_1v80,825
design__max_cap_violation__count__corner:max_tt_025C_1v80,2
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5692588783705123
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.557108930312298
timing__hold__ws__corner:max_tt_025C_1v80,0.3231175418684543
timing__setup__ws__corner:max_tt_025C_1v80,13.182686426712678
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.323118
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,15.979634
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,328
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,327
design__max_fanout_violation__count__corner:max_ss_100C_1v60,825
design__max_cap_violation__count__corner:max_ss_100C_1v60,3
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.8294667409923995
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.7898826261082941
timing__hold__ws__corner:max_ss_100C_1v60,0.8477341291116139
timing__setup__ws__corner:max_ss_100C_1v60,5.468752716577041
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.847734
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,5.468753
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,328
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,825
design__max_cap_violation__count__corner:max_ff_n40C_1v95,2
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.4562710616252622
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.45310836920556546
timing__hold__ws__corner:max_ff_n40C_1v95,0.11046386340526061
timing__setup__ws__corner:max_ff_n40C_1v95,13.70665131302195
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.110464
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,20.492638
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,328
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,328
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79905
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79981
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000946513
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00100186
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000183535
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00100186
design_powergrid__voltage__worst,0.00100186
design_powergrid__voltage__worst__net:VPWR,1.79905
design_powergrid__drop__worst,0.00100186
design_powergrid__drop__worst__net:VPWR,0.000946513
design_powergrid__voltage__worst__net:VGND,0.00100186
design_powergrid__drop__worst__net:VGND,0.00100186
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000186999999999999991749655148254305458976887166500091552734375
ir__drop__worst,0.000947000000000000033591185388814892576192505657672882080078125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
