Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Thu Mar 30 09:41:37 2017
| Host         : Elsa running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_control_sets -verbose -file lab2_simple_arm_wrapper_control_sets_placed.rpt
| Design       : lab2_simple_arm_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   293 |
| Unused register locations in slices containing registers |   749 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1885 |          490 |
| No           | No                    | Yes                    |             125 |           46 |
| No           | Yes                   | No                     |             755 |          262 |
| Yes          | No                    | No                     |            1921 |          520 |
| Yes          | No                    | Yes                    |             103 |           23 |
| Yes          | Yes                   | No                     |             598 |          143 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      |                                                                                                    Enable Signal                                                                                                   |                                                                                                   Set/Reset Signal                                                                                                   | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                      |                1 |              1 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                       |                1 |              1 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                         |                1 |              1 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                         |                1 |              1 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                  | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                         |                1 |              1 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                          |                                                                                                                                                                                                                      |                1 |              1 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                              | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                       |                1 |              1 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                              | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                       |                1 |              1 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                         |                1 |              1 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                         |                1 |              1 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/itck_i                                   |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/itck_i                                   |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                             |                                                                                                                                                                                                                      |                1 |              2 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                1 |              2 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                     |                1 |              2 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                1 |              2 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                     |                1 |              2 |
|  dbg_hub/inst/itck_i                                   |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                1 |              2 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                   |                1 |              2 |
|  dbg_hub/inst/itck_i                                   |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                1 |              2 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[2]                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/itck_i                                   |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/itck_i                                   |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/itck_i                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                     |                                                                                                                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/itck_i                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                     |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                         |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                      |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                      |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/itck_i                                   |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                      |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                         | lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                 |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                         |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                           | lab2_simple_arm_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                   |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                         |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                              |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask_reg[0][0]                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r_reg[0][0]                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r_reg[0][0]                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/itck_i                                   |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                       | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                         |                2 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                         | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                      |                2 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                     |                2 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                     |                2 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/vio_0/inst/DECODER_INST/wr_control_reg                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[2]                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/itck_i                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                          |                                                                                                                                                                                                                      |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                  |                2 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                   |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/itck_i                                   |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                2 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                            |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                  |                2 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                   |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/itck_i                                   |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                1 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                       |                                                                                                                                                                                                                      |                4 |              4 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[4]_i_1_n_0                                                                                                                         | lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                 |                1 |              5 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                             | lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                 |                2 |              5 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                              |                                                                                                                                                                                                                      |                1 |              5 |
|  dbg_hub/inst/itck_i                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                          |                                                                                                                                                                                                                      |                1 |              5 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[4]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                      |                1 |              5 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/E[0]                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              5 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                  |                2 |              5 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/vio_0/inst/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                         |                1 |              5 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[27]                                                                                             |                2 |              5 |
|  dbg_hub/inst/itck_i                                   |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                 | lab2_simple_arm_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                            |                1 |              6 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                |                1 |              6 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                              |                2 |              6 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                              |                2 |              6 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                |                3 |              6 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                |                1 |              6 |
|  dbg_hub/inst/itck_i                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                          |                                                                                                                                                                                                                      |                3 |              6 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                |                3 |              6 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                               |                                                                                                                                                                                                                      |                6 |              6 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                |                2 |              6 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                |                1 |              6 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                             | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                              |                3 |              7 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                          | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                              |                2 |              7 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                              | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                      |                2 |              7 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                              | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                      |                3 |              7 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                              |                2 |              7 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                              |                2 |              7 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/vio_0/inst/U_XSDB_SLAVE/reg_do[10]_i_1_n_0                                                                                                                                                         |                2 |              7 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                              |                4 |              7 |
|  dbg_hub/inst/itck_i                                   |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                        | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                      |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                         | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                      |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                        | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                      |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                        | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                      |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                         | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                      |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                        | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                      |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/p_1_in[7]                                                                                                                                                   | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                      |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                        | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                      |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                        | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                      |                2 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                        | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                      |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                         | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                      |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                        | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                      |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                        | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                      |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                      | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                    |                2 |              8 |
|  dbg_hub/inst/itck_i                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3]_0[0] | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[0][0]                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  dbg_hub/inst/itck_i                                   |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/p_1_in[15]                                                                                                                                                  | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                      |                2 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                               | lab2_simple_arm_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                   |                2 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                           | lab2_simple_arm_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                   |                2 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/LED[7]_i_2_n_0                                                                                                                                           | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                      |                2 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/p_1_in[31]                                                                                                                                                  | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                      |                1 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[24]                                                                                               |                3 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/p_1_in[23]                                                                                                                                                  | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                      |                2 |              8 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                      |                2 |              9 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                      |                3 |              9 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                             |                                                                                                                                                                                                                      |                2 |             10 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                         |                                                                                                                                                                                                                      |                5 |             10 |
|  dbg_hub/inst/itck_i                                   |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                     |                3 |             10 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                           |                2 |             10 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                          | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                         |                2 |             10 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                          | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                   |                2 |             10 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                         |                                                                                                                                                                                                                      |                5 |             10 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                            | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                           |                2 |             10 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                            | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                     |                2 |             10 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                             |                                                                                                                                                                                                                      |                2 |             10 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                           |                                                                                                                                                                                                                      |                2 |             10 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                       |                                                                                                                                                                                                                      |                6 |             10 |
|  dbg_hub/inst/itck_i                                   | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                 |                4 |             11 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                 |                3 |             11 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                               |                                                                                                                                                                                                                      |                3 |             12 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                    |                                                                                                                                                                                                                      |                5 |             12 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                 |                                                                                                                                                                                                                      |                3 |             12 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                |                                                                                                                                                                                                                      |                4 |             12 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                   |                3 |             12 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  dbg_hub/inst/itck_i                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[1]                                                                                                                                                         |                4 |             13 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                                         |                4 |             13 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                          |                                                                                                                                                                                                                      |                4 |             13 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[0]                                                                                                                                                         |                5 |             13 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                        |                6 |             13 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                             |                                                                                                                                                                                                                      |                2 |             14 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                               |                                                                                                                                                                                                                      |                2 |             14 |
|  dbg_hub/inst/itck_i                                   | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                             | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             14 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                   |                8 |             15 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                        |                8 |             15 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                   |                8 |             15 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                   |                8 |             15 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int[14]_i_1_n_0                                                                                                                | lab2_simple_arm_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                      |                3 |             15 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int[14]_i_1__0_n_0                                                                                                             | lab2_simple_arm_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                      |                3 |             15 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                    | lab2_simple_arm_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                      |                3 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                            |                                                                                                                                                                                                                      |                3 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                            |                                                                                                                                                                                                                      |                4 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_3_reg[0]_0                                                                                  |               11 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                |                                                                                                                                                                                                                      |                6 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                             |                                                                                                                                                                                                                      |                6 |             16 |
|  dbg_hub/inst/itck_i                                   |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/vio_0/inst/DECODER_INST/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                      |                4 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                            |                                                                                                                                                                                                                      |                5 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]_0                                                                                                                          |                9 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                            |                                                                                                                                                                                                                      |                4 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                           |                                                                                                                                                                                                                      |                4 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                 |                7 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                           |                                                                                                                                                                                                                      |                3 |             16 |
|  dbg_hub/inst/itck_i                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3]_0[0] |                                                                                                                                                                                                                      |                3 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                   |                                                                                                                                                                                                                      |                4 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                            |                                                                                                                                                                                                                      |                8 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                            |                                                                                                                                                                                                                      |                5 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                            |                                                                                                                                                                                                                      |                5 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                            |                                                                                                                                                                                                                      |                4 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                       |                                                                                                                                                                                                                      |                4 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                            |                                                                                                                                                                                                                      |                4 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[0][0]                                                                                                                                      |                                                                                                                                                                                                                      |                2 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]_0                                                                                                                                          |                8 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                             |                                                                                                                                                                                                                      |                5 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                            |                                                                                                                                                                                                                      |                4 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                            |                                                                                                                                                                                                                      |                6 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                           |                                                                                                                                                                                                                      |                4 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                            |                                                                                                                                                                                                                      |                4 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                            |                                                                                                                                                                                                                      |                4 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                         |                                                                                                                                                                                                                      |                5 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                          |                                                                                                                                                                                                                      |                3 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                          |                                                                                                                                                                                                                      |                5 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                          |                                                                                                                                                                                                                      |                6 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                          |                                                                                                                                                                                                                      |                5 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                         |                                                                                                                                                                                                                      |                3 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                          |                                                                                                                                                                                                                      |                5 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                          |                                                                                                                                                                                                                      |                5 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                           |                                                                                                                                                                                                                      |                8 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                           |                                                                                                                                                                                                                      |                6 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                            |                                                                                                                                                                                                                      |                4 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                            |                                                                                                                                                                                                                      |                4 |             16 |
|  dbg_hub/inst/itck_i                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                     |                                                                                                                                                                                                                      |                3 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                     |                                                                                                                                                                                                                      |                4 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                            |                                                                                                                                                                                                                      |                4 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                              |                                                                                                                                                                                                                      |                3 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                            |                                                                                                                                                                                                                      |                5 |             16 |
|  dbg_hub/inst/itck_i                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                3 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                      |                5 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                            |                                                                                                                                                                                                                      |                4 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                            |                                                                                                                                                                                                                      |                8 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                            |                                                                                                                                                                                                                      |                4 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                      |                5 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                   |                                                                                                                                                                                                                      |                3 |             16 |
|  dbg_hub/inst/itck_i                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                       |                3 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                       |                                                                                                                                                                                                                      |                3 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                          |                                                                                                                                                                                                                      |                5 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                         |                                                                                                                                                                                                                      |                5 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                           |                                                                                                                                                                                                                      |                3 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                 |                                                                                                                                                                                                                      |                3 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                             |                                                                                                                                                                                                                      |                6 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                          |                                                                                                                                                                                                                      |                8 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                            |                                                                                                                                                                                                                      |                5 |             16 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/burst_wd_reg[0]                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/addr_reg[16]                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |
|  dbg_hub/inst/itck_i                                   |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  dbg_hub/inst/itck_i                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/sw_8bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                   |                4 |             19 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                 |                                                                                                                                                                                                                      |                7 |             20 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                |                                                                                                                                                                                                                      |                9 |             20 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               15 |             23 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                       |                                                                                                                                                                                                                      |                3 |             24 |
|  dbg_hub/inst/itck_i                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                             |                                                                                                                                                                                                                      |                3 |             24 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                 | lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                        |               10 |             24 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                  |                                                                                                                                                                                                                      |                6 |             25 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                  |                                                                                                                                                                                                                      |                6 |             25 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                                      |                4 |             25 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                    |                                                                                                                                                                                                                      |                5 |             25 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                                      |                7 |             25 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                 |                                                                                                                                                                                                                      |                5 |             25 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                  |                                                                                                                                                                                                                      |                7 |             25 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                  |                                                                                                                                                                                                                      |                5 |             25 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                  |                                                                                                                                                                                                                      |                5 |             25 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                  |                                                                                                                                                                                                                      |                8 |             25 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                  |                                                                                                                                                                                                                      |                8 |             25 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                 |                                                                                                                                                                                                                      |                6 |             25 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                  |                                                                                                                                                                                                                      |                5 |             25 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                 |                                                                                                                                                                                                                      |                6 |             25 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                    |                                                                                                                                                                                                                      |                7 |             25 |
|  dbg_hub/inst/itck_i                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                     |                9 |             28 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                     |                8 |             28 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                          | lab2_simple_arm_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                      |                5 |             31 |
|  dbg_hub/inst/itck_i                                   |                                                                                                                                                                                                                    | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               16 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/slv_reg_rden__0                                                                                                                                             | lab2_simple_arm_i/led_ip_0/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                                                      |                9 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                        |                                                                                                                                                                                                                      |                6 |             32 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                         |                                                                                                                                                                                                                      |                7 |             33 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                  |                                                                                                                                                                                                                      |                8 |             33 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                         |                                                                                                                                                                                                                      |                9 |             33 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                       |                                                                                                                                                                                                                      |               13 |             33 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                             |                                                                                                                                                                                                                      |               10 |             34 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                       |                                                                                                                                                                                                                      |                8 |             35 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                             |                                                                                                                                                                                                                      |               10 |             47 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                               |                                                                                                                                                                                                                      |               11 |             47 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                  |                                                                                                                                                                                                                      |                8 |             49 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                  |                                                                                                                                                                                                                      |                8 |             49 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                             |                                                                                                                                                                                                                      |                8 |             51 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                     |                                                                                                                                                                                                                      |                9 |             51 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                     |                                                                                                                                                                                                                      |                7 |             51 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                               |                                                                                                                                                                                                                      |                9 |             51 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                   |               22 |             52 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                          |               12 |             57 |
|  dbg_hub/inst/itck_i                                   |                                                                                                                                                                                                                    |                                                                                                                                                                                                                      |               27 |             70 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                 |               16 |             76 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                             |                                                                                                                                                                                                                      |               32 |             99 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/system_ila/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                           |                                                                                                                                                                                                                      |               27 |             99 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 | lab2_simple_arm_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                             |                                                                                                                                                                                                                      |               28 |             99 |
|  lab2_simple_arm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                    |                                                                                                                                                                                                                      |              483 |           1929 |
+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    17 |
| 2      |                     9 |
| 3      |                     8 |
| 4      |                    43 |
| 5      |                     9 |
| 6      |                    12 |
| 7      |                     9 |
| 8      |                    25 |
| 9      |                     2 |
| 10     |                    14 |
| 11     |                     2 |
| 12     |                     7 |
| 13     |                     5 |
| 14     |                     3 |
| 15     |                     6 |
| 16+    |                   122 |
+--------+-----------------------+


