
*** Running vivado
    with args -log chronoscore.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source chronoscore.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source chronoscore.tcl -notrace
Command: synth_design -top chronoscore -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28292
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1411.816 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port reset is neither a static name nor a globally static expression [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/chronoscore.vhd:140]
WARNING: [Synth 8-1565] actual for formal port bpl is neither a static name nor a globally static expression [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/chronoscore.vhd:150]
WARNING: [Synth 8-1565] actual for formal port bpv is neither a static name nor a globally static expression [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/chronoscore.vhd:151]
INFO: [Synth 8-638] synthesizing module 'chronoscore' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/chronoscore.vhd:44]
INFO: [Synth 8-3491] module 'timeGenerator' declared at 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/timeGenerator.vhd:5' bound to instance 'U0' of component 'timeGenerator' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/chronoscore.vhd:127]
INFO: [Synth 8-638] synthesizing module 'timeGenerator' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/timeGenerator.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'timeGenerator' (1#1) [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/timeGenerator.vhd:15]
INFO: [Synth 8-3491] module 'chronometer' declared at 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/chronometer.vhd:35' bound to instance 'U1' of component 'chronometer' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/chronoscore.vhd:135]
INFO: [Synth 8-638] synthesizing module 'chronometer' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/chronometer.vhd:47]
INFO: [Synth 8-3491] module 'register_D_1b' declared at 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/register_D_1b.vhd:34' bound to instance 'REG1' of component 'register_D_1b' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/chronometer.vhd:108]
INFO: [Synth 8-638] synthesizing module 'register_D_1b' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/register_D_1b.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'register_D_1b' (2#1) [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/register_D_1b.vhd:41]
INFO: [Synth 8-3491] module 'EQU45' declared at 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/EQU45.vhd:35' bound to instance 'EQU45_1' of component 'EQU45' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/chronometer.vhd:116]
INFO: [Synth 8-638] synthesizing module 'EQU45' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/EQU45.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'EQU45' (3#1) [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/EQU45.vhd:41]
INFO: [Synth 8-3491] module 'counter_0to9' declared at 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/counter_0to9.vhd:35' bound to instance 'CPT1' of component 'counter_0to9' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/chronometer.vhd:123]
INFO: [Synth 8-638] synthesizing module 'counter_0to9' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/counter_0to9.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'counter_0to9' (4#1) [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/counter_0to9.vhd:43]
INFO: [Synth 8-3491] module 'counter_0to5' declared at 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/counter_0to5.vhd:35' bound to instance 'CPT2' of component 'counter_0to5' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/chronometer.vhd:132]
INFO: [Synth 8-638] synthesizing module 'counter_0to5' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/counter_0to5.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'counter_0to5' (5#1) [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/counter_0to5.vhd:43]
INFO: [Synth 8-3491] module 'counter_0to9' declared at 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/counter_0to9.vhd:35' bound to instance 'CPT3' of component 'counter_0to9' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/chronometer.vhd:141]
INFO: [Synth 8-3491] module 'counter_0to5' declared at 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/counter_0to5.vhd:35' bound to instance 'CPT4' of component 'counter_0to5' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/chronometer.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'chronometer' (6#1) [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/chronometer.vhd:47]
INFO: [Synth 8-3491] module 'score' declared at 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/score.vhd:34' bound to instance 'U2' of component 'score' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/chronoscore.vhd:147]
INFO: [Synth 8-638] synthesizing module 'score' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/score.vhd:47]
INFO: [Synth 8-3491] module 'register_1b_E' declared at 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/register_1b_E.vhd:34' bound to instance 'REG1_L1' of component 'register_1b_E' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/score.vhd:108]
INFO: [Synth 8-638] synthesizing module 'register_1b_E' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/register_1b_E.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'register_1b_E' (7#1) [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/register_1b_E.vhd:41]
INFO: [Synth 8-3491] module 'register_1b_E' declared at 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/register_1b_E.vhd:34' bound to instance 'REG1_L2' of component 'register_1b_E' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/score.vhd:116]
INFO: [Synth 8-3491] module 'register_1b_E' declared at 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/register_1b_E.vhd:34' bound to instance 'REG1_V1' of component 'register_1b_E' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/score.vhd:124]
INFO: [Synth 8-3491] module 'register_1b_E' declared at 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/register_1b_E.vhd:34' bound to instance 'REG1_V2' of component 'register_1b_E' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/score.vhd:132]
INFO: [Synth 8-3491] module 'register_1b' declared at 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/register_1b.vhd:34' bound to instance 'REG2_L' of component 'register_1b' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/score.vhd:140]
INFO: [Synth 8-638] synthesizing module 'register_1b' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/register_1b.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'register_1b' (8#1) [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/register_1b.vhd:40]
INFO: [Synth 8-3491] module 'register_1b' declared at 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/register_1b.vhd:34' bound to instance 'REG2_V' of component 'register_1b' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/score.vhd:147]
INFO: [Synth 8-3491] module 'XOR_2b' declared at 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/XOR_2b.vhd:34' bound to instance 'XOR_L' of component 'XOR_2b' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/score.vhd:154]
INFO: [Synth 8-638] synthesizing module 'XOR_2b' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/XOR_2b.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'XOR_2b' (9#1) [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/XOR_2b.vhd:40]
INFO: [Synth 8-3491] module 'XOR_2b' declared at 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/XOR_2b.vhd:34' bound to instance 'XOR_V' of component 'XOR_2b' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/score.vhd:161]
INFO: [Synth 8-3491] module 'counter_0to9' declared at 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/counter_0to9.vhd:35' bound to instance 'CPT_L_unit' of component 'counter_0to9' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/score.vhd:168]
INFO: [Synth 8-3491] module 'counter_0to9' declared at 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/counter_0to9.vhd:35' bound to instance 'CPT_L_dec' of component 'counter_0to9' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/score.vhd:177]
INFO: [Synth 8-3491] module 'counter_0to9' declared at 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/counter_0to9.vhd:35' bound to instance 'CPT_V_unit' of component 'counter_0to9' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/score.vhd:186]
INFO: [Synth 8-3491] module 'counter_0to9' declared at 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/counter_0to9.vhd:35' bound to instance 'CPT_V_dec' of component 'counter_0to9' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/score.vhd:195]
INFO: [Synth 8-256] done synthesizing module 'score' (10#1) [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/score.vhd:47]
INFO: [Synth 8-3491] module 'display' declared at 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/display.vhd:34' bound to instance 'U4' of component 'display' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/chronoscore.vhd:159]
INFO: [Synth 8-638] synthesizing module 'display' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/display.vhd:50]
INFO: [Synth 8-3491] module 'counter_3b_E' declared at 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/counter_3b_E.vhd:35' bound to instance 'U0' of component 'counter_3b_e' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/display.vhd:134]
INFO: [Synth 8-638] synthesizing module 'counter_3b_E' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/counter_3b_E.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'counter_3b_E' (11#1) [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/counter_3b_E.vhd:41]
INFO: [Synth 8-3491] module 'Tregister_1b' declared at 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/Tregister_1b.vhd:34' bound to instance 'U3' of component 'Tregister_1b' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/display.vhd:141]
INFO: [Synth 8-638] synthesizing module 'Tregister_1b' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/Tregister_1b.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Tregister_1b' (12#1) [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/Tregister_1b.vhd:40]
INFO: [Synth 8-3491] module 'mux_8x1x4b' declared at 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/mux_8x1x4b.vhd:34' bound to instance 'U5' of component 'mux_8x1x4b' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/display.vhd:148]
INFO: [Synth 8-638] synthesizing module 'mux_8x1x4b' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/mux_8x1x4b.vhd:47]
INFO: [Synth 8-226] default block is never used [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/mux_8x1x4b.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'mux_8x1x4b' (13#1) [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/mux_8x1x4b.vhd:47]
INFO: [Synth 8-3491] module 'transcodeur_3v8' declared at 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/transcoder_3v8.vhd:34' bound to instance 'U1' of component 'transcodeur_3v8' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/display.vhd:162]
INFO: [Synth 8-638] synthesizing module 'transcodeur_3v8' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/transcoder_3v8.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'transcodeur_3v8' (14#1) [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/transcoder_3v8.vhd:39]
INFO: [Synth 8-3491] module 'mux_8x1x1b' declared at 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/mux_8x1x1b.vhd:34' bound to instance 'U4' of component 'mux_8x1x1b' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/display.vhd:168]
INFO: [Synth 8-638] synthesizing module 'mux_8x1x1b' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/mux_8x1x1b.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux_8x1x1b' (15#1) [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/mux_8x1x1b.vhd:47]
INFO: [Synth 8-3491] module 'transcoder_7segs' declared at 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/transcoder_7segs.vhd:34' bound to instance 'U6' of component 'transcoder_7segs' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/display.vhd:182]
INFO: [Synth 8-638] synthesizing module 'transcoder_7segs' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/transcoder_7segs.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'transcoder_7segs' (16#1) [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/transcoder_7segs.vhd:39]
INFO: [Synth 8-3491] module 'register_8b' declared at 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/register_8b.vhd:34' bound to instance 'U2' of component 'register_8b' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/display.vhd:188]
INFO: [Synth 8-638] synthesizing module 'register_8b' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/register_8b.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'register_8b' (17#1) [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/register_8b.vhd:40]
INFO: [Synth 8-3491] module 'register_8b' declared at 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/register_8b.vhd:34' bound to instance 'U7' of component 'register_8b' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/display.vhd:195]
INFO: [Synth 8-256] done synthesizing module 'display' (18#1) [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/display.vhd:50]
WARNING: [Synth 8-614] signal 'not_an_s' is read in the process but is not in the sensitivity list [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/chronoscore.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'chronoscore' (19#1) [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/chronoscore.vhd:44]
WARNING: [Synth 8-7129] Port A in module mux_8x1x1b is either unconnected or has no load
WARNING: [Synth 8-7129] Port B in module mux_8x1x1b is either unconnected or has no load
WARNING: [Synth 8-7129] Port D in module mux_8x1x1b is either unconnected or has no load
WARNING: [Synth 8-7129] Port E in module mux_8x1x1b is either unconnected or has no load
WARNING: [Synth 8-7129] Port F in module mux_8x1x1b is either unconnected or has no load
WARNING: [Synth 8-7129] Port G in module mux_8x1x1b is either unconnected or has no load
WARNING: [Synth 8-7129] Port H in module mux_8x1x1b is either unconnected or has no load
WARNING: [Synth 8-7129] Port R in module register_D_1b is either unconnected or has no load
WARNING: [Synth 8-7129] Port TEST_HSLS in module timeGenerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port TESTVGA in module chronoscore is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGAONOFF in module chronoscore is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1411.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1411.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1411.816 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1411.816 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/chronoscore.xdc]
Finished Parsing XDC File [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/chronoscore.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/chronoscore.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/chronoscore_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/chronoscore_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/chronometer.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/chronometer.xdc:2]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/chronometer.xdc:2]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'CLK' not found. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/chronometer.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock CLK'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/chronometer.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'CLK' not found. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/chronometer.xdc:6]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock CLK'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/chronometer.xdc:6]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'CE_1s'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/chronometer.xdc:7]
WARNING: [Vivado 12-646] clock 'CLK' not found. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/chronometer.xdc:7]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports CE_1s]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/chronometer.xdc:7]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'Reset'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/chronometer.xdc:8]
WARNING: [Vivado 12-646] clock 'CLK' not found. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/chronometer.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports Reset]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/chronometer.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sec_unit'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/chronometer.xdc:11]
WARNING: [Vivado 12-646] clock 'CLK' not found. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/chronometer.xdc:11]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports sec_unit]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/chronometer.xdc:11]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sec_dec'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/chronometer.xdc:12]
WARNING: [Vivado 12-646] clock 'CLK' not found. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/chronometer.xdc:12]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports sec_dec]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/chronometer.xdc:12]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'min_unit'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/chronometer.xdc:13]
WARNING: [Vivado 12-646] clock 'CLK' not found. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/chronometer.xdc:13]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports min_unit]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/chronometer.xdc:13]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'min_dec'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/chronometer.xdc:14]
WARNING: [Vivado 12-646] clock 'CLK' not found. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/chronometer.xdc:14]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports min_dec]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/chronometer.xdc:14]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/chronometer.xdc]
Parsing XDC File [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:2]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:2]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'CE_1ms'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'CE_1s'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:5]
WARNING: [Vivado 12-646] clock 'clk' not found. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {CE_1ms CE_1s}]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'CE_1ms'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'CE_1s'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:6]
WARNING: [Vivado 12-646] clock 'clk' not found. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:6]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {CE_1ms CE_1s}]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:6]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'data_disp1_L0[*]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'data_disp1_L1[*]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'data_disp1_R0[*]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'data_disp1_R1[*]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'data_disp2_L0[*]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'data_disp2_L1[*]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'data_disp2_R0[*]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'data_disp2_R1[*]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:8]
WARNING: [Vivado 12-646] clock 'clk' not found. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {{data_disp1_L0[*]} {data_disp1_L1[*]} {data_disp1_R0[*]} {data_disp1_R1[*]} {data_disp2_L0[*]} {data_disp2_L1[*]} {data_disp2_R0[*]} {data_disp2_R1[*]}}]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'data_disp1_L0[*]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'data_disp1_L1[*]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'data_disp1_R0[*]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'data_disp1_R1[*]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'data_disp2_L0[*]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'data_disp2_L1[*]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'data_disp2_R0[*]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'data_disp2_R1[*]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:10]
WARNING: [Vivado 12-646] clock 'clk' not found. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:10]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {{data_disp1_L0[*]} {data_disp1_L1[*]} {data_disp1_R0[*]} {data_disp1_R1[*]} {data_disp2_L0[*]} {data_disp2_L1[*]} {data_disp2_R0[*]} {data_disp2_R1[*]}}]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'clk' not found. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:14]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock clk'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:14]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'clk' not found. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:15]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock clk'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc:15]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/display.xdc]
Parsing XDC File [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/score.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/score.xdc:2]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/score.xdc:2]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'CE_1ms'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/score.xdc:5]
WARNING: [Vivado 12-646] clock 'CLK' not found. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/score.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports CE_1ms]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/score.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'CLK' not found. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/score.xdc:6]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock CLK'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/score.xdc:6]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'CLK' not found. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/score.xdc:7]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock CLK'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/score.xdc:7]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'BP_reset'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/score.xdc:8]
WARNING: [Vivado 12-646] clock 'CLK' not found. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/score.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports BP_reset]'. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/score.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Designutils 20-1307] Command 'foreach' is not supported in the xdc constraint file. [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/score.xdc:11]
Finished Parsing XDC File [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/constrs_1/new/score.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1411.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1411.816 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1411.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1411.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1411.816 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Y_reg' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/XOR_2b.vhd:43]
WARNING: [Synth 8-327] inferring latch for variable 'O_reg' [C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.srcs/sources_1/new/transcoder_3v8.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1411.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port TEST_HSLS in module chronoscore is either unconnected or has no load
WARNING: [Synth 8-7129] Port TESTVGA in module chronoscore is either unconnected or has no load
WARNING: [Synth 8-7129] Port VGAONOFF in module chronoscore is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (U4/U1/O_reg[7]) is unused and will be removed from module chronoscore.
WARNING: [Synth 8-3332] Sequential element (U4/U1/O_reg[6]) is unused and will be removed from module chronoscore.
WARNING: [Synth 8-3332] Sequential element (U4/U1/O_reg[5]) is unused and will be removed from module chronoscore.
WARNING: [Synth 8-3332] Sequential element (U4/U1/O_reg[4]) is unused and will be removed from module chronoscore.
WARNING: [Synth 8-3332] Sequential element (U4/U1/O_reg[3]) is unused and will be removed from module chronoscore.
WARNING: [Synth 8-3332] Sequential element (U4/U1/O_reg[2]) is unused and will be removed from module chronoscore.
WARNING: [Synth 8-3332] Sequential element (U4/U1/O_reg[1]) is unused and will be removed from module chronoscore.
WARNING: [Synth 8-3332] Sequential element (U4/U1/O_reg[0]) is unused and will be removed from module chronoscore.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1411.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1411.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1411.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1411.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1411.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1411.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1411.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1411.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1411.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1411.816 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |    12|
|4     |LUT2   |    22|
|5     |LUT3   |    18|
|6     |LUT4   |    33|
|7     |LUT5   |     9|
|8     |LUT6   |    11|
|9     |MUXF7  |     4|
|10    |FDRE   |   110|
|11    |LDCP   |     2|
|12    |IBUF   |     8|
|13    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1411.816 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1411.816 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1411.816 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1411.816 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1411.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 2 instances

Synth Design complete, checksum: 366497b3
INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 78 Warnings, 22 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1411.816 ; gain = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/mapam/Documents/Polytech/ETN/S8/SOPC/projetTableauScorev3/projetTableauScore/projetTableauScore.runs/synth_1/chronoscore.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file chronoscore_utilization_synth.rpt -pb chronoscore_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  7 10:33:09 2025...
