Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 10 Nov 2018 00:55:35 -0000
Received: from icoremail.net (unknown [209.85.210.170])
	by mail-app2 (Coremail) with SMTP id by_KCgD3_ye9y+VbzX9pAQ--.32359S3;
	Sat, 10 Nov 2018 02:02:37 +0800 (CST)
Received: from mail-pf1-f170.google.com (unknown [209.85.210.170])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwBHHTm7y+VbaZ0jAA--.2410S3;
	Sat, 10 Nov 2018 02:02:35 +0800 (CST)
Received: by mail-pf1-f170.google.com with SMTP id y18-v6so1269322pfn.1
        for <xuliker@zju.edu.cn>; Fri, 09 Nov 2018 10:02:35 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:mime-version
         :references:in-reply-to:from:date:message-id:subject:to:cc:sender
         :precedence:list-id;
        bh=RcBD/xuEh1VvpIJKRXOUNsvXPJPxOki1FrUqfSszYrc=;
        b=ZEMpAca9Y8aFUIwCgVBRlnMwir8qHv+/7Rq7lM0fKAIq6O3h3UvPPL1BA+50GIuQoC
         UieABM2PAXuH/4rvUUqn2LdnUaN1vateTnaU+fI/IlU0RxW8D+heDX8XWKFYKJecIZhq
         Bq6yWJz4AJRVEEWDAn7XsOV5AaaKGrwmdzQDH4hKdJd6IydEbB18p/zfcXTS/Kfc3tlQ
         Ff+jaY+C+8vqbKFwR7353XNF08wASOkhD69Y6YRFAMuDOY+elT8w5ygXAYClOuRB1yAr
         p/fYFipG5fLfQswczP3/rWp3ai3/1ifaUMN5IOVtFg8l5Mmg528cAfH1vq4A3GcZOmb7
         tpTg==
X-Gm-Message-State: AGRZ1gI0IK0631erVB0If/XdcRxwWhk/7Daa32LoCxgBlvUqzWi3AOUW
	fzZq6YjpRmI6FPkAaclanesmfmrVjns06SQGWb28d8ZE0Rk7sJt9aA==
X-Received: by 2002:a65:66ce:: with SMTP id c14mr8283897pgw.450.1541786555001;
        Fri, 09 Nov 2018 10:02:35 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp200942pjt;
        Fri, 9 Nov 2018 10:02:33 -0800 (PST)
X-Google-Smtp-Source: AJdET5fDgIRQKRp0VOvY0mxCMzlkYuwHxfGDczT68iIUl4UZNDPdJFR7OcTvU5TXLlJwnxxiJXf1
X-Received: by 2002:a63:111c:: with SMTP id g28mr8245956pgl.85.1541786553613;
        Fri, 09 Nov 2018 10:02:33 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1541786553; cv=none;
        d=google.com; s=arc-20160816;
        b=Oc18HGUSxGd/031xnaimyxb14RwHm7PljGDKpGUCMLXgiip4Nhduo28hw5H+PVUM/h
         mWAGF7od92z6T36EqDrAYsQrcPI76anWU6g4A+jEBWjOtJmDMCZIr2Fh/LRtRXFv1ism
         hBxcK2nDpONEPUhN2pFhy5pUq6svfVmeeyVfjMMt+m3TV4NETtthB5CivSvRl3nyOQzb
         Kc1+XmfXiI/MCJ+2PolEDICTGA+DNl5Hc12FOOH7szlrZOINPsvsMm4XfqMK+PkaXZGS
         EA5SDEMuitzxJnVEB+Pn2Htf+dgbVbzGB1u/G3fRr79NwscCI3F7CHMQlLLjN1JM08k0
         UyOQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:dkim-signature;
        bh=RcBD/xuEh1VvpIJKRXOUNsvXPJPxOki1FrUqfSszYrc=;
        b=JnbtJXBGVUZP6LLGZEhwt38pqmN4B+4of01G4NubxXl0ujgGESU4Y5/4bJjdfmIcxO
         /GJZ/Tqrbe3sfKJYwgBSDztk0t5o/yeqhzehmWfMKOnQHXmKxj+6CUfgjAmnXZQTwTmB
         jL0zMNCkONBwwbWJmjFORU7V1Su3wxl+rKdYONxby85jpiZ7yR8OR6oIhmnUHrbK3QGv
         ysZ4RCh0ww+cERZuuZUBVTnRwl/+BFkectg58CLGQc6IkywddXV12Ypu9WsOsA4m9Pl3
         41l03Ucx2xX/5EdJ9b9h2qM4iYVp+ZxU02hCwJSioPmGlrClLHMHGdWe9+6Yf/kvVIuN
         ywug==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@gmail.com header.s=20161025 header.b=C5SO2kWx;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id t25-v6si9252260pfm.152.2018.11.09.10.02.16;
        Fri, 09 Nov 2018 10:02:33 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1728502AbeKJDnt (ORCPT <rfc822;tu.k.phung@gmail.com>
        + 99 others); Fri, 9 Nov 2018 22:43:49 -0500
Received: from mail-io1-f66.google.com ([209.85.166.66]:43388 "EHLO
        mail-io1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1727995AbeKJDnt (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Fri, 9 Nov 2018 22:43:49 -0500
Received: by mail-io1-f66.google.com with SMTP id t81-v6so1873477iod.10;
        Fri, 09 Nov 2018 10:02:08 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20161025;
        h=mime-version:references:in-reply-to:from:date:message-id:subject:to
         :cc;
        bh=RcBD/xuEh1VvpIJKRXOUNsvXPJPxOki1FrUqfSszYrc=;
        b=C5SO2kWxKLjJ3M9ijxYSYz8IePLdpfC7SkiZ++YVnaXTEWrDyy2AVAgH9iLqYEdmTJ
         qBTihwVbRM8Z+FxfaSsGJpupeRcjGlusFpsVt422jmUPVB8Yuk9xR5V8PsFopZvEerQB
         U3vAoB1lyKZkeFCQIajsPyXdueJZfLRCh7hZd4hZTMxoeH7HZR7aD8ZL86bX9m41gS9/
         puefGV4O2CD9R1oc+OlYs+XovAzkhpO1dS4Lfo4w6gZc2nHw117kX1D6V0lpoJ07GiLZ
         C5K00GoA7bLSNLvOjBKNntg+jN+WQBUz6mJAjkNmOrOyr2grmcTDgRdeScTb+BDtRDHB
         /WSA==
X-Received: by 2002:a6b:8ec9:: with SMTP id q192-v6mr7677253iod.248.1541786527885;
 Fri, 09 Nov 2018 10:02:07 -0800 (PST)
MIME-Version: 1.0
References: <20180927224609.19515-1-robdclark@gmail.com> <20181029191000.GD16739@arm.com>
In-Reply-To: <20181029191000.GD16739@arm.com>
From: Rob Clark <robdclark@gmail.com>
Date: Fri, 9 Nov 2018 13:01:55 -0500
Message-ID: <CAF6AEGtgC0V6ii2=p2HGmqvHFKNJhaOLi8873SGPDsrg70xGRg@mail.gmail.com>
Subject: Re: [PATCH] iommu: arm-smmu: Set SCTLR.HUPCF bit
To: Will Deacon <will.deacon@arm.com>
Cc: "list@263.net:IOMMU DRIVERS <iommu@lists.linux-foundation.org>, Joerg
        Roedel <joro@8bytes.org>," <iommu@lists.linux-foundation.org>,
        Robin Murphy <robin.murphy@arm.com>,
        "moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE" 
        <linux-arm-kernel@lists.infradead.org>,
        freedreno <freedreno@lists.freedesktop.org>,
        linux-arm-msm <linux-arm-msm@vger.kernel.org>,
        "list@263.net:IOMMU DRIVERS <iommu@lists.linux-foundation.org>, Joerg
        Roedel <joro@8bytes.org>," <joro@8bytes.org>,
        Linux Kernel Mailing List <linux-kernel@vger.kernel.org>
Content-Type: text/plain; charset="UTF-8"
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwBHHTm7y+VbaZ0jAA--.2410S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxAw4kury3Ar17Zw17JFWxCrg_yoW5trW5pF
	WUGF1Fyr1DGa48Cw1Iyw40qFy5Kwn7KF47Crs0g3sY934Ut3s7Cr1vqryakFykZrWFg3W2
	vF4jg345uwn8A37anT9S1TB71UUUUUUqnTZGkaVYY2UrUUUU0bIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUPab7Iv0xC_Kw4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_tr0E3s1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_Cr1j6rxdM28EF7xvwVC2z280aVCY1x0267AKxVWxJr0_GcWle2I262IYc4
	CY6c8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_
	Jr0_Jr4lYx0Ex4A2jsIE14v26r1j6r4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvEwI
	xGrwCjxxvEa2IrMxkF7I0Ew4C26cxK6c8Ij28IcwCY1Ik26cxK6xAEc7vF6xCjj44lc2xS
	Y4AK6IIF6rylc2IjII80xcxEwVAKI48JMxvI42IY6xIIjxv20xvE14v26r4j6ryUMxvI42
	IY6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1lcIIF0xvEx4A2jsIE14v26r4UJVWxJr1lcIIF
	0xvEx4A2jsIEc7CjxVAFwI0_Gr1j6F4UJwCF04k20xvY0x0EwIxGrwCF04k20xvEw4C26c
	xK6c8Ij28IcwCF72vE77IF4wCFx2IqxVCFs4IE7xkEbVWUJVW8JwC20s026c02F40E14v2
	6r1j6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF67kF1VAFwI0_Jw0_GFylIxkGc2
	Ij64vIr41lIxAIcVCF04k26cxKx2IYs7xG6Fyj6rWUJbIYCTnIWIevJa73UjIFyTuYvjxU
	QFoXUUUUU

On Mon, Oct 29, 2018 at 3:09 PM Will Deacon <will.deacon@arm.com> wrote:
>
> On Thu, Sep 27, 2018 at 06:46:07PM -0400, Rob Clark wrote:
> > We seem to need to set either this or CFCFG (stall), otherwise gpu
> > faults trigger problems with other in-flight transactions from the
> > GPU causing CP errors, etc.
> >
> > In the ARM SMMU spec, the 'Hit under previous context fault' bit is
> > described as:
> >
> >  '0' - Stall or terminate subsequent transactions in the presence
> >        of an outstanding context fault
> >  '1' - Process all subsequent transactions independently of any
> >        outstanding context fault.
> >
> > Since we don't enable CFCFG (stall) the behavior of terminating
> > other transactions makes sense.  And is probably not what we want
> > (and definately not what we want for GPU).
> >
> > Signed-off-by: Rob Clark <robdclark@gmail.com>
> > ---
> > So I hit this issue a long time back on 820 (msm8996) and at the
> > time I solved it with a patch that enabled CFCFG.  And it resurfaced
> > more recently on sdm845.  But at the time CFCFG was rejected, iirc
> > because of concern that it would cause problems on other non-qcom
> > arm smmu implementations.  And I think I forgot to send this version
> > of the solution.
> >
> > If enabling HUPCF is anticipated to cause problems on other ARM
> > SMMU implementations, I think I can come up with a variant of this
> > patch which conditionally enables it for snapdragon.
> >
> > Either way, I'd really like to get some variant of this fix merged
> > (and probably it would be a good idea for stable kernel branches
> > too), since current behaviour with the GPU means faults turn into
> > a fantastic cascade of fail.
>
> Can you describe how this fantastic cascade of fail improves with this
> patch, please? If you're getting context faults then something has already
> gone horribly wrong, so I'm trying to work out how this improves things.
>

There are plenty of cases where getting iommu faults with a GPU is
"normal", or at least not something the kernel or even GL driver can
control.

With this patch, you still get the iommu fault, but it doesn't cause
the gpu to crash.  But without it, other memory accesses in flight
while the fault occurs, like the GPU command-processor reading further
ahead in the cmdstream to setup next draw, would return zero's,
causing the GPU to crash or get into a bad state.

BR,
-R

> > diff --git a/drivers/iommu/arm-smmu-regs.h b/drivers/iommu/arm-smmu-regs.h
> > index a1226e4ab5f8..2291925eb800 100644
> > --- a/drivers/iommu/arm-smmu-regs.h
> > +++ b/drivers/iommu/arm-smmu-regs.h
> > @@ -178,6 +178,7 @@ enum arm_smmu_s2cr_privcfg {
> >  #define ARM_SMMU_CB_ATSR             0x8f0
> >
> >  #define SCTLR_S1_ASIDPNE             (1 << 12)
> > +#define SCTLR_HUPCF                  (1 << 8)
> >  #define SCTLR_CFCFG                  (1 << 7)
> >  #define SCTLR_CFIE                   (1 << 6)
> >  #define SCTLR_CFRE                   (1 << 5)
> > diff --git a/drivers/iommu/arm-smmu.c b/drivers/iommu/arm-smmu.c
> > index f7a96bcf94a6..47ffc9aade72 100644
> > --- a/drivers/iommu/arm-smmu.c
> > +++ b/drivers/iommu/arm-smmu.c
> > @@ -713,9 +713,9 @@ static void arm_smmu_write_context_bank(struct arm_smmu_device *smmu, int idx)
> >       reg = SCTLR_CFIE | SCTLR_CFRE | SCTLR_AFE | SCTLR_TRE | SCTLR_M;
> >       if (stage1)
> >               reg |= SCTLR_S1_ASIDPNE;
> > +     reg |= SCTLR_HUPCF;
>
> Maybe just throw this into the assignment a couple of lines above?
>
> >       if (IS_ENABLED(CONFIG_CPU_BIG_ENDIAN))
> >               reg |= SCTLR_E;
> > -
>
> Random whitespace change.
>
> Will
