
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010305                       # Number of seconds simulated
sim_ticks                                 10305428169                       # Number of ticks simulated
final_tick                               536492412933                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 187189                       # Simulator instruction rate (inst/s)
host_op_rate                                   235310                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 237976                       # Simulator tick rate (ticks/s)
host_mem_usage                               67373512                       # Number of bytes of host memory used
host_seconds                                 43304.49                       # Real time elapsed on the host
sim_insts                                  8106141290                       # Number of instructions simulated
sim_ops                                   10189973494                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        82944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       292096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       100352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       318464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       294016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        83072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        83072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       158080                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1448448                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36352                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       515328                       # Number of bytes written to this memory
system.physmem.bytes_written::total            515328                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          648                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2282                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          784                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2488                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         2297                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          649                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          649                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1235                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11316                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4026                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4026                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       459564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      8048574                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       422302                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     28343898                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       496826                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9737781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       434722                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     30902549                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       409881                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     28530207                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       434722                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      8060995                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       434722                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      8060995                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       434722                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     15339489                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               140551948                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       459564                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       422302                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       496826                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       434722                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       409881                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       434722                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       434722                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       434722                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3527461                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          50005491                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               50005491                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          50005491                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       459564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      8048574                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       422302                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     28343898                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       496826                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9737781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       434722                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     30902549                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       409881                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     28530207                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       434722                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      8060995                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       434722                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      8060995                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       434722                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     15339489                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              190557439                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus0.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2212119                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1841548                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202700                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       846396                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          808426                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          237802                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9498                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19233122                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12131883                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2212119                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1046228                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2528586                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         565822                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        983299                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines          1196120                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       193741                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23106295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.645483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.017281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20577709     89.06%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          154974      0.67%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          195154      0.84%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          310528      1.34%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          130313      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          168107      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          195036      0.84%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           89948      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1284526      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23106295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089511                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.490906                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19120104                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1107410                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2516557                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1230                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        360992                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       336753                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          284                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14832464                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1616                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        360992                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19139909                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          61641                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       991508                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2497925                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        54316                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14741208                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          7699                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        37790                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     20582716                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     68547110                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     68547110                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17188036                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3394666                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3555                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1849                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           191636                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1383859                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       721466                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8073                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       164717                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14388903                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3571                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13792084                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        14054                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1769693                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3620939                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          126                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23106295                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.596897                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.318984                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17262508     74.71%     74.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2665290     11.53%     86.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1089092      4.71%     90.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       611555      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       826777      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       255668      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       250167      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       134409      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        10829      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23106295                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          94722     78.86%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13062     10.87%     89.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12333     10.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11618150     84.24%     84.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       188426      1.37%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1705      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1264840      9.17%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       718963      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13792084                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.558084                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             120117                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008709                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50824634                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16162253                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13430369                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13912201                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        10181                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       266517                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        11245                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        360992                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          47054                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5998                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14392478                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        11230                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1383859                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       721466                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1850                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          5232                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           89                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118999                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114664                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233663                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13550415                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1243512                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241669                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1962381                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1915716                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            718869                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.548305                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13430468                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13430369                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8046100                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         21619317                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.543448                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372172                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12322356                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2070175                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204204                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22745303                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.541754                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.361494                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17528240     77.06%     77.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2644557     11.63%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       960835      4.22%     92.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       477447      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       437410      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       183312      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       181939      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86550      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       245013      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22745303                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12322356                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1827560                       # Number of memory references committed
system.switch_cpus0.commit.loads              1117339                       # Number of loads committed
system.switch_cpus0.commit.membars               1718                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1785946                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11094269                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254460                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       245013                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36892743                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29146079                       # The number of ROB writes
system.switch_cpus0.timesIdled                 294131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1606963                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12322356                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.471325                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.471325                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.404641                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.404641                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60966957                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18765686                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13713239                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3442                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   4                       # Number of system calls
system.switch_cpus1.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1910255                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1562097                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       189280                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       811563                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          752675                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          196259                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8533                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     18554858                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              10835729                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1910255                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       948934                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2270101                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         548108                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        520128                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1142888                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       190330                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     21699874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.610286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.959123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        19429773     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          122676      0.57%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          193932      0.89%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          307888      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          128618      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          145276      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          152556      0.70%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          100493      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1118662      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     21699874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077297                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.438458                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        18385384                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       691345                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2262917                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         5730                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        354496                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       313184                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          266                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      13232377                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1577                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        354496                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        18412783                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         187362                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       424110                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2241601                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        79520                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      13223516                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2788                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         22400                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        29439                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         4646                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     18357556                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     61507973                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     61507973                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15653750                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2703806                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3358                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1843                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           239684                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1262867                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       677575                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        20341                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       154109                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          13204540                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3366                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         12493931                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        16113                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1678838                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3748991                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          317                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     21699874                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.575761                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.268192                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     16430971     75.72%     75.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2114929      9.75%     85.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1155960      5.33%     90.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       789789      3.64%     94.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       736799      3.40%     97.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       211816      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       164590      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        56261      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        38759      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     21699874                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2982     12.88%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          8843     38.18%     51.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11334     48.94%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10467096     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       197035      1.58%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1514      0.01%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1155296      9.25%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       672990      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      12493931                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.505556                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              23159                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001854                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     46727008                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     14886897                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12290982                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      12517090                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        37180                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       229854                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        20731                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          800                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        354496                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         125786                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        11544                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     13207927                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         2209                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1262867                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       677575                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1843                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          8644                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          159                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       109769                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       108126                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       217895                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     12314519                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1086246                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       179412                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1758903                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1732843                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            672657                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.498296                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12291197                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12290982                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7186168                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         18769900                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.497344                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382856                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9194660                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11270243                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1937714                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3049                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       192971                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     21345378                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.527995                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.380373                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     16767675     78.55%     78.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2216845     10.39%     88.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       864349      4.05%     92.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       465070      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       347914      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       194245      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       120342      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       106947      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       261991      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     21345378                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9194660                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11270243                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1689857                       # Number of memory references committed
system.switch_cpus1.commit.loads              1033013                       # Number of loads committed
system.switch_cpus1.commit.membars               1522                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1617660                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10155487                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       228983                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       261991                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            34291292                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           26770445                       # The number of ROB writes
system.switch_cpus1.timesIdled                 301578                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3013384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9194660                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11270243                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9194660                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.687784                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.687784                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.372054                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.372054                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        55530916                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       17041281                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       12340228                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3046                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                24713254                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2009776                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1644409                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       198497                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       821147                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          789027                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          207207                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8947                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     19355837                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11241656                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2009776                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       996234                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2344667                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         543094                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        508787                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles          261                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          1185986                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       198470                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     22551598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.612182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.954354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20206931     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          108802      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          172879      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          234801      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          241305      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          204384      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          114715      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          170956      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1096825      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     22551598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081324                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.454884                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19159092                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       707795                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2340220                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2717                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        341773                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       330632                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      13792612                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1536                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        341773                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        19211486                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         135891                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       451185                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2291145                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       120115                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      13787042                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         16976                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        51973                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     19237905                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     64135996                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     64135996                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16644522                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2593383                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3388                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1749                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           361057                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1291227                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       698750                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8123                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       242000                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13770078                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3401                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13068492                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1987                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1542038                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3690619                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           97                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     22551598                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579493                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.267004                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     16964753     75.23%     75.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2343612     10.39%     85.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1173594      5.20%     90.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       845923      3.75%     94.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       670784      2.97%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       275852      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       174309      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        90495      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        12276      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     22551598                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2501     11.45%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8009     36.66%     48.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        11337     51.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10991109     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       194951      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1636      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1184402      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       696394      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13068492                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.528805                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              21847                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001672                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     48712416                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15315574                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12869672                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13090339                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        25968                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       209622                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        10676                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        341773                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         107590                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        11680                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     13773505                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          763                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1291227                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       698750                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1752                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9894                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       115039                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       111860                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       226899                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     12886046                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1113901                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       182446                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1810236                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1830386                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            696335                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.521422                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              12869793                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             12869672                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7388723                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         19913555                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.520760                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371040                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9703129                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11940044                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1833478                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       200758                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22209825                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.537602                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.377005                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17261927     77.72%     77.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2476170     11.15%     88.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       912839      4.11%     92.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       437182      1.97%     94.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       397958      1.79%     96.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       213092      0.96%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       165798      0.75%     98.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        84302      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       260557      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22209825                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9703129                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11940044                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1769679                       # Number of memory references committed
system.switch_cpus2.commit.loads              1081605                       # Number of loads committed
system.switch_cpus2.commit.membars               1648                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1721897                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10757794                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       245934                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       260557                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            35722712                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           27888834                       # The number of ROB writes
system.switch_cpus2.timesIdled                 295503                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2161656                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9703129                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11940044                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9703129                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.546937                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.546937                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.392629                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.392629                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        57995154                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       17926956                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       12785704                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3300                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus3.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1845974                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1665233                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        98879                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       712037                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          656992                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          101728                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         4320                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19561017                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11611928                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1845974                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       758720                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2294941                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         311516                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       1195320                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1124556                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        99186                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23261500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.585713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.905436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20966559     90.13%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           81874      0.35%     90.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          166670      0.72%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           70464      0.30%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          380768      1.64%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          339198      1.46%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           65483      0.28%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          137869      0.59%     95.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1052615      4.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23261500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.074696                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.469866                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19431786                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1325991                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2286549                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         7188                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        209981                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       162327                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      13615903                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1467                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        209981                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19453743                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1155160                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       100808                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2273313                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        68490                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      13607921                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          156                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         29887                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        24401                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          974                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     15986238                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     64088172                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     64088172                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     14140832                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         1845406                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1586                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          805                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           169885                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      3206847                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1620952                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        15029                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        79015                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          13579245                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1590                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13042391                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         7481                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1070490                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      2576702                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23261500                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.560686                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.356206                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     18611411     80.01%     80.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1400172      6.02%     86.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1146810      4.93%     90.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       493794      2.12%     93.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       625125      2.69%     95.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       599301      2.58%     98.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       340920      1.47%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        27044      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        16923      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23261500                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          33050     11.21%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        254490     86.29%     97.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         7376      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      8186138     62.77%     62.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       113964      0.87%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          780      0.01%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      3124788     23.96%     87.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      1616721     12.40%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13042391                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.527749                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             294916                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022612                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     49648679                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14651674                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     12929492                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13337307                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        23539                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       127506                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          350                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        10954                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         1150                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        209981                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1113792                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        18819                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     13580845                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          142                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      3206847                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1620952                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          806                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         12492                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          350                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        56764                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        58678                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       115442                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     12950019                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      3113876                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        92372                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   10                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             4730396                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1695741                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           1616520                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.524011                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              12929942                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             12929492                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          6984136                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         13778649                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.523180                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.506881                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10494335                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12332442                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1249923                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1570                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       100808                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     23051519                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.534995                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.357156                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     18573792     80.58%     80.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1637474      7.10%     87.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       767767      3.33%     91.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       757341      3.29%     94.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       206901      0.90%     95.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       875707      3.80%     98.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        65513      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        47998      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       119026      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     23051519                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10494335                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12332442                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               4689339                       # Number of memory references committed
system.switch_cpus3.commit.loads              3079341                       # Number of loads committed
system.switch_cpus3.commit.membars                784                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1628114                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10966909                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       119415                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       119026                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            36514832                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           27374739                       # The number of ROB writes
system.switch_cpus3.timesIdled                 427081                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1451758                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10494335                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12332442                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10494335                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.354914                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.354914                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.424644                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.424644                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        64013989                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       15022752                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       16202937                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1568                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   4                       # Number of system calls
system.switch_cpus4.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1906814                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1559136                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       189371                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       811348                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          751507                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          196065                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         8485                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     18534453                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              10816414                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1906814                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       947572                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2265678                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         547798                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        533708                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines          1141709                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       190423                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     21688210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.609563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.958123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        19422532     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          122488      0.56%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          193011      0.89%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          307071      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          128038      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          145252      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          152722      0.70%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          100910      0.47%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1116186      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     21688210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.077158                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.437677                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        18365460                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       704505                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2258461                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         5704                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        354078                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       312716                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          269                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      13209190                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1582                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        354078                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        18392436                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         183619                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       442591                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2237585                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        77899                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      13200524                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents         1982                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         22539                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        29274                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         3287                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands     18324736                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     61400635                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     61400635                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     15628059                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2696565                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3369                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1857                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           238513                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1261031                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       676561                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        20404                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       153821                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          13182461                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3378                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         12474998                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        16157                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1676221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3735607                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          333                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     21688210                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.575197                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.267767                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     16426823     75.74%     75.74% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2113235      9.74%     85.48% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1153718      5.32%     90.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       787601      3.63%     94.44% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       735467      3.39%     97.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       212191      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       164065      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        56569      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        38541      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     21688210                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2978     12.81%     12.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          8923     38.39%     51.20% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        11342     48.80%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     10450756     83.77%     83.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       196718      1.58%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1511      0.01%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1154059      9.25%     94.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       671954      5.39%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      12474998                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.504790                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              23243                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001863                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     46677606                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     14862212                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     12271641                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      12498241                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        36596                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       229725                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          156                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        20802                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          804                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        354078                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         123188                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        11373                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     13185861                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          203                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1261031                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       676561                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1857                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          8467                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          156                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       109911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       108109                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       218020                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     12295319                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1084793                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       179679                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1756398                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1729828                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            671605                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.497519                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              12271834                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             12271641                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7174597                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         18741961                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.496561                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.382809                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      9179549                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     11251647                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1934150                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3045                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       193075                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     21334132                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.527401                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.379760                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     16764189     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2213170     10.37%     88.95% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       862791      4.04%     93.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       464021      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       347348      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       194275      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       119847      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       106945      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       261546      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     21334132                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      9179549                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      11251647                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1687042                       # Number of memory references committed
system.switch_cpus4.commit.loads              1031294                       # Number of loads committed
system.switch_cpus4.commit.membars               1520                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1614962                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         10138733                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       228595                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       261546                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            34258331                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           26725796                       # The number of ROB writes
system.switch_cpus4.timesIdled                 301482                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                3025048                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            9179549                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             11251647                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      9179549                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.692208                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.692208                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.371442                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.371442                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        55444471                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       17013392                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       12318634                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3042                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus5.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2212824                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1842506                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       202762                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       847920                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          809476                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          237890                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9549                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19254809                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              12137752                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2212824                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1047366                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2530364                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         565360                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        961249                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines          1197152                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       193757                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23107178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.645687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.017386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20576814     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          154752      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          196593      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          310850      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          130156      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          168288      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          195360      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           89632      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1284733      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23107178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.089540                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491143                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19140732                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      1086507                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2518240                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1238                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        360459                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       336468                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          285                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14837227                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1613                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        360459                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19160738                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          62398                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       969246                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2499438                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        54895                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14745052                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          7828                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        38171                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     20592469                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     68568448                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     68568448                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     17207848                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3384597                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3545                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1837                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           193647                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1383021                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       721669                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         8069                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       164682                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14395135                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3561                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13800821                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        13359                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1764279                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3605292                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          112                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23107178                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.597253                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.319095                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17257668     74.69%     74.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2668938     11.55%     86.24% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1090545      4.72%     90.96% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       612028      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       827086      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       255331      1.10%     98.29% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       250141      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       134664      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        10777      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23107178                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          94658     78.94%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         12907     10.76%     89.70% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        12351     10.30%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11626072     84.24%     84.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       188668      1.37%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1707      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1265280      9.17%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       719094      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13800821                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.558438                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             119916                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008689                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     50842094                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     16163064                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13440270                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13920737                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        10105                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       264392                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        10634                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        360459                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          47601                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         6122                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14398701                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        11141                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1383021                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       721669                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1838                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          5373                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           91                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       119384                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       114291                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       233675                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13559558                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1244235                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       241262                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1963209                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1917255                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            718974                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.548675                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13440360                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13440270                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          8054363                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         21634816                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.543849                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372287                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10011539                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12336561                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2062184                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3449                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       204272                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22746719                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.542345                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.361888                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17522805     77.03%     77.03% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2648165     11.64%     88.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       961820      4.23%     92.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       478555      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       437916      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       183814      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       182079      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        86637      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       244928      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22746719                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10011539                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12336561                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1829661                       # Number of memory references committed
system.switch_cpus5.commit.loads              1118626                       # Number of loads committed
system.switch_cpus5.commit.membars               1720                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1788010                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11107052                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       254752                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       244928                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            36900458                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           29157980                       # The number of ROB writes
system.switch_cpus5.timesIdled                 294311                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1606080                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10011539                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12336561                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10011539                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.468477                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.468477                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.405108                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.405108                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        61010536                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       18781461                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13720382                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3446                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus6.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2212802                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1842485                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       202760                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       847913                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          809470                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          237888                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9549                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19254724                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12137646                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2212802                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1047358                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2530341                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         565352                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        960677                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines          1197141                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       193753                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23106492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.645700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.017405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        20576151     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          154750      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          196593      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          310848      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          130151      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          168287      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          195359      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           89632      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1284721      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23106492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089539                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.491139                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        19140659                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      1085924                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2518216                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1238                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        360453                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       336467                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          285                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14837072                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1613                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        360453                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        19160664                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          62382                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       968683                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2499421                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        54885                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14744895                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          7822                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        38170                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     20592240                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     68567724                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     68567724                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     17207753                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3384485                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3545                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1837                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           193597                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1383016                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       721666                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         8069                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       164682                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14395028                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3561                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13800746                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        13357                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1764257                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3605176                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          112                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23106492                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.597267                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.319108                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17257009     74.68%     74.68% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2668928     11.55%     86.24% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1090546      4.72%     90.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       612012      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       827090      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       255332      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       250133      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       134664      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        10778      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23106492                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          94657     78.94%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         12908     10.76%     89.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        12351     10.30%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     11625998     84.24%     84.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       188668      1.37%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1707      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1265282      9.17%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       719091      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13800746                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.558435                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             119916                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008689                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     50841257                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     16162935                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13440194                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13920662                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        10104                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       264393                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        10634                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        360453                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          47594                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         6119                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14398594                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        11141                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1383016                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       721666                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1838                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          5370                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           91                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       119381                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       114291                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       233672                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13559480                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1244232                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       241266                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1963203                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1917242                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            718971                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.548672                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13440286                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13440194                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8054318                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         21634699                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.543845                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372287                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     10011483                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     12336496                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2062154                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3449                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       204270                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     22746039                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.542358                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.361902                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17522153     77.03%     77.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2648151     11.64%     88.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       961812      4.23%     92.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       478555      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       437915      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       183811      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       182081      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        86633      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       244928      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     22746039                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     10011483                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      12336496                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1829654                       # Number of memory references committed
system.switch_cpus6.commit.loads              1118622                       # Number of loads committed
system.switch_cpus6.commit.membars               1720                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1788000                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11106995                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       254751                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       244928                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            36899683                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           29157772                       # The number of ROB writes
system.switch_cpus6.timesIdled                 294308                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1606766                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           10011483                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             12336496                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     10011483                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.468491                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.468491                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.405106                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.405106                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        61010206                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       18781346                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13720277                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3446                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1946536                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1595761                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       192933                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       817081                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          759221                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          200121                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         8679                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     18617425                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11066335                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1946536                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       959342                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2433731                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         547042                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        993420                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1148242                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       191317                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     22395606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.604341                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.950591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        19961875     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          263500      1.18%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          304919      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          168114      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          191140      0.85%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          107332      0.48%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           73003      0.33%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          188114      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1137609      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     22395606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078765                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.447789                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        18463606                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      1150477                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2412611                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        19911                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        348999                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       316073                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred         2031                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      13509122                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        10593                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        348999                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        18494218                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         404653                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       661996                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2402994                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        82744                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      13499668                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         20184                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        38788                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     18762332                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     62857349                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     62857349                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     16012005                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2750327                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3583                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         2019                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           224689                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1292719                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       702479                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        17719                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       155264                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          13478389                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3585                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         12740437                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        18584                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1682901                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3892035                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          439                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     22395606                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.568881                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.260138                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17028239     76.03%     76.03% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2159021      9.64%     85.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1160965      5.18%     90.86% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       801469      3.58%     94.44% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       701126      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       358175      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        88546      0.40%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        56096      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        41969      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     22395606                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3218     11.63%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.63% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         12015     43.44%     55.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        12428     44.93%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     10662697     83.69%     83.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       198762      1.56%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1560      0.01%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1180599      9.27%     94.53% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       696819      5.47%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      12740437                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.515530                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              27661                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002171                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     47922725                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     15165012                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     12524179                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      12768098                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        31679                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       231337                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          139                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        15699                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          780                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked           52                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        348999                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         360717                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        13267                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     13481998                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         3870                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1292719                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       702479                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         2014                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          9270                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          139                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       111441                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       108336                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       219777                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     12548609                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1107546                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       191828                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1804176                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1756264                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            696630                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.507768                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              12524463                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             12524179                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7444600                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         19494773                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.506780                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381877                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      9403871                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     11537682                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1944529                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3146                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       193837                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     22046607                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.523331                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.341327                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17332690     78.62%     78.62% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2186334      9.92%     88.54% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       916289      4.16%     92.69% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       549794      2.49%     95.19% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       380858      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       246735      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       128111      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       102753      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       203043      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     22046607                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      9403871                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      11537682                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1748162                       # Number of memory references committed
system.switch_cpus7.commit.loads              1061382                       # Number of loads committed
system.switch_cpus7.commit.membars               1570                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1651327                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         10401689                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       234780                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       203043                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            35325710                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           27313438                       # The number of ROB writes
system.switch_cpus7.timesIdled                 287193                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2317652                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            9403871                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             11537682                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      9403871                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.627988                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.627988                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.380519                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.380519                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        56609215                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       17382528                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       12608084                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3142                       # number of misc regfile writes
system.l20.replacements                           685                       # number of replacements
system.l20.tagsinuse                      4095.394030                       # Cycle average of tags in use
system.l20.total_refs                          252809                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4780                       # Sample count of references to valid blocks.
system.l20.avg_refs                         52.888912                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          122.394030                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    32.895561                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   313.155148                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3626.949291                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.029881                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.008031                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.076454                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.885486                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999852                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2961                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2963                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             933                       # number of Writeback hits
system.l20.Writeback_hits::total                  933                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           16                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   16                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         2977                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2979                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         2977                       # number of overall hits
system.l20.overall_hits::total                   2979                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          648                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  685                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          648                       # number of demand (read+write) misses
system.l20.demand_misses::total                   685                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          648                       # number of overall misses
system.l20.overall_misses::total                  685                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     50674106                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    303228626                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      353902732                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     50674106                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    303228626                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       353902732                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     50674106                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    303228626                       # number of overall miss cycles
system.l20.overall_miss_latency::total      353902732                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         3609                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               3648                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          933                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              933                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           16                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               16                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         3625                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                3664                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         3625                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               3664                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.179551                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.187774                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.178759                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.186954                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.178759                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.186954                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 467945.410494                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 516646.324088                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 467945.410494                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 516646.324088                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 467945.410494                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 516646.324088                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 398                       # number of writebacks
system.l20.writebacks::total                      398                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          648                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             685                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          648                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              685                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          648                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             685                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    256680512                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    304697771                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    256680512                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    304697771                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    256680512                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    304697771                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.179551                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.187774                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.178759                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.186954                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.178759                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.186954                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 396111.901235                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 444814.264234                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 396111.901235                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 444814.264234                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 396111.901235                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 444814.264234                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2317                       # number of replacements
system.l21.tagsinuse                      4095.612328                       # Cycle average of tags in use
system.l21.total_refs                          324676                       # Total number of references to valid blocks.
system.l21.sampled_refs                          6413                       # Sample count of references to valid blocks.
system.l21.avg_refs                         50.627787                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.392251                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    25.026736                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   876.718009                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3156.475332                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009129                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.006110                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.214042                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.770624                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999905                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4383                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4384                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1397                       # number of Writeback hits
system.l21.Writeback_hits::total                 1397                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           12                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   12                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4395                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4396                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4395                       # number of overall hits
system.l21.overall_hits::total                   4396                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           34                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2282                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2316                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           34                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2282                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2316                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           34                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2282                       # number of overall misses
system.l21.overall_misses::total                 2316                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     35909639                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1165166855                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1201076494                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     35909639                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1165166855                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1201076494                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     35909639                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1165166855                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1201076494                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           35                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6665                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6700                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1397                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1397                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           12                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               12                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           35                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6677                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6712                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           35                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6677                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6712                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.342386                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.345672                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.341770                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.345054                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.341770                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.345054                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1056165.852941                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 510590.208151                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 518599.522453                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1056165.852941                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 510590.208151                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 518599.522453                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1056165.852941                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 510590.208151                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 518599.522453                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 496                       # number of writebacks
system.l21.writebacks::total                      496                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2282                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2316                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2282                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2316                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2282                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2316                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     33455183                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1000400446                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1033855629                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     33455183                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1000400446                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1033855629                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     33455183                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1000400446                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1033855629                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.342386                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.345672                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.341770                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.345054                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.341770                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.345054                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 983975.970588                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 438387.574934                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 446397.076425                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 983975.970588                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 438387.574934                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 446397.076425                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 983975.970588                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 438387.574934                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 446397.076425                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           824                       # number of replacements
system.l22.tagsinuse                      4095.370584                       # Cycle average of tags in use
system.l22.total_refs                          265097                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4917                       # Sample count of references to valid blocks.
system.l22.avg_refs                         53.914379                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           78.338612                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    34.806431                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   392.387178                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3589.838363                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019126                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.008498                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.095798                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.876425                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999846                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3084                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3086                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             959                       # number of Writeback hits
system.l22.Writeback_hits::total                  959                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           18                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3102                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3104                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3102                       # number of overall hits
system.l22.overall_hits::total                   3104                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          784                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  824                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          784                       # number of demand (read+write) misses
system.l22.demand_misses::total                   824                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          784                       # number of overall misses
system.l22.overall_misses::total                  824                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     36371135                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    356418717                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      392789852                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     36371135                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    356418717                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       392789852                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     36371135                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    356418717                       # number of overall miss cycles
system.l22.overall_miss_latency::total      392789852                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3868                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3910                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          959                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              959                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           18                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3886                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3928                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3886                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3928                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.202689                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.210742                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.201750                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.209776                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.201750                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.209776                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 909278.375000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 454615.710459                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 476686.713592                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 909278.375000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 454615.710459                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 476686.713592                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 909278.375000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 454615.710459                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 476686.713592                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 447                       # number of writebacks
system.l22.writebacks::total                      447                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          784                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             824                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          784                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              824                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          784                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             824                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     33499135                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    300127517                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    333626652                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     33499135                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    300127517                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    333626652                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     33499135                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    300127517                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    333626652                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.202689                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.210742                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.201750                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.209776                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.201750                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.209776                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 837478.375000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 382815.710459                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 404886.713592                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 837478.375000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 382815.710459                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 404886.713592                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 837478.375000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 382815.710459                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 404886.713592                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          2523                       # number of replacements
system.l23.tagsinuse                      4095.907730                       # Cycle average of tags in use
system.l23.total_refs                          324530                       # Total number of references to valid blocks.
system.l23.sampled_refs                          6619                       # Sample count of references to valid blocks.
system.l23.avg_refs                         49.030065                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           12.542920                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    23.750729                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1188.313419                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          2871.300662                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.003062                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.005799                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.290116                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.701001                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999977                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         5005                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   5006                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2143                       # number of Writeback hits
system.l23.Writeback_hits::total                 2143                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            6                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         5011                       # number of demand (read+write) hits
system.l23.demand_hits::total                    5012                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         5011                       # number of overall hits
system.l23.overall_hits::total                   5012                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         2488                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 2523                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         2488                       # number of demand (read+write) misses
system.l23.demand_misses::total                  2523                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         2488                       # number of overall misses
system.l23.overall_misses::total                 2523                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     35365798                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1296403917                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1331769715                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     35365798                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1296403917                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1331769715                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     35365798                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1296403917                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1331769715                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           36                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         7493                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               7529                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2143                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2143                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           36                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         7499                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                7535                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           36                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         7499                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               7535                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.332043                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.335104                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.331778                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.334837                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.331778                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.334837                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1010451.371429                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 521062.667605                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 527851.650813                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1010451.371429                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 521062.667605                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 527851.650813                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1010451.371429                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 521062.667605                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 527851.650813                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 585                       # number of writebacks
system.l23.writebacks::total                      585                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         2488                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            2523                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         2488                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             2523                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         2488                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            2523                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     32851976                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1117664779                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1150516755                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     32851976                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1117664779                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1150516755                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     32851976                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1117664779                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1150516755                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.332043                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.335104                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.331778                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.334837                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.331778                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.334837                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 938627.885714                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 449222.178055                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 456011.397146                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 938627.885714                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 449222.178055                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 456011.397146                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 938627.885714                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 449222.178055                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 456011.397146                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          2331                       # number of replacements
system.l24.tagsinuse                      4095.644073                       # Cycle average of tags in use
system.l24.total_refs                          324652                       # Total number of references to valid blocks.
system.l24.sampled_refs                          6427                       # Sample count of references to valid blocks.
system.l24.avg_refs                         50.513770                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           37.378218                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    23.766136                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   879.791613                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3154.708106                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.009126                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.005802                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.214793                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.770192                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999913                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         4362                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   4363                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            1394                       # number of Writeback hits
system.l24.Writeback_hits::total                 1394                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           12                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   12                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         4374                       # number of demand (read+write) hits
system.l24.demand_hits::total                    4375                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         4374                       # number of overall hits
system.l24.overall_hits::total                   4375                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           33                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         2297                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 2330                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           33                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         2297                       # number of demand (read+write) misses
system.l24.demand_misses::total                  2330                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           33                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         2297                       # number of overall misses
system.l24.overall_misses::total                 2330                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     27552464                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   1176386142                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     1203938606                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     27552464                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   1176386142                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      1203938606                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     27552464                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   1176386142                       # number of overall miss cycles
system.l24.overall_miss_latency::total     1203938606                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           34                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         6659                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               6693                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         1394                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             1394                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           12                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               12                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           34                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         6671                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                6705                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           34                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         6671                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               6705                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.970588                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.344947                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.348125                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.970588                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.344326                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.347502                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.970588                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.344326                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.347502                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 834923.151515                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 512140.244667                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 516711.848069                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 834923.151515                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 512140.244667                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 516711.848069                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 834923.151515                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 512140.244667                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 516711.848069                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 494                       # number of writebacks
system.l24.writebacks::total                      494                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           33                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         2297                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            2330                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           33                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         2297                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             2330                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           33                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         2297                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            2330                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     25182360                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   1011401291                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   1036583651                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     25182360                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   1011401291                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   1036583651                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     25182360                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   1011401291                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   1036583651                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.344947                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.348125                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.970588                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.344326                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.347502                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.970588                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.344326                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.347502                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 763101.818182                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 440314.014367                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 444885.687124                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 763101.818182                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 440314.014367                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 444885.687124                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 763101.818182                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 440314.014367                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 444885.687124                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           684                       # number of replacements
system.l25.tagsinuse                      4095.482050                       # Cycle average of tags in use
system.l25.total_refs                          252837                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4779                       # Sample count of references to valid blocks.
system.l25.avg_refs                         52.905838                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          122.482050                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    32.077356                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   313.333577                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3627.589067                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.029903                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.007831                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.076497                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.885642                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999874                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         2982                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   2984                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             940                       # number of Writeback hits
system.l25.Writeback_hits::total                  940                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           14                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         2996                       # number of demand (read+write) hits
system.l25.demand_hits::total                    2998                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         2996                       # number of overall hits
system.l25.overall_hits::total                   2998                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           35                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          649                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  684                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           35                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          649                       # number of demand (read+write) misses
system.l25.demand_misses::total                   684                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           35                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          649                       # number of overall misses
system.l25.overall_misses::total                  684                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     49538600                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    291630981                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      341169581                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     49538600                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    291630981                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       341169581                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     49538600                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    291630981                       # number of overall miss cycles
system.l25.overall_miss_latency::total      341169581                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           37                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         3631                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               3668                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          940                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              940                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           14                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               14                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           37                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         3645                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                3682                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           37                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         3645                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               3682                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.945946                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.178739                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.186478                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.945946                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.178052                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.185769                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.945946                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.178052                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.185769                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1415388.571429                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 449354.362096                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 498785.937135                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1415388.571429                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 449354.362096                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 498785.937135                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1415388.571429                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 449354.362096                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 498785.937135                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 399                       # number of writebacks
system.l25.writebacks::total                      399                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          649                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             684                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          649                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              684                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          649                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             684                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     47025600                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    245020091                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    292045691                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     47025600                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    245020091                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    292045691                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     47025600                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    245020091                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    292045691                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.178739                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.186478                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.945946                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.178052                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.185769                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.945946                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.178052                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.185769                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1343588.571429                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 377534.808937                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 426967.384503                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1343588.571429                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 377534.808937                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 426967.384503                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1343588.571429                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 377534.808937                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 426967.384503                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           684                       # number of replacements
system.l26.tagsinuse                      4095.481980                       # Cycle average of tags in use
system.l26.total_refs                          252837                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4779                       # Sample count of references to valid blocks.
system.l26.avg_refs                         52.905838                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          122.481980                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    32.076606                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   313.297860                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3627.625533                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.029903                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.007831                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.076489                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.885651                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999874                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         2982                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   2984                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             940                       # number of Writeback hits
system.l26.Writeback_hits::total                  940                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           14                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         2996                       # number of demand (read+write) hits
system.l26.demand_hits::total                    2998                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         2996                       # number of overall hits
system.l26.overall_hits::total                   2998                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          649                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  684                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          649                       # number of demand (read+write) misses
system.l26.demand_misses::total                   684                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          649                       # number of overall misses
system.l26.overall_misses::total                  684                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     47250155                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    290528564                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      337778719                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     47250155                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    290528564                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       337778719                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     47250155                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    290528564                       # number of overall miss cycles
system.l26.overall_miss_latency::total      337778719                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           37                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         3631                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               3668                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          940                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              940                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           14                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               14                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           37                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         3645                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                3682                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           37                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         3645                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               3682                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.945946                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.178739                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.186478                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.945946                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.178052                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.185769                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.945946                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.178052                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.185769                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1350004.428571                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 447655.722650                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 493828.536550                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1350004.428571                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 447655.722650                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 493828.536550                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1350004.428571                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 447655.722650                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 493828.536550                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 399                       # number of writebacks
system.l26.writebacks::total                      399                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          649                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             684                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          649                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              684                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          649                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             684                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     44735874                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    243892944                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    288628818                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     44735874                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    243892944                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    288628818                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     44735874                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    243892944                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    288628818                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.178739                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.186478                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.945946                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.178052                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.185769                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.945946                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.178052                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.185769                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1278167.828571                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 375798.064715                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 421971.956140                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1278167.828571                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 375798.064715                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 421971.956140                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1278167.828571                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 375798.064715                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 421971.956140                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          1270                       # number of replacements
system.l27.tagsinuse                      4095.422460                       # Cycle average of tags in use
system.l27.total_refs                          345859                       # Total number of references to valid blocks.
system.l27.sampled_refs                          5366                       # Sample count of references to valid blocks.
system.l27.avg_refs                         64.453783                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          149.363957                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    29.938158                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   565.511125                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3350.609220                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.036466                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.007309                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.138064                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.818020                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999859                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         3888                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   3889                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            2226                       # number of Writeback hits
system.l27.Writeback_hits::total                 2226                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         3903                       # number of demand (read+write) hits
system.l27.demand_hits::total                    3904                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         3903                       # number of overall hits
system.l27.overall_hits::total                   3904                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           35                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         1233                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 1268                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            2                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           35                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         1235                       # number of demand (read+write) misses
system.l27.demand_misses::total                  1270                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           35                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         1235                       # number of overall misses
system.l27.overall_misses::total                 1270                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     28622442                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    624860282                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      653482724                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data       845874                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total       845874                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     28622442                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    625706156                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       654328598                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     28622442                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    625706156                       # number of overall miss cycles
system.l27.overall_miss_latency::total      654328598                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           36                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         5121                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               5157                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         2226                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             2226                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           17                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           36                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         5138                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                5174                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           36                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         5138                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               5174                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.240773                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.245879                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.117647                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.240366                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.245458                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.240366                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.245458                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 817784.057143                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 506780.439578                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 515364.924290                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data       422937                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total       422937                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 817784.057143                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 506644.660729                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 515219.368504                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 817784.057143                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 506644.660729                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 515219.368504                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 808                       # number of writebacks
system.l27.writebacks::total                      808                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         1233                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            1268                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            2                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         1235                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             1270                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         1235                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            1270                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     26108827                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    536285685                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    562394512                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data       702274                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total       702274                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     26108827                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    536987959                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    563096786                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     26108827                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    536987959                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    563096786                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.240773                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.245879                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.240366                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.245458                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.240366                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.245458                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 745966.485714                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 434943.783455                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 443528.794953                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data       351137                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total       351137                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 745966.485714                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 434808.063968                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 443383.296063                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 745966.485714                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 434808.063968                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 443383.296063                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               489.839506                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001204161                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2026729.070850                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    34.839506                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.055833                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.784999                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1196061                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1196061                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1196061                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1196061                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1196061                       # number of overall hits
system.cpu0.icache.overall_hits::total        1196061                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     80166869                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     80166869                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1196120                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1196120                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1196120                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1196120                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1196120                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1196120                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000049                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000049                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       211139                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs       211139                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           20                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3625                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               148429213                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  3881                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              38245.094821                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.293479                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.706521                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.860521                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.139479                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       952613                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         952613                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706666                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706666                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1818                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1818                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1721                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1659279                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1659279                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1659279                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1659279                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9223                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9223                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           75                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         9298                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          9298                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         9298                       # number of overall misses
system.cpu0.dcache.overall_misses::total         9298                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1290993029                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1290993029                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6124414                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6124414                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1297117443                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1297117443                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1297117443                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1297117443                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       961836                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       961836                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1668577                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1668577                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1668577                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1668577                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009589                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009589                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000106                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000106                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005572                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005572                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005572                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005572                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 139975.390762                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 139975.390762                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 81658.853333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81658.853333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 139504.994945                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 139504.994945                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 139504.994945                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 139504.994945                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          933                       # number of writebacks
system.cpu0.dcache.writebacks::total              933                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         5614                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5614                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           59                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           59                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         5673                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         5673                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         5673                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         5673                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3609                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3609                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3625                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3625                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3625                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3625                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    501812029                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    501812029                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1138795                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1138795                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    502950824                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    502950824                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    502950824                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    502950824                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003752                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003752                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002173                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002173                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002173                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002173                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 139044.618731                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 139044.618731                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 71174.687500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 71174.687500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 138745.054897                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 138745.054897                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 138745.054897                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 138745.054897                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               518.200637                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1003810516                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1912020.030476                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    28.200637                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.045193                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.830450                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1142835                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1142835                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1142835                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1142835                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1142835                       # number of overall hits
system.cpu1.icache.overall_hits::total        1142835                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     45174786                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     45174786                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     45174786                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     45174786                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     45174786                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     45174786                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1142888                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1142888                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1142888                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1142888                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1142888                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1142888                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000046                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000046                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 852354.452830                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 852354.452830                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 852354.452830                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 852354.452830                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 852354.452830                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 852354.452830                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           18                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           18                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     36275597                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     36275597                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     36275597                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     36275597                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     36275597                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     36275597                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1036445.628571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 1036445.628571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 1036445.628571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 1036445.628571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 1036445.628571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 1036445.628571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6677                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166833094                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6933                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24063.622386                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.884573                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.115427                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886268                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113732                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       790662                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         790662                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       653703                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        653703                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1798                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1798                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1523                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1523                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1444365                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1444365                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1444365                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1444365                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17270                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17270                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           68                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17338                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17338                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17338                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17338                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4014150091                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4014150091                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5447248                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5447248                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4019597339                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4019597339                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4019597339                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4019597339                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       807932                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       807932                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       653771                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       653771                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1523                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1523                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1461703                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1461703                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1461703                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1461703                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021376                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021376                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000104                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000104                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011862                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011862                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011862                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011862                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 232434.863405                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 232434.863405                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 80106.588235                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80106.588235                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 231837.428712                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 231837.428712                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 231837.428712                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 231837.428712                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1397                       # number of writebacks
system.cpu1.dcache.writebacks::total             1397                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        10605                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        10605                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           56                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           56                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        10661                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10661                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        10661                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10661                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6665                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6665                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           12                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6677                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6677                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6677                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6677                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1472331378                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1472331378                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       773400                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       773400                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1473104778                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1473104778                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1473104778                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1473104778                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008249                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008249                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004568                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004568                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004568                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004568                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 220904.932933                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 220904.932933                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64450                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64450                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 220623.749888                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 220623.749888                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 220623.749888                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 220623.749888                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               510.988534                       # Cycle average of tags in use
system.cpu2.icache.total_refs               998098398                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1930557.829787                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    35.988534                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.057674                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.818892                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1185927                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1185927                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1185927                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1185927                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1185927                       # number of overall hits
system.cpu2.icache.overall_hits::total        1185927                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           58                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           58                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           58                       # number of overall misses
system.cpu2.icache.overall_misses::total           58                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     44027297                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     44027297                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     44027297                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     44027297                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     44027297                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     44027297                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1185985                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1185985                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1185985                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1185985                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1185985                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1185985                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000049                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000049                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 759091.327586                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 759091.327586                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 759091.327586                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 759091.327586                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 759091.327586                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 759091.327586                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       119102                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs       119102                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           16                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     36835733                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     36835733                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     36835733                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     36835733                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     36835733                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     36835733                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 877041.261905                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 877041.261905                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 877041.261905                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 877041.261905                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 877041.261905                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 877041.261905                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3886                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               152129476                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4142                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36728.507001                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.036336                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.963664                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.871236                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.128764                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       815709                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         815709                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       684794                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        684794                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1725                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1725                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1650                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1650                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1500503                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1500503                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1500503                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1500503                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        12487                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        12487                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          104                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          104                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        12591                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         12591                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        12591                       # number of overall misses
system.cpu2.dcache.overall_misses::total        12591                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2274101540                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2274101540                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8509345                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8509345                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2282610885                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2282610885                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2282610885                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2282610885                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       828196                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       828196                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       684898                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       684898                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1513094                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1513094                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1513094                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1513094                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015077                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015077                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000152                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000152                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008321                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008321                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008321                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008321                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 182117.525426                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 182117.525426                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 81820.625000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81820.625000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 181289.086252                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 181289.086252                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 181289.086252                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 181289.086252                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          959                       # number of writebacks
system.cpu2.dcache.writebacks::total              959                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8619                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8619                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           86                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8705                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8705                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8705                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8705                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3868                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3868                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3886                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3886                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3886                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3886                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    563709481                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    563709481                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1172564                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1172564                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    564882045                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    564882045                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    564882045                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    564882045                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004670                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004670                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002568                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002568                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002568                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002568                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 145736.680714                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 145736.680714                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65142.444444                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65142.444444                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 145363.367216                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 145363.367216                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 145363.367216                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 145363.367216                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               567.093050                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1028839815                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1776925.414508                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    24.940811                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   542.152239                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.039969                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.868834                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.908803                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1124494                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1124494                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1124494                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1124494                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1124494                       # number of overall hits
system.cpu3.icache.overall_hits::total        1124494                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           62                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           62                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           62                       # number of overall misses
system.cpu3.icache.overall_misses::total           62                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     52462884                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     52462884                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     52462884                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     52462884                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     52462884                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     52462884                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1124556                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1124556                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1124556                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1124556                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1124556                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1124556                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000055                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000055                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000055                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000055                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000055                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000055                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 846175.548387                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 846175.548387                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 846175.548387                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 846175.548387                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 846175.548387                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 846175.548387                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           26                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           26                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           26                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     35739828                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     35739828                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     35739828                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     35739828                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     35739828                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     35739828                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       992773                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total       992773                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst       992773                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total       992773                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst       992773                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total       992773                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  7499                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               405283594                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  7755                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              52260.940554                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   111.042386                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   144.957614                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.433759                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.566241                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      2938445                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2938445                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      1608389                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1608389                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          786                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          786                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          784                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          784                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      4546834                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4546834                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      4546834                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4546834                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        26816                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        26816                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           20                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        26836                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         26836                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        26836                       # number of overall misses
system.cpu3.dcache.overall_misses::total        26836                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   6466551507                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   6466551507                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1511691                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1511691                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   6468063198                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   6468063198                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   6468063198                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   6468063198                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      2965261                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2965261                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      1608409                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1608409                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          784                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          784                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      4573670                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4573670                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      4573670                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4573670                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009043                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009043                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000012                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005867                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005867                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005867                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005867                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 241145.268012                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 241145.268012                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 75584.550000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 75584.550000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 241021.880981                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 241021.880981                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 241021.880981                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 241021.880981                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2143                       # number of writebacks
system.cpu3.dcache.writebacks::total             2143                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        19323                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        19323                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           14                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        19337                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        19337                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        19337                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        19337                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         7493                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         7493                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         7499                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         7499                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         7499                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         7499                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1660248556                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1660248556                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       387014                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       387014                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1660635570                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1660635570                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1660635570                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1660635570                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002527                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002527                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001640                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001640                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001640                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001640                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 221573.275857                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 221573.275857                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64502.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64502.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 221447.602347                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 221447.602347                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 221447.602347                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 221447.602347                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               516.931890                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1003809335                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   524                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1915666.669847                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    26.931890                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          490                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.043160                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.785256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.828416                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1141654                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1141654                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1141654                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1141654                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1141654                       # number of overall hits
system.cpu4.icache.overall_hits::total        1141654                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           55                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           55                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           55                       # number of overall misses
system.cpu4.icache.overall_misses::total           55                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     45092482                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     45092482                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     45092482                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     45092482                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     45092482                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     45092482                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1141709                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1141709                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1141709                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1141709                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1141709                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1141709                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000048                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000048                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000048                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 819863.309091                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 819863.309091                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 819863.309091                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 819863.309091                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 819863.309091                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 819863.309091                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           21                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           21                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           21                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     27907193                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     27907193                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     27907193                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     27907193                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     27907193                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     27907193                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 820799.794118                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 820799.794118                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 820799.794118                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 820799.794118                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 820799.794118                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 820799.794118                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  6669                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               166831403                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  6925                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              24091.177329                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   226.972660                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    29.027340                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.886612                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.113388                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       790068                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         790068                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       652612                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        652612                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1794                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1794                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1521                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1521                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1442680                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1442680                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1442680                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1442680                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        17394                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        17394                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           68                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        17462                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         17462                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        17462                       # number of overall misses
system.cpu4.dcache.overall_misses::total        17462                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   4071585994                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   4071585994                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      5432130                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      5432130                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   4077018124                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   4077018124                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   4077018124                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   4077018124                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       807462                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       807462                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       652680                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       652680                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1521                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1521                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1460142                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1460142                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1460142                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1460142                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021542                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021542                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000104                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000104                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011959                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011959                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011959                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011959                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 234079.912269                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 234079.912269                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 79884.264706                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 79884.264706                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 233479.448173                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 233479.448173                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 233479.448173                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 233479.448173                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1394                       # number of writebacks
system.cpu4.dcache.writebacks::total             1394                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        10735                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        10735                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           56                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           56                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        10791                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        10791                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        10791                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        10791                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         6659                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         6659                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           12                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         6671                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         6671                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         6671                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         6671                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   1482104265                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   1482104265                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       773418                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       773418                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   1482877683                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   1482877683                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   1482877683                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   1482877683                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.008247                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.008247                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.004569                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.004569                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.004569                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.004569                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 222571.597087                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 222571.597087                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64451.500000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64451.500000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 222287.165792                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 222287.165792                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 222287.165792                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 222287.165792                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               489.021338                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1001205196                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2034969.910569                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    34.021338                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.054521                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.783688                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1197096                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1197096                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1197096                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1197096                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1197096                       # number of overall hits
system.cpu5.icache.overall_hits::total        1197096                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           56                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           56                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           56                       # number of overall misses
system.cpu5.icache.overall_misses::total           56                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     78198273                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     78198273                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     78198273                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     78198273                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     78198273                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     78198273                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1197152                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1197152                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1197152                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1197152                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1197152                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1197152                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000047                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000047                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1396397.732143                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1396397.732143                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1396397.732143                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1396397.732143                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1396397.732143                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1396397.732143                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs       203154                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs       203154                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           19                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           19                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           19                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     49966881                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     49966881                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     49966881                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     49966881                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     49966881                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     49966881                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1350456.243243                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1350456.243243                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1350456.243243                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1350456.243243                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1350456.243243                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1350456.243243                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  3645                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               148430466                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  3901                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              38049.337606                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   220.306605                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    35.693395                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.860573                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.139427                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       953043                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         953043                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       707499                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        707499                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1806                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1806                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1723                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1723                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1660542                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1660542                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1660542                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1660542                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         9288                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         9288                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           52                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           52                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         9340                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          9340                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         9340                       # number of overall misses
system.cpu5.dcache.overall_misses::total         9340                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1276651780                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1276651780                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      4313863                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      4313863                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1280965643                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1280965643                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1280965643                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1280965643                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       962331                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       962331                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       707551                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       707551                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1723                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1723                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1669882                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1669882                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1669882                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1669882                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009652                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009652                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000073                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000073                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005593                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005593                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005593                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005593                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 137451.742033                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 137451.742033                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 82958.903846                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 82958.903846                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 137148.355782                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 137148.355782                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 137148.355782                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 137148.355782                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          940                       # number of writebacks
system.cpu5.dcache.writebacks::total              940                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         5657                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         5657                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           38                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         5695                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         5695                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         5695                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         5695                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         3631                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         3631                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           14                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         3645                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         3645                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         3645                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         3645                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    491570802                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    491570802                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       935603                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       935603                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    492506405                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    492506405                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    492506405                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    492506405                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003773                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003773                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002183                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002183                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002183                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002183                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 135381.658496                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 135381.658496                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 66828.785714                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 66828.785714                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 135118.355281                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 135118.355281                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 135118.355281                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 135118.355281                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               489.020515                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1001205185                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2034969.888211                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    34.020515                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.054520                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.783687                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1197085                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1197085                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1197085                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1197085                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1197085                       # number of overall hits
system.cpu6.icache.overall_hits::total        1197085                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           56                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           56                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           56                       # number of overall misses
system.cpu6.icache.overall_misses::total           56                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     74432289                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     74432289                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     74432289                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     74432289                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     74432289                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     74432289                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1197141                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1197141                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1197141                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1197141                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1197141                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1197141                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000047                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000047                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1329148.017857                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1329148.017857                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1329148.017857                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1329148.017857                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1329148.017857                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1329148.017857                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs       177178                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs       177178                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           19                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           19                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           19                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     47673545                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     47673545                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     47673545                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     47673545                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     47673545                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     47673545                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1288474.189189                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1288474.189189                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1288474.189189                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1288474.189189                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1288474.189189                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1288474.189189                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  3645                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               148430464                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  3901                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              38049.337093                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   220.298935                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    35.701065                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.860543                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.139457                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       953044                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         953044                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       707496                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        707496                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1806                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1806                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1723                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1723                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1660540                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1660540                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1660540                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1660540                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         9288                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         9288                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           52                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           52                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         9340                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          9340                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         9340                       # number of overall misses
system.cpu6.dcache.overall_misses::total         9340                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   1270561145                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1270561145                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      4318625                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      4318625                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1274879770                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1274879770                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1274879770                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1274879770                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       962332                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       962332                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       707548                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       707548                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1723                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1723                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1669880                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1669880                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1669880                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1669880                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009652                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009652                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000073                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000073                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005593                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005593                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005593                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005593                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 136795.988910                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 136795.988910                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 83050.480769                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 83050.480769                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 136496.763383                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 136496.763383                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 136496.763383                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 136496.763383                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          940                       # number of writebacks
system.cpu6.dcache.writebacks::total              940                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         5657                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         5657                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           38                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         5695                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         5695                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         5695                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         5695                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         3631                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         3631                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           14                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         3645                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         3645                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         3645                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         3645                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    490473798                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    490473798                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       935911                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       935911                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    491409709                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    491409709                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    491409709                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    491409709                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003773                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003773                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002183                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002183                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002183                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002183                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 135079.536767                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 135079.536767                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 66850.785714                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 66850.785714                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 134817.478464                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 134817.478464                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 134817.478464                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 134817.478464                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               512.857585                       # Cycle average of tags in use
system.cpu7.icache.total_refs               999367938                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1929281.733591                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    30.857585                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.049451                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.821887                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1148193                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1148193                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1148193                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1148193                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1148193                       # number of overall hits
system.cpu7.icache.overall_hits::total        1148193                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           49                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           49                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           49                       # number of overall misses
system.cpu7.icache.overall_misses::total           49                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     34112119                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     34112119                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     34112119                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     34112119                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     34112119                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     34112119                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1148242                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1148242                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1148242                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1148242                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1148242                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1148242                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000043                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000043                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 696165.693878                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 696165.693878                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 696165.693878                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 696165.693878                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 696165.693878                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 696165.693878                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           13                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           13                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     28985685                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     28985685                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     28985685                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     28985685                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     28985685                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     28985685                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 805157.916667                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 805157.916667                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 805157.916667                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 805157.916667                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 805157.916667                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 805157.916667                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  5138                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               158002202                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  5394                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              29292.213941                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   223.937492                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    32.062508                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.874756                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.125244                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       809640                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         809640                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       682921                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        682921                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1692                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1692                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1571                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1571                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1492561                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1492561                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1492561                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1492561                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        17713                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        17713                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          497                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          497                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        18210                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         18210                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        18210                       # number of overall misses
system.cpu7.dcache.overall_misses::total        18210                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   4139395449                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   4139395449                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    215635770                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    215635770                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   4355031219                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   4355031219                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   4355031219                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   4355031219                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       827353                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       827353                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       683418                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       683418                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1692                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1692                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1571                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1571                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1510771                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1510771                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1510771                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1510771                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021409                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021409                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000727                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000727                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012053                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012053                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012053                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012053                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 233692.511094                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 233692.511094                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 433874.788732                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 433874.788732                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 239156.025206                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 239156.025206                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 239156.025206                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 239156.025206                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets       752260                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets       150452                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2226                       # number of writebacks
system.cpu7.dcache.writebacks::total             2226                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        12592                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        12592                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          480                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          480                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        13072                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        13072                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        13072                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        13072                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         5121                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         5121                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           17                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         5138                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         5138                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         5138                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         5138                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    890397028                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    890397028                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1843845                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1843845                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    892240873                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    892240873                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    892240873                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    892240873                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006190                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006190                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003401                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003401                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003401                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003401                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 173871.710213                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 173871.710213                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 108461.470588                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 108461.470588                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 173655.288634                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 173655.288634                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 173655.288634                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 173655.288634                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
