
*** Running vivado
    with args -log i2c_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source i2c_top.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source i2c_top.tcl -notrace
Command: synth_design -top i2c_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5648 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 349.676 ; gain = 80.277
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'i2c_top' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_top.v:1]
	Parameter DATA_SIZE bound to: 8 - type: integer 
	Parameter ADDR_SIZE bound to: 8 - type: integer 
WARNING: [Synth 8-2898] ignoring pullup [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_top.v:57]
INFO: [Synth 8-638] synthesizing module 'clock_generator' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/clock_generator.v:1]
INFO: [Synth 8-256] done synthesizing module 'clock_generator' (1#1) [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/clock_generator.v:1]
INFO: [Synth 8-638] synthesizing module 'i2c_master_fsm' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_master_fsm.v:1]
	Parameter IDLE bound to: 4'b0000 
	Parameter START bound to: 4'b0001 
	Parameter ADDRESS bound to: 4'b0010 
	Parameter READ_ACK bound to: 4'b0011 
	Parameter WRITE_DATA bound to: 4'b0100 
	Parameter READ_LATER_ACK bound to: 4'b0101 
	Parameter READ_DATA bound to: 4'b0110 
	Parameter WRITE_ACK bound to: 4'b0111 
	Parameter REPEAT_START bound to: 4'b1000 
	Parameter STOP bound to: 4'b1001 
WARNING: [Synth 8-6014] Unused sequential element i2c_scl_en_o_reg was removed.  [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_master_fsm.v:281]
WARNING: [Synth 8-6014] Unused sequential element start_done_reg was removed.  [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_master_fsm.v:67]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_fsm' (2#1) [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_master_fsm.v:1]
INFO: [Synth 8-638] synthesizing module 'data_path_i2c_to_core' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/data_path_i2c_to_core.v:1]
	Parameter DATA_SIZE bound to: 8 - type: integer 
	Parameter ADDR_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_path_i2c_to_core' (3#1) [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/data_path_i2c_to_core.v:1]
INFO: [Synth 8-638] synthesizing module 'data_fifo_mem' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/data_fifo_mem.v:1]
	Parameter DATASIZE bound to: 8 - type: integer 
	Parameter ADDRSIZE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_toplevel' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/fifo_toplevel.v:2]
	Parameter DATASIZE bound to: 8 - type: integer 
	Parameter ADDRSIZE bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_mem' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/fifo_mem.v:1]
	Parameter DATASIZE bound to: 8 - type: integer 
	Parameter ADDRSIZE bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_mem' (4#1) [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/fifo_mem.v:1]
INFO: [Synth 8-638] synthesizing module 'rptr_empty' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/rptr_empty.v:5]
	Parameter ADDRSIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rptr_empty' (5#1) [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/rptr_empty.v:5]
INFO: [Synth 8-638] synthesizing module 'wptr_full' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/wptr_full.v:6]
	Parameter ADDRSIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wptr_full' (6#1) [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/wptr_full.v:6]
INFO: [Synth 8-638] synthesizing module 'sync_r2w' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/sync_r2w.v:5]
	Parameter ADDRSIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_r2w' (7#1) [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/sync_r2w.v:5]
INFO: [Synth 8-638] synthesizing module 'sync_w2r' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/sync_w2r.v:5]
	Parameter ADDRSIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_w2r' (8#1) [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/sync_w2r.v:5]
INFO: [Synth 8-256] done synthesizing module 'fifo_toplevel' (9#1) [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/fifo_toplevel.v:2]
INFO: [Synth 8-256] done synthesizing module 'data_fifo_mem' (10#1) [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/data_fifo_mem.v:1]
INFO: [Synth 8-638] synthesizing module 'apb_slave_interface' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/apb_slave_interface.v:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'apb_slave_interface' (11#1) [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/apb_slave_interface.v:1]
INFO: [Synth 8-256] done synthesizing module 'i2c_top' (12#1) [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_top.v:1]
WARNING: [Synth 8-3331] design data_fifo_mem has unconnected port command_i[6]
WARNING: [Synth 8-3331] design data_fifo_mem has unconnected port command_i[5]
WARNING: [Synth 8-3331] design data_fifo_mem has unconnected port command_i[4]
WARNING: [Synth 8-3331] design data_fifo_mem has unconnected port command_i[2]
WARNING: [Synth 8-3331] design data_fifo_mem has unconnected port command_i[1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 389.754 ; gain = 120.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 389.754 ; gain = 120.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 389.754 ; gain = 120.355
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/clock_generator.v:20]
INFO: [Synth 8-802] inferred FSM for state register 'currrent_state_reg' in module 'i2c_master_fsm'
WARNING: [Synth 8-6014] Unused sequential element currrent_state_reg was removed.  [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_master_fsm.v:74]
INFO: [Synth 8-5544] ROM "i2c_sda_en_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_en_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_sate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_sate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_sate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_sate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_sate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_sate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_sate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_sate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_sate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element count_bit_reg was removed.  [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_master_fsm.v:64]
INFO: [Synth 8-5546] ROM "reg_transmit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_slave_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_command" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_prescale" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element currrent_state_reg was removed.  [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_master_fsm.v:74]
WARNING: [Synth 8-6014] Unused sequential element currrent_state_reg was removed.  [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_master_fsm.v:74]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                   START |                             0001 |                             0001
                 ADDRESS |                             0010 |                             0010
                READ_ACK |                             0011 |                             0011
               READ_DATA |                             0101 |                             0110
               WRITE_ACK |                             1001 |                             0111
              WRITE_DATA |                             0110 |                             0100
          READ_LATER_ACK |                             0111 |                             0101
            REPEAT_START |                             1000 |                             1000
                    STOP |                             0100 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currrent_state_reg' using encoding 'sequential' in module 'i2c_master_fsm'
WARNING: [Synth 8-6014] Unused sequential element currrent_state_reg was removed.  [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_master_fsm.v:74]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 410.395 ; gain = 140.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 4     
	   3 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      5 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 7     
	                5 Bit    Registers := 16    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---RAMs : 
	              128 Bit         RAMs := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 9     
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	  27 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  10 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2c_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clock_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module i2c_master_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	  27 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 6     
Module data_path_i2c_to_core 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_mem 
Detailed RTL Component Info : 
+---RAMs : 
	              128 Bit         RAMs := 1     
Module rptr_empty 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      5 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module wptr_full 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      5 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module sync_r2w 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module sync_w2r 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module apb_slave_interface 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element data_fifo_mem/TX_fifo/rptr_empty1/rbin_reg was removed.  [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/rptr_empty.v:41]
WARNING: [Synth 8-6014] Unused sequential element data_fifo_mem/TX_fifo/wptr_full1/wbin_reg was removed.  [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/wptr_full.v:45]
WARNING: [Synth 8-6014] Unused sequential element data_fifo_mem/RX_fifo/rptr_empty1/rbin_reg was removed.  [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/rptr_empty.v:41]
WARNING: [Synth 8-6014] Unused sequential element data_fifo_mem/RX_fifo/wptr_full1/wbin_reg was removed.  [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/wptr_full.v:45]
WARNING: [Synth 8-6014] Unused sequential element clock_generator/counter_reg was removed.  [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/clock_generator.v:20]
WARNING: [Synth 8-6014] Unused sequential element i2c_master_fsm/count_bit_reg was removed.  [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_master_fsm.v:64]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 554.699 ; gain = 285.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                              | Inference | Size (Depth x Width) | Primitives   | 
+------------+-----------------------------------------+-----------+----------------------+--------------+
|i2c_top     | data_fifo_mem/TX_fifo/fifo_mem1/mem_reg | Implied   | 16 x 8               | RAM32M x 2   | 
|i2c_top     | data_fifo_mem/RX_fifo/fifo_mem1/mem_reg | Implied   | 16 x 8               | RAM32M x 2   | 
+------------+-----------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 554.699 ; gain = 285.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'data_fifo_mem/RX_fifo/rptr_empty1/rptr_reg[4]' (FDC) to 'data_fifo_mem/RX_fifo/rptr_empty1/rbin_reg[4]'
INFO: [Synth 8-3886] merging instance 'data_fifo_mem/RX_fifo/wptr_full1/wptr_reg[4]' (FDC) to 'data_fifo_mem/RX_fifo/wptr_full1/wbin_reg[4]'
INFO: [Synth 8-3886] merging instance 'data_fifo_mem/TX_fifo/rptr_empty1/rptr_reg[4]' (FDC) to 'data_fifo_mem/TX_fifo/rptr_empty1/rbin_reg[4]'
INFO: [Synth 8-3886] merging instance 'data_fifo_mem/TX_fifo/wptr_full1/wptr_reg[4]' (FDC) to 'data_fifo_mem/TX_fifo/wptr_full1/wbin_reg[4]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 554.699 ; gain = 285.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 554.699 ; gain = 285.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 554.699 ; gain = 285.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 554.699 ; gain = 285.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 554.699 ; gain = 285.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 554.699 ; gain = 285.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 554.699 ; gain = 285.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     3|
|3     |LUT1   |     3|
|4     |LUT2   |    21|
|5     |LUT3   |    29|
|6     |LUT4   |    29|
|7     |LUT5   |    49|
|8     |LUT6   |   106|
|9     |MUXF7  |     3|
|10    |RAM32M |     4|
|11    |FDCE   |   153|
|12    |FDPE   |     7|
|13    |IBUF   |    22|
|14    |IOBUF  |     1|
|15    |OBUF   |    10|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+----------------------+------+
|      |Instance                |Module                |Cells |
+------+------------------------+----------------------+------+
|1     |top                     |                      |   442|
|2     |  apb_slave_interface   |apb_slave_interface   |   105|
|3     |  clock_generator       |clock_generator       |    30|
|4     |  data_fifo_mem         |data_fifo_mem         |   177|
|5     |    RX_fifo             |fifo_toplevel         |    88|
|6     |      fifo_mem1         |fifo_mem_1            |     2|
|7     |      rptr_empty1       |rptr_empty_2          |    32|
|8     |      sync_r2w1         |sync_r2w_3            |    10|
|9     |      sync_w2r1         |sync_w2r_4            |    10|
|10    |      wptr_full1        |wptr_full_5           |    34|
|11    |    TX_fifo             |fifo_toplevel_0       |    89|
|12    |      fifo_mem1         |fifo_mem              |     5|
|13    |      rptr_empty1       |rptr_empty            |    32|
|14    |      sync_r2w1         |sync_r2w              |    10|
|15    |      sync_w2r1         |sync_w2r              |    10|
|16    |      wptr_full1        |wptr_full             |    32|
|17    |  data_path_i2c_to_core |data_path_i2c_to_core |    17|
|18    |  i2c_master_fsm        |i2c_master_fsm        |    78|
+------+------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 554.699 ; gain = 285.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 554.699 ; gain = 285.301
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 554.699 ; gain = 285.301
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

53 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 627.254 ; gain = 365.617
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_master/i2c_master.runs/synth_1/i2c_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 627.254 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 25 16:32:50 2024...
