<module name="EDMACC_0_TC_0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="EDMATC_PID" acronym="EDMATC_PID" offset="0x0" width="32" description="">
    <bitfield id="PID" width="32" begin="31" end="0" resetval="0x40000301" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_TCCFG" acronym="EDMATC_TCCFG" offset="0x4" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DREGDEPTH" width="2" begin="9" end="8" resetval="0x2" description="Destination register FIFO depth parameterization.0h - 1h = Reserved 2h = 4 entry 3h = Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BUSWIDTH" width="2" begin="5" end="4" resetval="0x2" description="Destination register FIFO depth parameterization.0h - 1h =Reserved 2h = 128-bit 3h = 256-bit" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIFOSIZE" width="3" begin="2" end="0" resetval="0x5" description="FIFO size.0h - 3h = Reserved 4h = 512-byte FIFO 5h = 1024-byte FIFO 6h - 7h = Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_TCSTAT" acronym="EDMATC_TCSTAT" offset="0x100" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DFSTRTPTR" width="2" begin="12" end="11" resetval="0x0" description="Destination FIFO start pointer. Represents the offset to the head entry of the destination register FIFO, in units of entries." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="10" end="7" resetval="0x2" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSTACTV" width="3" begin="6" end="4" resetval="0x0" description="Destination active state. Specifies the number of transfer requests (TRs) that are resident in the destination register FIFO at a given instant. This bit field can be primarily used for advanced debugging. Legal values are constrained by the destination register FIFO depth parameterization (DSTREGDEPTH) parameter.0h = Destination FIFO is empty. 1h = Destination FIFO contains 1 TR. 2h = Destination FIFO contains 2 TRs. 3h = Destination FIFO contains 3 TRs. 4h = Destination FIFO contains 4 TRs. (Full if DSTREGDEPTH==4) If the destination register FIFO is empty, then any TR written to Prog Set immediately transitions to the destination register FIFO. If the destination register FIFO is not empty and not full, then any TR written to Prog Set immediately transitions to the destination register FIFO set if the source active state (SRCACTV) bit is set to idle. If the destination register FIFO is full, then TRs cannot transition to the destination register FIFO. The destination register FIFO becomes not full when the TR at the head of the destination register FIFO is completed. 5h - 7h = Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WSACTV" width="1" begin="2" end="2" resetval="0x0" description="Write status active.0h = Write status is not pending. Write status has been received for all previously issued write commands. 1h = Write status is pending. Write status has not been received for all previously issued write commands." range="" rwaccess="R"/>
    <bitfield id="SRCACTV" width="1" begin="1" end="1" resetval="0x0" description="Source active state.0h = Source controller is idle. Source active register set contains a previously processed transfer request. 1h = Source controller is busy servicing a transfer request." range="" rwaccess="R"/>
    <bitfield id="PROGBUSY" width="1" begin="0" end="0" resetval="0x0" description="Program register set busy.0h = Program set idle and is available for programming by the EDMACC. 1h = Program set busy." range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_ERRSTAT" acronym="EDMATC_ERRSTAT" offset="0x120" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MMRAERR" width="1" begin="3" end="3" resetval="0x0" description="MMR address error.0h = Condition is not detected 1h = User attempted to read or write to an invalid address in configuration memory map." range="" rwaccess="R"/>
    <bitfield id="TRERR" width="1" begin="2" end="2" resetval="0x0" description="Transfer request (TR) error event.0h = Condition is not detected. 1h = TR detected that violates constant addressing mode transfer (SAM or DAM is set) alignment rules or has ACNT or BCNT == 0" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BUSERR" width="1" begin="0" end="0" resetval="0x0" description="Bus error event.0h = Condition is not detected. 1h = EDMATC has detected an error at source or destination address. Error information can be read from the error details register (" range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_ERREN" acronym="EDMATC_ERREN" offset="0x124" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MMRAERR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt enable for MMR address error (MMRAERR).0h = MMRAERR is disabled. 1h = MMRAERR is enabled and contributes to the state of EDMATC error interrupt generation" range="" rwaccess="RW"/>
    <bitfield id="TRERR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt enable for transfer request error (TRERR).0h = TRERR is disabled. 1h = TRERR is enabled and contributes to the state of EDMATC error interrupt generation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved. Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior." range="" rwaccess="R"/>
    <bitfield id="BUSERR" width="1" begin="0" end="0" resetval="0x0" description="Bus error event.0h = BUSERR is disabled. 1h = BUSERR is enabled and contributes to the state of EDMATC error interrupt generation." range="" rwaccess="RW"/>
  </register>
  <register id="EDMATC_ERRCLR" acronym="EDMATC_ERRCLR" offset="0x128" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MMRAERR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt enable clear for the MMRAERR bit in the error status register (EDMATC_ERRSTAT). 0h = No effect. 1h = Clears the MMRAERR bit in" range="" rwaccess="W"/>
    <bitfield id="TRERR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt enable clear for the TRERR bit in the error status register (EDMATC_ERRSTAT). 0h = No effect. 1h = Clears the TRERR bit in" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BUSERR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt clear for the BUSERR bit in the error status register (EDMATC_ERRSTAT). 0h = No effect. 1h = Clears the BUSERR bit in" range="" rwaccess="W"/>
  </register>
  <register id="EDMATC_ERRDET" acronym="EDMATC_ERRDET" offset="0x12C" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCCHEN" width="1" begin="17" end="17" resetval="0x0" description="Transfer completion chaining enable. Contains the TCCHEN value in the channel options parameter (OPT) programmed by the channel controller for the read or write transaction that resulted in an error." range="" rwaccess="R"/>
    <bitfield id="TCINTEN" width="1" begin="16" end="16" resetval="0x0" description="Transfer completion interrupt enable. Contains the TCINTEN value in the channel options parameter (OPT) programmed by the channel controller for the read or write transaction that resulted in an error." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="13" end="8" resetval="0x0" description="Transfer complete code. Contains the TCC value in the channel options parameter (OPT) programmed by the channel controller for the read or write transaction that resulted in an error." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STAT" width="4" begin="3" end="0" resetval="0x0" description="Transaction status. Stores the nonzero status/error code that was detected on the read status or write status bus. If read status and write status are returned on the same cycle, then the EDMATC chooses nonzero version. If both are nonzero, then the write status is treated as higher priority.0h = No error 1h - 7h = Read error 8h - Fh = Write error" range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_ERRCMD" acronym="EDMATC_ERRCMD" offset="0x130" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SET" width="1" begin="1" end="1" resetval="0x0" description="Always write 0 to this bit; writes of 1 to this bit are not supported and attempts to do so may result in undefined behavior." range="" rwaccess="W"/>
    <bitfield id="EVAL" width="1" begin="0" end="0" resetval="0x0" description="Error evaluate.0h = No effect. 1h = EDMATC error line is pulsed if any of the error status register (" range="" rwaccess="W"/>
  </register>
  <register id="EDMATC_RDRATE" acronym="EDMATC_RDRATE" offset="0x140" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RDRATE" width="3" begin="2" end="0" resetval="0x0" description="Read rate. Controls the number of cycles between read commands. This is a global setting that applies to all TRs for this EDMATC.0h = Reads issued as fast as possible. 1h = 4 cycles between reads. 2h = 8 cycles between reads. 3h = 16 cycles between reads. 4h = 32 cycles between reads. 5h - 7h = Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="EDMATC_SAOPT" acronym="EDMATC_SAOPT" offset="0x240" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer completion chaining enable.0h = Transfer complete chaining is disabled. 1h = Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable.0h = Transfer complete interrupt is disabled. 1h = Transfer complete interrupt is enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer complete code. This 6-bit code is used to set the relevant bit in CER or IPR of the EDMACC module." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width. Applies if either SAM or DAM is set to constant addressing mode.0h = FIFO width is 8-bit. 1h = FIFO width is 16-bit. 2h = FIFO width is 32-bit. 3h = FIFO width is 64-bit. 4h = FIFO width is 128-bit. 5h = FIFO width is 256-bit. 6h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI" width="3" begin="6" end="4" resetval="0x0" description="Transfer priority. Reflects the values programmed in the QUEPRI register in the EDMACC.0h = Priority 0 - Highest priority 1h - 6h = Priority 1 to priority 6 7h = Priority 7 - Lowest priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination address mode within an array.0h = Increment (INCR) mode. Destination addressing within an array increments. 1h = Constant addressing (CONST) mode. Destination addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source address mode within an array.0h = Increment (INCR) mode. Source addressing within an array increments. 1h = Constant addressing (CONST) mode. Source addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="EDMATC_SASRC" acronym="EDMATC_SASRC" offset="0x244" width="32" description="">
    <bitfield id="SADDR" width="32" begin="31" end="0" resetval="0x0" description="Source address for program register set. EDMATC updates value according to source addressing mode (SAM bit in the source active options register,EDMATC_SAOPT). Value = 0-FFFF FFFFh" range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_SACNT" acronym="EDMATC_SACNT" offset="0x248" width="32" description="">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="B dimension count. Number of arrays to be transferred, where each array is ACNT in length. It is decremented after each read command appropriately. Represents the amount of data remaining to be read. It should be 0 when transfer request (TR) is complete. Value = 0-FFFFh" range="" rwaccess="R"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="A dimension count. Number of bytes to be transferred in first dimension. It is decremented after each read command appropriately. Represents the amount of data remaining to be read. It should be 0 when transfer request (TR) is complete. Value = 0-FFFFh" range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_SADST" acronym="EDMATC_SADST" offset="0x24C" width="32" description="">
    <bitfield id="DADDR" width="32" begin="31" end="0" resetval="0x0" description="Always reads as 0." range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_SABIDX" acronym="EDMATC_SABIDX" offset="0x250" width="32" description="">
    <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0x0" description="B-Index offset between destination arrays. Represents the offset in bytes between the starting address of each destination. Always reads as 0." range="" rwaccess="R"/>
    <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0x0" description="B-Index offset between source arrays. Represents the offset in bytes between the starting address of each source array. Value = 0-FFFFh" range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_SAMPPRXY" acronym="EDMATC_SAMPPRXY" offset="0x254" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIV" width="1" begin="8" end="8" resetval="0x0" description="Privilege level. The privilege level used by the host to set up the parameter entry in the channel controller. This field is set up when the associated TR is submitted to the EDMATC.The privilege ID is used while issuing read and write command to the target endpoints so that the target endpoints can perform memory protection checks based on the PRIV of the host that set up the DMA transaction. 0h = User-level privilege 1h = Supervisor-level privilege" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="3" end="0" resetval="0x0" description="Privilege ID. This contains the privilege ID of the host that set up the parameter entry in the channel controller. This field is set up when the associated TR is submitted to the EDMATC.This PRIVID value is used while issuing read and write commands to the target endpoints so that the target endpoints can perform memory protection checks based on the PRIVID of the host that set up the DMA transaction." range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_SACNTRLD" acronym="EDMATC_SACNTRLD" offset="0x258" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ACNTRLD" width="16" begin="15" end="0" resetval="0x0" description="A-count reload value. Represents the originally programmed value of ACNT. The reload value is used to reinitialize ACNT after each array is serviced. Value = 0-FFFFh" range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_SASRCBREF" acronym="EDMATC_SASRCBREF" offset="0x25C" width="32" description="">
    <bitfield id="SADDRBREF" width="32" begin="31" end="0" resetval="0x0" description="Source address B-reference. Represents the starting address for the array currently being read. Value = 0-FFFF FFFFh" range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_SADSTBREF" acronym="EDMATC_SADSTBREF" offset="0x260" width="32" description="">
    <bitfield id="DADDRBREF" width="32" begin="31" end="0" resetval="0x0" description="Always reads as 0." range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_DFCNTRLD" acronym="EDMATC_DFCNTRLD" offset="0x280" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ACNTRLD" width="16" begin="15" end="0" resetval="0x0" description="A-count reload value. Represents the originally programmed value of ACNT. The reload value is used to reinitialize ACNT after each array is serviced. Value = 0-FFFFh" range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_DFSRCBREF" acronym="EDMATC_DFSRCBREF" offset="0x284" width="32" description="">
    <bitfield id="SADDRBREF" width="32" begin="31" end="0" resetval="0x0" description="Not Applicable. Always read as 0." range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_DFDSTBREF" acronym="EDMATC_DFDSTBREF" offset="0x288" width="32" description="">
    <bitfield id="DADDRBREF" width="32" begin="31" end="0" resetval="0x0" description="Destination address reference for the destination FIFO register set. Represents the starting address for the array currently being written. Value =0-FFFF FFFFh" range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_DFOPT0" acronym="EDMATC_DFOPT0" offset="0x300" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer completion chaining enable.0h = Transfer complete chaining is disabled. 1h = Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable.0h = Transfer complete interrupt is disabled. 1h = Transfer complete interrupt is enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer complete code. This 6-bit code is used to set the relevant bit in CER or IPR of the EDMACC module." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width. Applies if either SAM or DAM is set to constant addressing mode.0h = FIFO width is 8-bit. 1h = FIFO width is 16-bit. 2h = FIFO width is 32-bit. 3h = FIFO width is 64-bit. 4h = FIFO width is 128-bit. 5h = FIFO width is 256-bit. 6h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI" width="3" begin="6" end="4" resetval="0x0" description="Transfer priority.0h = Priority 0 - Highest priority 1h - 6h = Priority 1 to priority 6 7h = Priority 7 - Lowest priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination address mode within an array.0h = Increment (INCR) mode. Destination addressing within an array increments. 1h = Constant addressing (CONST) mode. Destination addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source address mode within an array.0h = Increment (INCR) mode. Source addressing within an array increments. 1h = Constant addressing (CONST) mode. Source addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="EDMATC_DFSRC0" acronym="EDMATC_DFSRC0" offset="0x304" width="32" description="">
    <bitfield id="SADDR" width="32" begin="31" end="0" resetval="0x0" description="Always read as 0." range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_DFCNT0" acronym="EDMATC_DFCNT0" offset="0x308" width="32" description="">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="B-dimension count. Number of arrays to be transferred, where each array is ACNT in length. Count/count remaining for destination register set. Represents the amount of data remaining to be written. Value = 0-FFFFh" range="" rwaccess="R"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="A-dimension count. Number of bytes to be transferred in first dimension count/count remaining for destination register set. Represents the amount of data remaining to be written. Value = 0-FFFFh" range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_DFDST0" acronym="EDMATC_DFDST0" offset="0x30C" width="32" description="">
    <bitfield id="DADDR" width="32" begin="31" end="0" resetval="0x0" description="Destination address for the destination FIFO register set. When a transfer request (TR) is complete, the final value should be the address of the last write command issued." range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_DFBIDX0" acronym="EDMATC_DFBIDX0" offset="0x310" width="32" description="">
    <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0x0" description="B-Index offset between destination arrays. Represents the offset in bytes between the starting address of each destination. Value = 0-FFFFh" range="" rwaccess="R"/>
    <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0x0" description="Always reads as 0." range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_DFMPPRXY0" acronym="EDMATC_DFMPPRXY0" offset="0x314" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIV" width="1" begin="8" end="8" resetval="0x0" description="Privilege level. This contains the Privilege level used by the EDMA programmer to set up the parameter entry in the channel controller. This field is set up when the associated TR is submitted to the EDMATC.The privilege ID is used while issuing read and write commands to the target endpoints so that the target endpoints can perform memory protection checks based on the PRIV of the host that set up the DMA transaction. 0h = User-level privilege 1h = Supervisor-level privilege" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="3" end="0" resetval="0x0" description="Privilege ID. This contains the Privilege ID of the EDMA programmer that set up the parameter entry in the channel controller. This field is set up when the associated TR is submitted to the EDMATC.This PRIVID value is used while issuing read and write commands to the target endpoints so that the target endpoints can perform memory protection checks based on the PRIVID of the host that set up the DMA transaction." range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_DFOPT1" acronym="EDMATC_DFOPT1" offset="0x340" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer completion chaining enable.0h = Transfer complete chaining is disabled. 1h = Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable.0h = Transfer complete interrupt is disabled. 1h = Transfer complete interrupt is enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer complete code. This 6-bit code is used to set the relevant bit in CER or IPR of the EDMACC module." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width. Applies if either SAM or DAM is set to constant addressing mode.0h = FIFO width is 8-bit. 1h = FIFO width is 16-bit. 2h = FIFO width is 32-bit. 3h = FIFO width is 64-bit. 4h = FIFO width is 128-bit. 5h = FIFO width is 256-bit. 6h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI" width="3" begin="6" end="4" resetval="0x0" description="Transfer priority.0h = Priority 0 - Highest priority 1h - 6h = Priority 1 to priority 6 7h = Priority 7 - Lowest priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination address mode within an array.0h = Increment (INCR) mode. Destination addressing within an array increments. 1h = Constant addressing (CONST) mode. Destination addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source address mode within an array.0h = Increment (INCR) mode. Source addressing within an array increments. 1h = Constant addressing (CONST) mode. Source addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="EDMATC_DFSRC1" acronym="EDMATC_DFSRC1" offset="0x344" width="32" description="">
    <bitfield id="SADDR" width="32" begin="31" end="0" resetval="0x0" description="Always read as 0." range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_DFCNT1" acronym="EDMATC_DFCNT1" offset="0x348" width="32" description="">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="B-dimension count. Number of arrays to be transferred, where each array is ACNT in length. Count/count remaining for destination register set. Represents the amount of data remaining to be written. Value = 0-FFFFh" range="" rwaccess="R"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="A-dimension count. Number of bytes to be transferred in first dimension count/count remaining for destination register set. Represents the amount of data remaining to be written. Value = 0-FFFFh" range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_DFDST1" acronym="EDMATC_DFDST1" offset="0x34C" width="32" description="">
    <bitfield id="DADDR" width="32" begin="31" end="0" resetval="0x0" description="Destination address for the destination FIFO register set. When a transfer request (TR) is complete, the final value should be the address of the last write command issued." range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_DFBIDX1" acronym="EDMATC_DFBIDX1" offset="0x350" width="32" description="">
    <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0x0" description="B-Index offset between destination arrays. Represents the offset in bytes between the starting address of each destination. Value = 0-FFFFh" range="" rwaccess="R"/>
    <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0x0" description="Always reads as 0." range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_DFMPPRXY1" acronym="EDMATC_DFMPPRXY1" offset="0x354" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIV" width="1" begin="8" end="8" resetval="0x0" description="Privilege level. This contains the Privilege level used by the EDMA programmer to set up the parameter entry in the channel controller. This field is set up when the associated TR is submitted to the EDMATC.The privilege ID is used while issuing read and write commands to the target endpoints so that the target endpoints can perform memory protection checks based on the PRIV of the host that set up the DMA transaction. 0h = User-level privilege 1h = Supervisor-level privilege" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="3" end="0" resetval="0x0" description="Privilege ID. This contains the Privilege ID of the EDMA programmer that set up the parameter entry in the channel controller. This field is set up when the associated TR is submitted to the EDMATC.This PRIVID value is used while issuing read and write commands to the target endpoints so that the target endpoints can perform memory protection checks based on the PRIVID of the host that set up the DMA transaction." range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_DFOPT2" acronym="EDMATC_DFOPT2" offset="0x380" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer completion chaining enable.0h = Transfer complete chaining is disabled. 1h = Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable.0h = Transfer complete interrupt is disabled. 1h = Transfer complete interrupt is enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer complete code. This 6-bit code is used to set the relevant bit in CER or IPR of the EDMACC module." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width. Applies if either SAM or DAM is set to constant addressing mode.0h = FIFO width is 8-bit. 1h = FIFO width is 16-bit. 2h = FIFO width is 32-bit. 3h = FIFO width is 64-bit. 4h = FIFO width is 128-bit. 5h = FIFO width is 256-bit. 6h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI" width="3" begin="6" end="4" resetval="0x0" description="Transfer priority.0h = Priority 0 - Highest priority 1h - 6h = Priority 1 to priority 6 7h = Priority 7 - Lowest priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination address mode within an array.0h = Increment (INCR) mode. Destination addressing within an array increments. 1h = Constant addressing (CONST) mode. Destination addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source address mode within an array.0h = Increment (INCR) mode. Source addressing within an array increments. 1h = Constant addressing (CONST) mode. Source addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="EDMATC_DFSRC2" acronym="EDMATC_DFSRC2" offset="0x384" width="32" description="">
    <bitfield id="SADDR" width="32" begin="31" end="0" resetval="0x0" description="Always read as 0." range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_DFCNT2" acronym="EDMATC_DFCNT2" offset="0x388" width="32" description="">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="B-dimension count. Number of arrays to be transferred, where each array is ACNT in length. Count/count remaining for destination register set. Represents the amount of data remaining to be written. Value = 0-FFFFh" range="" rwaccess="R"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="A-dimension count. Number of bytes to be transferred in first dimension count/count remaining for destination register set. Represents the amount of data remaining to be written. Value = 0-FFFFh" range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_DFDST2" acronym="EDMATC_DFDST2" offset="0x38C" width="32" description="">
    <bitfield id="DADDR" width="32" begin="31" end="0" resetval="0x0" description="Destination address for the destination FIFO register set. When a transfer request (TR) is complete, the final value should be the address of the last write command issued." range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_DFBIDX2" acronym="EDMATC_DFBIDX2" offset="0x390" width="32" description="">
    <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0x0" description="B-Index offset between destination arrays. Represents the offset in bytes between the starting address of each destination. Value = 0-FFFFh" range="" rwaccess="R"/>
    <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0x0" description="Always reads as 0." range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_DFMPPRXY2" acronym="EDMATC_DFMPPRXY2" offset="0x394" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIV" width="1" begin="8" end="8" resetval="0x0" description="Privilege level. This contains the Privilege level used by the EDMA programmer to set up the parameter entry in the channel controller. This field is set up when the associated TR is submitted to the EDMATC.The privilege ID is used while issuing read and write commands to the target endpoints so that the target endpoints can perform memory protection checks based on the PRIV of the host that set up the DMA transaction. 0h = User-level privilege 1h = Supervisor-level privilege" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="3" end="0" resetval="0x0" description="Privilege ID. This contains the Privilege ID of the EDMA programmer that set up the parameter entry in the channel controller. This field is set up when the associated TR is submitted to the EDMATC.This PRIVID value is used while issuing read and write commands to the target endpoints so that the target endpoints can perform memory protection checks based on the PRIVID of the host that set up the DMA transaction." range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_DFOPT3" acronym="EDMATC_DFOPT3" offset="0x3C0" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCCHEN" width="1" begin="22" end="22" resetval="0x0" description="Transfer completion chaining enable.0h = Transfer complete chaining is disabled. 1h = Transfer complete chaining is enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCINTEN" width="1" begin="20" end="20" resetval="0x0" description="Transfer complete interrupt enable.0h = Transfer complete interrupt is disabled. 1h = Transfer complete interrupt is enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="TCC" width="6" begin="17" end="12" resetval="0x0" description="Transfer complete code. This 6-bit code is used to set the relevant bit in CER or IPR of the EDMACC module." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FWID" width="3" begin="10" end="8" resetval="0x0" description="FIFO width. Applies if either SAM or DAM is set to constant addressing mode.0h = FIFO width is 8-bit. 1h = FIFO width is 16-bit. 2h = FIFO width is 32-bit. 3h = FIFO width is 64-bit. 4h = FIFO width is 128-bit. 5h = FIFO width is 256-bit. 6h - 7h = Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI" width="3" begin="6" end="4" resetval="0x0" description="Transfer priority.0h = Priority 0 - Highest priority 1h - 6h = Priority 1 to priority 6 7h = Priority 7 - Lowest priority" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DAM" width="1" begin="1" end="1" resetval="0x0" description="Destination address mode within an array.0h = Increment (INCR) mode. Destination addressing within an array increments. 1h = Constant addressing (CONST) mode. Destination addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
    <bitfield id="SAM" width="1" begin="0" end="0" resetval="0x0" description="Source address mode within an array.0h = Increment (INCR) mode. Source addressing within an array increments. 1h = Constant addressing (CONST) mode. Source addressing within an array wraps around upon reaching FIFO width." range="" rwaccess="RW"/>
  </register>
  <register id="EDMATC_DFSRC3" acronym="EDMATC_DFSRC3" offset="0x3C4" width="32" description="">
    <bitfield id="SADDR" width="32" begin="31" end="0" resetval="0x0" description="Always read as 0." range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_DFCNT3" acronym="EDMATC_DFCNT3" offset="0x3C8" width="32" description="">
    <bitfield id="BCNT" width="16" begin="31" end="16" resetval="0x0" description="B-dimension count. Number of arrays to be transferred, where each array is ACNT in length. Count/count remaining for destination register set. Represents the amount of data remaining to be written. Value = 0-FFFFh" range="" rwaccess="R"/>
    <bitfield id="ACNT" width="16" begin="15" end="0" resetval="0x0" description="A-dimension count. Number of bytes to be transferred in first dimension count/count remaining for destination register set. Represents the amount of data remaining to be written. Value = 0-FFFFh" range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_DFDST3" acronym="EDMATC_DFDST3" offset="0x3CC" width="32" description="">
    <bitfield id="DADDR" width="32" begin="31" end="0" resetval="0x0" description="Destination address for the destination FIFO register set. When a transfer request (TR) is complete, the final value should be the address of the last write command issued." range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_DFBIDX3" acronym="EDMATC_DFBIDX3" offset="0x3D0" width="32" description="">
    <bitfield id="DSTBIDX" width="16" begin="31" end="16" resetval="0x0" description="B-Index offset between destination arrays. Represents the offset in bytes between the starting address of each destination. Value = 0-FFFFh" range="" rwaccess="R"/>
    <bitfield id="SRCBIDX" width="16" begin="15" end="0" resetval="0x0" description="Always reads as 0." range="" rwaccess="R"/>
  </register>
  <register id="EDMATC_DFMPPRXY3" acronym="EDMATC_DFMPPRXY3" offset="0x3D4" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIV" width="1" begin="8" end="8" resetval="0x0" description="Privilege level. This contains the Privilege level used by the EDMA programmer to set up the parameter entry in the channel controller. This field is set up when the associated TR is submitted to the EDMATC.The privilege ID is used while issuing read and write commands to the target endpoints so that the target endpoints can perform memory protection checks based on the PRIV of the host that set up the DMA transaction. 0h = User-level privilege 1h = Supervisor-level privilege" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="4" begin="3" end="0" resetval="0x0" description="Privilege ID. This contains the Privilege ID of the EDMA programmer that set up the parameter entry in the channel controller. This field is set up when the associated TR is submitted to the EDMATC.This PRIVID value is used while issuing read and write commands to the target endpoints so that the target endpoints can perform memory protection checks based on the PRIVID of the host that set up the DMA transaction." range="" rwaccess="R"/>
  </register>
</module>
