# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../uart_rtx.srcs/sources_1/new/count_led_4.v" \
"../../../../uart_rtx.srcs/sources_1/new/uart_cmd_0.v" \
"../../../../uart_rtx.srcs/sources_1/new/uart_rx_byte.v" \
"../../../../uart_rtx.srcs/sources_1/new/uart_rx_ctrl_led.v" \
"../../../../uart_rtx.srcs/sim_1/new/uart_rx_ctrl_led_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
